<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › iio › adc › ad7192.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ad7192.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * AD7190 AD7192 AD7195 SPI ADC driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011-2012 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/sysfs.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/consumer.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;linux/iio/iio.h&gt;</span>
<span class="cp">#include &lt;linux/iio/sysfs.h&gt;</span>
<span class="cp">#include &lt;linux/iio/buffer.h&gt;</span>
<span class="cp">#include &lt;linux/iio/kfifo_buf.h&gt;</span>
<span class="cp">#include &lt;linux/iio/trigger.h&gt;</span>
<span class="cp">#include &lt;linux/iio/trigger_consumer.h&gt;</span>

<span class="cp">#include &quot;ad7192.h&quot;</span>

<span class="cm">/* Registers */</span>
<span class="cp">#define AD7192_REG_COMM		0 </span><span class="cm">/* Communications Register (WO, 8-bit) */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_STAT		0 </span><span class="cm">/* Status Register	     (RO, 8-bit) */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_MODE		1 </span><span class="cm">/* Mode Register	     (RW, 24-bit */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_CONF		2 </span><span class="cm">/* Configuration Register  (RW, 24-bit) */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_DATA		3 </span><span class="cm">/* Data Register	     (RO, 24/32-bit) */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_ID		4 </span><span class="cm">/* ID Register	     (RO, 8-bit) */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_GPOCON	5 </span><span class="cm">/* GPOCON Register	     (RO, 8-bit) */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_OFFSET	6 </span><span class="cm">/* Offset Register	     (RW, 16-bit</span>
<span class="cm">				   * (AD7792)/24-bit (AD7192)) */</span><span class="cp"></span>
<span class="cp">#define AD7192_REG_FULLSALE	7 </span><span class="cm">/* Full-Scale Register</span>
<span class="cm">				   * (RW, 16-bit (AD7792)/24-bit (AD7192)) */</span><span class="cp"></span>

<span class="cm">/* Communications Register Bit Designations (AD7192_REG_COMM) */</span>
<span class="cp">#define AD7192_COMM_WEN		(1 &lt;&lt; 7) </span><span class="cm">/* Write Enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_COMM_WRITE	(0 &lt;&lt; 6) </span><span class="cm">/* Write Operation */</span><span class="cp"></span>
<span class="cp">#define AD7192_COMM_READ	(1 &lt;&lt; 6) </span><span class="cm">/* Read Operation */</span><span class="cp"></span>
<span class="cp">#define AD7192_COMM_ADDR(x)	(((x) &amp; 0x7) &lt;&lt; 3) </span><span class="cm">/* Register Address */</span><span class="cp"></span>
<span class="cp">#define AD7192_COMM_CREAD	(1 &lt;&lt; 2) </span><span class="cm">/* Continuous Read of Data Register */</span><span class="cp"></span>

<span class="cm">/* Status Register Bit Designations (AD7192_REG_STAT) */</span>
<span class="cp">#define AD7192_STAT_RDY		(1 &lt;&lt; 7) </span><span class="cm">/* Ready */</span><span class="cp"></span>
<span class="cp">#define AD7192_STAT_ERR		(1 &lt;&lt; 6) </span><span class="cm">/* Error (Overrange, Underrange) */</span><span class="cp"></span>
<span class="cp">#define AD7192_STAT_NOREF	(1 &lt;&lt; 5) </span><span class="cm">/* Error no external reference */</span><span class="cp"></span>
<span class="cp">#define AD7192_STAT_PARITY	(1 &lt;&lt; 4) </span><span class="cm">/* Parity */</span><span class="cp"></span>
<span class="cp">#define AD7192_STAT_CH3		(1 &lt;&lt; 2) </span><span class="cm">/* Channel 3 */</span><span class="cp"></span>
<span class="cp">#define AD7192_STAT_CH2		(1 &lt;&lt; 1) </span><span class="cm">/* Channel 2 */</span><span class="cp"></span>
<span class="cp">#define AD7192_STAT_CH1		(1 &lt;&lt; 0) </span><span class="cm">/* Channel 1 */</span><span class="cp"></span>

<span class="cm">/* Mode Register Bit Designations (AD7192_REG_MODE) */</span>
<span class="cp">#define AD7192_MODE_SEL(x)	(((x) &amp; 0x7) &lt;&lt; 21) </span><span class="cm">/* Operation Mode Select */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_DAT_STA	(1 &lt;&lt; 20) </span><span class="cm">/* Status Register transmission */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_CLKSRC(x)	(((x) &amp; 0x3) &lt;&lt; 18) </span><span class="cm">/* Clock Source Select */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_SINC3	(1 &lt;&lt; 15) </span><span class="cm">/* SINC3 Filter Select */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_ACX		(1 &lt;&lt; 14) </span><span class="cm">/* AC excitation enable(AD7195 only)*/</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_ENPAR	(1 &lt;&lt; 13) </span><span class="cm">/* Parity Enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_CLKDIV	(1 &lt;&lt; 12) </span><span class="cm">/* Clock divide by 2 (AD7190/2 only)*/</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_SCYCLE	(1 &lt;&lt; 11) </span><span class="cm">/* Single cycle conversion */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_REJ60	(1 &lt;&lt; 10) </span><span class="cm">/* 50/60Hz notch filter */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_RATE(x)	((x) &amp; 0x3FF) </span><span class="cm">/* Filter Update Rate Select */</span><span class="cp"></span>

<span class="cm">/* Mode Register: AD7192_MODE_SEL options */</span>
<span class="cp">#define AD7192_MODE_CONT		0 </span><span class="cm">/* Continuous Conversion Mode */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_SINGLE		1 </span><span class="cm">/* Single Conversion Mode */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_IDLE		2 </span><span class="cm">/* Idle Mode */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_PWRDN		3 </span><span class="cm">/* Power-Down Mode */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_CAL_INT_ZERO	4 </span><span class="cm">/* Internal Zero-Scale Calibration */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_CAL_INT_FULL	5 </span><span class="cm">/* Internal Full-Scale Calibration */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_CAL_SYS_ZERO	6 </span><span class="cm">/* System Zero-Scale Calibration */</span><span class="cp"></span>
<span class="cp">#define AD7192_MODE_CAL_SYS_FULL	7 </span><span class="cm">/* System Full-Scale Calibration */</span><span class="cp"></span>

<span class="cm">/* Mode Register: AD7192_MODE_CLKSRC options */</span>
<span class="cp">#define AD7192_CLK_EXT_MCLK1_2		0 </span><span class="cm">/* External 4.92 MHz Clock connected</span>
<span class="cm">					   * from MCLK1 to MCLK2 */</span><span class="cp"></span>
<span class="cp">#define AD7192_CLK_EXT_MCLK2		1 </span><span class="cm">/* External Clock applied to MCLK2 */</span><span class="cp"></span>
<span class="cp">#define AD7192_CLK_INT			2 </span><span class="cm">/* Internal 4.92 MHz Clock not</span>
<span class="cm">					   * available at the MCLK2 pin */</span><span class="cp"></span>
<span class="cp">#define AD7192_CLK_INT_CO		3 </span><span class="cm">/* Internal 4.92 MHz Clock available</span>
<span class="cm">					   * at the MCLK2 pin */</span><span class="cp"></span>


<span class="cm">/* Configuration Register Bit Designations (AD7192_REG_CONF) */</span>

<span class="cp">#define AD7192_CONF_CHOP	(1 &lt;&lt; 23) </span><span class="cm">/* CHOP enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_CONF_REFSEL	(1 &lt;&lt; 20) </span><span class="cm">/* REFIN1/REFIN2 Reference Select */</span><span class="cp"></span>
<span class="cp">#define AD7192_CONF_CHAN(x)	(((x) &amp; 0xFF) &lt;&lt; 8) </span><span class="cm">/* Channel select */</span><span class="cp"></span>
<span class="cp">#define AD7192_CONF_BURN	(1 &lt;&lt; 7) </span><span class="cm">/* Burnout current enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_CONF_REFDET	(1 &lt;&lt; 6) </span><span class="cm">/* Reference detect enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_CONF_BUF		(1 &lt;&lt; 4) </span><span class="cm">/* Buffered Mode Enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_CONF_UNIPOLAR	(1 &lt;&lt; 3) </span><span class="cm">/* Unipolar/Bipolar Enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_CONF_GAIN(x)	((x) &amp; 0x7) </span><span class="cm">/* Gain Select */</span><span class="cp"></span>

<span class="cp">#define AD7192_CH_AIN1P_AIN2M	0 </span><span class="cm">/* AIN1(+) - AIN2(-) */</span><span class="cp"></span>
<span class="cp">#define AD7192_CH_AIN3P_AIN4M	1 </span><span class="cm">/* AIN3(+) - AIN4(-) */</span><span class="cp"></span>
<span class="cp">#define AD7192_CH_TEMP		2 </span><span class="cm">/* Temp Sensor */</span><span class="cp"></span>
<span class="cp">#define AD7192_CH_AIN2P_AIN2M	3 </span><span class="cm">/* AIN2(+) - AIN2(-) */</span><span class="cp"></span>
<span class="cp">#define AD7192_CH_AIN1		4 </span><span class="cm">/* AIN1 - AINCOM */</span><span class="cp"></span>
<span class="cp">#define AD7192_CH_AIN2		5 </span><span class="cm">/* AIN2 - AINCOM */</span><span class="cp"></span>
<span class="cp">#define AD7192_CH_AIN3		6 </span><span class="cm">/* AIN3 - AINCOM */</span><span class="cp"></span>
<span class="cp">#define AD7192_CH_AIN4		7 </span><span class="cm">/* AIN4 - AINCOM */</span><span class="cp"></span>

<span class="cm">/* ID Register Bit Designations (AD7192_REG_ID) */</span>
<span class="cp">#define ID_AD7190		0x4</span>
<span class="cp">#define ID_AD7192		0x0</span>
<span class="cp">#define ID_AD7195		0x6</span>
<span class="cp">#define AD7192_ID_MASK		0x0F</span>

<span class="cm">/* GPOCON Register Bit Designations (AD7192_REG_GPOCON) */</span>
<span class="cp">#define AD7192_GPOCON_BPDSW	(1 &lt;&lt; 6) </span><span class="cm">/* Bridge power-down switch enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_GPOCON_GP32EN	(1 &lt;&lt; 5) </span><span class="cm">/* Digital Output P3 and P2 enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_GPOCON_GP10EN	(1 &lt;&lt; 4) </span><span class="cm">/* Digital Output P1 and P0 enable */</span><span class="cp"></span>
<span class="cp">#define AD7192_GPOCON_P3DAT	(1 &lt;&lt; 3) </span><span class="cm">/* P3 state */</span><span class="cp"></span>
<span class="cp">#define AD7192_GPOCON_P2DAT	(1 &lt;&lt; 2) </span><span class="cm">/* P2 state */</span><span class="cp"></span>
<span class="cp">#define AD7192_GPOCON_P1DAT	(1 &lt;&lt; 1) </span><span class="cm">/* P1 state */</span><span class="cp"></span>
<span class="cp">#define AD7192_GPOCON_P0DAT	(1 &lt;&lt; 0) </span><span class="cm">/* P0 state */</span><span class="cp"></span>

<span class="cp">#define AD7192_INT_FREQ_MHz	4915200</span>

<span class="cm">/* NOTE:</span>
<span class="cm"> * The AD7190/2/5 features a dual use data out ready DOUT/RDY output.</span>
<span class="cm"> * In order to avoid contentions on the SPI bus, it&#39;s therefore necessary</span>
<span class="cm"> * to use spi bus locking.</span>
<span class="cm"> *</span>
<span class="cm"> * The DOUT/RDY output must also be wired to an interrupt capable GPIO.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_device</span>		<span class="o">*</span><span class="n">spi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iio_trigger</span>		<span class="o">*</span><span class="n">trig</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regulator</span>		<span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ad7192_platform_data</span>	<span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>		<span class="n">wq_data_avail</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">done</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">irq_dis</span><span class="p">;</span>
	<span class="n">u16</span>				<span class="n">int_vref_mv</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">mclk</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">f_order</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">mode</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">conf</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">scale_avail</span><span class="p">[</span><span class="mi">8</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">long</span>				<span class="n">available_scan_masks</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>
	<span class="n">u8</span>				<span class="n">gpocon</span><span class="p">;</span>
	<span class="n">u8</span>				<span class="n">devid</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * DMA (thus cache coherency maintenance) requires the</span>
<span class="cm">	 * transfer buffers to live in their own cache lines.</span>
<span class="cm">	 */</span>
	<span class="n">u8</span>				<span class="n">data</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="n">____cacheline_aligned</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__ad7192_write_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span> <span class="n">bool</span> <span class="n">locked</span><span class="p">,</span>
			      <span class="n">bool</span> <span class="n">cs_change</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="n">size</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="n">t</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">tx_buf</span>		<span class="o">=</span> <span class="n">data</span><span class="p">,</span>
		<span class="p">.</span><span class="n">len</span>		<span class="o">=</span> <span class="n">size</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cs_change</span>	<span class="o">=</span> <span class="n">cs_change</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="n">m</span><span class="p">;</span>

	<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">AD7192_COMM_WRITE</span> <span class="o">|</span> <span class="n">AD7192_COMM_ADDR</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spi_message_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">locked</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">spi_sync_locked</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_write_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">size</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__ad7192_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span> <span class="n">bool</span> <span class="n">locked</span><span class="p">,</span>
			     <span class="n">bool</span> <span class="n">cs_change</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="n">t</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="n">data</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">},</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">rx_buf</span> <span class="o">=</span> <span class="n">data</span><span class="p">,</span>
			<span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">size</span><span class="p">,</span>
			<span class="p">.</span><span class="n">cs_change</span> <span class="o">=</span> <span class="n">cs_change</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="n">m</span><span class="p">;</span>

	<span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">AD7192_COMM_READ</span> <span class="o">|</span> <span class="n">AD7192_COMM_ADDR</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">spi_message_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">locked</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sync_locked</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__ad7192_read_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ch</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="n">len</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_CONF_CHAN</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">AD7192_CONF_CHAN</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="n">AD7192_MODE_SINGLE</span><span class="p">);</span>

	<span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_CONF</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">);</span>

	<span class="n">spi_bus_lock</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">AD7192_REG_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">irq_dis</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">wait_event_interruptible</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">wq_data_avail</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__ad7192_read_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">AD7192_REG_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">spi_bus_unlock</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_calibrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_CONF_CHAN</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">AD7192_CONF_CHAN</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span> <span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="n">mode</span><span class="p">);</span>

	<span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_CONF</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">);</span>

	<span class="n">spi_bus_lock</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">AD7192_REG_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">devid</span> <span class="o">!=</span> <span class="n">ID_AD7195</span><span class="p">)</span> <span class="o">?</span>
				 <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">|</span> <span class="n">AD7192_MODE_CLKDIV</span> <span class="o">:</span>
				 <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">irq_dis</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">wait_event_interruptible</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">wq_data_avail</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="n">AD7192_MODE_IDLE</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">AD7192_REG_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">spi_bus_unlock</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">ad7192_calib_arr</span><span class="p">[</span><span class="mi">8</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_ZERO</span><span class="p">,</span> <span class="n">AD7192_CH_AIN1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_FULL</span><span class="p">,</span> <span class="n">AD7192_CH_AIN1</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_ZERO</span><span class="p">,</span> <span class="n">AD7192_CH_AIN2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_FULL</span><span class="p">,</span> <span class="n">AD7192_CH_AIN2</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_ZERO</span><span class="p">,</span> <span class="n">AD7192_CH_AIN3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_FULL</span><span class="p">,</span> <span class="n">AD7192_CH_AIN3</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_ZERO</span><span class="p">,</span> <span class="n">AD7192_CH_AIN4</span><span class="p">},</span>
	<span class="p">{</span><span class="n">AD7192_MODE_CAL_INT_FULL</span><span class="p">,</span> <span class="n">AD7192_CH_AIN4</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_calibrate_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ad7192_calib_arr</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_calibrate</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">ad7192_calib_arr</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span>
				       <span class="n">ad7192_calib_arr</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Calibration failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">spi_get_drvdata</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">pdata</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">scale_uv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ones</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>

	<span class="cm">/* reset the serial interface */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ones</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_write</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ones</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span> <span class="cm">/* Wait for at least 500us */</span>

	<span class="cm">/* write/read test for device presence */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_read_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_ID</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">id</span> <span class="o">&amp;=</span> <span class="n">AD7192_ID_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">!=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">devid</span><span class="p">)</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;device ID query failed (0x%X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">clock_source_sel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AD7192_CLK_EXT_MCLK1_2</span>:
	<span class="k">case</span> <span class="n">AD7192_CLK_EXT_MCLK2</span>:
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span> <span class="o">=</span> <span class="n">AD7192_INT_FREQ_MHz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AD7192_CLK_INT</span>:
	<span class="k">case</span> <span class="n">AD7192_CLK_INT_CO</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ext_clk_Hz</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ext_clk_Hz</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span> <span class="o">=</span> <span class="n">AD7192_INT_FREQ_MHz</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="n">AD7192_MODE_IDLE</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">AD7192_MODE_CLKSRC</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">clock_source_sel</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">AD7192_MODE_RATE</span><span class="p">(</span><span class="mi">480</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">=</span> <span class="n">AD7192_CONF_GAIN</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">rej60_en</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">|=</span> <span class="n">AD7192_MODE_REJ60</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">sinc3_en</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">|=</span> <span class="n">AD7192_MODE_SINC3</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">refin2_en</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">devid</span> <span class="o">!=</span> <span class="n">ID_AD7195</span><span class="p">))</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">|=</span> <span class="n">AD7192_CONF_REFSEL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">chop_en</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">|=</span> <span class="n">AD7192_CONF_CHOP</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">sinc3_en</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">f_order</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="cm">/* SINC 3rd order */</span>
		<span class="k">else</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">f_order</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* SINC 4th order */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">f_order</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">buf_en</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">|=</span> <span class="n">AD7192_CONF_BUF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">unipolar_en</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">|=</span> <span class="n">AD7192_CONF_UNIPOLAR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">burnout_curr_en</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">|=</span> <span class="n">AD7192_CONF_BURN</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_CONF</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_calibrate_all</span><span class="p">(</span><span class="n">st</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/* Populate available ADC input ranges */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">scale_uv</span> <span class="o">=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">int_vref_mv</span> <span class="o">*</span> <span class="mi">100000000</span><span class="p">)</span>
			<span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">scan_type</span><span class="p">.</span><span class="n">realbits</span> <span class="o">-</span>
			<span class="p">((</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="n">AD7192_CONF_UNIPOLAR</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">scale_uv</span> <span class="o">&gt;&gt;=</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">do_div</span><span class="p">(</span><span class="n">scale_uv</span><span class="p">,</span> <span class="mi">100000000</span><span class="p">)</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">scale_uv</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setup failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_ring_preenable</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">channel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bitmap_empty</span><span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">active_scan_mask</span><span class="p">,</span> <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">masklength</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">iio_sw_buffer_preenable</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">channel</span> <span class="o">=</span> <span class="n">find_first_bit</span><span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">active_scan_mask</span><span class="p">,</span>
				 <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">masklength</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span>  <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
		    <span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="n">AD7192_MODE_CONT</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span>  <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_CONF_CHAN</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
		    <span class="n">AD7192_CONF_CHAN</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">channel</span><span class="p">].</span><span class="n">address</span><span class="p">);</span>

	<span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_CONF</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">);</span>

	<span class="n">spi_bus_lock</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">__ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">AD7192_REG_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">irq_dis</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_ring_postdisable</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span>  <span class="o">=</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
		    <span class="n">AD7192_MODE_SEL</span><span class="p">(</span><span class="n">AD7192_MODE_IDLE</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">wait_event_interruptible</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">wq_data_avail</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">irq_dis</span><span class="p">)</span>
		<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">__ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">AD7192_REG_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">spi_bus_unlock</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ad7192_trigger_handler() bh of trigger launched polling to ring buffer</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ad7192_trigger_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_poll_func</span> <span class="o">*</span><span class="n">pf</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">pf</span><span class="o">-&gt;</span><span class="n">indio_dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iio_buffer</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">s64</span> <span class="n">dat64</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">s32</span> <span class="o">*</span><span class="n">dat32</span> <span class="o">=</span> <span class="p">(</span><span class="n">s32</span> <span class="o">*</span><span class="p">)</span><span class="n">dat64</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bitmap_empty</span><span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">active_scan_mask</span><span class="p">,</span> <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">masklength</span><span class="p">))</span>
		<span class="n">__ad7192_read_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">AD7192_REG_DATA</span><span class="p">,</span>
				  <span class="n">dat32</span><span class="p">,</span>
				  <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">scan_type</span><span class="p">.</span><span class="n">realbits</span><span class="o">/</span><span class="mi">8</span><span class="p">);</span>

	<span class="cm">/* Guaranteed to be aligned with 8 byte boundary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">scan_timestamp</span><span class="p">)</span>
		<span class="n">dat64</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pf</span><span class="o">-&gt;</span><span class="n">timestamp</span><span class="p">;</span>

	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">access</span><span class="o">-&gt;</span><span class="n">store_to</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">dat64</span><span class="p">,</span> <span class="n">pf</span><span class="o">-&gt;</span><span class="n">timestamp</span><span class="p">);</span>

	<span class="n">iio_trigger_notify_done</span><span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">trig</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">irq_dis</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">iio_buffer_setup_ops</span> <span class="n">ad7192_ring_setup_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">preenable</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_ring_preenable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">postenable</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iio_triggered_buffer_postenable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">predisable</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iio_triggered_buffer_predisable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">postdisable</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_ring_postdisable</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_register_ring_funcs_and_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">buffer</span> <span class="o">=</span> <span class="n">iio_kfifo_allocate</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error_ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">pollfunc</span> <span class="o">=</span> <span class="n">iio_alloc_pollfunc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iio_pollfunc_store_time</span><span class="p">,</span>
						 <span class="o">&amp;</span><span class="n">ad7192_trigger_handler</span><span class="p">,</span>
						 <span class="n">IRQF_ONESHOT</span><span class="p">,</span>
						 <span class="n">indio_dev</span><span class="p">,</span>
						 <span class="s">&quot;ad7192_consumer%d&quot;</span><span class="p">,</span>
						 <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">pollfunc</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error_deallocate_kfifo</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Ring buffer functions - here trigger setup related */</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">setup_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_ring_setup_ops</span><span class="p">;</span>

	<span class="cm">/* Flag that polled ring buffering is possible */</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">modes</span> <span class="o">|=</span> <span class="n">INDIO_BUFFER_TRIGGERED</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_deallocate_kfifo:</span>
	<span class="n">iio_kfifo_free</span><span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">);</span>
<span class="nl">error_ret:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ad7192_ring_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iio_dealloc_pollfunc</span><span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">pollfunc</span><span class="p">);</span>
	<span class="n">iio_kfifo_free</span><span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">buffer</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ad7192_data_rdy_trig_poll() the event handler for the data rdy trig</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ad7192_data_rdy_trig_poll</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">private</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">private</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">wq_data_avail</span><span class="p">);</span>
	<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">irq_dis</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">iio_trigger_poll</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="p">,</span> <span class="n">iio_get_time_ns</span><span class="p">());</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">iio_trigger_ops</span> <span class="n">ad7192_trigger_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_probe_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span> <span class="o">=</span> <span class="n">iio_trigger_alloc</span><span class="p">(</span><span class="s">&quot;%s-dev%d&quot;</span><span class="p">,</span>
					<span class="n">spi_get_device_id</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
					<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error_ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_trigger_ops</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span>
			  <span class="n">ad7192_data_rdy_trig_poll</span><span class="p">,</span>
			  <span class="n">IRQF_TRIGGER_LOW</span><span class="p">,</span>
			  <span class="n">spi_get_device_id</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
			  <span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_trig</span><span class="p">;</span>

	<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">irq_dis</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">indio_dev</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">iio_trigger_register</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="p">);</span>

	<span class="cm">/* select default trigger */</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">trig</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_irq</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_free_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">indio_dev</span><span class="p">);</span>
<span class="nl">error_free_trig:</span>
	<span class="n">iio_trigger_free</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="p">);</span>
<span class="nl">error_ret:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ad7192_remove_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="n">iio_trigger_unregister</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">iio_trigger_free</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">trig</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">ad7192_read_frequency</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">dev_to_iio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span> <span class="o">/</span>
			<span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">f_order</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="n">AD7192_MODE_RATE</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">ad7192_write_frequency</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
		<span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">dev_to_iio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lval</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lval</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iio_buffer_enabled</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span> <span class="o">/</span> <span class="p">(</span><span class="n">lval</span> <span class="o">*</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">f_order</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">div</span> <span class="o">&gt;</span> <span class="mi">1023</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AD7192_MODE_RATE</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">|=</span> <span class="n">AD7192_MODE_RATE</span><span class="p">(</span><span class="n">div</span><span class="p">);</span>
	<span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_MODE</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span> <span class="o">?</span> <span class="n">ret</span> <span class="o">:</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">IIO_DEV_ATTR_SAMP_FREQ</span><span class="p">(</span><span class="n">S_IWUSR</span> <span class="o">|</span> <span class="n">S_IRUGO</span><span class="p">,</span>
		<span class="n">ad7192_read_frequency</span><span class="p">,</span>
		<span class="n">ad7192_write_frequency</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">ad7192_show_scale_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">dev_to_iio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="s">&quot;%d.%09u &quot;</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span>
			       <span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">]);</span>

	<span class="n">len</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">IIO_DEVICE_ATTR_NAMED</span><span class="p">(</span><span class="n">in_v_m_v_scale_available</span><span class="p">,</span>
			     <span class="n">in_voltage</span><span class="o">-</span><span class="n">voltage_scale_available</span><span class="p">,</span>
			     <span class="n">S_IRUGO</span><span class="p">,</span> <span class="n">ad7192_show_scale_available</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="n">IIO_DEVICE_ATTR</span><span class="p">(</span><span class="n">in_voltage_scale_available</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span>
		       <span class="n">ad7192_show_scale_available</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">ad7192_show_ac_excitation</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">dev_to_iio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">AD7192_MODE_ACX</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">ad7192_show_bridge_switch</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">dev_to_iio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">!!</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">gpocon</span> <span class="o">&amp;</span> <span class="n">AD7192_GPOCON_BPDSW</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">ad7192_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
		<span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">dev_to_iio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">iio_dev_attr</span> <span class="o">*</span><span class="n">this_attr</span> <span class="o">=</span> <span class="n">to_iio_dev_attr</span><span class="p">(</span><span class="n">attr</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">strtobool</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iio_buffer_enabled</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">this_attr</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AD7192_REG_GPOCON</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">gpocon</span> <span class="o">|=</span> <span class="n">AD7192_GPOCON_BPDSW</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">gpocon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AD7192_GPOCON_BPDSW</span><span class="p">;</span>

		<span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_GPOCON</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">gpocon</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AD7192_REG_MODE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">|=</span> <span class="n">AD7192_MODE_ACX</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AD7192_MODE_ACX</span><span class="p">;</span>

		<span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_GPOCON</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span> <span class="o">?</span> <span class="n">ret</span> <span class="o">:</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">IIO_DEVICE_ATTR</span><span class="p">(</span><span class="n">bridge_switch_en</span><span class="p">,</span> <span class="n">S_IRUGO</span> <span class="o">|</span> <span class="n">S_IWUSR</span><span class="p">,</span>
		       <span class="n">ad7192_show_bridge_switch</span><span class="p">,</span> <span class="n">ad7192_set</span><span class="p">,</span>
		       <span class="n">AD7192_REG_GPOCON</span><span class="p">);</span>

<span class="k">static</span> <span class="n">IIO_DEVICE_ATTR</span><span class="p">(</span><span class="n">ac_excitation_en</span><span class="p">,</span> <span class="n">S_IRUGO</span> <span class="o">|</span> <span class="n">S_IWUSR</span><span class="p">,</span>
		       <span class="n">ad7192_show_ac_excitation</span><span class="p">,</span> <span class="n">ad7192_set</span><span class="p">,</span>
		       <span class="n">AD7192_REG_MODE</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">ad7192_attributes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_sampling_frequency</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_in_v_m_v_scale_available</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_in_voltage_scale_available</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_bridge_switch_en</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_ac_excitation_en</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">attribute_group</span> <span class="n">ad7192_attribute_group</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">attrs</span> <span class="o">=</span> <span class="n">ad7192_attributes</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">ad7195_attributes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_sampling_frequency</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_in_v_m_v_scale_available</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_in_voltage_scale_available</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_bridge_switch_en</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">attribute_group</span> <span class="n">ad7195_attribute_group</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">attrs</span> <span class="o">=</span> <span class="n">ad7195_attributes</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_read_raw</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">iio_chan_spec</span> <span class="k">const</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="o">*</span><span class="n">val2</span><span class="p">,</span>
			   <span class="kt">long</span> <span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">smpl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">unipolar</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="n">AD7192_CONF_UNIPOLAR</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">m</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IIO_CHAN_INFO_RAW</span>:
		<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iio_buffer_enabled</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">))</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_read</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span>
					<span class="n">chan</span><span class="o">-&gt;</span><span class="n">scan_type</span><span class="p">.</span><span class="n">realbits</span> <span class="o">/</span> <span class="mi">8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">smpl</span><span class="p">);</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">smpl</span> <span class="o">&gt;&gt;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">scan_type</span><span class="p">.</span><span class="n">shift</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">scan_type</span><span class="p">.</span><span class="n">realbits</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">IIO_VOLTAGE</span>:
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">unipolar</span><span class="p">)</span>
				<span class="o">*</span><span class="n">val</span> <span class="o">-=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">scan_type</span><span class="p">.</span><span class="n">realbits</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IIO_TEMP</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">-=</span> <span class="mh">0x800000</span><span class="p">;</span>
			<span class="o">*</span><span class="n">val</span> <span class="o">/=</span> <span class="mi">2815</span><span class="p">;</span> <span class="cm">/* temp Kelvin */</span>
			<span class="o">*</span><span class="n">val</span> <span class="o">-=</span> <span class="mi">273</span><span class="p">;</span> <span class="cm">/* temp Celsius */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">IIO_VAL_INT</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IIO_CHAN_INFO_SCALE</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">IIO_VOLTAGE</span>:
			<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">[</span><span class="n">AD7192_CONF_GAIN</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">)][</span><span class="mi">0</span><span class="p">];</span>
			<span class="o">*</span><span class="n">val2</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">[</span><span class="n">AD7192_CONF_GAIN</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">)][</span><span class="mi">1</span><span class="p">];</span>
			<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">IIO_VAL_INT_PLUS_NANO</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IIO_TEMP</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span>  <span class="mi">1000</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">IIO_VAL_INT</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_write_raw</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">iio_chan_spec</span> <span class="k">const</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">val</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">val2</span><span class="p">,</span>
			       <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iio_buffer_enabled</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IIO_CHAN_INFO_SCALE</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val2</span> <span class="o">==</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">scale_avail</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">;</span>
				<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AD7192_CONF_GAIN</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
				<span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span> <span class="o">|=</span> <span class="n">AD7192_CONF_GAIN</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">!=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">ad7192_write_reg</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD7192_REG_CONF</span><span class="p">,</span>
							 <span class="mi">3</span><span class="p">,</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">conf</span><span class="p">);</span>
					<span class="n">ad7192_calibrate_all</span><span class="p">(</span><span class="n">st</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>

	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_validate_trigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">iio_trigger</span> <span class="o">*</span><span class="n">trig</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">trig</span> <span class="o">!=</span> <span class="n">trig</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_write_raw_get_fmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">iio_chan_spec</span> <span class="k">const</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			       <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">IIO_VAL_INT_PLUS_NANO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">iio_info</span> <span class="n">ad7192_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read_raw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_read_raw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_raw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_write_raw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_raw_get_fmt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_write_raw_get_fmt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">attrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_attribute_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">validate_trigger</span> <span class="o">=</span> <span class="n">ad7192_validate_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver_module</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">iio_info</span> <span class="n">ad7195_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read_raw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_read_raw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_raw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_write_raw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_raw_get_fmt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_write_raw_get_fmt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">attrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7195_attribute_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">validate_trigger</span> <span class="o">=</span> <span class="n">ad7192_validate_trigger</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver_module</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define AD7192_CHAN_DIFF(_chan, _chan2, _name, _address, _si)		\</span>
<span class="cp">	{ .type = IIO_VOLTAGE,						\</span>
<span class="cp">	  .differential = 1,						\</span>
<span class="cp">	  .indexed = 1,							\</span>
<span class="cp">	  .extend_name = _name,						\</span>
<span class="cp">	  .channel = _chan,						\</span>
<span class="cp">	  .channel2 = _chan2,						\</span>
<span class="cp">	  .info_mask = IIO_CHAN_INFO_RAW_SEPARATE_BIT |			\</span>
<span class="cp">	  IIO_CHAN_INFO_SCALE_SHARED_BIT,				\</span>
<span class="cp">	  .address = _address,						\</span>
<span class="cp">	  .scan_index = _si,						\</span>
<span class="cp">	  .scan_type =  IIO_ST(&#39;s&#39;, 24, 32, 0)}</span>

<span class="cp">#define AD7192_CHAN(_chan, _address, _si)				\</span>
<span class="cp">	{ .type = IIO_VOLTAGE,						\</span>
<span class="cp">	  .indexed = 1,							\</span>
<span class="cp">	  .channel = _chan,						\</span>
<span class="cp">	  .info_mask = IIO_CHAN_INFO_RAW_SEPARATE_BIT |			\</span>
<span class="cp">	  IIO_CHAN_INFO_SCALE_SHARED_BIT,				\</span>
<span class="cp">	  .address = _address,						\</span>
<span class="cp">	  .scan_index = _si,						\</span>
<span class="cp">	  .scan_type =  IIO_ST(&#39;s&#39;, 24, 32, 0)}</span>

<span class="cp">#define AD7192_CHAN_TEMP(_chan, _address, _si)				\</span>
<span class="cp">	{ .type = IIO_TEMP,						\</span>
<span class="cp">	  .indexed = 1,							\</span>
<span class="cp">	  .channel = _chan,						\</span>
<span class="cp">	  .info_mask = IIO_CHAN_INFO_RAW_SEPARATE_BIT |			\</span>
<span class="cp">	  IIO_CHAN_INFO_SCALE_SEPARATE_BIT,				\</span>
<span class="cp">	  .address = _address,						\</span>
<span class="cp">	  .scan_index = _si,						\</span>
<span class="cp">	  .scan_type =  IIO_ST(&#39;s&#39;, 24, 32, 0)}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">iio_chan_spec</span> <span class="n">ad7192_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">AD7192_CHAN_DIFF</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">AD7192_CH_AIN1P_AIN2M</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">AD7192_CHAN_DIFF</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">AD7192_CH_AIN3P_AIN4M</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">AD7192_CHAN_TEMP</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AD7192_CH_TEMP</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">AD7192_CHAN_DIFF</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;shorted&quot;</span><span class="p">,</span> <span class="n">AD7192_CH_AIN2P_AIN2M</span><span class="p">,</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">AD7192_CHAN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">AD7192_CH_AIN1</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">AD7192_CHAN</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">AD7192_CH_AIN2</span><span class="p">,</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">AD7192_CHAN</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">AD7192_CH_AIN3</span><span class="p">,</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">AD7192_CHAN</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="n">AD7192_CH_AIN4</span><span class="p">,</span> <span class="mi">7</span><span class="p">),</span>
	<span class="n">IIO_CHAN_SOFT_TIMESTAMP</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ad7192_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad7192_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span> <span class="p">,</span> <span class="n">voltage_uv</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no platform data?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no IRQ?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">indio_dev</span> <span class="o">=</span> <span class="n">iio_device_alloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">st</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">indio_dev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">regulator_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vcc&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_enable</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error_put_reg</span><span class="p">;</span>

		<span class="n">voltage_uv</span> <span class="o">=</span> <span class="n">regulator_get_voltage</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdata</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">vref_mv</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">int_vref_mv</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">vref_mv</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">voltage_uv</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">int_vref_mv</span> <span class="o">=</span> <span class="n">voltage_uv</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;reference voltage undefined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">spi_set_drvdata</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span> <span class="o">=</span> <span class="n">spi</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">devid</span> <span class="o">=</span> <span class="n">spi_get_device_id</span><span class="p">(</span><span class="n">spi</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">spi_get_device_id</span><span class="p">(</span><span class="n">spi</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">modes</span> <span class="o">=</span> <span class="n">INDIO_DIRECT_MODE</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">channels</span> <span class="o">=</span> <span class="n">ad7192_channels</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ad7192_channels</span><span class="p">);</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">available_scan_masks</span> <span class="o">=</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">available_scan_masks</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">devid</span> <span class="o">==</span> <span class="n">ID_AD7195</span><span class="p">)</span>
		<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7195_info</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad7192_info</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">num_channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">available_scan_masks</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span>
			<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">num_channels</span> <span class="o">-</span> <span class="mi">1</span><span class="p">].</span>
			<span class="n">scan_index</span><span class="p">);</span>

	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">wq_data_avail</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_register_ring_funcs_and_init</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_disable_reg</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_probe_trigger</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_ring_cleanup</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">iio_buffer_register</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">,</span>
				  <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">,</span>
				  <span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">num_channels</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_remove_trigger</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad7192_setup</span><span class="p">(</span><span class="n">st</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_unreg_ring</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">iio_device_register</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_unreg_ring</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_unreg_ring:</span>
	<span class="n">iio_buffer_unregister</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
<span class="nl">error_remove_trigger:</span>
	<span class="n">ad7192_remove_trigger</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
<span class="nl">error_ring_cleanup:</span>
	<span class="n">ad7192_ring_cleanup</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
<span class="nl">error_disable_reg:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">))</span>
		<span class="n">regulator_disable</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
<span class="nl">error_put_reg:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">))</span>
		<span class="n">regulator_put</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>

	<span class="n">iio_device_free</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad7192_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">spi_get_drvdata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad7192_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="n">iio_device_unregister</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">iio_buffer_unregister</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">ad7192_remove_trigger</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">ad7192_ring_cleanup</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">regulator_disable</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">regulator_put</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">spi_device_id</span> <span class="n">ad7192_id</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;ad7190&quot;</span><span class="p">,</span> <span class="n">ID_AD7190</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;ad7192&quot;</span><span class="p">,</span> <span class="n">ID_AD7192</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;ad7195&quot;</span><span class="p">,</span> <span class="n">ID_AD7195</span><span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">ad7192_id</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spi_driver</span> <span class="n">ad7192_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;ad7192&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">ad7192_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">ad7192_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">ad7192_id</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">module_spi_driver</span><span class="p">(</span><span class="n">ad7192_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Michael Hennerich &lt;hennerich@blackfin.uclinux.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Analog Devices AD7190, AD7192, AD7195 ADC&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
