

================================================================
== Vitis HLS Report for 'Dense'
================================================================
* Date:           Sat Apr 20 12:10:00 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.239 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Load_and_Compute_fu_320  |Load_and_Compute  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Write_Output_fu_359      |Write_Output      |      137|      233|  0.548 us|  0.932 us|  137|  233|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- output_loop  |        ?|        ?|  139 ~ 235|          -|          -|     ?|        no|
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 24 
23 --> 22 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Out_LP_now = alloca i32 1"   --->   Operation 25 'alloca' 'Out_LP_now' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out" [dense/dense.cpp:207]   --->   Operation 26 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias" [dense/dense.cpp:207]   --->   Operation 27 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%Weight4_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight4" [dense/dense.cpp:207]   --->   Operation 28 'read' 'Weight4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%Weight3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight3" [dense/dense.cpp:207]   --->   Operation 29 'read' 'Weight3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%Weight2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight2" [dense/dense.cpp:207]   --->   Operation 30 'read' 'Weight2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%Weight1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight1" [dense/dense.cpp:207]   --->   Operation 31 'read' 'Weight1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in" [dense/dense.cpp:207]   --->   Operation 32 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [2/2] (1.00ns)   --->   "%relu_en_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %relu_en" [dense/dense.cpp:207]   --->   Operation 33 'read' 'relu_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [2/2] (1.00ns)   --->   "%CHout_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHout" [dense/dense.cpp:207]   --->   Operation 34 'read' 'CHout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [2/2] (1.00ns)   --->   "%CHin_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHin" [dense/dense.cpp:207]   --->   Operation 35 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln241 = store i31 0, i31 %Out_LP_now" [dense/dense.cpp:241]   --->   Operation 36 'store' 'store_ln241' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 37 [1/2] (1.00ns)   --->   "%relu_en_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %relu_en" [dense/dense.cpp:207]   --->   Operation 37 'read' 'relu_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/2] (1.00ns)   --->   "%CHout_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHout" [dense/dense.cpp:207]   --->   Operation 38 'read' 'CHout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 39 [1/2] (1.00ns)   --->   "%CHin_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHin" [dense/dense.cpp:207]   --->   Operation 39 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 40 [7/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 40 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 41 [7/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 41 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 42 [6/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 42 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 43 [6/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 43 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 44 [5/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 44 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 45 [5/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 45 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 46 [4/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 46 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.23>
ST_7 : Operation 47 [4/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 47 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 48 [3/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 48 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 49 [3/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 49 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 50 [2/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 50 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 51 [2/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 51 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 52 [1/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 52 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 53 [1/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 53 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 54 [6/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 54 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 55 [6/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 55 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [5/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 56 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 57 [5/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 57 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [4/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 58 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 59 [4/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 59 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [3/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 60 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 61 [3/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 61 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 62 [2/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 62 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 63 [2/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 63 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 64 [1/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 64 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 65 [1/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 65 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 66 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 67 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%xs_exp_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 68 'partselect' 'xs_exp_V_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%trunc_ln21_1 = trunc i32 %data_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 69 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%or_ln21_2 = or i8 %trunc_ln21_1, i8 %xs_exp_V_10" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 70 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%tmp_1_i9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V_3, i32 8, i32 22" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 71 'partselect' 'tmp_1_i9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%tmp_2_i1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_1_i9, i8 %or_ln21_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 72 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln21_1 = icmp_eq  i23 %tmp_2_i1, i23 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 73 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%index_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_V_3, i32 23, i32 27"   --->   Operation 74 'partselect' 'index_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %index_1"   --->   Operation 75 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%mask_table_addr_1 = getelementptr i23 %mask_table, i64 0, i64 %zext_ln541_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 76 'getelementptr' 'mask_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [2/2] (0.67ns)   --->   "%mask_1 = load i5 %mask_table_addr_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 77 'load' 'mask_1' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %data_V_3"   --->   Operation 78 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.53>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 79 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 80 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%xs_exp_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 81 'partselect' 'xs_exp_V_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%trunc_ln21 = trunc i32 %data_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 82 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%or_ln21 = or i8 %trunc_ln21, i8 %xs_exp_V_8" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 83 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%tmp_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V, i32 8, i32 22" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 84 'partselect' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%tmp_2_i = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_1_i, i8 %or_ln21" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 85 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln21 = icmp_eq  i23 %tmp_2_i, i23 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 86 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%index = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_V, i32 23, i32 27"   --->   Operation 87 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %index"   --->   Operation 88 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i23 %mask_table, i64 0, i64 %zext_ln541" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 89 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [2/2] (0.67ns)   --->   "%mask = load i5 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 90 'load' 'mask' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %data_V"   --->   Operation 91 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.84ns)   --->   "%icmp_ln1035_2 = icmp_ult  i8 %xs_exp_V_10, i8 127"   --->   Operation 92 'icmp' 'icmp_ln1035_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 93 [1/1] (0.84ns)   --->   "%icmp_ln1035_3 = icmp_ugt  i8 %xs_exp_V_10, i8 150"   --->   Operation 93 'icmp' 'icmp_ln1035_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 94 [1/2] (0.67ns)   --->   "%mask_1 = load i5 %mask_table_addr_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 94 'load' 'mask_1' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i23 %mask_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:30->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 95 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_6, i31 0"   --->   Operation 96 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%bitcast_ln356_2 = bitcast i32 %p_Result_7" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 97 'bitcast' 'bitcast_ln356_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368_1"   --->   Operation 98 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (1.01ns)   --->   "%data_V_4 = add i32 %zext_ln30_1, i32 %p_Result_8"   --->   Operation 99 'add' 'data_V_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_exp_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_4, i32 23, i32 30"   --->   Operation 100 'partselect' 'xs_exp_V_5' <Predicate = (!p_Result_6)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%or_ln779_1 = or i32 %data_V_3, i32 %data_V_4"   --->   Operation 101 'or' 'or_ln779_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_sign_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln779_1, i32 31"   --->   Operation 102 'bitselect' 'xs_sign_V_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_exp_V_11 = select i1 %p_Result_6, i8 %xs_exp_V_10, i8 %xs_exp_V_5"   --->   Operation 103 'select' 'xs_exp_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%trunc_ln779_2 = trunc i32 %data_V_3"   --->   Operation 104 'trunc' 'trunc_ln779_2' <Predicate = (p_Result_6)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%trunc_ln779_3 = trunc i32 %data_V_4"   --->   Operation 105 'trunc' 'trunc_ln779_3' <Predicate = (!p_Result_6)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_sig_V_2 = select i1 %p_Result_6, i23 %trunc_ln779_2, i23 %trunc_ln779_3"   --->   Operation 106 'select' 'xs_sig_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xor_ln1497_1 = xor i23 %mask_1, i23 8388607"   --->   Operation 107 'xor' 'xor_ln1497_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_sig_V_5 = and i23 %xs_sig_V_2, i23 %xor_ln1497_1"   --->   Operation 108 'and' 'xs_sig_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%p_Result_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %xs_sign_V_5, i8 %xs_exp_V_11, i23 %xs_sig_V_5"   --->   Operation 109 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.39ns) (out node of the LUT)   --->   "%bitcast_ln356_3 = bitcast i32 %p_Result_9" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 110 'bitcast' 'bitcast_ln356_3' <Predicate = true> <Delay = 0.39>
ST_17 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%or_ln21_3 = or i1 %p_Result_6, i1 %icmp_ln21_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 111 'or' 'or_ln21_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%and_ln21_1 = and i1 %icmp_ln1035_2, i1 %or_ln21_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 112 'and' 'and_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %and_ln21_1, i32 %bitcast_ln356_2, i32 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 113 'select' 'select_ln21_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035_2)   --->   "%or_ln1035_1 = or i1 %icmp_ln1035_2, i1 %icmp_ln1035_3"   --->   Operation 114 'or' 'or_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1035_2 = select i1 %or_ln1035_1, i32 %select_ln21_1, i32 %bitcast_ln356_3"   --->   Operation 115 'select' 'select_ln1035_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.53>
ST_18 : Operation 116 [1/1] (0.84ns)   --->   "%icmp_ln1035 = icmp_ult  i8 %xs_exp_V_8, i8 127"   --->   Operation 116 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/1] (0.84ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i8 %xs_exp_V_8, i8 150"   --->   Operation 117 'icmp' 'icmp_ln1035_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/2] (0.67ns)   --->   "%mask = load i5 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 118 'load' 'mask' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i23 %mask" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:30->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 119 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%p_Result_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_s, i31 0"   --->   Operation 120 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 121 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368"   --->   Operation 122 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (1.01ns)   --->   "%data_V_1 = add i32 %zext_ln30, i32 %p_Result_2"   --->   Operation 123 'add' 'data_V_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 124 'partselect' 'xs_exp_V' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%or_ln779 = or i32 %data_V, i32 %data_V_1"   --->   Operation 125 'or' 'or_ln779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_sign_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln779, i32 31"   --->   Operation 126 'bitselect' 'xs_sign_V_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_exp_V_9 = select i1 %p_Result_s, i8 %xs_exp_V_8, i8 %xs_exp_V"   --->   Operation 127 'select' 'xs_exp_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%trunc_ln779 = trunc i32 %data_V"   --->   Operation 128 'trunc' 'trunc_ln779' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%trunc_ln779_1 = trunc i32 %data_V_1"   --->   Operation 129 'trunc' 'trunc_ln779_1' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_sig_V = select i1 %p_Result_s, i23 %trunc_ln779, i23 %trunc_ln779_1"   --->   Operation 130 'select' 'xs_sig_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xor_ln1497 = xor i23 %mask, i23 8388607"   --->   Operation 131 'xor' 'xor_ln1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_sig_V_4 = and i23 %xs_sig_V, i23 %xor_ln1497"   --->   Operation 132 'and' 'xs_sig_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %xs_sign_V_1, i8 %xs_exp_V_9, i23 %xs_sig_V_4"   --->   Operation 133 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.39ns) (out node of the LUT)   --->   "%bitcast_ln356_1 = bitcast i32 %p_Result_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 134 'bitcast' 'bitcast_ln356_1' <Predicate = true> <Delay = 0.39>
ST_18 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %p_Result_s, i1 %icmp_ln21" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 135 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%and_ln21 = and i1 %icmp_ln1035, i1 %or_ln21_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 136 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %and_ln21, i32 %bitcast_ln356, i32 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 137 'select' 'select_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%or_ln1035 = or i1 %icmp_ln1035, i1 %icmp_ln1035_1"   --->   Operation 138 'or' 'or_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1035 = select i1 %or_ln1035, i32 %select_ln21, i32 %bitcast_ln356_1"   --->   Operation 139 'select' 'select_ln1035' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node dc_3)   --->   "%xor_ln1035_1 = xor i1 %icmp_ln1035_2, i1 1"   --->   Operation 140 'xor' 'xor_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node dc_3)   --->   "%and_ln1035_1 = and i1 %icmp_ln1035_3, i1 %xor_ln1035_1"   --->   Operation 141 'and' 'and_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/1] (0.44ns) (out node of the LUT)   --->   "%dc_3 = select i1 %and_ln1035_1, i32 %dc_2, i32 %select_ln1035_2"   --->   Operation 142 'select' 'dc_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%xor_ln1035 = xor i1 %icmp_ln1035, i1 1"   --->   Operation 143 'xor' 'xor_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%and_ln1035 = and i1 %icmp_ln1035_1, i1 %xor_ln1035"   --->   Operation 144 'and' 'and_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.44ns) (out node of the LUT)   --->   "%dc_1 = select i1 %and_ln1035, i32 %dc, i32 %select_ln1035"   --->   Operation 145 'select' 'dc_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%data_V_5 = bitcast i32 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 146 'bitcast' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_5, i32 31"   --->   Operation 147 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%xs_exp_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_5, i32 23, i32 30"   --->   Operation 148 'partselect' 'xs_exp_V_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_11 = trunc i32 %data_V_5"   --->   Operation 149 'trunc' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_11, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 150 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 151 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_7" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 152 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.76ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 153 'add' 'add_ln346_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 154 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.76ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_7"   --->   Operation 155 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_1"   --->   Operation 156 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.39ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 157 'select' 'ush_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 158 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 159 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 160 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 161 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 162 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_6"   --->   Operation 163 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_195 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 164 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln818_1, i32 %tmp_195"   --->   Operation 165 'select' 'val_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.55>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 166 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 167 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 168 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i32 %data_V_2"   --->   Operation 169 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_5, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 170 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 171 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 172 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 173 'add' 'add_ln346' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 174 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.76ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 175 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 176 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 177 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 178 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 179 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 180 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 181 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 182 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 183 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 184 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 185 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (1.01ns)   --->   "%result_V_6 = sub i32 0, i32 %val_1"   --->   Operation 186 'sub' 'result_V_6' <Predicate = (p_Result_10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.44ns)   --->   "%result_V_7 = select i1 %p_Result_10, i32 %result_V_6, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 187 'select' 'result_V_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 188 [2/2] (1.08ns)   --->   "%call_ln238 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 0, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:238]   --->   Operation 188 'call' 'call_ln238' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.48>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%spectopmodule_ln207 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_84" [dense/dense.cpp:207]   --->   Operation 189 'spectopmodule' 'spectopmodule_ln207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IN1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_61, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %IN1"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_63, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W1"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W2, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_64, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W2"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W3, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_65, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W3"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W4, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_0, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W4"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %B1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_67, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %B1"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_4, void @empty_62, void @empty_60, i32 28, i32 28, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OUT1"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %CHin"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHin, void @empty_69, i32 1, i32 1, void @empty_96, i32 0, i32 0, void @empty_71, void @empty_72, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHin, void @empty_73, i32 1, i32 1, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %CHout"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHout, void @empty_69, i32 1, i32 1, void @empty_96, i32 0, i32 0, void @empty_71, void @empty_74, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHout, void @empty_73, i32 1, i32 1, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %relu_en"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %relu_en, void @empty_69, i32 1, i32 1, void @empty_96, i32 0, i32 0, void @empty_71, void @empty_75, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %relu_en, void @empty_73, i32 1, i32 1, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_76, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight1, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_78, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight1, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight2, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_81, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight2, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight3, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_80, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight3, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight4, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_15, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight4, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_82, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_17, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln222 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer0_V, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:222]   --->   Operation 228 'specmemcore' 'specmemcore_ln222' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln226 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer1_V, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:226]   --->   Operation 229 'specmemcore' 'specmemcore_ln226' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (1.01ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 230 'sub' 'result_V_2' <Predicate = (p_Result_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (0.44ns)   --->   "%result_V = select i1 %p_Result_4, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 231 'select' 'result_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln238 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 0, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:238]   --->   Operation 232 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%empty = trunc i32 %result_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 233 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (1.01ns)   --->   "%sub = add i32 %result_V, i32 4294967295" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 234 'add' 'sub' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.96ns)   --->   "%add_ln241 = add i27 %empty, i27 134217727" [dense/dense.cpp:241]   --->   Operation 235 'add' 'add_ln241' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.42ns)   --->   "%br_ln241 = br void %for.body" [dense/dense.cpp:241]   --->   Operation 236 'br' 'br_ln241' <Predicate = true> <Delay = 0.42>

State 22 <SV = 21> <Delay = 2.40>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%pp = phi i1 0, void %entry, i1 %pp_1, void %for.inc"   --->   Operation 237 'phi' 'pp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%Out_LP_now_1 = load i31 %Out_LP_now" [dense/dense.cpp:241]   --->   Operation 238 'load' 'Out_LP_now_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i31 %Out_LP_now_1" [dense/dense.cpp:241]   --->   Operation 239 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i31 %Out_LP_now_1" [dense/dense.cpp:241]   --->   Operation 240 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.99ns)   --->   "%icmp_ln241 = icmp_slt  i32 %zext_ln241, i32 %sub" [dense/dense.cpp:241]   --->   Operation 241 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (1.00ns)   --->   "%Out_LP_now_2 = add i31 %Out_LP_now_1, i31 1" [dense/dense.cpp:250]   --->   Operation 242 'add' 'Out_LP_now_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.end.loopexit, void %for.body.split" [dense/dense.cpp:241]   --->   Operation 243 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [dense/dense.cpp:231]   --->   Operation 244 'specloopname' 'specloopname_ln231' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.96ns)   --->   "%add_ln242 = add i27 %trunc_ln241, i27 1" [dense/dense.cpp:242]   --->   Operation 245 'add' 'add_ln242' <Predicate = (icmp_ln241)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %pp, void %if.then, void %if.else" [dense/dense.cpp:242]   --->   Operation 246 'br' 'br_ln242' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_22 : Operation 247 [2/2] (1.08ns)   --->   "%call_ln243 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer1_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:243]   --->   Operation 247 'call' 'call_ln243' <Predicate = (icmp_ln241 & !pp)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 248 [2/2] (1.41ns)   --->   "%call_ln246 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:246]   --->   Operation 248 'call' 'call_ln246' <Predicate = (icmp_ln241 & !pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 249 [2/2] (1.08ns)   --->   "%call_ln249 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:249]   --->   Operation 249 'call' 'call_ln249' <Predicate = (icmp_ln241 & pp)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 250 [2/2] (1.41ns)   --->   "%call_ln252 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:252]   --->   Operation 250 'call' 'call_ln252' <Predicate = (icmp_ln241 & pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %pp, void %if.then17, void %if.else19" [dense/dense.cpp:256]   --->   Operation 251 'br' 'br_ln256' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_22 : Operation 252 [2/2] (1.41ns)   --->   "%call_ln257 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:257]   --->   Operation 252 'call' 'call_ln257' <Predicate = (!icmp_ln241 & !pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 253 [2/2] (1.41ns)   --->   "%call_ln259 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:259]   --->   Operation 253 'call' 'call_ln259' <Predicate = (!icmp_ln241 & pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.42>
ST_23 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln243 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer1_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:243]   --->   Operation 254 'call' 'call_ln243' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 255 [1/2] (0.00ns)   --->   "%call_ln246 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:246]   --->   Operation 255 'call' 'call_ln246' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 256 [1/1] (0.42ns)   --->   "%br_ln248 = br void %for.inc" [dense/dense.cpp:248]   --->   Operation 256 'br' 'br_ln248' <Predicate = (!pp)> <Delay = 0.42>
ST_23 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln249 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:249]   --->   Operation 257 'call' 'call_ln249' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln252 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:252]   --->   Operation 258 'call' 'call_ln252' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 259 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 259 'br' 'br_ln0' <Predicate = (pp)> <Delay = 0.42>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%pp_1 = phi i1 1, void %if.then, i1 0, void %if.else"   --->   Operation 260 'phi' 'pp_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.42ns)   --->   "%store_ln241 = store i31 %Out_LP_now_2, i31 %Out_LP_now" [dense/dense.cpp:241]   --->   Operation 261 'store' 'store_ln241' <Predicate = true> <Delay = 0.42>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.body" [dense/dense.cpp:241]   --->   Operation 262 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>

State 24 <SV = 22> <Delay = 0.00>
ST_24 : Operation 263 [1/2] (0.00ns)   --->   "%call_ln257 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:257]   --->   Operation 263 'call' 'call_ln257' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln258 = br void %if.end21" [dense/dense.cpp:258]   --->   Operation 264 'br' 'br_ln258' <Predicate = (!pp)> <Delay = 0.00>
ST_24 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln259 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:259]   --->   Operation 265 'call' 'call_ln259' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end21"   --->   Operation 266 'br' 'br_ln0' <Predicate = (pp)> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [dense/dense.cpp:263]   --->   Operation 267 'ret' 'ret_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUT1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ CHin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CHout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Weight1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Weight2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Weight3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Weight4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ feature_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_buffer_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ output_buffer0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ output_buffer1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Out_LP_now          (alloca        ) [ 0111111111111111111111110]
feature_out_read    (read          ) [ 0011111111111111111111111]
bias_read           (read          ) [ 0011111111111111111111110]
Weight4_read        (read          ) [ 0011111111111111111111110]
Weight3_read        (read          ) [ 0011111111111111111111110]
Weight2_read        (read          ) [ 0011111111111111111111110]
Weight1_read        (read          ) [ 0011111111111111111111110]
feature_in_read     (read          ) [ 0011111111111111111111110]
store_ln241         (store         ) [ 0000000000000000000000000]
relu_en_read        (read          ) [ 0001111111111111111111111]
CHout_read          (read          ) [ 0001111111100000000000000]
CHin_read           (read          ) [ 0001111111111111111111110]
conv1               (sitofp        ) [ 0000000000111111000000000]
conv                (sitofp        ) [ 0000000000011111100000000]
dc_2                (fmul          ) [ 0000000000000000111000000]
dc                  (fmul          ) [ 0000000000000000011100000]
data_V_3            (bitcast       ) [ 0000000000000000010000000]
p_Result_6          (bitselect     ) [ 0000000000000000010000000]
xs_exp_V_10         (partselect    ) [ 0000000000000000010000000]
trunc_ln21_1        (trunc         ) [ 0000000000000000000000000]
or_ln21_2           (or            ) [ 0000000000000000000000000]
tmp_1_i9            (partselect    ) [ 0000000000000000000000000]
tmp_2_i1            (bitconcatenate) [ 0000000000000000000000000]
icmp_ln21_1         (icmp          ) [ 0000000000000000010000000]
index_1             (partselect    ) [ 0000000000000000000000000]
zext_ln541_1        (zext          ) [ 0000000000000000000000000]
mask_table_addr_1   (getelementptr ) [ 0000000000000000010000000]
trunc_ln368_1       (trunc         ) [ 0000000000000000010000000]
data_V              (bitcast       ) [ 0000000000000000001000000]
p_Result_s          (bitselect     ) [ 0000000000000000001000000]
xs_exp_V_8          (partselect    ) [ 0000000000000000001000000]
trunc_ln21          (trunc         ) [ 0000000000000000000000000]
or_ln21             (or            ) [ 0000000000000000000000000]
tmp_1_i             (partselect    ) [ 0000000000000000000000000]
tmp_2_i             (bitconcatenate) [ 0000000000000000000000000]
icmp_ln21           (icmp          ) [ 0000000000000000001000000]
index               (partselect    ) [ 0000000000000000000000000]
zext_ln541          (zext          ) [ 0000000000000000000000000]
mask_table_addr     (getelementptr ) [ 0000000000000000001000000]
trunc_ln368         (trunc         ) [ 0000000000000000001000000]
icmp_ln1035_2       (icmp          ) [ 0000000000000000001000000]
icmp_ln1035_3       (icmp          ) [ 0000000000000000001000000]
mask_1              (load          ) [ 0000000000000000000000000]
zext_ln30_1         (zext          ) [ 0000000000000000000000000]
p_Result_7          (bitconcatenate) [ 0000000000000000000000000]
bitcast_ln356_2     (bitcast       ) [ 0000000000000000000000000]
p_Result_8          (bitconcatenate) [ 0000000000000000000000000]
data_V_4            (add           ) [ 0000000000000000000000000]
xs_exp_V_5          (partselect    ) [ 0000000000000000000000000]
or_ln779_1          (or            ) [ 0000000000000000000000000]
xs_sign_V_5         (bitselect     ) [ 0000000000000000000000000]
xs_exp_V_11         (select        ) [ 0000000000000000000000000]
trunc_ln779_2       (trunc         ) [ 0000000000000000000000000]
trunc_ln779_3       (trunc         ) [ 0000000000000000000000000]
xs_sig_V_2          (select        ) [ 0000000000000000000000000]
xor_ln1497_1        (xor           ) [ 0000000000000000000000000]
xs_sig_V_5          (and           ) [ 0000000000000000000000000]
p_Result_9          (bitconcatenate) [ 0000000000000000000000000]
bitcast_ln356_3     (bitcast       ) [ 0000000000000000000000000]
or_ln21_3           (or            ) [ 0000000000000000000000000]
and_ln21_1          (and           ) [ 0000000000000000000000000]
select_ln21_1       (select        ) [ 0000000000000000000000000]
or_ln1035_1         (or            ) [ 0000000000000000000000000]
select_ln1035_2     (select        ) [ 0000000000000000001000000]
icmp_ln1035         (icmp          ) [ 0000000000000000000100000]
icmp_ln1035_1       (icmp          ) [ 0000000000000000000100000]
mask                (load          ) [ 0000000000000000000000000]
zext_ln30           (zext          ) [ 0000000000000000000000000]
p_Result_1          (bitconcatenate) [ 0000000000000000000000000]
bitcast_ln356       (bitcast       ) [ 0000000000000000000000000]
p_Result_2          (bitconcatenate) [ 0000000000000000000000000]
data_V_1            (add           ) [ 0000000000000000000000000]
xs_exp_V            (partselect    ) [ 0000000000000000000000000]
or_ln779            (or            ) [ 0000000000000000000000000]
xs_sign_V_1         (bitselect     ) [ 0000000000000000000000000]
xs_exp_V_9          (select        ) [ 0000000000000000000000000]
trunc_ln779         (trunc         ) [ 0000000000000000000000000]
trunc_ln779_1       (trunc         ) [ 0000000000000000000000000]
xs_sig_V            (select        ) [ 0000000000000000000000000]
xor_ln1497          (xor           ) [ 0000000000000000000000000]
xs_sig_V_4          (and           ) [ 0000000000000000000000000]
p_Result_3          (bitconcatenate) [ 0000000000000000000000000]
bitcast_ln356_1     (bitcast       ) [ 0000000000000000000000000]
or_ln21_1           (or            ) [ 0000000000000000000000000]
and_ln21            (and           ) [ 0000000000000000000000000]
select_ln21         (select        ) [ 0000000000000000000000000]
or_ln1035           (or            ) [ 0000000000000000000000000]
select_ln1035       (select        ) [ 0000000000000000000100000]
xor_ln1035_1        (xor           ) [ 0000000000000000000000000]
and_ln1035_1        (and           ) [ 0000000000000000000000000]
dc_3                (select        ) [ 0000000000000000000100000]
xor_ln1035          (xor           ) [ 0000000000000000000000000]
and_ln1035          (and           ) [ 0000000000000000000000000]
dc_1                (select        ) [ 0000000000000000000010000]
data_V_5            (bitcast       ) [ 0000000000000000000000000]
p_Result_10         (bitselect     ) [ 0000000000000000000010000]
xs_exp_V_7          (partselect    ) [ 0000000000000000000000000]
p_Result_11         (trunc         ) [ 0000000000000000000000000]
mantissa_1          (bitconcatenate) [ 0000000000000000000000000]
zext_ln15_1         (zext          ) [ 0000000000000000000000000]
zext_ln346_1        (zext          ) [ 0000000000000000000000000]
add_ln346_1         (add           ) [ 0000000000000000000000000]
isNeg_1             (bitselect     ) [ 0000000000000000000000000]
sub_ln1512_1        (sub           ) [ 0000000000000000000000000]
sext_ln1512_1       (sext          ) [ 0000000000000000000000000]
ush_1               (select        ) [ 0000000000000000000000000]
sext_ln1488_1       (sext          ) [ 0000000000000000000000000]
zext_ln1488_1       (zext          ) [ 0000000000000000000000000]
r_V_2               (lshr          ) [ 0000000000000000000000000]
r_V_3               (shl           ) [ 0000000000000000000000000]
tmp_6               (bitselect     ) [ 0000000000000000000000000]
zext_ln818_1        (zext          ) [ 0000000000000000000000000]
tmp_195             (partselect    ) [ 0000000000000000000000000]
val_1               (select        ) [ 0000000000000000000010000]
data_V_2            (bitcast       ) [ 0000000000000000000000000]
p_Result_4          (bitselect     ) [ 0000000000000000000001000]
xs_exp_V_3          (partselect    ) [ 0000000000000000000000000]
p_Result_5          (trunc         ) [ 0000000000000000000000000]
mantissa            (bitconcatenate) [ 0000000000000000000000000]
zext_ln15           (zext          ) [ 0000000000000000000000000]
zext_ln346          (zext          ) [ 0000000000000000000000000]
add_ln346           (add           ) [ 0000000000000000000000000]
isNeg               (bitselect     ) [ 0000000000000000000000000]
sub_ln1512          (sub           ) [ 0000000000000000000000000]
sext_ln1512         (sext          ) [ 0000000000000000000000000]
ush                 (select        ) [ 0000000000000000000000000]
sext_ln1488         (sext          ) [ 0000000000000000000000000]
zext_ln1488         (zext          ) [ 0000000000000000000000000]
r_V                 (lshr          ) [ 0000000000000000000000000]
r_V_1               (shl           ) [ 0000000000000000000000000]
tmp                 (bitselect     ) [ 0000000000000000000000000]
zext_ln818          (zext          ) [ 0000000000000000000000000]
tmp_s               (partselect    ) [ 0000000000000000000000000]
val                 (select        ) [ 0000000000000000000001000]
result_V_6          (sub           ) [ 0000000000000000000000000]
result_V_7          (select        ) [ 0000000000000000000001110]
spectopmodule_ln207 (spectopmodule ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000000000]
specmemcore_ln222   (specmemcore   ) [ 0000000000000000000000000]
specmemcore_ln226   (specmemcore   ) [ 0000000000000000000000000]
result_V_2          (sub           ) [ 0000000000000000000000000]
result_V            (select        ) [ 0000000000000000000000000]
call_ln238          (call          ) [ 0000000000000000000000000]
empty               (trunc         ) [ 0000000000000000000000000]
sub                 (add           ) [ 0000000000000000000000110]
add_ln241           (add           ) [ 0000000000000000000000111]
br_ln241            (br            ) [ 0000000000000000000001110]
pp                  (phi           ) [ 0000000000000000000000111]
Out_LP_now_1        (load          ) [ 0000000000000000000000000]
zext_ln241          (zext          ) [ 0000000000000000000000000]
trunc_ln241         (trunc         ) [ 0000000000000000000000010]
icmp_ln241          (icmp          ) [ 0000000000000000000000110]
Out_LP_now_2        (add           ) [ 0000000000000000000000010]
br_ln241            (br            ) [ 0000000000000000000000000]
specloopname_ln231  (specloopname  ) [ 0000000000000000000000000]
add_ln242           (add           ) [ 0000000000000000000000010]
br_ln242            (br            ) [ 0000000000000000000000000]
br_ln256            (br            ) [ 0000000000000000000000000]
call_ln243          (call          ) [ 0000000000000000000000000]
call_ln246          (call          ) [ 0000000000000000000000000]
br_ln248            (br            ) [ 0000000000000000000000000]
call_ln249          (call          ) [ 0000000000000000000000000]
call_ln252          (call          ) [ 0000000000000000000000000]
br_ln0              (br            ) [ 0000000000000000000000000]
pp_1                (phi           ) [ 0000000000000000000001110]
store_ln241         (store         ) [ 0000000000000000000000000]
br_ln241            (br            ) [ 0000000000000000000001110]
call_ln257          (call          ) [ 0000000000000000000000000]
br_ln258            (br            ) [ 0000000000000000000000000]
call_ln259          (call          ) [ 0000000000000000000000000]
br_ln0              (br            ) [ 0000000000000000000000000]
ret_ln263           (ret           ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="CHin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="CHout">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHout"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="relu_en">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_en"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="feature_in">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_in"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Weight1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Weight2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Weight3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Weight4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weight4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="feature_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mask_table">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bias_buffer_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buffer_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_buffer0_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer0_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_buffer1_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer1_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Load_and_Compute"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_67"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_96"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_76"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_78"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_81"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_80"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Write_Output"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="Out_LP_now_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Out_LP_now/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="feature_out_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_out_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bias_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Weight4_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weight4_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="Weight3_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weight3_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="Weight2_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weight2_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="Weight1_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weight1_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="feature_in_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_in_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_en_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHout_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mask_table_addr_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="23" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table_addr_1/16 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask_1/16 mask/17 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mask_table_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="23" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table_addr/17 "/>
</bind>
</comp>

<comp id="295" class="1005" name="pp_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pp (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="pp_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp/22 "/>
</bind>
</comp>

<comp id="307" class="1005" name="pp_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pp_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="pp_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pp_1/23 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_Load_and_Compute_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="0" index="2" bw="64" slack="19"/>
<pin id="324" dir="0" index="3" bw="16" slack="0"/>
<pin id="325" dir="0" index="4" bw="64" slack="19"/>
<pin id="326" dir="0" index="5" bw="16" slack="0"/>
<pin id="327" dir="0" index="6" bw="64" slack="19"/>
<pin id="328" dir="0" index="7" bw="16" slack="0"/>
<pin id="329" dir="0" index="8" bw="64" slack="19"/>
<pin id="330" dir="0" index="9" bw="16" slack="0"/>
<pin id="331" dir="0" index="10" bw="64" slack="19"/>
<pin id="332" dir="0" index="11" bw="16" slack="0"/>
<pin id="333" dir="0" index="12" bw="64" slack="19"/>
<pin id="334" dir="0" index="13" bw="16" slack="0"/>
<pin id="335" dir="0" index="14" bw="27" slack="0"/>
<pin id="336" dir="0" index="15" bw="32" slack="0"/>
<pin id="337" dir="0" index="16" bw="32" slack="18"/>
<pin id="338" dir="0" index="17" bw="16" slack="0"/>
<pin id="339" dir="0" index="18" bw="64" slack="0"/>
<pin id="340" dir="0" index="19" bw="64" slack="0"/>
<pin id="341" dir="0" index="20" bw="64" slack="0"/>
<pin id="342" dir="0" index="21" bw="64" slack="0"/>
<pin id="343" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln238/20 call_ln243/22 call_ln249/22 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_Write_Output_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="0" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="0" index="2" bw="64" slack="21"/>
<pin id="363" dir="0" index="3" bw="16" slack="0"/>
<pin id="364" dir="0" index="4" bw="27" slack="0"/>
<pin id="365" dir="0" index="5" bw="32" slack="20"/>
<pin id="366" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln246/22 call_ln252/22 call_ln257/22 call_ln259/22 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_2/10 dc/11 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/3 conv/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln241_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="31" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="data_V_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/16 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Result_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/16 "/>
</bind>
</comp>

<comp id="396" class="1004" name="xs_exp_V_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_10/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln21_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/16 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln21_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_2/16 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_1_i9_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i9/16 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_2_i1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="23" slack="0"/>
<pin id="428" dir="0" index="1" bw="15" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="0"/>
<pin id="430" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i1/16 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln21_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="23" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/16 "/>
</bind>
</comp>

<comp id="440" class="1004" name="index_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="0" index="3" bw="6" slack="0"/>
<pin id="445" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index_1/16 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln541_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/16 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln368_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/16 "/>
</bind>
</comp>

<comp id="459" class="1004" name="data_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/17 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_s_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/17 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xs_exp_V_8_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_8/17 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln21_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/17 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln21_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/17 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_1_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="15" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i/17 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_2_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="23" slack="0"/>
<pin id="502" dir="0" index="1" bw="15" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/17 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln21_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="23" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/17 "/>
</bind>
</comp>

<comp id="514" class="1004" name="index_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index/17 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln541_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/17 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln368_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/17 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln1035_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_2/17 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln1035_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_3/17 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln30_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="23" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/17 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Result_7_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="1"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/17 "/>
</bind>
</comp>

<comp id="554" class="1004" name="bitcast_ln356_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356_2/17 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_Result_8_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="31" slack="1"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/17 "/>
</bind>
</comp>

<comp id="565" class="1004" name="data_V_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="23" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_V_4/17 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xs_exp_V_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="6" slack="0"/>
<pin id="575" dir="0" index="3" bw="6" slack="0"/>
<pin id="576" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_5/17 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln779_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln779_1/17 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xs_sign_V_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_V_5/17 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xs_exp_V_11_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="8" slack="1"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_11/17 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln779_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_2/17 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln779_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_3/17 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xs_sig_V_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="23" slack="0"/>
<pin id="610" dir="0" index="2" bw="23" slack="0"/>
<pin id="611" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V_2/17 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln1497_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="23" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1497_1/17 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xs_sig_V_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="23" slack="0"/>
<pin id="622" dir="0" index="1" bw="23" slack="0"/>
<pin id="623" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_5/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_9_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="8" slack="0"/>
<pin id="630" dir="0" index="3" bw="23" slack="0"/>
<pin id="631" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/17 "/>
</bind>
</comp>

<comp id="636" class="1004" name="bitcast_ln356_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356_3/17 "/>
</bind>
</comp>

<comp id="640" class="1004" name="or_ln21_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="0" index="1" bw="1" slack="1"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_3/17 "/>
</bind>
</comp>

<comp id="644" class="1004" name="and_ln21_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21_1/17 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln21_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln1035_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1035_1/17 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln1035_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="32" slack="0"/>
<pin id="668" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1035_2/17 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln1035_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="1"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/18 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln1035_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_1/18 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln30_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="23" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/18 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_Result_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="1"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/18 "/>
</bind>
</comp>

<comp id="693" class="1004" name="bitcast_ln356_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356/18 "/>
</bind>
</comp>

<comp id="697" class="1004" name="p_Result_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="31" slack="1"/>
<pin id="701" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/18 "/>
</bind>
</comp>

<comp id="704" class="1004" name="data_V_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="23" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_V_1/18 "/>
</bind>
</comp>

<comp id="710" class="1004" name="xs_exp_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="6" slack="0"/>
<pin id="714" dir="0" index="3" bw="6" slack="0"/>
<pin id="715" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/18 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln779_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln779/18 "/>
</bind>
</comp>

<comp id="725" class="1004" name="xs_sign_V_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_V_1/18 "/>
</bind>
</comp>

<comp id="733" class="1004" name="xs_exp_V_9_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="8" slack="1"/>
<pin id="736" dir="0" index="2" bw="8" slack="0"/>
<pin id="737" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_exp_V_9/18 "/>
</bind>
</comp>

<comp id="739" class="1004" name="trunc_ln779_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/18 "/>
</bind>
</comp>

<comp id="742" class="1004" name="trunc_ln779_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_1/18 "/>
</bind>
</comp>

<comp id="746" class="1004" name="xs_sig_V_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="0" index="1" bw="23" slack="0"/>
<pin id="749" dir="0" index="2" bw="23" slack="0"/>
<pin id="750" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xs_sig_V/18 "/>
</bind>
</comp>

<comp id="753" class="1004" name="xor_ln1497_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="23" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1497/18 "/>
</bind>
</comp>

<comp id="759" class="1004" name="xs_sig_V_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="23" slack="0"/>
<pin id="761" dir="0" index="1" bw="23" slack="0"/>
<pin id="762" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V_4/18 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_Result_3_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="0" index="2" bw="8" slack="0"/>
<pin id="769" dir="0" index="3" bw="23" slack="0"/>
<pin id="770" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="bitcast_ln356_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356_1/18 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln21_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="0" index="1" bw="1" slack="1"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21_1/18 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln21_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/18 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln21_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="32" slack="0"/>
<pin id="793" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/18 "/>
</bind>
</comp>

<comp id="797" class="1004" name="or_ln1035_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1035/18 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln1035_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="0" index="2" bw="32" slack="0"/>
<pin id="807" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1035/18 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln1035_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1035_1/18 "/>
</bind>
</comp>

<comp id="816" class="1004" name="and_ln1035_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1035_1/18 "/>
</bind>
</comp>

<comp id="821" class="1004" name="dc_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="3"/>
<pin id="824" dir="0" index="2" bw="32" slack="1"/>
<pin id="825" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dc_3/18 "/>
</bind>
</comp>

<comp id="827" class="1004" name="xor_ln1035_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1035/19 "/>
</bind>
</comp>

<comp id="832" class="1004" name="and_ln1035_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1035/19 "/>
</bind>
</comp>

<comp id="837" class="1004" name="dc_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="3"/>
<pin id="840" dir="0" index="2" bw="32" slack="1"/>
<pin id="841" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dc_1/19 "/>
</bind>
</comp>

<comp id="843" class="1004" name="data_V_5_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_5/19 "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_Result_10_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="6" slack="0"/>
<pin id="850" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/19 "/>
</bind>
</comp>

<comp id="854" class="1004" name="xs_exp_V_7_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="0" index="2" bw="6" slack="0"/>
<pin id="858" dir="0" index="3" bw="6" slack="0"/>
<pin id="859" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_7/19 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_Result_11_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_11/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="mantissa_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="25" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="0" index="2" bw="23" slack="0"/>
<pin id="872" dir="0" index="3" bw="1" slack="0"/>
<pin id="873" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/19 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln15_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="25" slack="0"/>
<pin id="880" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/19 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln346_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_1/19 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln346_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_1/19 "/>
</bind>
</comp>

<comp id="892" class="1004" name="isNeg_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="9" slack="0"/>
<pin id="895" dir="0" index="2" bw="5" slack="0"/>
<pin id="896" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/19 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sub_ln1512_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/19 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln1512_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/19 "/>
</bind>
</comp>

<comp id="910" class="1004" name="ush_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="0"/>
<pin id="913" dir="0" index="2" bw="9" slack="0"/>
<pin id="914" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sext_ln1488_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/19 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln1488_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="0"/>
<pin id="924" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/19 "/>
</bind>
</comp>

<comp id="926" class="1004" name="r_V_2_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="25" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/19 "/>
</bind>
</comp>

<comp id="932" class="1004" name="r_V_3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="25" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/19 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="79" slack="0"/>
<pin id="941" dir="0" index="2" bw="6" slack="0"/>
<pin id="942" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln818_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/19 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_195_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="79" slack="0"/>
<pin id="953" dir="0" index="2" bw="6" slack="0"/>
<pin id="954" dir="0" index="3" bw="7" slack="0"/>
<pin id="955" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_195/19 "/>
</bind>
</comp>

<comp id="960" class="1004" name="val_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="0" index="2" bw="32" slack="0"/>
<pin id="964" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/19 "/>
</bind>
</comp>

<comp id="968" class="1004" name="data_V_2_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_2/20 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_Result_4_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="6" slack="0"/>
<pin id="975" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/20 "/>
</bind>
</comp>

<comp id="979" class="1004" name="xs_exp_V_3_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="0" index="2" bw="6" slack="0"/>
<pin id="983" dir="0" index="3" bw="6" slack="0"/>
<pin id="984" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_3/20 "/>
</bind>
</comp>

<comp id="989" class="1004" name="p_Result_5_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_5/20 "/>
</bind>
</comp>

<comp id="993" class="1004" name="mantissa_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="25" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="0" index="2" bw="23" slack="0"/>
<pin id="997" dir="0" index="3" bw="1" slack="0"/>
<pin id="998" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/20 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln15_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="25" slack="0"/>
<pin id="1005" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/20 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln346_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/20 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln346_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/20 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="isNeg_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="9" slack="0"/>
<pin id="1020" dir="0" index="2" bw="5" slack="0"/>
<pin id="1021" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/20 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sub_ln1512_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="8" slack="0"/>
<pin id="1028" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/20 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_ln1512_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/20 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="ush_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="8" slack="0"/>
<pin id="1038" dir="0" index="2" bw="9" slack="0"/>
<pin id="1039" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/20 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln1488_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="9" slack="0"/>
<pin id="1045" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/20 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln1488_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="0"/>
<pin id="1049" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/20 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="r_V_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="25" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/20 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="r_V_1_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="25" slack="0"/>
<pin id="1059" dir="0" index="1" bw="32" slack="0"/>
<pin id="1060" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/20 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="79" slack="0"/>
<pin id="1066" dir="0" index="2" bw="6" slack="0"/>
<pin id="1067" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln818_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/20 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_s_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="79" slack="0"/>
<pin id="1078" dir="0" index="2" bw="6" slack="0"/>
<pin id="1079" dir="0" index="3" bw="7" slack="0"/>
<pin id="1080" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="val_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="0" index="2" bw="32" slack="0"/>
<pin id="1089" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/20 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="result_V_6_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="1"/>
<pin id="1096" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/20 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="result_V_7_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="0" index="1" bw="32" slack="0"/>
<pin id="1101" dir="0" index="2" bw="32" slack="1"/>
<pin id="1102" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_7/20 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="result_V_2_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="32" slack="1"/>
<pin id="1108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/21 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="result_V_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="0" index="1" bw="32" slack="0"/>
<pin id="1113" dir="0" index="2" bw="32" slack="1"/>
<pin id="1114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/21 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="empty_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/21 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="sub_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/21 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="add_ln241_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="27" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/21 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="Out_LP_now_1_load_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="31" slack="21"/>
<pin id="1134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Out_LP_now_1/22 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="zext_ln241_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="31" slack="0"/>
<pin id="1137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/22 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="trunc_ln241_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="31" slack="0"/>
<pin id="1141" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln241/22 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="icmp_ln241_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="31" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="1"/>
<pin id="1147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/22 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="Out_LP_now_2_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="31" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Out_LP_now_2/22 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="add_ln242_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="27" slack="0"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/22 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="store_ln241_store_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="31" slack="1"/>
<pin id="1164" dir="0" index="1" bw="31" slack="22"/>
<pin id="1165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/23 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="Out_LP_now_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="31" slack="0"/>
<pin id="1168" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="Out_LP_now "/>
</bind>
</comp>

<comp id="1173" class="1005" name="feature_out_read_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="64" slack="21"/>
<pin id="1175" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="feature_out_read "/>
</bind>
</comp>

<comp id="1178" class="1005" name="bias_read_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="64" slack="19"/>
<pin id="1180" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="1183" class="1005" name="Weight4_read_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="64" slack="19"/>
<pin id="1185" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="Weight4_read "/>
</bind>
</comp>

<comp id="1188" class="1005" name="Weight3_read_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="64" slack="19"/>
<pin id="1190" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="Weight3_read "/>
</bind>
</comp>

<comp id="1193" class="1005" name="Weight2_read_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="64" slack="19"/>
<pin id="1195" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="Weight2_read "/>
</bind>
</comp>

<comp id="1198" class="1005" name="Weight1_read_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="64" slack="19"/>
<pin id="1200" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="Weight1_read "/>
</bind>
</comp>

<comp id="1203" class="1005" name="feature_in_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="64" slack="19"/>
<pin id="1205" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="feature_in_read "/>
</bind>
</comp>

<comp id="1208" class="1005" name="relu_en_read_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="20"/>
<pin id="1210" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="relu_en_read "/>
</bind>
</comp>

<comp id="1213" class="1005" name="CHout_read_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="2"/>
<pin id="1215" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="CHout_read "/>
</bind>
</comp>

<comp id="1218" class="1005" name="CHin_read_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="1"/>
<pin id="1220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CHin_read "/>
</bind>
</comp>

<comp id="1224" class="1005" name="conv1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="conv_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="1234" class="1005" name="dc_2_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_2 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="dc_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1246" class="1005" name="data_V_3_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_V_3 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="p_Result_6_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="xs_exp_V_10_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="1"/>
<pin id="1262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xs_exp_V_10 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="icmp_ln21_1_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="mask_table_addr_1_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="5" slack="1"/>
<pin id="1274" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_table_addr_1 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="trunc_ln368_1_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="31" slack="1"/>
<pin id="1279" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368_1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="data_V_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="1288" class="1005" name="p_Result_s_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1296" class="1005" name="xs_exp_V_8_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="1"/>
<pin id="1298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xs_exp_V_8 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="icmp_ln21_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="mask_table_addr_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="5" slack="1"/>
<pin id="1310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mask_table_addr "/>
</bind>
</comp>

<comp id="1313" class="1005" name="trunc_ln368_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="31" slack="1"/>
<pin id="1315" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="icmp_ln1035_2_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035_2 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="icmp_ln1035_3_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035_3 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="select_ln1035_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1035_2 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="icmp_ln1035_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="icmp_ln1035_1_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035_1 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="select_ln1035_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="1"/>
<pin id="1345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1035 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="dc_3_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_3 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="dc_1_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="1"/>
<pin id="1355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="p_Result_10_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="val_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="1"/>
<pin id="1365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="p_Result_4_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="1"/>
<pin id="1371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="val_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1380" class="1005" name="result_V_7_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_7 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="sub_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="1390" class="1005" name="add_ln241_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="27" slack="1"/>
<pin id="1392" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln241 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="trunc_ln241_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="27" slack="1"/>
<pin id="1397" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln241 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="Out_LP_now_2_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="31" slack="1"/>
<pin id="1405" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="Out_LP_now_2 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="add_ln242_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="27" slack="1"/>
<pin id="1410" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln242 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="213"><net_src comp="50" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="86" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="86" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="298"><net_src comp="94" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="317"><net_src comp="102" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="94" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="344"><net_src comp="120" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="346"><net_src comp="2" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="347"><net_src comp="4" pin="0"/><net_sink comp="320" pin=5"/></net>

<net id="348"><net_src comp="6" pin="0"/><net_sink comp="320" pin=7"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="320" pin=9"/></net>

<net id="350"><net_src comp="10" pin="0"/><net_sink comp="320" pin=11"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="320" pin=13"/></net>

<net id="352"><net_src comp="122" pin="0"/><net_sink comp="320" pin=14"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="320" pin=17"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="320" pin=18"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="320" pin=19"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="320" pin=20"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="320" pin=21"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="320" pin=13"/></net>

<net id="367"><net_src comp="208" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="402"><net_src comp="66" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="385" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="70" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="385" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="396" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="385" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="431"><net_src comp="78" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="416" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="410" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="80" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="385" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="84" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="453"><net_src comp="440" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="458"><net_src comp="385" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="64" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="459" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="459" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="470" pin="4"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="459" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="74" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="490" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="484" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="80" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="459" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="84" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="527"><net_src comp="514" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="532"><net_src comp="459" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="90" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="281" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="56" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="547" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="92" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="94" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="543" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="558" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="66" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="68" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="70" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="585"><net_src comp="565" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="62" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="581" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="64" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="571" pin="4"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="565" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="600" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="603" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="281" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="96" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="607" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="98" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="586" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="594" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="620" pin="2"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="648"><net_src comp="533" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="554" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="100" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="533" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="538" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="650" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="636" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="88" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="90" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="281" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="92" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="56" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="696"><net_src comp="686" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="92" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="94" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="682" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="697" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="716"><net_src comp="66" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="68" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="70" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="724"><net_src comp="704" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="62" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="64" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="738"><net_src comp="710" pin="4"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="704" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="739" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="752"><net_src comp="742" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="757"><net_src comp="281" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="96" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="746" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="771"><net_src comp="98" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="725" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="733" pin="3"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="759" pin="2"/><net_sink comp="765" pin=3"/></net>

<net id="778"><net_src comp="765" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="787"><net_src comp="672" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="693" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="100" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="672" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="677" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="789" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="775" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="102" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="831"><net_src comp="102" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="851"><net_src comp="62" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="64" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="860"><net_src comp="66" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="843" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="68" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="70" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="867"><net_src comp="843" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="874"><net_src comp="104" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="102" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="864" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="94" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="881"><net_src comp="868" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="854" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="106" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="897"><net_src comp="108" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="886" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="74" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="904"><net_src comp="88" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="854" pin="4"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="892" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="906" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="886" pin="2"/><net_sink comp="910" pin=2"/></net>

<net id="921"><net_src comp="910" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="878" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="922" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="878" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="922" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="110" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="926" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="112" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="938" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="956"><net_src comp="114" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="932" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="112" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="959"><net_src comp="116" pin="0"/><net_sink comp="950" pin=3"/></net>

<net id="965"><net_src comp="892" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="946" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="950" pin="4"/><net_sink comp="960" pin=2"/></net>

<net id="976"><net_src comp="62" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="968" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="64" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="985"><net_src comp="66" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="968" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="68" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="70" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="992"><net_src comp="968" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="104" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="102" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="989" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="94" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1006"><net_src comp="993" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="979" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="106" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1022"><net_src comp="108" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="74" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1029"><net_src comp="88" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="979" pin="4"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1040"><net_src comp="1017" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="1011" pin="2"/><net_sink comp="1035" pin=2"/></net>

<net id="1046"><net_src comp="1035" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1003" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1003" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1047" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1068"><net_src comp="110" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1051" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="112" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1074"><net_src comp="1063" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1081"><net_src comp="114" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="1057" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1083"><net_src comp="112" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1084"><net_src comp="116" pin="0"/><net_sink comp="1075" pin=3"/></net>

<net id="1090"><net_src comp="1017" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1071" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="1075" pin="4"/><net_sink comp="1085" pin=2"/></net>

<net id="1097"><net_src comp="118" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1103"><net_src comp="1093" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1104"><net_src comp="1098" pin="3"/><net_sink comp="320" pin=15"/></net>

<net id="1109"><net_src comp="118" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1115"><net_src comp="1105" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="1110" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1110" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="144" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1116" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="198" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1138"><net_src comp="1132" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="1132" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="1148"><net_src comp="1135" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="1132" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="200" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="1139" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="206" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1161"><net_src comp="1155" pin="2"/><net_sink comp="320" pin=14"/></net>

<net id="1169"><net_src comp="210" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1172"><net_src comp="1166" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1176"><net_src comp="214" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1181"><net_src comp="220" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="320" pin=12"/></net>

<net id="1186"><net_src comp="226" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="320" pin=10"/></net>

<net id="1191"><net_src comp="232" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="320" pin=8"/></net>

<net id="1196"><net_src comp="238" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="320" pin=6"/></net>

<net id="1201"><net_src comp="244" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="1206"><net_src comp="250" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1211"><net_src comp="256" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="359" pin=5"/></net>

<net id="1216"><net_src comp="262" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1221"><net_src comp="268" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="320" pin=16"/></net>

<net id="1227"><net_src comp="377" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1232"><net_src comp="377" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1237"><net_src comp="371" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1243"><net_src comp="371" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1249"><net_src comp="385" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1255"><net_src comp="388" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1258"><net_src comp="1252" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1259"><net_src comp="1252" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1263"><net_src comp="396" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1270"><net_src comp="434" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1275"><net_src comp="274" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1280"><net_src comp="455" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1285"><net_src comp="459" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1291"><net_src comp="462" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1294"><net_src comp="1288" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1295"><net_src comp="1288" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1299"><net_src comp="470" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1302"><net_src comp="1296" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1306"><net_src comp="508" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1311"><net_src comp="287" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1316"><net_src comp="529" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="1321"><net_src comp="533" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1326"><net_src comp="538" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1331"><net_src comp="664" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="1336"><net_src comp="672" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1341"><net_src comp="677" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1346"><net_src comp="803" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="1351"><net_src comp="821" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1356"><net_src comp="837" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1361"><net_src comp="846" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1366"><net_src comp="960" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="1098" pin=2"/></net>

<net id="1372"><net_src comp="971" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1377"><net_src comp="1085" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1110" pin=2"/></net>

<net id="1383"><net_src comp="1098" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="320" pin=15"/></net>

<net id="1388"><net_src comp="1120" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1393"><net_src comp="1126" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="1398"><net_src comp="1139" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="1406"><net_src comp="1149" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1411"><net_src comp="1155" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="320" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT1 | {22 23 24 }
	Port: bias_buffer_V | {20 21 22 23 }
	Port: Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3 | {20 21 22 23 }
	Port: Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1 | {20 21 22 23 }
	Port: Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2 | {20 21 22 23 }
	Port: Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap | {20 21 22 23 }
	Port: output_buffer0_V | {20 21 22 23 24 }
	Port: output_buffer1_V | {22 23 24 }
 - Input state : 
	Port: Dense : IN1 | {20 21 22 23 }
	Port: Dense : W1 | {20 21 22 23 }
	Port: Dense : W2 | {20 21 22 23 }
	Port: Dense : W3 | {20 21 22 23 }
	Port: Dense : W4 | {20 21 22 23 }
	Port: Dense : B1 | {20 21 22 23 }
	Port: Dense : CHin | {1 }
	Port: Dense : CHout | {1 }
	Port: Dense : relu_en | {1 }
	Port: Dense : feature_in | {1 }
	Port: Dense : Weight1 | {1 }
	Port: Dense : Weight2 | {1 }
	Port: Dense : Weight3 | {1 }
	Port: Dense : Weight4 | {1 }
	Port: Dense : bias | {1 }
	Port: Dense : feature_out | {1 }
	Port: Dense : mask_table | {16 17 18 }
	Port: Dense : bias_buffer_V | {20 21 22 23 }
	Port: Dense : Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3 | {20 21 22 23 }
	Port: Dense : Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1 | {20 21 22 23 }
	Port: Dense : Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2 | {20 21 22 23 }
	Port: Dense : Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap | {20 21 22 23 }
	Port: Dense : output_buffer0_V | {20 21 22 23 24 }
	Port: Dense : output_buffer1_V | {22 23 24 }
  - Chain level:
	State 1
		store_ln241 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		p_Result_6 : 1
		xs_exp_V_10 : 1
		trunc_ln21_1 : 1
		or_ln21_2 : 2
		tmp_1_i9 : 1
		tmp_2_i1 : 2
		icmp_ln21_1 : 3
		index_1 : 1
		zext_ln541_1 : 2
		mask_table_addr_1 : 3
		mask_1 : 4
		trunc_ln368_1 : 1
	State 17
		p_Result_s : 1
		xs_exp_V_8 : 1
		trunc_ln21 : 1
		or_ln21 : 2
		tmp_1_i : 1
		tmp_2_i : 2
		icmp_ln21 : 3
		index : 1
		zext_ln541 : 2
		mask_table_addr : 3
		mask : 4
		trunc_ln368 : 1
		zext_ln30_1 : 1
		bitcast_ln356_2 : 1
		data_V_4 : 2
		xs_exp_V_5 : 3
		or_ln779_1 : 3
		xs_sign_V_5 : 3
		xs_exp_V_11 : 4
		trunc_ln779_3 : 3
		xs_sig_V_2 : 4
		xor_ln1497_1 : 1
		xs_sig_V_5 : 5
		p_Result_9 : 5
		bitcast_ln356_3 : 6
		or_ln1035_1 : 1
		select_ln1035_2 : 7
	State 18
		zext_ln30 : 1
		bitcast_ln356 : 1
		data_V_1 : 2
		xs_exp_V : 3
		or_ln779 : 3
		xs_sign_V_1 : 3
		xs_exp_V_9 : 4
		trunc_ln779_1 : 3
		xs_sig_V : 4
		xor_ln1497 : 1
		xs_sig_V_4 : 5
		p_Result_3 : 5
		bitcast_ln356_1 : 6
		or_ln1035 : 1
		select_ln1035 : 7
	State 19
		p_Result_10 : 1
		xs_exp_V_7 : 1
		p_Result_11 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln346_1 : 2
		add_ln346_1 : 3
		isNeg_1 : 4
		sub_ln1512_1 : 2
		sext_ln1512_1 : 3
		ush_1 : 5
		sext_ln1488_1 : 6
		zext_ln1488_1 : 7
		r_V_2 : 8
		r_V_3 : 8
		tmp_6 : 9
		zext_ln818_1 : 10
		tmp_195 : 9
		val_1 : 11
	State 20
		p_Result_4 : 1
		xs_exp_V_3 : 1
		p_Result_5 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln818 : 10
		tmp_s : 9
		val : 11
		result_V_7 : 1
		call_ln238 : 2
	State 21
		result_V : 1
		empty : 2
		sub : 2
		add_ln241 : 3
	State 22
		zext_ln241 : 1
		trunc_ln241 : 1
		icmp_ln241 : 2
		Out_LP_now_2 : 1
		br_ln241 : 3
		add_ln242 : 2
		br_ln242 : 1
		call_ln243 : 3
		call_ln246 : 2
		call_ln249 : 3
		call_ln252 : 2
		br_ln256 : 1
	State 23
		pp_1 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |  grp_Load_and_Compute_fu_320 |    67   |  70.82  |  11389  |  17356  |
|          |    grp_Write_Output_fu_359   |    0    |  1.806  |   167   |   226   |
|----------|------------------------------|---------|---------|---------|---------|
|          |      xs_exp_V_11_fu_594      |    0    |    0    |    0    |    8    |
|          |       xs_sig_V_2_fu_607      |    0    |    0    |    0    |    22   |
|          |     select_ln21_1_fu_650     |    0    |    0    |    0    |    32   |
|          |    select_ln1035_2_fu_664    |    0    |    0    |    0    |    32   |
|          |       xs_exp_V_9_fu_733      |    0    |    0    |    0    |    8    |
|          |        xs_sig_V_fu_746       |    0    |    0    |    0    |    22   |
|          |      select_ln21_fu_789      |    0    |    0    |    0    |    32   |
|  select  |     select_ln1035_fu_803     |    0    |    0    |    0    |    32   |
|          |          dc_3_fu_821         |    0    |    0    |    0    |    32   |
|          |          dc_1_fu_837         |    0    |    0    |    0    |    32   |
|          |         ush_1_fu_910         |    0    |    0    |    0    |    9    |
|          |         val_1_fu_960         |    0    |    0    |    0    |    32   |
|          |          ush_fu_1035         |    0    |    0    |    0    |    9    |
|          |          val_fu_1085         |    0    |    0    |    0    |    32   |
|          |      result_V_7_fu_1098      |    0    |    0    |    0    |    32   |
|          |       result_V_fu_1110       |    0    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|---------|
|   fmul   |          grp_fu_371          |    3    |    0    |   165   |   146   |
|----------|------------------------------|---------|---------|---------|---------|
|          |        data_V_4_fu_565       |    0    |    0    |    0    |    39   |
|          |        data_V_1_fu_704       |    0    |    0    |    0    |    39   |
|          |      add_ln346_1_fu_886      |    0    |    0    |    0    |    15   |
|    add   |       add_ln346_fu_1011      |    0    |    0    |    0    |    15   |
|          |          sub_fu_1120         |    0    |    0    |    0    |    39   |
|          |       add_ln241_fu_1126      |    0    |    0    |    0    |    34   |
|          |     Out_LP_now_2_fu_1149     |    0    |    0    |    0    |    38   |
|          |       add_ln242_fu_1155      |    0    |    0    |    0    |    34   |
|----------|------------------------------|---------|---------|---------|---------|
|   lshr   |         r_V_2_fu_926         |    0    |    0    |    0    |    96   |
|          |          r_V_fu_1051         |    0    |    0    |    0    |    96   |
|----------|------------------------------|---------|---------|---------|---------|
|    shl   |         r_V_3_fu_932         |    0    |    0    |    0    |    96   |
|          |         r_V_1_fu_1057        |    0    |    0    |    0    |    96   |
|----------|------------------------------|---------|---------|---------|---------|
|          |      sub_ln1512_1_fu_900     |    0    |    0    |    0    |    15   |
|    sub   |      sub_ln1512_fu_1025      |    0    |    0    |    0    |    15   |
|          |      result_V_6_fu_1093      |    0    |    0    |    0    |    39   |
|          |      result_V_2_fu_1105      |    0    |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|---------|
|          |      icmp_ln21_1_fu_434      |    0    |    0    |    0    |    16   |
|          |       icmp_ln21_fu_508       |    0    |    0    |    0    |    16   |
|          |     icmp_ln1035_2_fu_533     |    0    |    0    |    0    |    11   |
|   icmp   |     icmp_ln1035_3_fu_538     |    0    |    0    |    0    |    11   |
|          |      icmp_ln1035_fu_672      |    0    |    0    |    0    |    11   |
|          |     icmp_ln1035_1_fu_677     |    0    |    0    |    0    |    11   |
|          |      icmp_ln241_fu_1144      |    0    |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       or_ln21_2_fu_410       |    0    |    0    |    0    |    8    |
|          |        or_ln21_fu_484        |    0    |    0    |    0    |    8    |
|          |       or_ln779_1_fu_581      |    0    |    0    |    0    |    32   |
|    or    |       or_ln21_3_fu_640       |    0    |    0    |    0    |    2    |
|          |      or_ln1035_1_fu_658      |    0    |    0    |    0    |    2    |
|          |        or_ln779_fu_720       |    0    |    0    |    0    |    32   |
|          |       or_ln21_1_fu_779       |    0    |    0    |    0    |    2    |
|          |       or_ln1035_fu_797       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       xs_sig_V_5_fu_620      |    0    |    0    |    0    |    23   |
|          |       and_ln21_1_fu_644      |    0    |    0    |    0    |    2    |
|    and   |       xs_sig_V_4_fu_759      |    0    |    0    |    0    |    23   |
|          |        and_ln21_fu_783       |    0    |    0    |    0    |    2    |
|          |      and_ln1035_1_fu_816     |    0    |    0    |    0    |    2    |
|          |       and_ln1035_fu_832      |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      xor_ln1497_1_fu_614     |    0    |    0    |    0    |    23   |
|    xor   |       xor_ln1497_fu_753      |    0    |    0    |    0    |    23   |
|          |      xor_ln1035_1_fu_811     |    0    |    0    |    0    |    2    |
|          |       xor_ln1035_fu_827      |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|          | feature_out_read_read_fu_214 |    0    |    0    |    0    |    0    |
|          |     bias_read_read_fu_220    |    0    |    0    |    0    |    0    |
|          |   Weight4_read_read_fu_226   |    0    |    0    |    0    |    0    |
|          |   Weight3_read_read_fu_232   |    0    |    0    |    0    |    0    |
|   read   |   Weight2_read_read_fu_238   |    0    |    0    |    0    |    0    |
|          |   Weight1_read_read_fu_244   |    0    |    0    |    0    |    0    |
|          |  feature_in_read_read_fu_250 |    0    |    0    |    0    |    0    |
|          |        grp_read_fu_256       |    0    |    0    |    0    |    0    |
|          |        grp_read_fu_262       |    0    |    0    |    0    |    0    |
|          |        grp_read_fu_268       |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|  sitofp  |          grp_fu_377          |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       p_Result_6_fu_388      |    0    |    0    |    0    |    0    |
|          |       p_Result_s_fu_462      |    0    |    0    |    0    |    0    |
|          |      xs_sign_V_5_fu_586      |    0    |    0    |    0    |    0    |
|          |      xs_sign_V_1_fu_725      |    0    |    0    |    0    |    0    |
| bitselect|      p_Result_10_fu_846      |    0    |    0    |    0    |    0    |
|          |        isNeg_1_fu_892        |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_938         |    0    |    0    |    0    |    0    |
|          |       p_Result_4_fu_971      |    0    |    0    |    0    |    0    |
|          |         isNeg_fu_1017        |    0    |    0    |    0    |    0    |
|          |          tmp_fu_1063         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      xs_exp_V_10_fu_396      |    0    |    0    |    0    |    0    |
|          |        tmp_1_i9_fu_416       |    0    |    0    |    0    |    0    |
|          |        index_1_fu_440        |    0    |    0    |    0    |    0    |
|          |       xs_exp_V_8_fu_470      |    0    |    0    |    0    |    0    |
|          |        tmp_1_i_fu_490        |    0    |    0    |    0    |    0    |
|partselect|         index_fu_514         |    0    |    0    |    0    |    0    |
|          |       xs_exp_V_5_fu_571      |    0    |    0    |    0    |    0    |
|          |        xs_exp_V_fu_710       |    0    |    0    |    0    |    0    |
|          |       xs_exp_V_7_fu_854      |    0    |    0    |    0    |    0    |
|          |        tmp_195_fu_950        |    0    |    0    |    0    |    0    |
|          |       xs_exp_V_3_fu_979      |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_1075        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      trunc_ln21_1_fu_406     |    0    |    0    |    0    |    0    |
|          |     trunc_ln368_1_fu_455     |    0    |    0    |    0    |    0    |
|          |       trunc_ln21_fu_480      |    0    |    0    |    0    |    0    |
|          |      trunc_ln368_fu_529      |    0    |    0    |    0    |    0    |
|          |     trunc_ln779_2_fu_600     |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln779_3_fu_603     |    0    |    0    |    0    |    0    |
|          |      trunc_ln779_fu_739      |    0    |    0    |    0    |    0    |
|          |     trunc_ln779_1_fu_742     |    0    |    0    |    0    |    0    |
|          |      p_Result_11_fu_864      |    0    |    0    |    0    |    0    |
|          |       p_Result_5_fu_989      |    0    |    0    |    0    |    0    |
|          |         empty_fu_1116        |    0    |    0    |    0    |    0    |
|          |      trunc_ln241_fu_1139     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |        tmp_2_i1_fu_426       |    0    |    0    |    0    |    0    |
|          |        tmp_2_i_fu_500        |    0    |    0    |    0    |    0    |
|          |       p_Result_7_fu_547      |    0    |    0    |    0    |    0    |
|          |       p_Result_8_fu_558      |    0    |    0    |    0    |    0    |
|bitconcatenate|       p_Result_9_fu_626      |    0    |    0    |    0    |    0    |
|          |       p_Result_1_fu_686      |    0    |    0    |    0    |    0    |
|          |       p_Result_2_fu_697      |    0    |    0    |    0    |    0    |
|          |       p_Result_3_fu_765      |    0    |    0    |    0    |    0    |
|          |       mantissa_1_fu_868      |    0    |    0    |    0    |    0    |
|          |        mantissa_fu_993       |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      zext_ln541_1_fu_450     |    0    |    0    |    0    |    0    |
|          |       zext_ln541_fu_524      |    0    |    0    |    0    |    0    |
|          |      zext_ln30_1_fu_543      |    0    |    0    |    0    |    0    |
|          |       zext_ln30_fu_682       |    0    |    0    |    0    |    0    |
|          |      zext_ln15_1_fu_878      |    0    |    0    |    0    |    0    |
|          |      zext_ln346_1_fu_882     |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln1488_1_fu_922     |    0    |    0    |    0    |    0    |
|          |      zext_ln818_1_fu_946     |    0    |    0    |    0    |    0    |
|          |       zext_ln15_fu_1003      |    0    |    0    |    0    |    0    |
|          |      zext_ln346_fu_1007      |    0    |    0    |    0    |    0    |
|          |      zext_ln1488_fu_1047     |    0    |    0    |    0    |    0    |
|          |      zext_ln818_fu_1071      |    0    |    0    |    0    |    0    |
|          |      zext_ln241_fu_1135      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |     sext_ln1512_1_fu_906     |    0    |    0    |    0    |    0    |
|   sext   |     sext_ln1488_1_fu_918     |    0    |    0    |    0    |    0    |
|          |      sext_ln1512_fu_1031     |    0    |    0    |    0    |    0    |
|          |      sext_ln1488_fu_1043     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    70   |  72.626 |  11721  |  19159  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------------------------------------+--------+--------+--------+
|                                                                                           |  BRAM  |   FF   |   LUT  |
+-------------------------------------------------------------------------------------------+--------+--------+--------+
|        Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1        |    4   |    0   |    0   |
|        Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2        |    4   |    0   |    0   |
|        Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3        |    4   |    0   |    0   |
|Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap|    4   |    0   |    0   |
|                                       bias_buffer_V                                       |    1   |    0   |    0   |
|                                         mask_table                                        |    0   |   23   |   12   |
|                                      output_buffer0_V                                     |    1   |    0   |    0   |
|                                      output_buffer1_V                                     |    1   |    0   |    0   |
+-------------------------------------------------------------------------------------------+--------+--------+--------+
|                                           Total                                           |   19   |   23   |   12   |
+-------------------------------------------------------------------------------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    CHin_read_reg_1218    |   32   |
|    CHout_read_reg_1213   |   32   |
|   Out_LP_now_2_reg_1403  |   31   |
|    Out_LP_now_reg_1166   |   31   |
|   Weight1_read_reg_1198  |   64   |
|   Weight2_read_reg_1193  |   64   |
|   Weight3_read_reg_1188  |   64   |
|   Weight4_read_reg_1183  |   64   |
|    add_ln241_reg_1390    |   27   |
|    add_ln242_reg_1408    |   27   |
|    bias_read_reg_1178    |   64   |
|      conv1_reg_1224      |   32   |
|       conv_reg_1229      |   32   |
|     data_V_3_reg_1246    |   32   |
|      data_V_reg_1282     |   32   |
|       dc_1_reg_1353      |   32   |
|       dc_2_reg_1234      |   32   |
|       dc_3_reg_1348      |   32   |
|        dc_reg_1240       |   32   |
| feature_in_read_reg_1203 |   64   |
| feature_out_read_reg_1173|   64   |
|  icmp_ln1035_1_reg_1338  |    1   |
|  icmp_ln1035_2_reg_1318  |    1   |
|  icmp_ln1035_3_reg_1323  |    1   |
|   icmp_ln1035_reg_1333   |    1   |
|   icmp_ln21_1_reg_1267   |    1   |
|    icmp_ln21_reg_1303    |    1   |
|mask_table_addr_1_reg_1272|    5   |
| mask_table_addr_reg_1308 |    5   |
|   p_Result_10_reg_1358   |    1   |
|    p_Result_4_reg_1369   |    1   |
|    p_Result_6_reg_1252   |    1   |
|    p_Result_s_reg_1288   |    1   |
|       pp_1_reg_307       |    1   |
|        pp_reg_295        |    1   |
|   relu_en_read_reg_1208  |   32   |
|    result_V_7_reg_1380   |   32   |
| select_ln1035_2_reg_1328 |   32   |
|  select_ln1035_reg_1343  |   32   |
|       sub_reg_1385       |   32   |
|   trunc_ln241_reg_1395   |   27   |
|  trunc_ln368_1_reg_1277  |   31   |
|   trunc_ln368_reg_1313   |   31   |
|      val_1_reg_1363      |   32   |
|       val_reg_1374       |   32   |
|   xs_exp_V_10_reg_1260   |    8   |
|    xs_exp_V_8_reg_1296   |    8   |
+--------------------------+--------+
|           Total          |  1235  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_281      |  p0  |   4  |   5  |   20   ||    20   |
|          pp_reg_295         |  p0  |   2  |   1  |    2   ||    9    |
| grp_Load_and_Compute_fu_320 |  p13 |   2  |  16  |   32   ||    9    |
| grp_Load_and_Compute_fu_320 |  p14 |   3  |  27  |   81   ||    14   |
| grp_Load_and_Compute_fu_320 |  p15 |   2  |  32  |   64   ||    9    |
|   grp_Write_Output_fu_359   |  p3  |   2  |  16  |   32   ||    9    |
|   grp_Write_Output_fu_359   |  p4  |   3  |  27  |   81   ||    14   |
|          grp_fu_371         |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_371         |  p1  |   2  |  32  |   64   |
|          grp_fu_377         |  p0  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   504  ||  4.466  ||   102   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   70   |   72   |  11721 |  19159 |
|   Memory  |   19   |    -   |    -   |   23   |   12   |
|Multiplexer|    -   |    -   |    4   |    -   |   102  |
|  Register |    -   |    -   |    -   |  1235  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   19   |   70   |   77   |  12979 |  19273 |
+-----------+--------+--------+--------+--------+--------+
