14:32
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 14:33:16 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 14:33:16 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 14:33:16 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 14:33:16 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 14:33:18 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 14:33:18 2017

multi_srs_gen completed
# Sat Dec 23 14:33:18 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 14:33:18 2017

premap completed with warnings
# Sat Dec 23 14:33:18 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 14:33:18 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 14:33:18 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 14:33:20 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 14:33:16 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000000100000
   Generated name = servo_32s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 14:33:17 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 14:33:17 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 14:33:17 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 14:33:18 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 14:33:18 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     189.4 MHz     5.280         inferred     Autoconstr_clkgroup_0     74   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 74 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 14:33:18 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 14:33:18 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[24:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.87ns		 121 /        72
   2		0h:00m:00s		    -1.87ns		 121 /        72

   3		0h:00m:00s		    -1.87ns		 121 /        72


   4		0h:00m:00s		    -1.87ns		 121 /        72
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net p.prescaler11.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 72 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               72         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.61ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 14:33:19 2017
#


Top view:               servo_tester
Requested Frequency:    151.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.167

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.3 MHz     128.6 MHz     6.610         7.777         -1.167     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.610       -1.167  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                   Arrival           
Instance            Reference            Type        Pin     Net               Time        Slack 
                    Clock                                                                        
-------------------------------------------------------------------------------------------------
p.prescaler[4]      servo_tester|CLK     SB_DFF      Q       prescaler[4]      0.540       -1.167
pulse_len[5]        servo_tester|CLK     SB_DFFE     Q       pulse_len[5]      0.540       -1.159
p.count[9]          servo_tester|CLK     SB_DFFE     Q       count[9]          0.540       -1.131
p.prescaler[1]      servo_tester|CLK     SB_DFF      Q       prescaler[1]      0.540       -1.117
p.prescaler[7]      servo_tester|CLK     SB_DFF      Q       prescaler[7]      0.540       -1.117
pulse_len[6]        servo_tester|CLK     SB_DFFE     Q       pulse_len[6]      0.540       -1.110
p.prescaler[5]      servo_tester|CLK     SB_DFF      Q       prescaler[5]      0.540       -1.096
p.prescaler[13]     servo_tester|CLK     SB_DFF      Q       prescaler[13]     0.540       -1.096
p.prescaler[2]      servo_tester|CLK     SB_DFF      Q       prescaler[2]      0.540       -1.089
pulse_len[7]        servo_tester|CLK     SB_DFFE     Q       pulse_len[7]      0.540       -1.089
=================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                        Required           
Instance           Reference            Type        Pin     Net                    Time         Slack 
                   Clock                                                                              
------------------------------------------------------------------------------------------------------
p.prescaler[5]     servo_tester|CLK     SB_DFF      D       prescaler_3[5]         6.505        -1.167
pulse_len[2]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.505        -1.159
pulse_len[4]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.505        -1.159
pulse_len[6]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.505        -1.159
pulse_len[7]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.505        -1.159
pulse_len[8]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.505        -1.159
p.count[5]         servo_tester|CLK     SB_DFFE     D       count_3[5]             6.505        -1.131
p.count[9]         servo_tester|CLK     SB_DFFE     D       count_3[9]             6.505        -1.131
p.count[10]        servo_tester|CLK     SB_DFFE     D       count_3[10]            6.505        -1.131
p.count[11]        servo_tester|CLK     SB_DFFE     D       count_3[11]            6.505        -1.131
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.167

    Number of logic level(s):                3
    Starting point:                          p.prescaler[4] / Q
    Ending point:                            p.prescaler[5] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
p.prescaler[4]               SB_DFF      Q        Out     0.540     0.540       -         
prescaler[4]                 Net         -        -       1.599     -           3         
p.prescaler_RNIHNQO1[15]     SB_LUT4     I0       In      -         2.139       -         
p.prescaler_RNIHNQO1[15]     SB_LUT4     O        Out     0.449     2.588       -         
prescaler11_8                Net         -        -       1.371     -           1         
p.prescaler_RNIII687[10]     SB_LUT4     I0       In      -         3.959       -         
p.prescaler_RNIII687[10]     SB_LUT4     O        Out     0.449     4.408       -         
prescaler11                  Net         -        -       1.371     -           2         
p.prescaler_RNO[5]           SB_LUT4     I0       In      -         5.779       -         
p.prescaler_RNO[5]           SB_LUT4     O        Out     0.386     6.164       -         
prescaler_3[5]               Net         -        -       1.507     -           1         
p.prescaler[5]               SB_DFF      D        In      -         7.671       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.777 is 1.929(24.8%) logic and 5.848(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        79 uses
SB_DFF          41 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         120 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   72 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 120 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 120 = 120 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 14:33:19 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" -c --devicename iCE40HX4K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	50
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	3
        LUT with CARRY   	:	26
    LogicCells                  :	125/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.7 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	125/3520
    PLBs                        :	24/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 178.54 MHz | Target: 151.29 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 288
used logic cells: 125
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 288
used logic cells: 125
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 6
I1202: Reading Architecture of device iCE40HX4K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 191 
I1212: Iteration  1 :    44 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
 total           323616K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
Unrecognizable name servo_tester


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 288
used logic cells: 125
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 15:34:58 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:34:58 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:34:58 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:34:58 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 15:35:00 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:35:00 2017

multi_srs_gen completed
# Sat Dec 23 15:35:00 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:35:00 2017

premap completed with warnings
# Sat Dec 23 15:35:00 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:35:00 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:35:00 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 15:35:02 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 15:34:58 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v changed - recompiling
Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000000100000
   Generated name = servo_32s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:34:59 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:34:59 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:34:59 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:35:00 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 15:35:00 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     189.4 MHz     5.280         inferred     Autoconstr_clkgroup_0     74   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 74 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 15:35:00 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 15:35:01 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[24:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.87ns		 121 /        72
   2		0h:00m:00s		    -1.87ns		 121 /        72

   3		0h:00m:00s		    -1.87ns		 121 /        72


   4		0h:00m:00s		    -1.87ns		 121 /        72
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net p.prescaler11.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 72 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               72         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.61ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 15:35:02 2017
#


Top view:               servo_tester
Requested Frequency:    151.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.167

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.3 MHz     128.6 MHz     6.610         7.777         -1.167     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.610       -1.167  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                   Arrival           
Instance            Reference            Type        Pin     Net               Time        Slack 
                    Clock                                                                        
-------------------------------------------------------------------------------------------------
p.prescaler[4]      servo_tester|CLK     SB_DFF      Q       prescaler[4]      0.540       -1.167
pulse_len[5]        servo_tester|CLK     SB_DFFE     Q       pulse_len[5]      0.540       -1.159
p.count[9]          servo_tester|CLK     SB_DFFE     Q       count[9]          0.540       -1.131
p.prescaler[1]      servo_tester|CLK     SB_DFF      Q       prescaler[1]      0.540       -1.117
p.prescaler[7]      servo_tester|CLK     SB_DFF      Q       prescaler[7]      0.540       -1.117
pulse_len[6]        servo_tester|CLK     SB_DFFE     Q       pulse_len[6]      0.540       -1.110
p.prescaler[5]      servo_tester|CLK     SB_DFF      Q       prescaler[5]      0.540       -1.096
p.prescaler[13]     servo_tester|CLK     SB_DFF      Q       prescaler[13]     0.540       -1.096
p.prescaler[2]      servo_tester|CLK     SB_DFF      Q       prescaler[2]      0.540       -1.089
pulse_len[7]        servo_tester|CLK     SB_DFFE     Q       pulse_len[7]      0.540       -1.089
=================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                        Required           
Instance           Reference            Type        Pin     Net                    Time         Slack 
                   Clock                                                                              
------------------------------------------------------------------------------------------------------
p.prescaler[5]     servo_tester|CLK     SB_DFF      D       prescaler_3[5]         6.505        -1.167
pulse_len[2]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.505        -1.159
pulse_len[4]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.505        -1.159
pulse_len[6]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.505        -1.159
pulse_len[7]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.505        -1.159
pulse_len[8]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.505        -1.159
p.count[5]         servo_tester|CLK     SB_DFFE     D       count_3[5]             6.505        -1.131
p.count[9]         servo_tester|CLK     SB_DFFE     D       count_3[9]             6.505        -1.131
p.count[10]        servo_tester|CLK     SB_DFFE     D       count_3[10]            6.505        -1.131
p.count[11]        servo_tester|CLK     SB_DFFE     D       count_3[11]            6.505        -1.131
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.167

    Number of logic level(s):                3
    Starting point:                          p.prescaler[4] / Q
    Ending point:                            p.prescaler[5] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
p.prescaler[4]               SB_DFF      Q        Out     0.540     0.540       -         
prescaler[4]                 Net         -        -       1.599     -           3         
p.prescaler_RNIHNQO1[15]     SB_LUT4     I0       In      -         2.139       -         
p.prescaler_RNIHNQO1[15]     SB_LUT4     O        Out     0.449     2.588       -         
prescaler11_8                Net         -        -       1.371     -           1         
p.prescaler_RNIII687[10]     SB_LUT4     I0       In      -         3.959       -         
p.prescaler_RNIII687[10]     SB_LUT4     O        Out     0.449     4.408       -         
prescaler11                  Net         -        -       1.371     -           2         
p.prescaler_RNO[5]           SB_LUT4     I0       In      -         5.779       -         
p.prescaler_RNO[5]           SB_LUT4     O        Out     0.386     6.164       -         
prescaler_3[5]               Net         -        -       1.507     -           1         
p.prescaler[5]               SB_DFF      D        In      -         7.671       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.777 is 1.929(24.8%) logic and 5.848(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        79 uses
SB_DFF          41 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         120 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   72 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 120 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 120 = 120 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 15:35:02 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	50
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	3
        LUT with CARRY   	:	26
    LogicCells                  :	125/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.8 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	125/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 175.68 MHz | Target: 151.29 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 224
used logic cells: 125
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 224
used logic cells: 125
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 5
I1202: Reading Architecture of device iCE40HX4K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 191 
I1212: Iteration  1 :    41 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           323616K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 15:43:53 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:43:53 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:43:53 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:43:53 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 15:43:54 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:43:54 2017

multi_srs_gen completed
# Sat Dec 23 15:43:54 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:43:54 2017

premap completed with warnings
# Sat Dec 23 15:43:55 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:43:55 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 15:43:55 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 15:43:56 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 15:43:53 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000000100000
   Generated name = servo_32s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:43:53 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:43:53 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:43:53 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 15:43:54 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 15:43:54 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     189.4 MHz     5.280         inferred     Autoconstr_clkgroup_0     74   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 74 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 15:43:55 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 15:43:55 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[24:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.87ns		 121 /        72
   2		0h:00m:00s		    -1.87ns		 121 /        72

   3		0h:00m:00s		    -1.87ns		 121 /        72


   4		0h:00m:00s		    -1.87ns		 121 /        72
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net p.prescaler11.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 72 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               72         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.61ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 15:43:56 2017
#


Top view:               servo_tester
Requested Frequency:    151.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.167

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.3 MHz     128.6 MHz     6.610         7.777         -1.167     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.610       -1.167  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                   Arrival           
Instance            Reference            Type        Pin     Net               Time        Slack 
                    Clock                                                                        
-------------------------------------------------------------------------------------------------
p.prescaler[4]      servo_tester|CLK     SB_DFF      Q       prescaler[4]      0.540       -1.167
pulse_len[5]        servo_tester|CLK     SB_DFFE     Q       pulse_len[5]      0.540       -1.159
p.count[9]          servo_tester|CLK     SB_DFFE     Q       count[9]          0.540       -1.131
p.prescaler[1]      servo_tester|CLK     SB_DFF      Q       prescaler[1]      0.540       -1.117
p.prescaler[7]      servo_tester|CLK     SB_DFF      Q       prescaler[7]      0.540       -1.117
pulse_len[6]        servo_tester|CLK     SB_DFFE     Q       pulse_len[6]      0.540       -1.110
p.prescaler[5]      servo_tester|CLK     SB_DFF      Q       prescaler[5]      0.540       -1.096
p.prescaler[13]     servo_tester|CLK     SB_DFF      Q       prescaler[13]     0.540       -1.096
p.prescaler[2]      servo_tester|CLK     SB_DFF      Q       prescaler[2]      0.540       -1.089
pulse_len[7]        servo_tester|CLK     SB_DFFE     Q       pulse_len[7]      0.540       -1.089
=================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                        Required           
Instance           Reference            Type        Pin     Net                    Time         Slack 
                   Clock                                                                              
------------------------------------------------------------------------------------------------------
p.prescaler[5]     servo_tester|CLK     SB_DFF      D       prescaler_3[5]         6.505        -1.167
pulse_len[2]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.505        -1.159
pulse_len[4]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.505        -1.159
pulse_len[6]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.505        -1.159
pulse_len[7]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.505        -1.159
pulse_len[8]       servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.505        -1.159
p.count[5]         servo_tester|CLK     SB_DFFE     D       count_3[5]             6.505        -1.131
p.count[9]         servo_tester|CLK     SB_DFFE     D       count_3[9]             6.505        -1.131
p.count[10]        servo_tester|CLK     SB_DFFE     D       count_3[10]            6.505        -1.131
p.count[11]        servo_tester|CLK     SB_DFFE     D       count_3[11]            6.505        -1.131
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.167

    Number of logic level(s):                3
    Starting point:                          p.prescaler[4] / Q
    Ending point:                            p.prescaler[5] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
p.prescaler[4]               SB_DFF      Q        Out     0.540     0.540       -         
prescaler[4]                 Net         -        -       1.599     -           3         
p.prescaler_RNIHNQO1[15]     SB_LUT4     I0       In      -         2.139       -         
p.prescaler_RNIHNQO1[15]     SB_LUT4     O        Out     0.449     2.588       -         
prescaler11_8                Net         -        -       1.371     -           1         
p.prescaler_RNIII687[10]     SB_LUT4     I0       In      -         3.959       -         
p.prescaler_RNIII687[10]     SB_LUT4     O        Out     0.449     4.408       -         
prescaler11                  Net         -        -       1.371     -           2         
p.prescaler_RNO[5]           SB_LUT4     I0       In      -         5.779       -         
p.prescaler_RNO[5]           SB_LUT4     O        Out     0.386     6.164       -         
prescaler_3[5]               Net         -        -       1.507     -           1         
p.prescaler[5]               SB_DFF      D        In      -         7.671       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.777 is 1.929(24.8%) logic and 5.848(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.610
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.505

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.160

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        79 uses
SB_DFF          41 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         120 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   72 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 120 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 120 = 120 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 15:43:56 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	50
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	3
        LUT with CARRY   	:	26
    LogicCells                  :	125/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.4 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	72
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	79
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	125/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 175.68 MHz | Target: 151.29 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 224
used logic cells: 125
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 224
used logic cells: 125
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 6
I1202: Reading Architecture of device iCE40HX4K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 191 
I1212: Iteration  1 :    41 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           323616K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 16:22:34 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:22:34 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:22:34 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:22:34 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 16:22:36 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:22:36 2017

multi_srs_gen completed
# Sat Dec 23 16:22:36 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:22:36 2017

premap completed with warnings
# Sat Dec 23 16:22:36 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:22:36 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:22:36 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 16:22:37 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 16:22:34 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v changed - recompiling
Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000000100000
   Generated name = servo_32s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:22:34 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:22:34 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:22:34 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:22:36 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 16:22:36 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     189.4 MHz     5.280         inferred     Autoconstr_clkgroup_0     85   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 85 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 16:22:36 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 16:22:36 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[24:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.81ns		 134 /        83
   2		0h:00m:00s		    -1.81ns		 134 /        83

   3		0h:00m:00s		    -1.81ns		 134 /        83

   4		0h:00m:00s		    -1.81ns		 134 /        83
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":15:6:15:28|SB_GB inserted on the net p.prescaler12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 83 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               83         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 16:22:37 2017
#


Top view:               servo_tester
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.4 MHz     128.7 MHz     6.604         7.770         -1.165     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                  Arrival           
Instance         Reference            Type        Pin     Net              Time        Slack 
                 Clock                                                                       
---------------------------------------------------------------------------------------------
pulse_len[5]     servo_tester|CLK     SB_DFFE     Q       pulse_len[5]     0.540       -1.165
p.count[9]       servo_tester|CLK     SB_DFFE     Q       count[9]         0.540       -1.137
pulse_len[6]     servo_tester|CLK     SB_DFFE     Q       pulse_len[6]     0.540       -1.116
pulse_len[7]     servo_tester|CLK     SB_DFFE     Q       pulse_len[7]     0.540       -1.095
p.count[0]       servo_tester|CLK     SB_DFFE     Q       count[0]         0.540       -1.088
p.count[10]      servo_tester|CLK     SB_DFFE     Q       count[10]        0.540       -1.088
p.count[2]       servo_tester|CLK     SB_DFFE     Q       count[2]         0.540       -1.039
pulse_len[8]     servo_tester|CLK     SB_DFFE     Q       pulse_len[8]     0.540       -1.032
p.count[3]       servo_tester|CLK     SB_DFFE     Q       count[3]         0.540       -1.018
prescaler[3]     servo_tester|CLK     SB_DFF      Q       prescaler[3]     0.540       -0.990
=============================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference            Type        Pin     Net                    Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
pulse_len[2]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.499        -1.165
pulse_len[4]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.499        -1.165
pulse_len[6]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.499        -1.165
pulse_len[7]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.499        -1.165
pulse_len[8]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.499        -1.165
p.count[5]       servo_tester|CLK     SB_DFFE     D       count_3[5]             6.499        -1.137
p.count[9]       servo_tester|CLK     SB_DFFE     D       count_3[9]             6.499        -1.137
p.count[10]      servo_tester|CLK     SB_DFFE     D       count_3[10]            6.499        -1.137
p.count[11]      servo_tester|CLK     SB_DFFE     D       count_3[11]            6.499        -1.137
p.count[14]      servo_tester|CLK     SB_DFFE     D       count_3[14]            6.499        -1.137
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[7] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[7]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[7]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[7]         Net         -        -       1.507     -           1         
pulse_len[7]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        97 uses
SB_DFF          52 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         133 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   83 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 133 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 133 = 133 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 16:22:37 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 6 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	133
    Number of DFFs      	:	83
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	137
    Number of DFFs      	:	83
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	10
        LUT with CARRY   	:	27
    LogicCells                  :	147/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.3 (sec)

Final Design Statistics
    Number of LUTs      	:	137
    Number of DFFs      	:	83
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	147/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 154.26 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 357
used logic cells: 147
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 357
used logic cells: 147
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 5
I1202: Reading Architecture of device iCE40HX4K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 219 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           323824K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 16:32:59 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:32:59 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:32:59 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:32:59 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 16:33:00 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:33:00 2017

multi_srs_gen completed
# Sat Dec 23 16:33:00 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:33:00 2017

premap completed with warnings
# Sat Dec 23 16:33:01 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:33:01 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 16:33:01 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 16:33:03 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 16:32:59 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v changed - recompiling
Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000000100000
   Generated name = servo_32s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:32:59 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:32:59 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:32:59 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 16:33:00 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 16:33:01 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     189.4 MHz     5.280         inferred     Autoconstr_clkgroup_0     87   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 87 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 16:33:01 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 16:33:01 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[26:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.81ns		 136 /        85
   2		0h:00m:00s		    -1.81ns		 136 /        85

   3		0h:00m:00s		    -1.81ns		 136 /        85

   4		0h:00m:00s		    -1.81ns		 136 /        85
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":15:6:15:28|SB_GB inserted on the net p.prescaler12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 85 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               85         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 16:33:02 2017
#


Top view:               servo_tester
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.4 MHz     128.7 MHz     6.604         7.770         -1.165     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                  Arrival           
Instance         Reference            Type        Pin     Net              Time        Slack 
                 Clock                                                                       
---------------------------------------------------------------------------------------------
pulse_len[5]     servo_tester|CLK     SB_DFFE     Q       pulse_len[5]     0.540       -1.165
p.count[9]       servo_tester|CLK     SB_DFFE     Q       count[9]         0.540       -1.137
pulse_len[6]     servo_tester|CLK     SB_DFFE     Q       pulse_len[6]     0.540       -1.116
pulse_len[7]     servo_tester|CLK     SB_DFFE     Q       pulse_len[7]     0.540       -1.095
p.count[0]       servo_tester|CLK     SB_DFFE     Q       count[0]         0.540       -1.088
p.count[10]      servo_tester|CLK     SB_DFFE     Q       count[10]        0.540       -1.088
p.count[2]       servo_tester|CLK     SB_DFFE     Q       count[2]         0.540       -1.039
pulse_len[8]     servo_tester|CLK     SB_DFFE     Q       pulse_len[8]     0.540       -1.032
p.count[3]       servo_tester|CLK     SB_DFFE     Q       count[3]         0.540       -1.018
prescaler[0]     servo_tester|CLK     SB_DFF      Q       prescaler[0]     0.540       -0.997
=============================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference            Type        Pin     Net                    Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
pulse_len[2]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.499        -1.165
pulse_len[4]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.499        -1.165
pulse_len[6]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.499        -1.165
pulse_len[7]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.499        -1.165
pulse_len[8]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.499        -1.165
p.count[5]       servo_tester|CLK     SB_DFFE     D       count_3[5]             6.499        -1.137
p.count[9]       servo_tester|CLK     SB_DFFE     D       count_3[9]             6.499        -1.137
p.count[10]      servo_tester|CLK     SB_DFFE     D       count_3[10]            6.499        -1.137
p.count[11]      servo_tester|CLK     SB_DFFE     D       count_3[11]            6.499        -1.137
p.count[14]      servo_tester|CLK     SB_DFFE     D       count_3[14]            6.499        -1.137
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[7] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[7]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[7]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[7]         Net         -        -       1.507     -           1         
pulse_len[7]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        99 uses
SB_DFF          54 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         135 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   85 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 135 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 16:33:03 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	139
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	10
        LUT with CARRY   	:	27
    LogicCells                  :	149/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.4 (sec)

Final Design Statistics
    Number of LUTs      	:	139
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	149/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 159.69 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 312
used logic cells: 149
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 312
used logic cells: 149
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 6
I1202: Reading Architecture of device iCE40HX4K
Read device time: 12
I1209: Started routing
I1223: Total Nets : 222 
I1212: Iteration  1 :    40 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
 total           323844K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 17:29:24 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:29:24 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:29:24 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:29:24 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 17:29:26 2017

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:29:26 2017

multi_srs_gen completed
# Sat Dec 23 17:29:26 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:29:26 2017

premap completed with warnings
# Sat Dec 23 17:29:27 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:29:27 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:29:27 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 17:29:31 2017

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 17:29:24 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v changed - recompiling
Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000000100000
   Generated name = servo_32s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:29:25 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:29:25 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:29:25 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:29:26 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 17:29:26 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     189.4 MHz     5.280         inferred     Autoconstr_clkgroup_0     87   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 87 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 17:29:27 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 17:29:27 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[26:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.81ns		 136 /        85
   2		0h:00m:01s		    -1.81ns		 136 /        85

   3		0h:00m:01s		    -1.81ns		 136 /        85

   4		0h:00m:01s		    -1.81ns		 136 /        85
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":15:6:15:28|SB_GB inserted on the net p.prescaler12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 85 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               85         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 17:29:31 2017
#


Top view:               servo_tester
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.4 MHz     128.7 MHz     6.604         7.770         -1.165     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                  Arrival           
Instance         Reference            Type        Pin     Net              Time        Slack 
                 Clock                                                                       
---------------------------------------------------------------------------------------------
pulse_len[5]     servo_tester|CLK     SB_DFFE     Q       pulse_len[5]     0.540       -1.165
p.count[9]       servo_tester|CLK     SB_DFFE     Q       count[9]         0.540       -1.137
pulse_len[6]     servo_tester|CLK     SB_DFFE     Q       pulse_len[6]     0.540       -1.116
pulse_len[7]     servo_tester|CLK     SB_DFFE     Q       pulse_len[7]     0.540       -1.095
p.count[0]       servo_tester|CLK     SB_DFFE     Q       count[0]         0.540       -1.088
p.count[10]      servo_tester|CLK     SB_DFFE     Q       count[10]        0.540       -1.088
p.count[2]       servo_tester|CLK     SB_DFFE     Q       count[2]         0.540       -1.039
pulse_len[8]     servo_tester|CLK     SB_DFFE     Q       pulse_len[8]     0.540       -1.032
p.count[3]       servo_tester|CLK     SB_DFFE     Q       count[3]         0.540       -1.018
prescaler[0]     servo_tester|CLK     SB_DFF      Q       prescaler[0]     0.540       -0.997
=============================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference            Type        Pin     Net                    Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
pulse_len[2]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.499        -1.165
pulse_len[4]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.499        -1.165
pulse_len[6]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.499        -1.165
pulse_len[7]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.499        -1.165
pulse_len[8]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.499        -1.165
p.count[5]       servo_tester|CLK     SB_DFFE     D       count_3[5]             6.499        -1.137
p.count[9]       servo_tester|CLK     SB_DFFE     D       count_3[9]             6.499        -1.137
p.count[10]      servo_tester|CLK     SB_DFFE     D       count_3[10]            6.499        -1.137
p.count[11]      servo_tester|CLK     SB_DFFE     D       count_3[11]            6.499        -1.137
p.count[14]      servo_tester|CLK     SB_DFFE     D       count_3[14]            6.499        -1.137
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[7] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[7]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[7]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[7]         Net         -        -       1.507     -           1         
pulse_len[7]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        99 uses
SB_DFF          54 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         135 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   85 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 135 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sat Dec 23 17:29:31 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	139
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	10
        LUT with CARRY   	:	27
    LogicCells                  :	149/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.6 (sec)

Final Design Statistics
    Number of LUTs      	:	139
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	149/3520
    PLBs                        :	28/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 159.69 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 312
used logic cells: 149
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 312
used logic cells: 149
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 5
I1202: Reading Architecture of device iCE40HX4K
Read device time: 19
I1209: Started routing
I1223: Total Nets : 222 
I1212: Iteration  1 :    40 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 26 seconds
 total           323844K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 17:45:14 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:45:14 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:45:14 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:45:14 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 17:45:15 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:45:15 2017

multi_srs_gen completed
# Sat Dec 23 17:45:15 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:45:15 2017

premap completed with warnings
# Sat Dec 23 17:45:16 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:45:16 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:45:16 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 17:45:19 2017

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 17:45:14 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v changed - recompiling
Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000001100100
   Generated name = servo_100s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:45:14 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:45:14 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:45:14 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:45:15 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 17:45:15 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     183.0 MHz     5.465         inferred     Autoconstr_clkgroup_0     87   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 87 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 17:45:16 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 17:45:16 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[26:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.81ns		 138 /        85
   2		0h:00m:00s		    -1.81ns		 138 /        85

   3		0h:00m:00s		    -1.81ns		 138 /        85

   4		0h:00m:00s		    -1.81ns		 138 /        85
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":15:6:15:28|SB_GB inserted on the net p.prescaler12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 85 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               85         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 17:45:19 2017
#


Top view:               servo_tester
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.4 MHz     128.7 MHz     6.604         7.770         -1.165     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                  Arrival           
Instance         Reference            Type        Pin     Net              Time        Slack 
                 Clock                                                                       
---------------------------------------------------------------------------------------------
pulse_len[5]     servo_tester|CLK     SB_DFFE     Q       pulse_len[5]     0.540       -1.165
p.count[9]       servo_tester|CLK     SB_DFFE     Q       count[9]         0.540       -1.137
pulse_len[6]     servo_tester|CLK     SB_DFFE     Q       pulse_len[6]     0.540       -1.116
pulse_len[7]     servo_tester|CLK     SB_DFFE     Q       pulse_len[7]     0.540       -1.095
p.count[0]       servo_tester|CLK     SB_DFFE     Q       count[0]         0.540       -1.088
p.count[10]      servo_tester|CLK     SB_DFFE     Q       count[10]        0.540       -1.088
p.count[2]       servo_tester|CLK     SB_DFFE     Q       count[2]         0.540       -1.039
pulse_len[8]     servo_tester|CLK     SB_DFFE     Q       pulse_len[8]     0.540       -1.032
p.count[3]       servo_tester|CLK     SB_DFFE     Q       count[3]         0.540       -1.018
prescaler[0]     servo_tester|CLK     SB_DFF      Q       prescaler[0]     0.540       -0.997
=============================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference            Type        Pin     Net                    Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
pulse_len[2]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.499        -1.165
pulse_len[4]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.499        -1.165
pulse_len[6]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.499        -1.165
pulse_len[7]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.499        -1.165
pulse_len[8]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.499        -1.165
p.count[5]       servo_tester|CLK     SB_DFFE     D       count_3[5]             6.499        -1.137
p.count[9]       servo_tester|CLK     SB_DFFE     D       count_3[9]             6.499        -1.137
p.count[10]      servo_tester|CLK     SB_DFFE     D       count_3[10]            6.499        -1.137
p.count[11]      servo_tester|CLK     SB_DFFE     D       count_3[11]            6.499        -1.137
p.count[14]      servo_tester|CLK     SB_DFFE     D       count_3[14]            6.499        -1.137
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[7] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[7]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[7]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[7]         Net         -        -       1.507     -           1         
pulse_len[7]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        99 uses
SB_DFF          54 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         135 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   85 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 135 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Dec 23 17:45:19 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	141
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	10
        LUT with CARRY   	:	29
    LogicCells                  :	151/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.5 (sec)

Final Design Statistics
    Number of LUTs      	:	141
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	151/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 140.87 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 290
used logic cells: 151
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 290
used logic cells: 151
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 5
I1202: Reading Architecture of device iCE40HX4K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 224 
I1212: Iteration  1 :    30 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 23 seconds
 total           323880K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 17:49:08 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:49:08 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:49:08 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:49:08 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 17:49:09 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:49:09 2017

multi_srs_gen completed
# Sat Dec 23 17:49:09 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:49:09 2017

premap completed with warnings
# Sat Dec 23 17:49:09 2017

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:49:09 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 17:49:09 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 17:49:11 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 17:49:08 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000001100100
   Generated name = servo_100s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:49:08 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:49:08 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:49:08 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":1:7:1:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 17:49:09 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 17:49:09 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     183.0 MHz     5.465         inferred     Autoconstr_clkgroup_0     87   
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|Found inferred clock servo_tester|CLK which controls 87 sequential elements including p.count[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 17:49:09 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 17:49:10 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

@N: MO231 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Found counter in view:work.servo_tester(verilog) instance prescaler[26:0] 
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":11:0:11:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.81ns		 138 /        85
   2		0h:00m:00s		    -1.81ns		 138 /        85

   3		0h:00m:00s		    -1.81ns		 138 /        85

   4		0h:00m:00s		    -1.81ns		 138 /        85
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":15:6:15:28|SB_GB inserted on the net p.prescaler12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 85 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               85         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 132MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 6.60ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 17:49:11 2017
#


Top view:               servo_tester
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.165

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     151.4 MHz     128.7 MHz     6.604         7.770         -1.165     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                  Arrival           
Instance         Reference            Type        Pin     Net              Time        Slack 
                 Clock                                                                       
---------------------------------------------------------------------------------------------
pulse_len[5]     servo_tester|CLK     SB_DFFE     Q       pulse_len[5]     0.540       -1.165
p.count[9]       servo_tester|CLK     SB_DFFE     Q       count[9]         0.540       -1.137
pulse_len[6]     servo_tester|CLK     SB_DFFE     Q       pulse_len[6]     0.540       -1.116
pulse_len[7]     servo_tester|CLK     SB_DFFE     Q       pulse_len[7]     0.540       -1.095
p.count[0]       servo_tester|CLK     SB_DFFE     Q       count[0]         0.540       -1.088
p.count[10]      servo_tester|CLK     SB_DFFE     Q       count[10]        0.540       -1.088
p.count[2]       servo_tester|CLK     SB_DFFE     Q       count[2]         0.540       -1.039
pulse_len[8]     servo_tester|CLK     SB_DFFE     Q       pulse_len[8]     0.540       -1.032
p.count[3]       servo_tester|CLK     SB_DFFE     Q       count[3]         0.540       -1.018
prescaler[0]     servo_tester|CLK     SB_DFF      Q       prescaler[0]     0.540       -0.997
=============================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference            Type        Pin     Net                    Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
pulse_len[2]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[2]     6.499        -1.165
pulse_len[4]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[4]     6.499        -1.165
pulse_len[6]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[6]     6.499        -1.165
pulse_len[7]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[7]     6.499        -1.165
pulse_len[8]     servo_tester|CLK     SB_DFFE     D       pulse_len_3_0_i[8]     6.499        -1.165
p.count[5]       servo_tester|CLK     SB_DFFE     D       count_3[5]             6.499        -1.137
p.count[9]       servo_tester|CLK     SB_DFFE     D       count_3[9]             6.499        -1.137
p.count[10]      servo_tester|CLK     SB_DFFE     D       count_3[10]            6.499        -1.137
p.count[11]      servo_tester|CLK     SB_DFFE     D       count_3[11]            6.499        -1.137
p.count[14]      servo_tester|CLK     SB_DFFE     D       count_3[14]            6.499        -1.137
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[2] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[2]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[2]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[2]         Net         -        -       1.507     -           1         
pulse_len[2]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[8] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[8]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[8]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[8]         Net         -        -       1.507     -           1         
pulse_len[8]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[7] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[7]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[7]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[7]         Net         -        -       1.507     -           1         
pulse_len[7]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[6] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[6]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[6]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[6]         Net         -        -       1.507     -           1         
pulse_len[6]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          pulse_len[5] / Q
    Ending point:                            pulse_len[4] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pulse_len[5]               SB_DFFE     Q        Out     0.540     0.540       -         
pulse_len[5]               Net         -        -       1.599     -           5         
pulse_len_RNIMS1V1[5]      SB_LUT4     I0       In      -         2.139       -         
pulse_len_RNIMS1V1[5]      SB_LUT4     O        Out     0.449     2.588       -         
pulse_len11_7              Net         -        -       1.371     -           1         
pulse_len_RNI8MQM2[11]     SB_LUT4     I0       In      -         3.959       -         
pulse_len_RNI8MQM2[11]     SB_LUT4     O        Out     0.449     4.408       -         
pulse_len11_10             Net         -        -       1.371     -           8         
pulse_len_RNO[4]           SB_LUT4     I2       In      -         5.779       -         
pulse_len_RNO[4]           SB_LUT4     O        Out     0.379     6.157       -         
pulse_len_3_0_i[4]         Net         -        -       1.507     -           1         
pulse_len[4]               SB_DFFE     D        In      -         7.664       -         
========================================================================================
Total path delay (propagation time + setup) of 7.770 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             1 use
SB_CARRY        99 uses
SB_DFF          54 uses
SB_DFFE         31 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         135 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   85 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 135 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 135 = 135 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 17:49:11 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	135
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	141
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	60
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	10
        LUT with CARRY   	:	29
    LogicCells                  :	151/3520
    PLBs                        :	22/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.3 (sec)

Final Design Statistics
    Number of LUTs      	:	141
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	151/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	2/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 140.87 MHz | Target: 151.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 290
used logic cells: 151
Design Rule Checking Succeeded

DRC Checker run-time: 7 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 290
used logic cells: 151
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 6
I1202: Reading Architecture of device iCE40HX4K
Read device time: 18
I1209: Started routing
I1223: Total Nets : 224 
I1212: Iteration  1 :    30 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 26 seconds
 total           323880K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 7 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
Unrecognizable name servo_tester
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 18:06:26 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:06:26 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:06:26 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:06:26 2017
compiler exited with errors
Job failed on: ch07_servo_syn|ch07_servo_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synlog/ch07_servo_compiler.srr"
# Sat Dec 23 18:06:26 2017

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 18:06:26 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v changed - recompiling
Selecting top level module servo_tester
@E: CG389 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":33:10:33:11|Reference to undefined module debouncer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:06:26 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:06:26 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 18:07:00 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:00 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:00 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:00 2017
compiler exited with errors
Job failed on: ch07_servo_syn|ch07_servo_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synlog/ch07_servo_compiler.srr"
# Sat Dec 23 18:07:00 2017

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 18:07:00 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
Verilog syntax check successful!
Selecting top level module servo_tester
@E: CG389 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":33:10:33:11|Reference to undefined module debouncer
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:07:00 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:07:00 2017

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 18:07:18 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:18 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:18 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:18 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 18:07:19 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:19 2017

multi_srs_gen completed
# Sat Dec 23 18:07:19 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:19 2017

premap completed with warnings
# Sat Dec 23 18:07:20 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:20 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:07:20 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 18:07:21 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 18:07:18 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v" (library work)
Verilog syntax check successful!
Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000001100100
   Generated name = servo_100s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:07:18 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:07:18 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:07:18 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:07:19 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 18:07:19 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     117.4 MHz     8.515         inferred     Autoconstr_clkgroup_0     100  
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v":26:0:26:5|Found inferred clock servo_tester|CLK which controls 100 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:07:20 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 18:07:20 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":40:0:40:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":40:0:40:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":40:0:40:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.90ns		 144 /        98
   2		0h:00m:00s		    -2.90ns		 144 /        98

   3		0h:00m:00s		    -2.90ns		 144 /        98


   4		0h:00m:00s		    -1.50ns		 146 /        98
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":26:10:26:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":15:6:15:28|SB_GB inserted on the net p.prescaler12.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.
@N: FX1017 :|SB_GB inserted on the net d1.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               98         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 13.91ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 18:07:21 2017
#


Top view:               servo_tester
Requested Frequency:    71.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.454

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     71.9 MHz      61.1 MHz      13.907        16.362        -2.454     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  13.907      -2.454  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                Arrival           
Instance         Reference            Type         Pin     Net           Time        Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
d2.count[11]     servo_tester|CLK     SB_DFFSR     Q       count[11]     0.540       -2.454
d2.count[12]     servo_tester|CLK     SB_DFFSR     Q       count[12]     0.540       -2.405
d2.count[13]     servo_tester|CLK     SB_DFFSR     Q       count[13]     0.540       -2.384
d2.count[14]     servo_tester|CLK     SB_DFFSR     Q       count[14]     0.540       -2.321
d2.count[0]      servo_tester|CLK     SB_DFFSR     Q       count[0]      0.540       -0.705
d2.count[7]      servo_tester|CLK     SB_DFFSR     Q       count[7]      0.540       0.821 
d1.count[1]      servo_tester|CLK     SB_DFFSR     Q       count[1]      0.540       0.842 
d2.count[3]      servo_tester|CLK     SB_DFFSR     Q       count[3]      0.540       0.870 
d2.count[8]      servo_tester|CLK     SB_DFFSR     Q       count[8]      0.540       0.870 
d2.count[2]      servo_tester|CLK     SB_DFFSR     Q       count[2]      0.540       0.891 
===========================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                      Required           
Instance          Reference            Type       Pin     Net                   Time         Slack 
                  Clock                                                                            
---------------------------------------------------------------------------------------------------
pulse_len[15]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[15]     13.802       -2.454
pulse_len[14]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[14]     13.802       -2.314
pulse_len[13]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[13]     13.802       -2.174
pulse_len[12]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[12]     13.802       -2.034
pulse_len[11]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[11]     13.802       -1.894
pulse_len[10]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[10]     13.802       -1.753
pulse_len[9]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[9]      13.802       -1.613
pulse_len[8]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[8]      13.802       -1.473
pulse_len[7]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[7]      13.802       -1.333
pulse_len[6]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[6]      13.802       -1.193
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.454

    Number of logic level(s):                20
    Starting point:                          d2.count[11] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[11]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.449     2.588       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.959       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.996       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.367       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.683       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.054       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.432       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.803      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.203      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.108      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.366      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.380      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.506      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.520      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.646      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.660      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.786      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.800      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.926      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.940      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.067      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.081      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.207      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.221      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.347      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.361      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.487      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.501      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.627      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.641      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.768      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.782      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.908      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.922      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     14.048      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.434      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.750      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.256      -         
============================================================================================
Total path delay (propagation time + setup) of 16.362 is 4.942(30.2%) logic and 11.420(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.405

    Number of logic level(s):                20
    Starting point:                          d2.count[12] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[12]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[12]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I1       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.400     2.539       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.910       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.288       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.659       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.947       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.318       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.634       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.005       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.383       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.754      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.154      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.059      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.316      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.330      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.457      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.471      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.597      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.611      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.737      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.751      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.877      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.891      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.017      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.031      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.158      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.172      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.298      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.312      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.438      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.452      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.578      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.592      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.718      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.732      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.859      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.873      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.999      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.385      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.700      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.207      -         
============================================================================================
Total path delay (propagation time + setup) of 16.313 is 4.893(30.0%) logic and 11.420(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.186
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.384

    Number of logic level(s):                20
    Starting point:                          d2.count[13] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[13]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[13]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I2       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.379     2.518       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.889       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.267       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.638       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.926       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.297       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.613       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         8.984       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.362       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.733      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.133      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.038      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.295      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.309      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.436      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.450      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.576      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.590      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.716      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.730      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.856      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.870      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     12.996      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.010      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.137      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.151      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.277      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.291      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.417      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.431      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.557      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.571      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.697      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.711      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.838      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.852      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.978      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.364      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.679      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.186      -         
============================================================================================
Total path delay (propagation time + setup) of 16.292 is 4.872(29.9%) logic and 11.420(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.123
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.321

    Number of logic level(s):                20
    Starting point:                          d2.count[14] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[14]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[14]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I3       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.316     2.455       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.826       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.204       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.575       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.863       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.234       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.549       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         8.920       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.299       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.670      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.070      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         11.975      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.232      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.246      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.373      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.386      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.513      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.527      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.653      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.667      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.793      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.807      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     12.933      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         12.947      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.074      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.088      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.214      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.228      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.354      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.368      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.494      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.508      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.634      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.648      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.775      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.789      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.915      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.301      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.616      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.123      -         
============================================================================================
Total path delay (propagation time + setup) of 16.229 is 4.808(29.6%) logic and 11.420(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.314

    Number of logic level(s):                19
    Starting point:                          d2.count[11] / Q
    Ending point:                            pulse_len[14] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[11]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.449     2.588       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.959       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.996       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.367       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.683       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.054       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.432       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.803      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.203      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.108      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.366      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.380      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.506      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.520      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.646      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.660      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.786      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.800      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.926      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.940      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.067      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.081      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.207      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.221      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.347      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.361      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.487      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.501      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.627      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.641      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.768      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.782      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.908      -         
un1_pulse_len_cry_13          Net          -        -       0.386     -           2         
pulse_len_RNO[14]             SB_LUT4      I3       In      -         14.294      -         
pulse_len_RNO[14]             SB_LUT4      O        Out     0.316     14.609      -         
pulse_len_RNO[14]             Net          -        -       1.507     -           1         
pulse_len[14]                 SB_DFF       D        In      -         16.116      -         
============================================================================================
Total path delay (propagation time + setup) of 16.222 is 4.815(29.7%) logic and 11.406(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        103 uses
SB_DFF          47 uses
SB_DFFE         17 uses
SB_DFFSR        34 uses
SB_GB           3 uses
VCC             3 uses
SB_LUT4         151 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   98 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 151 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 151 = 151 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:07:21 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	151
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	103
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	160
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	103

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	74
    Combinational LogicCells
        Only LUT         	:	45
        CARRY Only       	:	12
        LUT with CARRY   	:	17
    LogicCells                  :	172/3520
    PLBs                        :	24/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 50.4 (sec)

Final Design Statistics
    Number of LUTs      	:	160
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	103
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	172/3520
    PLBs                        :	31/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 105.14 MHz | Target: 71.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 52.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 317
used logic cells: 172
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 317
used logic cells: 172
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
running routerRead design time: 5
I1202: Reading Architecture of device iCE40HX4K
Read device time: 18
I1209: Started routing
I1223: Total Nets : 253 
I1212: Iteration  1 :    25 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 27 seconds
 total           324460K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 5 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
Unrecognizable name servo_tester


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 353
used logic cells: 172
Design Rule Checking Succeeded

DRC Checker run-time: 7 (sec)
packer succeed.
"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "ch07_servo_syn.prj" -log "ch07_servo_Implmnt/ch07_servo.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/ed/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/ed/lscc/iCEcube2.2017.08/synpbase
Hostname:    obidos
Date:        Sat Dec 23 18:10:25 2017
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch ch07_servo_syn.prj
ProductType: synplify_pro





log file: "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srr"
Running: ch07_servo_Implmnt in foreground

Running ch07_servo_syn|ch07_servo_Implmnt

Running: compile (Compile) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:10:26 2017

Running: compile_flow (Compile Process) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:10:26 2017

Running: compiler (Compile Input) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:10:26 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs

compiler completed
# Sat Dec 23 18:10:27 2017

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:10:27 2017

multi_srs_gen completed
# Sat Dec 23 18:10:27 2017

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_mult.srs to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srs
Complete: Compile Process on ch07_servo_syn|ch07_servo_Implmnt

Running: premap (Pre-mapping) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:10:27 2017

premap completed with warnings
# Sat Dec 23 18:10:28 2017

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on ch07_servo_syn|ch07_servo_Implmnt

Running: map (Map) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:10:28 2017
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on ch07_servo_syn|ch07_servo_Implmnt
# Sat Dec 23 18:10:28 2017
Copied /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.srm

fpga_mapper completed with warnings
# Sat Dec 23 18:10:30 2017

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on ch07_servo_syn|ch07_servo_Implmnt
Complete: Logic Synthesis on ch07_servo_syn|ch07_servo_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of ch07_servo_Implmnt/ch07_servo.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/ed/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: obidos

# Sat Dec 23 18:10:26 2017

#Implementation: ch07_servo_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :obidos
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module servo_tester
@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v":1:7:1:15|Synthesizing module debouncer in library work.

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":1:7:1:11|Synthesizing module servo in library work.

	CLK_F=32'b00000000000000000000000001100100
   Generated name = servo_100s

@N: CG364 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Synthesizing module servo_tester in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:26 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:26 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:26 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_comp.srs changed - recompiling
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level
@N: NF107 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":25:7:25:18|Selected library: work cell: servo_tester view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 23 18:10:27 2017

###########################################################]
Pre-mapping Report

# Sat Dec 23 18:10:27 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt 
Printing clock  summary report in "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist servo_tester

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
servo_tester|CLK     117.4 MHz     8.515         inferred     Autoconstr_clkgroup_0     100  
=============================================================================================

@W: MT529 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/debouncer.v":26:0:26:5|Found inferred clock servo_tester|CLK which controls 100 sequential elements including d1.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:10:28 2017

###########################################################]
Map & Optimize Report

# Sat Dec 23 18:10:28 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":12:0:12:5|User-specified initial value defined for instance p.count[15:0] is being ignored. 
@W: FX1039 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":40:0:40:5|User-specified initial value defined for instance pulse_len[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":40:0:40:5|Removing sequential instance pulse_len[0] (in view: work.servo_tester(verilog)) because it does not drive other instances.
@N: BN362 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":40:0:40:5|Removing sequential instance pulse_len[1] (in view: work.servo_tester(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.90ns		 144 /        98
   2		0h:00m:00s		    -2.90ns		 144 /        98

   3		0h:00m:00s		    -2.90ns		 144 /        98


   4		0h:00m:00s		    -1.50ns		 146 /        98
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo_tester.v":26:10:26:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/ed/dev/prog_fpgas/mystorm/ch07_servo/src/servo.v":15:6:15:28|SB_GB inserted on the net p.prescaler12.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.
@N: FX1017 :|SB_GB inserted on the net d1.idle_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               98         pulse_len[10]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/synwork/ch07_servo_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock servo_tester|CLK with period 13.91ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 23 18:10:30 2017
#


Top view:               servo_tester
Requested Frequency:    71.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.454

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK     71.9 MHz      61.1 MHz      13.907        16.362        -2.454     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
servo_tester|CLK  servo_tester|CLK  |  13.907      -2.454  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: servo_tester|CLK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                Arrival           
Instance         Reference            Type         Pin     Net           Time        Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
d2.count[11]     servo_tester|CLK     SB_DFFSR     Q       count[11]     0.540       -2.454
d2.count[12]     servo_tester|CLK     SB_DFFSR     Q       count[12]     0.540       -2.405
d2.count[13]     servo_tester|CLK     SB_DFFSR     Q       count[13]     0.540       -2.384
d2.count[14]     servo_tester|CLK     SB_DFFSR     Q       count[14]     0.540       -2.321
d2.count[0]      servo_tester|CLK     SB_DFFSR     Q       count[0]      0.540       -0.705
d2.count[7]      servo_tester|CLK     SB_DFFSR     Q       count[7]      0.540       0.821 
d1.count[1]      servo_tester|CLK     SB_DFFSR     Q       count[1]      0.540       0.842 
d2.count[3]      servo_tester|CLK     SB_DFFSR     Q       count[3]      0.540       0.870 
d2.count[8]      servo_tester|CLK     SB_DFFSR     Q       count[8]      0.540       0.870 
d2.count[2]      servo_tester|CLK     SB_DFFSR     Q       count[2]      0.540       0.891 
===========================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                      Required           
Instance          Reference            Type       Pin     Net                   Time         Slack 
                  Clock                                                                            
---------------------------------------------------------------------------------------------------
pulse_len[15]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[15]     13.802       -2.454
pulse_len[14]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[14]     13.802       -2.314
pulse_len[13]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[13]     13.802       -2.174
pulse_len[12]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[12]     13.802       -2.034
pulse_len[11]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[11]     13.802       -1.894
pulse_len[10]     servo_tester|CLK     SB_DFF     D       pulse_len_RNO[10]     13.802       -1.753
pulse_len[9]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[9]      13.802       -1.613
pulse_len[8]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[8]      13.802       -1.473
pulse_len[7]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[7]      13.802       -1.333
pulse_len[6]      servo_tester|CLK     SB_DFF     D       pulse_len_RNO[6]      13.802       -1.193
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.454

    Number of logic level(s):                20
    Starting point:                          d2.count[11] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[11]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.449     2.588       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.959       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.996       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.367       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.683       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.054       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.432       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.803      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.203      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.108      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.366      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.380      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.506      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.520      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.646      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.660      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.786      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.800      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.926      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.940      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.067      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.081      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.207      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.221      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.347      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.361      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.487      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.501      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.627      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.641      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.768      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.782      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.908      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.922      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     14.048      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.434      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.750      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.256      -         
============================================================================================
Total path delay (propagation time + setup) of 16.362 is 4.942(30.2%) logic and 11.420(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.405

    Number of logic level(s):                20
    Starting point:                          d2.count[12] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[12]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[12]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I1       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.400     2.539       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.910       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.288       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.659       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.947       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.318       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.634       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.005       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.383       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.754      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.154      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.059      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.316      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.330      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.457      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.471      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.597      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.611      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.737      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.751      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.877      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.891      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.017      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.031      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.158      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.172      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.298      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.312      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.438      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.452      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.578      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.592      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.718      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.732      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.859      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.873      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.999      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.385      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.700      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.207      -         
============================================================================================
Total path delay (propagation time + setup) of 16.313 is 4.893(30.0%) logic and 11.420(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.186
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.384

    Number of logic level(s):                20
    Starting point:                          d2.count[13] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[13]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[13]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I2       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.379     2.518       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.889       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.267       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.638       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.926       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.297       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.613       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         8.984       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.362       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.733      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.133      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.038      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.295      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.309      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.436      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.450      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.576      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.590      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.716      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.730      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.856      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.870      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     12.996      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.010      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.137      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.151      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.277      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.291      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.417      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.431      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.557      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.571      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.697      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.711      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.838      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.852      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.978      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.364      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.679      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.186      -         
============================================================================================
Total path delay (propagation time + setup) of 16.292 is 4.872(29.9%) logic and 11.420(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.123
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.321

    Number of logic level(s):                20
    Starting point:                          d2.count[14] / Q
    Ending point:                            pulse_len[15] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[14]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[14]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I3       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.316     2.455       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.826       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.204       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.575       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.863       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.234       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.549       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         8.920       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.299       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.670      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.070      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         11.975      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.232      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.246      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.373      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.386      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.513      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.527      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.653      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.667      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.793      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.807      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     12.933      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         12.947      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.074      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.088      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.214      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.228      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.354      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.368      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.494      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.508      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.634      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.648      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.775      -         
un1_pulse_len_cry_13          Net          -        -       0.014     -           2         
un1_pulse_len_cry_14_0_c      SB_CARRY     CI       In      -         13.789      -         
un1_pulse_len_cry_14_0_c      SB_CARRY     CO       Out     0.126     13.915      -         
un1_pulse_len_cry_14          Net          -        -       0.386     -           1         
pulse_len_RNO[15]             SB_LUT4      I3       In      -         14.301      -         
pulse_len_RNO[15]             SB_LUT4      O        Out     0.316     14.616      -         
pulse_len_RNO[15]             Net          -        -       1.507     -           1         
pulse_len[15]                 SB_DFF       D        In      -         16.123      -         
============================================================================================
Total path delay (propagation time + setup) of 16.229 is 4.808(29.6%) logic and 11.420(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.907
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         13.802

    - Propagation time:                      16.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.314

    Number of logic level(s):                19
    Starting point:                          d2.count[11] / Q
    Ending point:                            pulse_len[14] / D
    The start point is clocked by            servo_tester|CLK [rising] on pin C
    The end   point is clocked by            servo_tester|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
d2.count[11]                  SB_DFFSR     Q        Out     0.540     0.540       -         
count[11]                     Net          -        -       1.599     -           3         
d2.count_RNI237[11]           SB_LUT4      I0       In      -         2.139       -         
d2.count_RNI237[11]           SB_LUT4      O        Out     0.449     2.588       -         
count_RNI237[11]              Net          -        -       1.371     -           1         
d2.count_RNINDU8[0]           SB_LUT4      I2       In      -         3.959       -         
d2.count_RNINDU8[0]           SB_LUT4      O        Out     0.379     4.338       -         
trans_up_1_12                 Net          -        -       1.371     -           1         
d2.sync_1_RNI3PR51            SB_LUT4      I3       In      -         5.708       -         
d2.sync_1_RNI3PR51            SB_LUT4      O        Out     0.288     5.996       -         
trans_up_1_sx                 Net          -        -       1.371     -           1         
d2.count_RNIK9TB3[10]         SB_LUT4      I3       In      -         7.367       -         
d2.count_RNIK9TB3[10]         SB_LUT4      O        Out     0.316     7.683       -         
trans_up_1                    Net          -        -       1.371     -           13        
d2.state_RNIPC4P3_9           SB_LUT4      I1       In      -         9.054       -         
d2.state_RNIPC4P3_9           SB_LUT4      O        Out     0.379     9.432       -         
s_dn_i                        Net          -        -       1.371     -           4         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      I1       In      -         10.803      -         
un1_pulse_len_cry_2_c_RNO     SB_LUT4      O        Out     0.400     11.203      -         
un1_pulse_len_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_pulse_len_cry_2_c         SB_CARRY     I0       In      -         12.108      -         
un1_pulse_len_cry_2_c         SB_CARRY     CO       Out     0.258     12.366      -         
un1_pulse_len_cry_2           Net          -        -       0.014     -           2         
un1_pulse_len_cry_3_0_c       SB_CARRY     CI       In      -         12.380      -         
un1_pulse_len_cry_3_0_c       SB_CARRY     CO       Out     0.126     12.506      -         
un1_pulse_len_cry_3           Net          -        -       0.014     -           2         
un1_pulse_len_cry_4_0_c       SB_CARRY     CI       In      -         12.520      -         
un1_pulse_len_cry_4_0_c       SB_CARRY     CO       Out     0.126     12.646      -         
un1_pulse_len_cry_4           Net          -        -       0.014     -           2         
un1_pulse_len_cry_5_0_c       SB_CARRY     CI       In      -         12.660      -         
un1_pulse_len_cry_5_0_c       SB_CARRY     CO       Out     0.126     12.786      -         
un1_pulse_len_cry_5           Net          -        -       0.014     -           2         
un1_pulse_len_cry_6_0_c       SB_CARRY     CI       In      -         12.800      -         
un1_pulse_len_cry_6_0_c       SB_CARRY     CO       Out     0.126     12.926      -         
un1_pulse_len_cry_6           Net          -        -       0.014     -           2         
un1_pulse_len_cry_7_0_c       SB_CARRY     CI       In      -         12.940      -         
un1_pulse_len_cry_7_0_c       SB_CARRY     CO       Out     0.126     13.067      -         
un1_pulse_len_cry_7           Net          -        -       0.014     -           2         
un1_pulse_len_cry_8_0_c       SB_CARRY     CI       In      -         13.081      -         
un1_pulse_len_cry_8_0_c       SB_CARRY     CO       Out     0.126     13.207      -         
un1_pulse_len_cry_8           Net          -        -       0.014     -           2         
un1_pulse_len_cry_9_0_c       SB_CARRY     CI       In      -         13.221      -         
un1_pulse_len_cry_9_0_c       SB_CARRY     CO       Out     0.126     13.347      -         
un1_pulse_len_cry_9           Net          -        -       0.014     -           2         
un1_pulse_len_cry_10_0_c      SB_CARRY     CI       In      -         13.361      -         
un1_pulse_len_cry_10_0_c      SB_CARRY     CO       Out     0.126     13.487      -         
un1_pulse_len_cry_10          Net          -        -       0.014     -           2         
un1_pulse_len_cry_11_0_c      SB_CARRY     CI       In      -         13.501      -         
un1_pulse_len_cry_11_0_c      SB_CARRY     CO       Out     0.126     13.627      -         
un1_pulse_len_cry_11          Net          -        -       0.014     -           2         
un1_pulse_len_cry_12_0_c      SB_CARRY     CI       In      -         13.641      -         
un1_pulse_len_cry_12_0_c      SB_CARRY     CO       Out     0.126     13.768      -         
un1_pulse_len_cry_12          Net          -        -       0.014     -           2         
un1_pulse_len_cry_13_0_c      SB_CARRY     CI       In      -         13.782      -         
un1_pulse_len_cry_13_0_c      SB_CARRY     CO       Out     0.126     13.908      -         
un1_pulse_len_cry_13          Net          -        -       0.386     -           2         
pulse_len_RNO[14]             SB_LUT4      I3       In      -         14.294      -         
pulse_len_RNO[14]             SB_LUT4      O        Out     0.316     14.609      -         
pulse_len_RNO[14]             Net          -        -       1.507     -           1         
pulse_len[14]                 SB_DFF       D        In      -         16.116      -         
============================================================================================
Total path delay (propagation time + setup) of 16.222 is 4.815(29.7%) logic and 11.406(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)

---------------------------------------
Resource Usage Report for servo_tester 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_CARRY        103 uses
SB_DFF          47 uses
SB_DFFE         17 uses
SB_DFFSR        34 uses
SB_GB           3 uses
VCC             3 uses
SB_LUT4         151 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   98 (2%)
Total load per clock:
   servo_tester|CLK: 1

@S |Mapping Summary:
Total  LUTs: 151 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 151 = 151 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 23 18:10:30 2017

###########################################################]


Synthesis exit by 0.
Current Implementation ch07_servo_Implmnt its sbt path: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf " "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist" "-pTQ144" "-y/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.edf...
Parsing constraint file: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/constraint/servo_tester_pcf_sbt.pcf...
start to read sdc/scf file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
sdc_reader OK /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/ch07_servo.scf
Stored edif netlist at /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester...

write Timing Constraint to /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: servo_tester

EDF Parser run-time: 7 (sec)
edif parser succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --effort_level std --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc"
starting placerrunning placerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --effort_level std --out-sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
Package              - TQ144
Design database      - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester
SDC file             - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer
Timing library       - /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester/BFPGA_DESIGN_ep
I2065: Reading device file : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	151
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	103
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	160
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	103

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	74
    Combinational LogicCells
        Only LUT         	:	45
        CARRY Only       	:	12
        LUT with CARRY   	:	17
    LogicCells                  :	172/3520
    PLBs                        :	24/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.9 (sec)

Final Design Statistics
    Number of LUTs      	:	160
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	103
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	172/3520
    PLBs                        :	32/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: servo_tester|CLK | Frequency: 113.20 MHz | Target: 71.89 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 345
used logic cells: 172
Design Rule Checking Succeeded

DRC Checker run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer" --translator "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc" --dst_sdc_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 345
used logic cells: 172
Translating sdc file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/placer/servo_tester_pl.sdc...
Translated sdc file is /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc
Packer succeeded

Packer run-time: 6 (sec)
packer succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router" --sdf_file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc --outdir /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/router --sdf_file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design servo_tester
Read design time: 5
I1202: Reading Architecture of device iCE40HX4K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 254 
I1212: Iteration  1 :    18 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design servo_tester
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
 total           324492K
router succeed.

"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v" --vhdl "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd" --lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --view rt --device "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --splitio  --in-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/packer/servo_tester_pk.sdc" --out-sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.v
Writing /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --lib-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib" --sdc-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc" --sdf-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf" --report-file "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt" --device-file "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --timing-summary
starting timerExecuting : /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester --lib-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40HX8K.lib --sdc-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/netlister/servo_tester_sbt.sdc --sdf-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/simulation_netlist/servo_tester_sbt.sdf --report-file /home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/timer/servo_tester_timing.rpt --device-file /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 6 seconds
timer succeed.
timer succeeded.


"/home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev" --design "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/netlist/oadb-servo_tester" --device_name iCE40HX4K --package TQ144 --outdir "/home/ed/dev/prog_fpgas/mystorm/ch07_servo/ch07_servo_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
