|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
| COVERAGE SUMMARY                                                                                                                                                                            |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
| Total Tasks: 1( <embedded> )                                                                                                                                                                |
| Models: All model                                                                                                                                                                           |
| Total Cover Items: 2849                                                                                                                                                                     |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
| Instance Name                                              | Formal                                   | Stimuli                                  | Checker                                  |
|                                                            | Coverage                                 | Coverage                                 | Coverage                                 |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
|uart2bus_top                                                |5.97% (82/1373)                           |5.97% (82/1373)                           |60.31% (632/1048)                         |
||--uart_sva_inst                                            |17.75% (82/462)                           |17.75% (82/462)                           |67.88% (93/137)                           |
||--uart_parser1                                             |0.00% (0/574)                             |0.00% (0/574)                             |55.23% (317/574)                          |
||--uart1                                                    |0.00% (0/247)                             |0.00% (0/247)                             |62.35% (154/247)                          |
|||--uart_tx_1                                               |0.00% (0/63)                              |0.00% (0/63)                              |46.03% (29/63)                            |
|||--uart_rx_1                                               |0.00% (0/71)                              |0.00% (0/71)                              |74.65% (53/71)                            |
|||--baud_gen_1                                              |0.00% (0/59)                              |0.00% (0/59)                              |69.49% (41/59)                            |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
| ASSERT SUMMARY                                                                                                                                                                              |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
| Total Tasks: 1( <embedded> )                                                                                                                                                                |
| Total Assertions: 331                                                                                                                                                                       |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
| Assert                                                     | Bounded      | Assert           | In COI           | Covered CIs      | Covered CIs      | Undetermined     | Undetermined CIs |
| Name                                                       | Coverage(%)  | Bound            |                  | Beyond Bound     | Max Bound        | CIs              | Max Bound        |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
|<embedded>::uart2bus_top.uart_sva_inst.assert_a348          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a347          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a346          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a345          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a344          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a340          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a339          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a338          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a337          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a336          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a335          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a334          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a331          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a330          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a329          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a328          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a327          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a324          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a322          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a321          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a320          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a318          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a317          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a301          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a300          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a293          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a290          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a265          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a262          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a261          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a260          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a258          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a257          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a256          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a254          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a253          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a252          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a251          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a250          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a249          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a248          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a247          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a245          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a244          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a243          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a242          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a241          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a240          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a239          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a238          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a237          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a234          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a233          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a232          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a231          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a230          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a229          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a226          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a225          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a224          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a223          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a222          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a219          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a218          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a217          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a216          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a214          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a99           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a96           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a95           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a94           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a92           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a89           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a87           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a85           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a84           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a81           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a79           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a77           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a70           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a66           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a65           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a64           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a62           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a59           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a58           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a57           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a56           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a51           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a50           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a49           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a23           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a21           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a20           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a19           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a18           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a17           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a15           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a12           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a11           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a4            |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a3            |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a0            |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a1            |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a5            |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a10           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a24           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a25           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a26           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a27           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a29           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a30           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a31           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a32           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a33           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a34           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a35           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a36           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a38           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a40           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a41           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a42           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a44           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a45           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a46           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a47           |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a106          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a108          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a109          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a110          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a111          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a112          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a113          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a115          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a116          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a117          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a118          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a122          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a123          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a124          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a126          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a127          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a130          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a131          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a132          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a134          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a136          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a137          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a138          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a141          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a142          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a145          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a146          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a147          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a148          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a149          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a152          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a155          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a157          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a158          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a159          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a160          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a162          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a163          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a164          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a165          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a166          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a167          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a169          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a170          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a171          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a172          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a173          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a174          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a175          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a176          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a177          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a178          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a180          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a181          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a182          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a183          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a184          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a185          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a186          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a187          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a188          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a189          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a190          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a191          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a192          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a193          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a195          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a196          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a197          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a198          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a202          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a203          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a205          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a206          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a207          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a208          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a209          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a210          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|<embedded>::uart2bus_top.uart_sva_inst.assert_a212          |0             |100               |0                 |0                 |0                 |0                 |0                 |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
|Total number of Undetermined Assertions: 205                                                                                                                                                 |
|Total number of Proven Assertions: 80                                                                                                                                                        |
|Total number of CEX Assertions: 46                                                                                                                                                           |
|Total number of Unprocessed Assertions: 0                                                                                                                                                    |
|+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++|
