<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>azynq</ProductFamily>
        <Part>xa7z010-clg400-1I</Part>
        <TopModelName>sha3_256_hw</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>205</Best-caseLatency>
            <Average-caseLatency>18606</Average-caseLatency>
            <Worst-caseLatency>37274</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.186 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.373 ms</Worst-caseRealTimeLatency>
            <Interval-min>206</Interval-min>
            <Interval-max>37275</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_790_1_VITIS_LOOP_44_1>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>34</Latency>
                <AbsoluteTimeLatency>340</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>4</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_790_1_VITIS_LOOP_44_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../sha3_256.c:4</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_790_1_VITIS_LOOP_44_1>
                    <Name>VITIS_LOOP_790_1_VITIS_LOOP_44_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:44~../fips202.c:792~../sha3_256.c:10</SourceLocation>
                </VITIS_LOOP_790_1_VITIS_LOOP_44_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>13</BRAM_18K>
            <FF>13785</FF>
            <LUT>39077</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sha3_256_hw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sha3_256_hw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>sha3_256_hw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>sha3_256_hw</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_keccak_absorb_once_1_fu_183</InstName>
                    <ModuleName>keccak_absorb_once_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>183</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1_fu_238</InstName>
                            <ModuleName>keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>238</ID>
                            <BindInstances>icmp_ln477_fu_54_p2 add_ln477_fu_60_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KeccakF1600_StatePermute_fu_244</InstName>
                            <ModuleName>KeccakF1600_StatePermute</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>244</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390</InstName>
                                    <ModuleName>KeccakF1600_StatePermute_Pipeline_state_permute</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>390</ID>
                                    <BindInstances>icmp_ln131_fu_873_p2 xor_ln135_fu_993_p2 xor_ln135_2_fu_999_p2 xor_ln135_1_fu_1005_p2 BCa_fu_1011_p2 xor_ln136_fu_1017_p2 xor_ln136_2_fu_1023_p2 xor_ln136_1_fu_1029_p2 BCe_fu_1035_p2 xor_ln137_fu_1041_p2 xor_ln137_1_fu_1047_p2 xor_ln137_2_fu_1053_p2 BCi_fu_1059_p2 xor_ln138_fu_1065_p2 xor_ln138_1_fu_1071_p2 xor_ln138_2_fu_1077_p2 BCo_fu_1083_p2 xor_ln139_fu_1089_p2 xor_ln139_2_fu_1095_p2 xor_ln139_1_fu_1101_p2 BCu_fu_1107_p2 Da_fu_1133_p2 De_fu_1159_p2 Di_fu_1185_p2 Do_fu_1211_p2 Du_fu_1237_p2 Aba_4_fu_1243_p2 Age_2_fu_1249_p2 Aki_2_fu_1277_p2 Amo_2_fu_1305_p2 Asu_2_fu_1333_p2 xor_ln159_fu_1361_p2 and_ln159_fu_1367_p2 xor_ln159_1_fu_1373_p2 Eba_fu_1379_p2 xor_ln160_fu_1385_p2 and_ln160_fu_1391_p2 Ebe_fu_1397_p2 xor_ln161_fu_1403_p2 and_ln161_fu_1409_p2 Ebi_fu_1415_p2 xor_ln162_fu_1421_p2 and_ln162_fu_1427_p2 Ebo_fu_1433_p2 xor_ln163_fu_1439_p2 and_ln163_fu_1445_p2 Ebu_fu_1451_p2 Abo_2_fu_1457_p2 Agu_2_fu_1485_p2 Aka_2_fu_1513_p2 Ame_2_fu_1541_p2 Asi_2_fu_1569_p2 xor_ln175_fu_1597_p2 and_ln175_fu_1603_p2 Ega_fu_1609_p2 xor_ln176_fu_1615_p2 and_ln176_fu_1621_p2 Ege_fu_1627_p2 xor_ln177_fu_1633_p2 and_ln177_fu_1639_p2 Egi_fu_1645_p2 xor_ln178_fu_1651_p2 and_ln178_fu_1657_p2 Ego_fu_1663_p2 xor_ln179_fu_1669_p2 and_ln179_fu_1675_p2 Egu_fu_1681_p2 Abe_2_fu_1687_p2 Agi_2_fu_1713_p2 Ako_2_fu_1741_p2 Amu_2_fu_1769_p2 Asa_2_fu_1797_p2 xor_ln191_fu_1825_p2 and_ln191_fu_1831_p2 Eka_fu_1837_p2 xor_ln192_fu_1843_p2 and_ln192_fu_1849_p2 Eke_fu_1855_p2 xor_ln193_fu_1861_p2 and_ln193_fu_1867_p2 Eki_fu_1873_p2 xor_ln194_fu_1879_p2 and_ln194_fu_1885_p2 Eko_fu_1891_p2 xor_ln195_fu_1897_p2 and_ln195_fu_1903_p2 Eku_fu_1909_p2 Abu_2_fu_1915_p2 Aga_2_fu_1943_p2 Ake_2_fu_1971_p2 Ami_2_fu_1999_p2 Aso_2_fu_2027_p2 xor_ln207_fu_2055_p2 and_ln207_fu_2061_p2 Ema_fu_2067_p2 xor_ln208_fu_2073_p2 and_ln208_fu_2079_p2 Eme_fu_2085_p2 xor_ln209_fu_2091_p2 and_ln209_fu_2097_p2 Emi_fu_2103_p2 xor_ln210_fu_2109_p2 and_ln210_fu_2115_p2 Emo_fu_2121_p2 xor_ln211_fu_2127_p2 and_ln211_fu_2133_p2 Emu_fu_2139_p2 Abi_2_fu_2145_p2 Ago_2_fu_2173_p2 Aku_2_fu_2201_p2 Ama_2_fu_2229_p2 Ase_2_fu_2257_p2 xor_ln223_fu_2285_p2 and_ln223_fu_2291_p2 Esa_fu_2297_p2 xor_ln224_fu_2303_p2 and_ln224_fu_2309_p2 Ese_fu_2315_p2 xor_ln225_fu_2321_p2 and_ln225_fu_2327_p2 Esi_fu_2333_p2 xor_ln226_fu_2339_p2 and_ln226_fu_2345_p2 Eso_fu_2351_p2 xor_ln227_fu_2357_p2 and_ln227_fu_2363_p2 Esu_fu_2369_p2 xor_ln230_fu_2375_p2 xor_ln230_1_fu_2381_p2 xor_ln230_2_fu_2387_p2 BCa_6_fu_2393_p2 xor_ln231_1_fu_2399_p2 xor_ln231_fu_2405_p2 xor_ln231_2_fu_2411_p2 BCe_6_fu_2417_p2 xor_ln232_1_fu_2423_p2 xor_ln232_fu_2429_p2 xor_ln232_2_fu_2435_p2 BCi_6_fu_2441_p2 xor_ln233_fu_2447_p2 xor_ln233_1_fu_2453_p2 xor_ln233_2_fu_2459_p2 BCo_6_fu_2465_p2 xor_ln234_fu_2471_p2 xor_ln234_1_fu_2477_p2 xor_ln234_2_fu_2483_p2 BCu_6_fu_2489_p2 Da_1_fu_2515_p2 De_1_fu_2541_p2 Di_1_fu_2567_p2 Do_1_fu_2593_p2 Du_1_fu_2619_p2 Eba_2_fu_2625_p2 Ege_1_fu_2631_p2 Eki_1_fu_2651_p2 Emo_1_fu_2671_p2 Esu_1_fu_2691_p2 xor_ln254_fu_3133_p2 and_ln254_fu_3139_p2 xor_ln254_1_fu_3145_p2 Aba_3_fu_3149_p2 xor_ln255_fu_3155_p2 and_ln255_fu_3161_p2 Abe_3_fu_3167_p2 xor_ln256_fu_3173_p2 and_ln256_fu_3179_p2 Abi_3_fu_3185_p2 xor_ln257_fu_3191_p2 and_ln257_fu_3197_p2 Abo_3_fu_3202_p2 xor_ln258_fu_3208_p2 and_ln258_fu_3213_p2 Abu_3_fu_3219_p2 Ebo_1_fu_2711_p2 Egu_1_fu_2731_p2 Eka_1_fu_2751_p2 Eme_1_fu_2771_p2 Esi_1_fu_2791_p2 xor_ln270_fu_3255_p2 and_ln270_fu_3261_p2 Aga_3_fu_3267_p2 xor_ln271_fu_3273_p2 and_ln271_fu_3279_p2 Age_3_fu_3285_p2 xor_ln272_fu_3291_p2 and_ln272_fu_3297_p2 Agi_3_fu_3303_p2 xor_ln273_fu_3309_p2 and_ln273_fu_3315_p2 Ago_3_fu_3321_p2 xor_ln274_fu_3327_p2 and_ln274_fu_3333_p2 Agu_3_fu_3339_p2 Ebe_1_fu_2811_p2 Egi_1_fu_2829_p2 Eko_1_fu_2849_p2 Emu_1_fu_2869_p2 Esa_1_fu_2889_p2 xor_ln286_fu_3375_p2 and_ln286_fu_3381_p2 Aka_3_fu_3387_p2 xor_ln287_fu_3393_p2 and_ln287_fu_3399_p2 Ake_3_fu_3405_p2 xor_ln288_fu_3411_p2 and_ln288_fu_3417_p2 Aki_3_fu_3423_p2 xor_ln289_fu_3429_p2 and_ln289_fu_3435_p2 Ako_3_fu_3441_p2 xor_ln290_fu_3447_p2 and_ln290_fu_3453_p2 Aku_3_fu_3459_p2 Ebu_1_fu_2909_p2 Ega_1_fu_2929_p2 Eke_1_fu_2949_p2 Emi_1_fu_2969_p2 Eso_1_fu_2989_p2 xor_ln302_fu_3495_p2 and_ln302_fu_3501_p2 Ama_3_fu_3507_p2 xor_ln303_fu_3513_p2 and_ln303_fu_3519_p2 Ame_3_fu_3525_p2 xor_ln304_fu_3531_p2 and_ln304_fu_3537_p2 Ami_3_fu_3543_p2 xor_ln305_fu_3549_p2 and_ln305_fu_3555_p2 Amo_3_fu_3561_p2 xor_ln306_fu_3567_p2 and_ln306_fu_3573_p2 Amu_3_fu_3579_p2 Ebi_1_fu_3009_p2 Ego_1_fu_3029_p2 Eku_1_fu_3049_p2 Ema_1_fu_3069_p2 Ese_1_fu_3089_p2 xor_ln318_fu_3615_p2 and_ln318_fu_3621_p2 Asa_3_fu_3627_p2 xor_ln319_fu_3633_p2 and_ln319_fu_3639_p2 Ase_3_fu_3645_p2 xor_ln320_fu_3651_p2 and_ln320_fu_3657_p2 Asi_3_fu_3663_p2 xor_ln321_fu_3669_p2 and_ln321_fu_3675_p2 Aso_3_fu_3681_p2 xor_ln322_fu_3687_p2 and_ln322_fu_3693_p2 Asu_3_fu_3699_p2 add_ln131_fu_907_p2 KeccakF_RoundConstants_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_block_U icmp_ln482_fu_309_p2 add_ln482_fu_264_p2 urem_64s_9ns_33_68_seq_1_U54 sub_ln482_fu_317_p2 empty_30_fu_322_p3 empty_32_fu_284_p2 select_ln482_fu_289_p3 urem_64s_9ns_33_68_seq_1_U55 sub_ln482_1_fu_350_p2 sub_ln471_fu_364_p2 icmp_ln482_1_fu_377_p2 icmp_ln487_fu_411_p2 add_ln487_fu_417_p2 icmp_ln494_fu_441_p2 add_ln494_fu_447_p2 xor_ln496_fu_469_p2 add_ln502_fu_459_p2 add_ln515_fu_383_p2 icmp_ln515_fu_482_p2 i_7_fu_487_p2 shl_ln518_fu_547_p2 xor_ln518_fu_553_p2 shl_ln520_fu_570_p2 xor_ln520_fu_580_p2 xor_ln521_fu_598_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_KeccakF1600_StatePermute_fu_194</InstName>
                    <ModuleName>KeccakF1600_StatePermute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>194</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_KeccakF1600_StatePermute_Pipeline_state_permute_fu_390</InstName>
                            <ModuleName>KeccakF1600_StatePermute_Pipeline_state_permute</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>390</ID>
                            <BindInstances>icmp_ln131_fu_873_p2 xor_ln135_fu_993_p2 xor_ln135_2_fu_999_p2 xor_ln135_1_fu_1005_p2 BCa_fu_1011_p2 xor_ln136_fu_1017_p2 xor_ln136_2_fu_1023_p2 xor_ln136_1_fu_1029_p2 BCe_fu_1035_p2 xor_ln137_fu_1041_p2 xor_ln137_1_fu_1047_p2 xor_ln137_2_fu_1053_p2 BCi_fu_1059_p2 xor_ln138_fu_1065_p2 xor_ln138_1_fu_1071_p2 xor_ln138_2_fu_1077_p2 BCo_fu_1083_p2 xor_ln139_fu_1089_p2 xor_ln139_2_fu_1095_p2 xor_ln139_1_fu_1101_p2 BCu_fu_1107_p2 Da_fu_1133_p2 De_fu_1159_p2 Di_fu_1185_p2 Do_fu_1211_p2 Du_fu_1237_p2 Aba_4_fu_1243_p2 Age_2_fu_1249_p2 Aki_2_fu_1277_p2 Amo_2_fu_1305_p2 Asu_2_fu_1333_p2 xor_ln159_fu_1361_p2 and_ln159_fu_1367_p2 xor_ln159_1_fu_1373_p2 Eba_fu_1379_p2 xor_ln160_fu_1385_p2 and_ln160_fu_1391_p2 Ebe_fu_1397_p2 xor_ln161_fu_1403_p2 and_ln161_fu_1409_p2 Ebi_fu_1415_p2 xor_ln162_fu_1421_p2 and_ln162_fu_1427_p2 Ebo_fu_1433_p2 xor_ln163_fu_1439_p2 and_ln163_fu_1445_p2 Ebu_fu_1451_p2 Abo_2_fu_1457_p2 Agu_2_fu_1485_p2 Aka_2_fu_1513_p2 Ame_2_fu_1541_p2 Asi_2_fu_1569_p2 xor_ln175_fu_1597_p2 and_ln175_fu_1603_p2 Ega_fu_1609_p2 xor_ln176_fu_1615_p2 and_ln176_fu_1621_p2 Ege_fu_1627_p2 xor_ln177_fu_1633_p2 and_ln177_fu_1639_p2 Egi_fu_1645_p2 xor_ln178_fu_1651_p2 and_ln178_fu_1657_p2 Ego_fu_1663_p2 xor_ln179_fu_1669_p2 and_ln179_fu_1675_p2 Egu_fu_1681_p2 Abe_2_fu_1687_p2 Agi_2_fu_1713_p2 Ako_2_fu_1741_p2 Amu_2_fu_1769_p2 Asa_2_fu_1797_p2 xor_ln191_fu_1825_p2 and_ln191_fu_1831_p2 Eka_fu_1837_p2 xor_ln192_fu_1843_p2 and_ln192_fu_1849_p2 Eke_fu_1855_p2 xor_ln193_fu_1861_p2 and_ln193_fu_1867_p2 Eki_fu_1873_p2 xor_ln194_fu_1879_p2 and_ln194_fu_1885_p2 Eko_fu_1891_p2 xor_ln195_fu_1897_p2 and_ln195_fu_1903_p2 Eku_fu_1909_p2 Abu_2_fu_1915_p2 Aga_2_fu_1943_p2 Ake_2_fu_1971_p2 Ami_2_fu_1999_p2 Aso_2_fu_2027_p2 xor_ln207_fu_2055_p2 and_ln207_fu_2061_p2 Ema_fu_2067_p2 xor_ln208_fu_2073_p2 and_ln208_fu_2079_p2 Eme_fu_2085_p2 xor_ln209_fu_2091_p2 and_ln209_fu_2097_p2 Emi_fu_2103_p2 xor_ln210_fu_2109_p2 and_ln210_fu_2115_p2 Emo_fu_2121_p2 xor_ln211_fu_2127_p2 and_ln211_fu_2133_p2 Emu_fu_2139_p2 Abi_2_fu_2145_p2 Ago_2_fu_2173_p2 Aku_2_fu_2201_p2 Ama_2_fu_2229_p2 Ase_2_fu_2257_p2 xor_ln223_fu_2285_p2 and_ln223_fu_2291_p2 Esa_fu_2297_p2 xor_ln224_fu_2303_p2 and_ln224_fu_2309_p2 Ese_fu_2315_p2 xor_ln225_fu_2321_p2 and_ln225_fu_2327_p2 Esi_fu_2333_p2 xor_ln226_fu_2339_p2 and_ln226_fu_2345_p2 Eso_fu_2351_p2 xor_ln227_fu_2357_p2 and_ln227_fu_2363_p2 Esu_fu_2369_p2 xor_ln230_fu_2375_p2 xor_ln230_1_fu_2381_p2 xor_ln230_2_fu_2387_p2 BCa_6_fu_2393_p2 xor_ln231_1_fu_2399_p2 xor_ln231_fu_2405_p2 xor_ln231_2_fu_2411_p2 BCe_6_fu_2417_p2 xor_ln232_1_fu_2423_p2 xor_ln232_fu_2429_p2 xor_ln232_2_fu_2435_p2 BCi_6_fu_2441_p2 xor_ln233_fu_2447_p2 xor_ln233_1_fu_2453_p2 xor_ln233_2_fu_2459_p2 BCo_6_fu_2465_p2 xor_ln234_fu_2471_p2 xor_ln234_1_fu_2477_p2 xor_ln234_2_fu_2483_p2 BCu_6_fu_2489_p2 Da_1_fu_2515_p2 De_1_fu_2541_p2 Di_1_fu_2567_p2 Do_1_fu_2593_p2 Du_1_fu_2619_p2 Eba_2_fu_2625_p2 Ege_1_fu_2631_p2 Eki_1_fu_2651_p2 Emo_1_fu_2671_p2 Esu_1_fu_2691_p2 xor_ln254_fu_3133_p2 and_ln254_fu_3139_p2 xor_ln254_1_fu_3145_p2 Aba_3_fu_3149_p2 xor_ln255_fu_3155_p2 and_ln255_fu_3161_p2 Abe_3_fu_3167_p2 xor_ln256_fu_3173_p2 and_ln256_fu_3179_p2 Abi_3_fu_3185_p2 xor_ln257_fu_3191_p2 and_ln257_fu_3197_p2 Abo_3_fu_3202_p2 xor_ln258_fu_3208_p2 and_ln258_fu_3213_p2 Abu_3_fu_3219_p2 Ebo_1_fu_2711_p2 Egu_1_fu_2731_p2 Eka_1_fu_2751_p2 Eme_1_fu_2771_p2 Esi_1_fu_2791_p2 xor_ln270_fu_3255_p2 and_ln270_fu_3261_p2 Aga_3_fu_3267_p2 xor_ln271_fu_3273_p2 and_ln271_fu_3279_p2 Age_3_fu_3285_p2 xor_ln272_fu_3291_p2 and_ln272_fu_3297_p2 Agi_3_fu_3303_p2 xor_ln273_fu_3309_p2 and_ln273_fu_3315_p2 Ago_3_fu_3321_p2 xor_ln274_fu_3327_p2 and_ln274_fu_3333_p2 Agu_3_fu_3339_p2 Ebe_1_fu_2811_p2 Egi_1_fu_2829_p2 Eko_1_fu_2849_p2 Emu_1_fu_2869_p2 Esa_1_fu_2889_p2 xor_ln286_fu_3375_p2 and_ln286_fu_3381_p2 Aka_3_fu_3387_p2 xor_ln287_fu_3393_p2 and_ln287_fu_3399_p2 Ake_3_fu_3405_p2 xor_ln288_fu_3411_p2 and_ln288_fu_3417_p2 Aki_3_fu_3423_p2 xor_ln289_fu_3429_p2 and_ln289_fu_3435_p2 Ako_3_fu_3441_p2 xor_ln290_fu_3447_p2 and_ln290_fu_3453_p2 Aku_3_fu_3459_p2 Ebu_1_fu_2909_p2 Ega_1_fu_2929_p2 Eke_1_fu_2949_p2 Emi_1_fu_2969_p2 Eso_1_fu_2989_p2 xor_ln302_fu_3495_p2 and_ln302_fu_3501_p2 Ama_3_fu_3507_p2 xor_ln303_fu_3513_p2 and_ln303_fu_3519_p2 Ame_3_fu_3525_p2 xor_ln304_fu_3531_p2 and_ln304_fu_3537_p2 Ami_3_fu_3543_p2 xor_ln305_fu_3549_p2 and_ln305_fu_3555_p2 Amo_3_fu_3561_p2 xor_ln306_fu_3567_p2 and_ln306_fu_3573_p2 Amu_3_fu_3579_p2 Ebi_1_fu_3009_p2 Ego_1_fu_3029_p2 Eku_1_fu_3049_p2 Ema_1_fu_3069_p2 Ese_1_fu_3089_p2 xor_ln318_fu_3615_p2 and_ln318_fu_3621_p2 Asa_3_fu_3627_p2 xor_ln319_fu_3633_p2 and_ln319_fu_3639_p2 Ase_3_fu_3645_p2 xor_ln320_fu_3651_p2 and_ln320_fu_3657_p2 Asi_3_fu_3663_p2 xor_ln321_fu_3669_p2 and_ln321_fu_3675_p2 Aso_3_fu_3681_p2 xor_ln322_fu_3687_p2 and_ln322_fu_3693_p2 Asu_3_fu_3699_p2 add_ln131_fu_907_p2 KeccakF_RoundConstants_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>s_U select_ln791_fu_239_p3 i_fu_247_p3 first_iter_0_fu_255_p2 add_ln790_1_fu_266_p2 lshr_ln46_fu_339_p2 i_1_fu_276_p2 icmp_ln44_fu_282_p2 add_ln790_fu_288_p2 icmp_ln790_fu_294_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>keccak_absorb_once_1_Pipeline_VITIS_LOOP_477_1</Name>
            <Loops>
                <VITIS_LOOP_477_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.622</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_477_1>
                        <Name>VITIS_LOOP_477_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_477_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:474</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_477_1>
                            <Name>VITIS_LOOP_477_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:477</SourceLocation>
                        </VITIS_LOOP_477_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_477_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln477_fu_54_p2" SOURCE="../fips202.c:477" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln477" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_477_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln477_fu_60_p2" SOURCE="../fips202.c:477" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln477" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KeccakF1600_StatePermute_Pipeline_state_permute</Name>
            <Loops>
                <state_permute/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.214</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <state_permute>
                        <Name>state_permute</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </state_permute>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <state_permute>
                            <Name>state_permute</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:131</SourceLocation>
                        </state_permute>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>3275</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>16642</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>94</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln131_fu_873_p2" SOURCE="../fips202.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln135_fu_993_p2" SOURCE="../fips202.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln135_2_fu_999_p2" SOURCE="../fips202.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln135_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln135_1_fu_1005_p2" SOURCE="../fips202.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln135_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCa_fu_1011_p2" SOURCE="../fips202.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="BCa" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln136_fu_1017_p2" SOURCE="../fips202.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln136_2_fu_1023_p2" SOURCE="../fips202.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln136_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln136_1_fu_1029_p2" SOURCE="../fips202.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln136_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCe_fu_1035_p2" SOURCE="../fips202.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="BCe" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln137_fu_1041_p2" SOURCE="../fips202.c:137" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln137_1_fu_1047_p2" SOURCE="../fips202.c:137" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln137_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln137_2_fu_1053_p2" SOURCE="../fips202.c:137" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln137_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCi_fu_1059_p2" SOURCE="../fips202.c:137" STORAGESUBTYPE="" URAM="0" VARIABLE="BCi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln138_fu_1065_p2" SOURCE="../fips202.c:138" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln138_1_fu_1071_p2" SOURCE="../fips202.c:138" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln138_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln138_2_fu_1077_p2" SOURCE="../fips202.c:138" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln138_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCo_fu_1083_p2" SOURCE="../fips202.c:138" STORAGESUBTYPE="" URAM="0" VARIABLE="BCo" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln139_fu_1089_p2" SOURCE="../fips202.c:139" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln139_2_fu_1095_p2" SOURCE="../fips202.c:139" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln139_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln139_1_fu_1101_p2" SOURCE="../fips202.c:139" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln139_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCu_fu_1107_p2" SOURCE="../fips202.c:139" STORAGESUBTYPE="" URAM="0" VARIABLE="BCu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Da_fu_1133_p2" SOURCE="../fips202.c:142" STORAGESUBTYPE="" URAM="0" VARIABLE="Da" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="De_fu_1159_p2" SOURCE="../fips202.c:143" STORAGESUBTYPE="" URAM="0" VARIABLE="De" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Di_fu_1185_p2" SOURCE="../fips202.c:144" STORAGESUBTYPE="" URAM="0" VARIABLE="Di" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Do_fu_1211_p2" SOURCE="../fips202.c:145" STORAGESUBTYPE="" URAM="0" VARIABLE="Do" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Du_fu_1237_p2" SOURCE="../fips202.c:146" STORAGESUBTYPE="" URAM="0" VARIABLE="Du" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aba_4_fu_1243_p2" SOURCE="../fips202.c:148" STORAGESUBTYPE="" URAM="0" VARIABLE="Aba_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Age_2_fu_1249_p2" SOURCE="../fips202.c:150" STORAGESUBTYPE="" URAM="0" VARIABLE="Age_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aki_2_fu_1277_p2" SOURCE="../fips202.c:152" STORAGESUBTYPE="" URAM="0" VARIABLE="Aki_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amo_2_fu_1305_p2" SOURCE="../fips202.c:154" STORAGESUBTYPE="" URAM="0" VARIABLE="Amo_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asu_2_fu_1333_p2" SOURCE="../fips202.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="Asu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln159_fu_1361_p2" SOURCE="../fips202.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln159_fu_1367_p2" SOURCE="../fips202.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln159_1_fu_1373_p2" SOURCE="../fips202.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln159_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eba_fu_1379_p2" SOURCE="../fips202.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="Eba" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln160_fu_1385_p2" SOURCE="../fips202.c:160" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln160_fu_1391_p2" SOURCE="../fips202.c:160" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebe_fu_1397_p2" SOURCE="../fips202.c:160" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebe" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln161_fu_1403_p2" SOURCE="../fips202.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln161_fu_1409_p2" SOURCE="../fips202.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebi_fu_1415_p2" SOURCE="../fips202.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln162_fu_1421_p2" SOURCE="../fips202.c:162" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln162_fu_1427_p2" SOURCE="../fips202.c:162" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebo_fu_1433_p2" SOURCE="../fips202.c:162" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebo" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln163_fu_1439_p2" SOURCE="../fips202.c:163" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln163_fu_1445_p2" SOURCE="../fips202.c:163" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebu_fu_1451_p2" SOURCE="../fips202.c:163" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abo_2_fu_1457_p2" SOURCE="../fips202.c:165" STORAGESUBTYPE="" URAM="0" VARIABLE="Abo_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agu_2_fu_1485_p2" SOURCE="../fips202.c:167" STORAGESUBTYPE="" URAM="0" VARIABLE="Agu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aka_2_fu_1513_p2" SOURCE="../fips202.c:169" STORAGESUBTYPE="" URAM="0" VARIABLE="Aka_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ame_2_fu_1541_p2" SOURCE="../fips202.c:171" STORAGESUBTYPE="" URAM="0" VARIABLE="Ame_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asi_2_fu_1569_p2" SOURCE="../fips202.c:173" STORAGESUBTYPE="" URAM="0" VARIABLE="Asi_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln175_fu_1597_p2" SOURCE="../fips202.c:175" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln175_fu_1603_p2" SOURCE="../fips202.c:175" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ega_fu_1609_p2" SOURCE="../fips202.c:175" STORAGESUBTYPE="" URAM="0" VARIABLE="Ega" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln176_fu_1615_p2" SOURCE="../fips202.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln176_fu_1621_p2" SOURCE="../fips202.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ege_fu_1627_p2" SOURCE="../fips202.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="Ege" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln177_fu_1633_p2" SOURCE="../fips202.c:177" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln177_fu_1639_p2" SOURCE="../fips202.c:177" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egi_fu_1645_p2" SOURCE="../fips202.c:177" STORAGESUBTYPE="" URAM="0" VARIABLE="Egi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln178_fu_1651_p2" SOURCE="../fips202.c:178" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln178_fu_1657_p2" SOURCE="../fips202.c:178" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ego_fu_1663_p2" SOURCE="../fips202.c:178" STORAGESUBTYPE="" URAM="0" VARIABLE="Ego" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln179_fu_1669_p2" SOURCE="../fips202.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_fu_1675_p2" SOURCE="../fips202.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egu_fu_1681_p2" SOURCE="../fips202.c:179" STORAGESUBTYPE="" URAM="0" VARIABLE="Egu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abe_2_fu_1687_p2" SOURCE="../fips202.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="Abe_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agi_2_fu_1713_p2" SOURCE="../fips202.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="Agi_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ako_2_fu_1741_p2" SOURCE="../fips202.c:185" STORAGESUBTYPE="" URAM="0" VARIABLE="Ako_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amu_2_fu_1769_p2" SOURCE="../fips202.c:187" STORAGESUBTYPE="" URAM="0" VARIABLE="Amu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asa_2_fu_1797_p2" SOURCE="../fips202.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="Asa_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln191_fu_1825_p2" SOURCE="../fips202.c:191" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_fu_1831_p2" SOURCE="../fips202.c:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eka_fu_1837_p2" SOURCE="../fips202.c:191" STORAGESUBTYPE="" URAM="0" VARIABLE="Eka" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln192_fu_1843_p2" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln192_fu_1849_p2" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eke_fu_1855_p2" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="Eke" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln193_fu_1861_p2" SOURCE="../fips202.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_fu_1867_p2" SOURCE="../fips202.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eki_fu_1873_p2" SOURCE="../fips202.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="Eki" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln194_fu_1879_p2" SOURCE="../fips202.c:194" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln194_fu_1885_p2" SOURCE="../fips202.c:194" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eko_fu_1891_p2" SOURCE="../fips202.c:194" STORAGESUBTYPE="" URAM="0" VARIABLE="Eko" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln195_fu_1897_p2" SOURCE="../fips202.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln195_fu_1903_p2" SOURCE="../fips202.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eku_fu_1909_p2" SOURCE="../fips202.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="Eku" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abu_2_fu_1915_p2" SOURCE="../fips202.c:197" STORAGESUBTYPE="" URAM="0" VARIABLE="Abu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aga_2_fu_1943_p2" SOURCE="../fips202.c:199" STORAGESUBTYPE="" URAM="0" VARIABLE="Aga_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ake_2_fu_1971_p2" SOURCE="../fips202.c:201" STORAGESUBTYPE="" URAM="0" VARIABLE="Ake_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ami_2_fu_1999_p2" SOURCE="../fips202.c:203" STORAGESUBTYPE="" URAM="0" VARIABLE="Ami_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aso_2_fu_2027_p2" SOURCE="../fips202.c:205" STORAGESUBTYPE="" URAM="0" VARIABLE="Aso_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln207_fu_2055_p2" SOURCE="../fips202.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln207_fu_2061_p2" SOURCE="../fips202.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ema_fu_2067_p2" SOURCE="../fips202.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="Ema" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln208_fu_2073_p2" SOURCE="../fips202.c:208" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln208_fu_2079_p2" SOURCE="../fips202.c:208" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eme_fu_2085_p2" SOURCE="../fips202.c:208" STORAGESUBTYPE="" URAM="0" VARIABLE="Eme" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln209_fu_2091_p2" SOURCE="../fips202.c:209" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln209_fu_2097_p2" SOURCE="../fips202.c:209" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emi_fu_2103_p2" SOURCE="../fips202.c:209" STORAGESUBTYPE="" URAM="0" VARIABLE="Emi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln210_fu_2109_p2" SOURCE="../fips202.c:210" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln210_fu_2115_p2" SOURCE="../fips202.c:210" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emo_fu_2121_p2" SOURCE="../fips202.c:210" STORAGESUBTYPE="" URAM="0" VARIABLE="Emo" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln211_fu_2127_p2" SOURCE="../fips202.c:211" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln211_fu_2133_p2" SOURCE="../fips202.c:211" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emu_fu_2139_p2" SOURCE="../fips202.c:211" STORAGESUBTYPE="" URAM="0" VARIABLE="Emu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abi_2_fu_2145_p2" SOURCE="../fips202.c:213" STORAGESUBTYPE="" URAM="0" VARIABLE="Abi_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ago_2_fu_2173_p2" SOURCE="../fips202.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="Ago_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aku_2_fu_2201_p2" SOURCE="../fips202.c:217" STORAGESUBTYPE="" URAM="0" VARIABLE="Aku_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ama_2_fu_2229_p2" SOURCE="../fips202.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="Ama_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ase_2_fu_2257_p2" SOURCE="../fips202.c:221" STORAGESUBTYPE="" URAM="0" VARIABLE="Ase_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln223_fu_2285_p2" SOURCE="../fips202.c:223" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln223_fu_2291_p2" SOURCE="../fips202.c:223" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esa_fu_2297_p2" SOURCE="../fips202.c:223" STORAGESUBTYPE="" URAM="0" VARIABLE="Esa" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln224_fu_2303_p2" SOURCE="../fips202.c:224" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln224_fu_2309_p2" SOURCE="../fips202.c:224" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ese_fu_2315_p2" SOURCE="../fips202.c:224" STORAGESUBTYPE="" URAM="0" VARIABLE="Ese" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln225_fu_2321_p2" SOURCE="../fips202.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln225_fu_2327_p2" SOURCE="../fips202.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esi_fu_2333_p2" SOURCE="../fips202.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="Esi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln226_fu_2339_p2" SOURCE="../fips202.c:226" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln226_fu_2345_p2" SOURCE="../fips202.c:226" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eso_fu_2351_p2" SOURCE="../fips202.c:226" STORAGESUBTYPE="" URAM="0" VARIABLE="Eso" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln227_fu_2357_p2" SOURCE="../fips202.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_fu_2363_p2" SOURCE="../fips202.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esu_fu_2369_p2" SOURCE="../fips202.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="Esu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln230_fu_2375_p2" SOURCE="../fips202.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln230_1_fu_2381_p2" SOURCE="../fips202.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln230_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln230_2_fu_2387_p2" SOURCE="../fips202.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln230_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCa_6_fu_2393_p2" SOURCE="../fips202.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="BCa_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln231_1_fu_2399_p2" SOURCE="../fips202.c:231" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln231_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln231_fu_2405_p2" SOURCE="../fips202.c:231" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln231_2_fu_2411_p2" SOURCE="../fips202.c:231" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln231_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCe_6_fu_2417_p2" SOURCE="../fips202.c:231" STORAGESUBTYPE="" URAM="0" VARIABLE="BCe_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln232_1_fu_2423_p2" SOURCE="../fips202.c:232" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln232_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln232_fu_2429_p2" SOURCE="../fips202.c:232" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln232_2_fu_2435_p2" SOURCE="../fips202.c:232" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln232_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCi_6_fu_2441_p2" SOURCE="../fips202.c:232" STORAGESUBTYPE="" URAM="0" VARIABLE="BCi_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln233_fu_2447_p2" SOURCE="../fips202.c:233" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln233_1_fu_2453_p2" SOURCE="../fips202.c:233" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln233_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln233_2_fu_2459_p2" SOURCE="../fips202.c:233" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln233_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCo_6_fu_2465_p2" SOURCE="../fips202.c:233" STORAGESUBTYPE="" URAM="0" VARIABLE="BCo_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln234_fu_2471_p2" SOURCE="../fips202.c:234" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln234_1_fu_2477_p2" SOURCE="../fips202.c:234" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln234_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln234_2_fu_2483_p2" SOURCE="../fips202.c:234" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln234_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCu_6_fu_2489_p2" SOURCE="../fips202.c:234" STORAGESUBTYPE="" URAM="0" VARIABLE="BCu_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Da_1_fu_2515_p2" SOURCE="../fips202.c:237" STORAGESUBTYPE="" URAM="0" VARIABLE="Da_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="De_1_fu_2541_p2" SOURCE="../fips202.c:238" STORAGESUBTYPE="" URAM="0" VARIABLE="De_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Di_1_fu_2567_p2" SOURCE="../fips202.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="Di_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Do_1_fu_2593_p2" SOURCE="../fips202.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="Do_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Du_1_fu_2619_p2" SOURCE="../fips202.c:241" STORAGESUBTYPE="" URAM="0" VARIABLE="Du_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eba_2_fu_2625_p2" SOURCE="../fips202.c:243" STORAGESUBTYPE="" URAM="0" VARIABLE="Eba_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ege_1_fu_2631_p2" SOURCE="../fips202.c:245" STORAGESUBTYPE="" URAM="0" VARIABLE="Ege_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eki_1_fu_2651_p2" SOURCE="../fips202.c:247" STORAGESUBTYPE="" URAM="0" VARIABLE="Eki_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emo_1_fu_2671_p2" SOURCE="../fips202.c:249" STORAGESUBTYPE="" URAM="0" VARIABLE="Emo_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esu_1_fu_2691_p2" SOURCE="../fips202.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="Esu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln254_fu_3133_p2" SOURCE="../fips202.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln254_fu_3139_p2" SOURCE="../fips202.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln254_1_fu_3145_p2" SOURCE="../fips202.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln254_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aba_3_fu_3149_p2" SOURCE="../fips202.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="Aba_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln255_fu_3155_p2" SOURCE="../fips202.c:255" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln255_fu_3161_p2" SOURCE="../fips202.c:255" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abe_3_fu_3167_p2" SOURCE="../fips202.c:255" STORAGESUBTYPE="" URAM="0" VARIABLE="Abe_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln256_fu_3173_p2" SOURCE="../fips202.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln256_fu_3179_p2" SOURCE="../fips202.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abi_3_fu_3185_p2" SOURCE="../fips202.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="Abi_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln257_fu_3191_p2" SOURCE="../fips202.c:257" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln257_fu_3197_p2" SOURCE="../fips202.c:257" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abo_3_fu_3202_p2" SOURCE="../fips202.c:257" STORAGESUBTYPE="" URAM="0" VARIABLE="Abo_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln258_fu_3208_p2" SOURCE="../fips202.c:258" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln258_fu_3213_p2" SOURCE="../fips202.c:258" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abu_3_fu_3219_p2" SOURCE="../fips202.c:258" STORAGESUBTYPE="" URAM="0" VARIABLE="Abu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebo_1_fu_2711_p2" SOURCE="../fips202.c:260" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebo_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egu_1_fu_2731_p2" SOURCE="../fips202.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="Egu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eka_1_fu_2751_p2" SOURCE="../fips202.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="Eka_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eme_1_fu_2771_p2" SOURCE="../fips202.c:266" STORAGESUBTYPE="" URAM="0" VARIABLE="Eme_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esi_1_fu_2791_p2" SOURCE="../fips202.c:268" STORAGESUBTYPE="" URAM="0" VARIABLE="Esi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln270_fu_3255_p2" SOURCE="../fips202.c:270" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln270_fu_3261_p2" SOURCE="../fips202.c:270" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln270" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aga_3_fu_3267_p2" SOURCE="../fips202.c:270" STORAGESUBTYPE="" URAM="0" VARIABLE="Aga_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln271_fu_3273_p2" SOURCE="../fips202.c:271" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln271_fu_3279_p2" SOURCE="../fips202.c:271" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Age_3_fu_3285_p2" SOURCE="../fips202.c:271" STORAGESUBTYPE="" URAM="0" VARIABLE="Age_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln272_fu_3291_p2" SOURCE="../fips202.c:272" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln272_fu_3297_p2" SOURCE="../fips202.c:272" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agi_3_fu_3303_p2" SOURCE="../fips202.c:272" STORAGESUBTYPE="" URAM="0" VARIABLE="Agi_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln273_fu_3309_p2" SOURCE="../fips202.c:273" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln273_fu_3315_p2" SOURCE="../fips202.c:273" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ago_3_fu_3321_p2" SOURCE="../fips202.c:273" STORAGESUBTYPE="" URAM="0" VARIABLE="Ago_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln274_fu_3327_p2" SOURCE="../fips202.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln274_fu_3333_p2" SOURCE="../fips202.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agu_3_fu_3339_p2" SOURCE="../fips202.c:274" STORAGESUBTYPE="" URAM="0" VARIABLE="Agu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebe_1_fu_2811_p2" SOURCE="../fips202.c:276" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebe_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egi_1_fu_2829_p2" SOURCE="../fips202.c:278" STORAGESUBTYPE="" URAM="0" VARIABLE="Egi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eko_1_fu_2849_p2" SOURCE="../fips202.c:280" STORAGESUBTYPE="" URAM="0" VARIABLE="Eko_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emu_1_fu_2869_p2" SOURCE="../fips202.c:282" STORAGESUBTYPE="" URAM="0" VARIABLE="Emu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esa_1_fu_2889_p2" SOURCE="../fips202.c:284" STORAGESUBTYPE="" URAM="0" VARIABLE="Esa_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln286_fu_3375_p2" SOURCE="../fips202.c:286" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln286_fu_3381_p2" SOURCE="../fips202.c:286" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aka_3_fu_3387_p2" SOURCE="../fips202.c:286" STORAGESUBTYPE="" URAM="0" VARIABLE="Aka_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln287_fu_3393_p2" SOURCE="../fips202.c:287" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln287_fu_3399_p2" SOURCE="../fips202.c:287" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ake_3_fu_3405_p2" SOURCE="../fips202.c:287" STORAGESUBTYPE="" URAM="0" VARIABLE="Ake_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln288_fu_3411_p2" SOURCE="../fips202.c:288" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln288" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln288_fu_3417_p2" SOURCE="../fips202.c:288" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln288" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aki_3_fu_3423_p2" SOURCE="../fips202.c:288" STORAGESUBTYPE="" URAM="0" VARIABLE="Aki_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln289_fu_3429_p2" SOURCE="../fips202.c:289" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln289_fu_3435_p2" SOURCE="../fips202.c:289" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ako_3_fu_3441_p2" SOURCE="../fips202.c:289" STORAGESUBTYPE="" URAM="0" VARIABLE="Ako_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln290_fu_3447_p2" SOURCE="../fips202.c:290" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln290_fu_3453_p2" SOURCE="../fips202.c:290" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aku_3_fu_3459_p2" SOURCE="../fips202.c:290" STORAGESUBTYPE="" URAM="0" VARIABLE="Aku_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebu_1_fu_2909_p2" SOURCE="../fips202.c:292" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ega_1_fu_2929_p2" SOURCE="../fips202.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="Ega_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eke_1_fu_2949_p2" SOURCE="../fips202.c:296" STORAGESUBTYPE="" URAM="0" VARIABLE="Eke_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emi_1_fu_2969_p2" SOURCE="../fips202.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="Emi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eso_1_fu_2989_p2" SOURCE="../fips202.c:300" STORAGESUBTYPE="" URAM="0" VARIABLE="Eso_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln302_fu_3495_p2" SOURCE="../fips202.c:302" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln302_fu_3501_p2" SOURCE="../fips202.c:302" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ama_3_fu_3507_p2" SOURCE="../fips202.c:302" STORAGESUBTYPE="" URAM="0" VARIABLE="Ama_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln303_fu_3513_p2" SOURCE="../fips202.c:303" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln303_fu_3519_p2" SOURCE="../fips202.c:303" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ame_3_fu_3525_p2" SOURCE="../fips202.c:303" STORAGESUBTYPE="" URAM="0" VARIABLE="Ame_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln304_fu_3531_p2" SOURCE="../fips202.c:304" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln304_fu_3537_p2" SOURCE="../fips202.c:304" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ami_3_fu_3543_p2" SOURCE="../fips202.c:304" STORAGESUBTYPE="" URAM="0" VARIABLE="Ami_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln305_fu_3549_p2" SOURCE="../fips202.c:305" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln305" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln305_fu_3555_p2" SOURCE="../fips202.c:305" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln305" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amo_3_fu_3561_p2" SOURCE="../fips202.c:305" STORAGESUBTYPE="" URAM="0" VARIABLE="Amo_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln306_fu_3567_p2" SOURCE="../fips202.c:306" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln306_fu_3573_p2" SOURCE="../fips202.c:306" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amu_3_fu_3579_p2" SOURCE="../fips202.c:306" STORAGESUBTYPE="" URAM="0" VARIABLE="Amu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebi_1_fu_3009_p2" SOURCE="../fips202.c:308" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ego_1_fu_3029_p2" SOURCE="../fips202.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="Ego_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eku_1_fu_3049_p2" SOURCE="../fips202.c:312" STORAGESUBTYPE="" URAM="0" VARIABLE="Eku_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ema_1_fu_3069_p2" SOURCE="../fips202.c:314" STORAGESUBTYPE="" URAM="0" VARIABLE="Ema_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ese_1_fu_3089_p2" SOURCE="../fips202.c:316" STORAGESUBTYPE="" URAM="0" VARIABLE="Ese_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln318_fu_3615_p2" SOURCE="../fips202.c:318" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln318" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln318_fu_3621_p2" SOURCE="../fips202.c:318" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln318" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asa_3_fu_3627_p2" SOURCE="../fips202.c:318" STORAGESUBTYPE="" URAM="0" VARIABLE="Asa_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln319_fu_3633_p2" SOURCE="../fips202.c:319" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln319" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln319_fu_3639_p2" SOURCE="../fips202.c:319" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln319" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ase_3_fu_3645_p2" SOURCE="../fips202.c:319" STORAGESUBTYPE="" URAM="0" VARIABLE="Ase_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln320_fu_3651_p2" SOURCE="../fips202.c:320" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln320" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln320_fu_3657_p2" SOURCE="../fips202.c:320" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln320" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asi_3_fu_3663_p2" SOURCE="../fips202.c:320" STORAGESUBTYPE="" URAM="0" VARIABLE="Asi_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln321_fu_3669_p2" SOURCE="../fips202.c:321" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln321" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln321_fu_3675_p2" SOURCE="../fips202.c:321" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln321" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aso_3_fu_3681_p2" SOURCE="../fips202.c:321" STORAGESUBTYPE="" URAM="0" VARIABLE="Aso_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln322_fu_3687_p2" SOURCE="../fips202.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln322" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln322_fu_3693_p2" SOURCE="../fips202.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln322" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asu_3_fu_3699_p2" SOURCE="../fips202.c:322" STORAGESUBTYPE="" URAM="0" VARIABLE="Asu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="state_permute" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_907_p2" SOURCE="../fips202.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="KeccakF_RoundConstants_U" SOURCE="" STORAGESIZE="64 24 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="KeccakF_RoundConstants" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KeccakF1600_StatePermute</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.214</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:84</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>4904</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>17136</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>97</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>keccak_absorb_once_1</Name>
            <Loops>
                <process_blocks_loop>
                    <copy_to_local_loop/>
                    <absorb_from_local_loop/>
                </process_blocks_loop>
                <absorb_loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119</Best-caseLatency>
                    <Average-caseLatency>18520</Average-caseLatency>
                    <Worst-caseLatency>37188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.185 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.372 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119 ~ 37188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <process_blocks_loop>
                        <Name>process_blocks_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>135</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 36045</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.360 ms</AbsoluteTimeLatency>
                        <IterationLatency>267</IterationLatency>
                        <PipelineDepth>267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_KeccakF1600_StatePermute_fu_244</Instance>
                        </InstanceList>
                        <copy_to_local_loop>
                            <Name>copy_to_local_loop</Name>
                            <Slack>7.30</Slack>
                            <TripCount>17</TripCount>
                            <Latency>170</Latency>
                            <AbsoluteTimeLatency>1.700 us</AbsoluteTimeLatency>
                            <IterationLatency>10</IterationLatency>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </copy_to_local_loop>
                        <absorb_from_local_loop>
                            <Name>absorb_from_local_loop</Name>
                            <Slack>7.30</Slack>
                            <TripCount>17</TripCount>
                            <Latency>51</Latency>
                            <AbsoluteTimeLatency>0.510 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </absorb_from_local_loop>
                    </process_blocks_loop>
                    <absorb_loop3>
                        <Name>absorb_loop3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1024</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 10.240 us</AbsoluteTimeLatency>
                        <IterationLatency>4</IterationLatency>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </absorb_loop3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:471</SourceLocation>
                    <SummaryOfLoopViolations>
                        <process_blocks_loop>
                            <Name>process_blocks_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:502</SourceLocation>
                            <copy_to_local_loop>
                                <Name>copy_to_local_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../fips202.c:487</SourceLocation>
                            </copy_to_local_loop>
                            <absorb_from_local_loop>
                                <Name>absorb_from_local_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../fips202.c:494</SourceLocation>
                            </absorb_from_local_loop>
                        </process_blocks_loop>
                        <absorb_loop3>
                            <Name>absorb_loop3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:518</SourceLocation>
                        </absorb_loop3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <FF>7499</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>20136</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>114</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_block_U" SOURCE="../fips202.c:484" STORAGESIZE="64 17 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_block" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln482_fu_309_p2" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln482" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln482_fu_264_p2" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln482" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="67" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_64s_9ns_33_68_seq_1_U54" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln482" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln482_fu_317_p2" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln482" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_30_fu_322_p3" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="empty_32_fu_284_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln482_fu_289_p3" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln482" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="67" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_64s_9ns_33_68_seq_1_U55" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln482_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln482_1_fu_350_p2" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln482_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln471_fu_364_p2" SOURCE="../fips202.c:471" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln471" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="process_blocks_loop" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln482_1_fu_377_p2" SOURCE="../fips202.c:482" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln482_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_to_local_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln487_fu_411_p2" SOURCE="../fips202.c:487" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln487" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_to_local_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln487_fu_417_p2" SOURCE="../fips202.c:487" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln487" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_from_local_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln494_fu_441_p2" SOURCE="../fips202.c:494" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln494" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_from_local_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln494_fu_447_p2" SOURCE="../fips202.c:494" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln494" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_from_local_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln496_fu_469_p2" SOURCE="../fips202.c:496" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln496" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="process_blocks_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln502_fu_459_p2" SOURCE="../fips202.c:502" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln502" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln515_fu_383_p2" SOURCE="../fips202.c:515" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln515" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_loop3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln515_fu_482_p2" SOURCE="../fips202.c:515" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln515" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_loop3" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_487_p2" SOURCE="../fips202.c:515" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="absorb_loop3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln518_fu_547_p2" SOURCE="../fips202.c:518" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln518" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_loop3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln518_fu_553_p2" SOURCE="../fips202.c:518" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln518" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln520_fu_570_p2" SOURCE="../fips202.c:520" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln520" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln520_fu_580_p2" SOURCE="../fips202.c:520" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln520" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln521_fu_598_p2" SOURCE="../fips202.c:521" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln521" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha3_256_hw</Name>
            <Loops>
                <VITIS_LOOP_790_1_VITIS_LOOP_44_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>205</Best-caseLatency>
                    <Average-caseLatency>18606</Average-caseLatency>
                    <Worst-caseLatency>37274</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.186 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.373 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>206 ~ 37275</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_790_1_VITIS_LOOP_44_1>
                        <Name>VITIS_LOOP_790_1_VITIS_LOOP_44_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_790_1_VITIS_LOOP_44_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../sha3_256.c:4</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_790_1_VITIS_LOOP_44_1>
                            <Name>VITIS_LOOP_790_1_VITIS_LOOP_44_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:44~../fips202.c:792~../sha3_256.c:10</SourceLocation>
                        </VITIS_LOOP_790_1_VITIS_LOOP_44_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>13</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <FF>13785</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>39</UTIL_FF>
                    <LUT>39077</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>222</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="s_U" SOURCE="../fips202.c:785" STORAGESIZE="64 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln791_fu_239_p3" SOURCE="../fips202.c:791" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln791" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_247_p3" SOURCE="../fips202.c:790" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_255_p2" SOURCE="../fips202.c:791" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln790_1_fu_266_p2" SOURCE="../fips202.c:790" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln790_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln46_fu_339_p2" SOURCE="../fips202.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_276_p2" SOURCE="../fips202.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_282_p2" SOURCE="../fips202.c:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln790_fu_288_p2" SOURCE="../fips202.c:790" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln790" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_790_1_VITIS_LOOP_44_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln790_fu_294_p2" SOURCE="../fips202.c:790" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln790" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="3" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all" wave_debug="1"/>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="out" index="0" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in" index="1" direction="inout" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="in_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="in_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inlen" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="inlen" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="inlen" access="W" description="Data signal of inlen" range="32">
                    <fields>
                        <field offset="0" width="32" name="inlen" access="W" description="Bit 31 to 0 of inlen"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="inlen"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in_r_1" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 31 to 0 of in_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="in_r_2" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 63 to 32 of in_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="out"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="in"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=3</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                    <column name="s_axi_control_r">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inlen, 0x10, 32, W, Data signal of inlen, </column>
                    <column name="s_axi_control_r">out_r_1, 0x10, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control_r">out_r_2, 0x14, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control_r">in_r_1, 0x1c, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_control_r">in_r_2, 0x20, 32, W, Data signal of in_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out">inout, unsigned char*</column>
                    <column name="in">inout, unsigned char const *</column>
                    <column name="inlen">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="out">m_axi_gmem, interface, , channel=0</column>
                    <column name="out">s_axi_control_r, register, offset, name=out_r_1 offset=0x10 range=32</column>
                    <column name="out">s_axi_control_r, register, offset, name=out_r_2 offset=0x14 range=32</column>
                    <column name="in">m_axi_gmem, interface, , channel=0</column>
                    <column name="in">s_axi_control_r, register, offset, name=in_r_1 offset=0x1c range=32</column>
                    <column name="in">s_axi_control_r, register, offset, name=in_r_2 offset=0x20 range=32</column>
                    <column name="inlen">s_axi_control, register, , name=inlen offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, variable, 8, process_blocks_loop, ../fips202.c:482:5</column>
                    <column name="m_axi_gmem">read, variable, 8, absorb_loop3, ../fips202.c:515:16</column>
                    <column name="m_axi_gmem">write, 32, 8, VITIS_LOOP_790_1, ../fips202.c:790:21</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">in, ../fips202.c:28:17, read, Widen Fail, , copy_to_local_loop, ../fips202.c:487:9, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">in, ../fips202.c:28:17, read, Inferred, variable, process_blocks_loop, ../fips202.c:482:5, , </column>
                    <column name="m_axi_gmem">out, ../fips202.c:46:7, write, Widen Fail, , VITIS_LOOP_44_1, ../fips202.c:44:20, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">out, ../fips202.c:46:7, write, Inferred, 32, VITIS_LOOP_790_1, ../fips202.c:790:21, , </column>
                    <column name="m_axi_gmem">in, ../fips202.c:518:22, read, Widen Fail, , absorb_loop3, ../fips202.c:515:16, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">in, ../fips202.c:518:22, read, Inferred, variable, absorb_loop3, ../fips202.c:515:16, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../fips202.c:27" status="valid" parentFunction="load64" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../fips202.c:45" status="valid" parentFunction="store64" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../fips202.c:132" status="valid" parentFunction="keccakf1600_statepermute" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../fips202.c:133" status="valid" parentFunction="keccakf1600_statepermute" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../fips202.c:483" status="valid" parentFunction="keccak_absorb_once" variable="" isDirective="0" options="min=0 max=135"/>
        <Pragma type="pipeline" location="../fips202.c:488" status="valid" parentFunction="keccak_absorb_once" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../fips202.c:489" status="valid" parentFunction="keccak_absorb_once" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../fips202.c:495" status="valid" parentFunction="keccak_absorb_once" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../fips202.c:516" status="valid" parentFunction="keccak_absorb_once" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../fips202.c:517" status="valid" parentFunction="keccak_absorb_once" variable="" isDirective="0" options="min=0 max=256"/>
        <Pragma type="pipeline" location="../fips202.c:791" status="valid" parentFunction="pqcrystals_kyber_fips202_ref_sha3_256" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="../sha3_256.c:5" status="valid" parentFunction="sha3_256_hw" variable="in" isDirective="0" options="m_axi port=in offset=slave bundle=gmem depth=64"/>
        <Pragma type="interface" location="../sha3_256.c:6" status="valid" parentFunction="sha3_256_hw" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem depth=32"/>
        <Pragma type="interface" location="../sha3_256.c:7" status="valid" parentFunction="sha3_256_hw" variable="inlen" isDirective="0" options="s_axilite port=inlen bundle=control"/>
        <Pragma type="interface" location="../sha3_256.c:8" status="valid" parentFunction="sha3_256_hw" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
    </PragmaReport>
</profile>

