m255
K3
13
cModel Technology
Z0 dC:\Users\denlo\Documents\Quartus\FPGA_8FFT\simulation\modelsim
vadder3
I2dhYV^g3@im0h?9fm0m@O3
VVDkKeDP9[eUm7O>L1Xg^23
Z1 dC:\Users\denlo\Documents\Quartus\FPGA_8FFT\simulation\modelsim
w1710070907
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v
L0 1
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT -O0
!i10b 1
!s100 :X9G2m3Rn7W[FP<VLB[@Y3
!s85 0
!s108 1710132784.731000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/adder3.v|
!s101 -O0
vbutterfly2
IJGkZU?:1OD>AON8Q^e2BF0
V01c>9mU1?B23e0_E;Qh5_0
R1
w1710132600
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 R9O7VHSJAFzjKJSBL]h=K2
!s85 0
!s108 1710132784.546000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2.v|
!s101 -O0
vbutterfly2_tb
!i10b 1
!s100 :E;XP>gBZ]?;cli5<MRXz1
IJ;kb_A3R[lWck5I3VLnG33
VT<gWPm2D31nG:]83@ggY<0
R1
w1710132753
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1710132785.015000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/butterfly2_tb.v|
!s101 -O0
R3
R4
vclock_divider
I3e3D8T^:^`nQHHEBfU[U31
VGI4Rl;VH@OnL:kA@k]R@^2
R1
Z5 w1710070769
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 i[dzJhfP6:F_:];amoXW<0
!s85 0
!s108 1710132784.844000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/clock_divider.v|
!s101 -O0
vflash
I>VOzBcK_bf`XKA?4Ka17]2
Vj8J=:zBISDbiY?L]zE[E[0
R1
w1710132612
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 HW^CTb:BBYl7An1XXoFdN0
!s85 0
!s108 1710132784.960000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/flash.v|
!s101 -O0
vget_negative
IzZ;V:2J85?fLo8d=^UfdB1
VDR_c8oZjEFYHk;S2Jng`L0
R1
R5
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 4[NVSIC4S<mnQ8UDm<NLF2
!s85 0
!s108 1710132784.664000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/get_negative.v|
!s101 -O0
vmultiplier
IN<Ozh>Z3FRe5idgE]R5H?1
VAdHAL[ZI`Jn7R6LeaEk>g1
R1
w1710132138
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 j[QMU3Cb[]7zhF2XDiKWh2
!s85 0
!s108 1710132784.608000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/multiplier.v|
!s101 -O0
vmux2in1
I?@BhPmVTie<CN=LWz>KeI2
VE550f;J4ZU:RSDWLnieUz1
R1
w1710070939
8C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 SnJ:czCRn26L@4lFUM^SF1
!s85 0
!s108 1710132784.903000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_8FFT|C:/Users/denlo/Documents/Quartus/FPGA_8FFT/mux2in1.v|
!s101 -O0
