// Seed: 2721037328
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  wire  id_4,
    output uwire id_5
);
  assign id_3 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd94
) (
    output tri id_0,
    output wire id_1,
    input tri0 id_2
    , id_12,
    input wor _id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    output wire id_8,
    input tri0 id_9,
    output supply0 id_10
);
  assign id_12[-1'b0 : id_3] = id_7;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_8,
      id_7,
      id_1
  );
endmodule
