{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@269:279@HdlIdDef", "  wire            tdd_rx_valid_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n    \n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361.v@268:278", "  wire            tdd_tx_valid_s;\n  wire            tdd_rx_valid_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n    \n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@267:277", "  wire            tdd_mode_s;\n  wire            tdd_tx_valid_s;\n  wire            tdd_rx_valid_s;\n  wire            tdd_rx_vco_en_s;\n  wire            tdd_tx_vco_en_s;\n  wire            tdd_rx_rf_en_s;\n  wire            tdd_tx_rf_en_s;\n  wire    [ 7:0]  tdd_status_s;\n    \n  // signal name changes\n\n"]], "Diff Content": {"Delete": [], "Add": [[274, "  wire            up_drp_sel;\n"], [274, "  wire            up_drp_wr;\n"], [274, "  wire    [11:0]  up_drp_addr;\n"], [274, "  wire    [31:0]  up_drp_wdata;\n"], [274, "  wire    [31:0]  up_drp_rdata;\n"], [274, "  wire            up_drp_ready;\n"], [274, "  wire            up_drp_locked;\n"]]}}