

================================================================
== Vitis HLS Report for 'dbscan_Pipeline_VITIS_LOOP_113_2'
================================================================
* Date:           Thu Apr 27 17:00:28 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      379|      379|  3.790 us|  3.790 us|  379|  379|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_143  |sqrt_fixed_32_32_s  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_2  |      377|      377|        19|          1|          1|   360|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    170|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     477|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     477|    311|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_32s_32_4_1_U15  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i1|
    |mul_mul_16s_16s_32_4_1_U14         |mul_mul_16s_16s_32_4_1         |       i0 * i0|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_167_p2         |         +|   0|  0|  14|           9|           1|
    |neighbor_count_1_fu_250_p2  |         +|   0|  0|  39|          32|           1|
    |sub_ln97_fu_207_p2          |         -|   0|  0|  39|          32|          32|
    |sub_ln98_fu_221_p2          |         -|   0|  0|  39|          32|          32|
    |ap_condition_505            |       and|   0|  0|   2|           1|           1|
    |icmp_ln113_fu_161_p2        |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln114_fu_180_p2        |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln120_fu_242_p2        |      icmp|   0|  0|  13|          16|          10|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 170|         141|          97|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    9|         18|
    |j_fu_58                  |   9|          2|    9|         18|
    |neighbor_count_fu_62     |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cos_values_load_reg_348            |  18|   0|   18|          0|
    |data_load_reg_337                  |  32|   0|   32|          0|
    |dx_reg_373                         |  16|   0|   16|          0|
    |icmp_ln113_reg_314                 |   1|   0|    1|          0|
    |icmp_ln114_reg_318                 |   1|   0|    1|          0|
    |j_1_reg_309                        |   9|   0|    9|          0|
    |j_fu_58                            |   9|   0|    9|          0|
    |mul_ln97_1_reg_363                 |  32|   0|   32|          0|
    |mul_ln98_1_reg_368                 |  32|   0|   32|          0|
    |neighbor_count_fu_62               |  32|   0|   32|          0|
    |p_Val2_s_reg_400                   |  16|   0|   16|          0|
    |sin_values_load_reg_343            |  18|   0|   18|          0|
    |xf_V_reg_395                       |  32|   0|   32|          0|
    |icmp_ln113_reg_314                 |  64|  32|    1|          0|
    |icmp_ln114_reg_318                 |  64|  32|    1|          0|
    |j_1_reg_309                        |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 477|  96|  296|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+----------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_335_p_din0                      |  out|   18|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_335_p_din1                      |  out|   32|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_335_p_dout0                     |   in|   32|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_335_p_ce                        |  out|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_345_p_din0                      |  out|   18|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_345_p_din1                      |  out|   32|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_345_p_dout0                     |   in|   32|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_fu_345_p_ce                        |  out|    1|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_sqrt_fixed_32_32_s_fu_664_p_din1   |  out|   32|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|grp_sqrt_fixed_32_32_s_fu_664_p_dout0  |   in|   16|  ap_ctrl_hs|  dbscan_Pipeline_VITIS_LOOP_113_2|  return value|
|i                                      |   in|    9|     ap_none|                                 i|        scalar|
|data_address0                          |  out|    9|   ap_memory|                              data|         array|
|data_ce0                               |  out|    1|   ap_memory|                              data|         array|
|data_q0                                |   in|   32|   ap_memory|                              data|         array|
|mul_ln97                               |   in|   32|     ap_none|                          mul_ln97|        scalar|
|mul_ln98                               |   in|   32|     ap_none|                          mul_ln98|        scalar|
|neighbors_address0                     |  out|    9|   ap_memory|                         neighbors|         array|
|neighbors_ce0                          |  out|    1|   ap_memory|                         neighbors|         array|
|neighbors_we0                          |  out|    1|   ap_memory|                         neighbors|         array|
|neighbors_d0                           |  out|    9|   ap_memory|                         neighbors|         array|
|neighbor_count_out                     |  out|   32|      ap_vld|                neighbor_count_out|       pointer|
|neighbor_count_out_ap_vld              |  out|    1|      ap_vld|                neighbor_count_out|       pointer|
|sin_values_address0                    |  out|    9|   ap_memory|                        sin_values|         array|
|sin_values_ce0                         |  out|    1|   ap_memory|                        sin_values|         array|
|sin_values_q0                          |   in|   18|   ap_memory|                        sin_values|         array|
|cos_values_address0                    |  out|    9|   ap_memory|                        cos_values|         array|
|cos_values_ce0                         |  out|    1|   ap_memory|                        cos_values|         array|
|cos_values_q0                          |   in|   18|   ap_memory|                        cos_values|         array|
+---------------------------------------+-----+-----+------------+----------------------------------+--------------+

