xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
UART_Engine.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/UART_Engine.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
UART_Manager.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/UART_Manager.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_AXI4Stream_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_jstk_uart_bridge_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_jstk_uart_bridge_0_0/sim/design_1_jstk_uart_bridge_0_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
ipi_axis_lw_spi_master.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_axi4stream_spi_master_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4stream_spi_master_0_0/sim/design_1_axi4stream_spi_master_0_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_digilent_jstk2_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_digilent_jstk2_0_1/sim/design_1_digilent_jstk2_0_1.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
