# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name a_0_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0_0_V_read \
    op interface \
    ports { a_0_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name a_0_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_0_1_V_read \
    op interface \
    ports { a_0_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name a_1_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1_0_V_read \
    op interface \
    ports { a_1_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name a_1_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_1_1_V_read \
    op interface \
    ports { a_1_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name a_2_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2_0_V_read \
    op interface \
    ports { a_2_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name a_2_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_2_1_V_read \
    op interface \
    ports { a_2_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name a_3_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3_0_V_read \
    op interface \
    ports { a_3_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name a_3_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_3_1_V_read \
    op interface \
    ports { a_3_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name a_4_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4_0_V_read \
    op interface \
    ports { a_4_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name a_4_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_4_1_V_read \
    op interface \
    ports { a_4_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name a_5_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_5_0_V_read \
    op interface \
    ports { a_5_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name a_5_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_5_1_V_read \
    op interface \
    ports { a_5_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name a_6_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_6_0_V_read \
    op interface \
    ports { a_6_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name a_6_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_6_1_V_read \
    op interface \
    ports { a_6_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name a_7_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_7_0_V_read \
    op interface \
    ports { a_7_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name a_7_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_7_1_V_read \
    op interface \
    ports { a_7_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name a_8_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_8_0_V_read \
    op interface \
    ports { a_8_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name a_8_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_8_1_V_read \
    op interface \
    ports { a_8_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name a_9_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_9_0_V_read \
    op interface \
    ports { a_9_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name a_9_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_9_1_V_read \
    op interface \
    ports { a_9_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name a_10_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_10_0_V_read \
    op interface \
    ports { a_10_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name a_10_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_10_1_V_read \
    op interface \
    ports { a_10_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name a_11_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_11_0_V_read \
    op interface \
    ports { a_11_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name a_11_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_11_1_V_read \
    op interface \
    ports { a_11_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name a_12_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_12_0_V_read \
    op interface \
    ports { a_12_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name a_12_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_12_1_V_read \
    op interface \
    ports { a_12_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name a_13_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_13_0_V_read \
    op interface \
    ports { a_13_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name a_13_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_13_1_V_read \
    op interface \
    ports { a_13_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name a_14_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_14_0_V_read \
    op interface \
    ports { a_14_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name a_14_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_14_1_V_read \
    op interface \
    ports { a_14_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name a_15_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_15_0_V_read \
    op interface \
    ports { a_15_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name a_15_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_15_1_V_read \
    op interface \
    ports { a_15_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name a_V_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_V_offset \
    op interface \
    ports { a_V_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name b_0_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_0_V_read \
    op interface \
    ports { b_0_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name b_0_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_1_V_read \
    op interface \
    ports { b_0_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name b_1_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_0_V_read \
    op interface \
    ports { b_1_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name b_1_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_1_V_read \
    op interface \
    ports { b_1_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name b_2_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_0_V_read \
    op interface \
    ports { b_2_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name b_2_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_1_V_read \
    op interface \
    ports { b_2_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name b_3_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_0_V_read \
    op interface \
    ports { b_3_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name b_3_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_1_V_read \
    op interface \
    ports { b_3_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name b_4_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_0_V_read \
    op interface \
    ports { b_4_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name b_4_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_1_V_read \
    op interface \
    ports { b_4_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name b_5_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_0_V_read \
    op interface \
    ports { b_5_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name b_5_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_1_V_read \
    op interface \
    ports { b_5_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name b_6_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_0_V_read \
    op interface \
    ports { b_6_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name b_6_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_1_V_read \
    op interface \
    ports { b_6_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name b_7_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_0_V_read \
    op interface \
    ports { b_7_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name b_7_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_1_V_read \
    op interface \
    ports { b_7_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name b_8_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_8_0_V_read \
    op interface \
    ports { b_8_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name b_8_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_8_1_V_read \
    op interface \
    ports { b_8_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name b_9_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_9_0_V_read \
    op interface \
    ports { b_9_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name b_9_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_9_1_V_read \
    op interface \
    ports { b_9_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name b_10_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_10_0_V_read \
    op interface \
    ports { b_10_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name b_10_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_10_1_V_read \
    op interface \
    ports { b_10_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name b_11_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_11_0_V_read \
    op interface \
    ports { b_11_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name b_11_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_11_1_V_read \
    op interface \
    ports { b_11_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name b_12_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_12_0_V_read \
    op interface \
    ports { b_12_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name b_12_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_12_1_V_read \
    op interface \
    ports { b_12_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name b_13_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_13_0_V_read \
    op interface \
    ports { b_13_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name b_13_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_13_1_V_read \
    op interface \
    ports { b_13_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name b_14_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_14_0_V_read \
    op interface \
    ports { b_14_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name b_14_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_14_1_V_read \
    op interface \
    ports { b_14_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name b_15_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_15_0_V_read \
    op interface \
    ports { b_15_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name b_15_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_15_1_V_read \
    op interface \
    ports { b_15_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name b_V_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_V_offset \
    op interface \
    ports { b_V_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name res_0_0_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_0_0_V_read_2 \
    op interface \
    ports { res_0_0_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name res_0_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_0_0_V_read \
    op interface \
    ports { res_0_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name res_0_1_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_0_1_V_read_2 \
    op interface \
    ports { res_0_1_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name res_0_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_0_1_V_read \
    op interface \
    ports { res_0_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name res_1_0_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_1_0_V_read_2 \
    op interface \
    ports { res_1_0_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name res_1_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_1_0_V_read \
    op interface \
    ports { res_1_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name res_1_1_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_1_1_V_read_2 \
    op interface \
    ports { res_1_1_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name res_1_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_1_1_V_read \
    op interface \
    ports { res_1_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name res_2_0_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_2_0_V_read_2 \
    op interface \
    ports { res_2_0_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name res_2_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_2_0_V_read \
    op interface \
    ports { res_2_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name res_2_1_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_2_1_V_read_2 \
    op interface \
    ports { res_2_1_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name res_2_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_2_1_V_read \
    op interface \
    ports { res_2_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name res_3_0_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_3_0_V_read_2 \
    op interface \
    ports { res_3_0_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name res_3_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_3_0_V_read \
    op interface \
    ports { res_3_0_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name res_3_1_V_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_3_1_V_read_2 \
    op interface \
    ports { res_3_1_V_read_2 { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name res_3_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_3_1_V_read \
    op interface \
    ports { res_3_1_V_read { I 35 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name res_V_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_offset \
    op interface \
    ports { res_V_offset { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


