

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Tue Mar 28 08:18:46 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1417125889|  1486053377|  14.171 sec|  14.861 sec|  1417125890|  1486053378|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+------------+------------+-----------------+-----------+-----------+------+----------+
        |                                                                 |     Latency (cycles)    |    Iteration    |  Initiation Interval  | Trip |          |
        |                            Loop Name                            |     min    |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------+------------+------------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL_TILE_DEPTH                                   |  1417125888|  1486053376|  172989 ~ 181403|          -|          -|  8192|        no|
        | + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH     |        7186|        7186|               12|          1|          1|  7176|       yes|
        | + OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |        1860|        1860|               22|          1|          1|  1840|       yes|
        | + OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |        1860|        1860|               22|          1|          1|  1840|       yes|
        +-----------------------------------------------------------------+------------+------------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12
  * Pipeline-1: initiation interval (II) = 1, depth = 22
  * Pipeline-2: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 3
  Pipeline-0 : II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
  Pipeline-1 : II = 1, D = 22, States = { 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
  Pipeline-2 : II = 1, D = 22, States = { 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 17 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 17 
17 --> 18 45 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 42 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 20 
42 --> 43 44 
43 --> 44 
44 --> 71 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 68 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 46 
68 --> 44 69 
69 --> 70 
70 --> 44 
71 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1 = alloca i32 1"   --->   Operation 72 'alloca' 'conv_bias_buf_pong_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1 = alloca i32 1"   --->   Operation 73 'alloca' 'conv_bias_buf_pong_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1 = alloca i32 1"   --->   Operation 74 'alloca' 'conv_bias_buf_pong_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1 = alloca i32 1"   --->   Operation 75 'alloca' 'conv_bias_buf_pong_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 76 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 1, void @empty_0, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_17, i32 0, i32 0, void @empty_8, i32 0, i32 1, void @empty_3, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_16"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 90 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 91 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 92 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 93 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 94 'alloca' 'conv_in_buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 95 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 96 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_0 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 97 'alloca' 'conv_wt_buf_ping_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_1 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 98 'alloca' 'conv_wt_buf_ping_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_2 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 99 'alloca' 'conv_wt_buf_ping_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_3 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 100 'alloca' 'conv_wt_buf_ping_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_4 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 101 'alloca' 'conv_wt_buf_ping_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_5 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 102 'alloca' 'conv_wt_buf_ping_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_wt_buf_ping_V_6 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 103 'alloca' 'conv_wt_buf_ping_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_0 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 104 'alloca' 'conv_wt_buf_pong_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_1 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 105 'alloca' 'conv_wt_buf_pong_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_2 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 106 'alloca' 'conv_wt_buf_pong_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_3 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 107 'alloca' 'conv_wt_buf_pong_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_4 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 108 'alloca' 'conv_wt_buf_pong_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_5 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 109 'alloca' 'conv_wt_buf_pong_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_wt_buf_pong_V_6 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 110 'alloca' 'conv_wt_buf_pong_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_out_buf_0_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 111 'alloca' 'conv_out_buf_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_out_buf_0_V_addr = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 0"   --->   Operation 112 'getelementptr' 'conv_out_buf_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_out_buf_1_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 113 'alloca' 'conv_out_buf_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_out_buf_2_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 114 'alloca' 'conv_out_buf_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_out_buf_3_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 115 'alloca' 'conv_out_buf_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln731 = store i16 0, i9 %conv_out_buf_0_V_addr"   --->   Operation 116 'store' 'store_ln731' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [tiled_conv.cpp:62]   --->   Operation 117 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%indvar_flatten251 = phi i14 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i14 %add_ln62_1, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:62]   --->   Operation 118 'phi' 'indvar_flatten251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%ti = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %select_ln23_1, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [utils.cpp:23]   --->   Operation 119 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten167 = phi i11 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i11 %select_ln65_1, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:65]   --->   Operation 120 'phi' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tj = phi i6 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %select_ln65, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:65]   --->   Operation 121 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_216 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_3_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:87]   --->   Operation 122 'phi' 'conv_bias_buf_ping_V_3_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_214 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_2_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:87]   --->   Operation 123 'phi' 'conv_bias_buf_ping_V_2_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_212 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_1_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:87]   --->   Operation 124 'phi' 'conv_bias_buf_ping_V_1_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_210 = phi i16 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i16 %conv_bias_buf_ping_V_0_4, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:87]   --->   Operation 125 'phi' 'conv_bias_buf_ping_V_0_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tk = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %add_ln75, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:75]   --->   Operation 126 'phi' 'tk' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.81ns)   --->   "%add_ln62_1 = add i14 %indvar_flatten251, i14 1" [tiled_conv.cpp:62]   --->   Operation 127 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%empty = trunc i6 %tj" [tiled_conv.cpp:65]   --->   Operation 128 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [tiled_conv.cpp:65]   --->   Operation 129 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl" [tiled_conv.cpp:65]   --->   Operation 130 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [tiled_conv.cpp:65]   --->   Operation 131 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i8 %p_shl7" [tiled_conv.cpp:65]   --->   Operation 132 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.73ns)   --->   "%empty_29 = add i11 %p_shl_cast, i11 %p_shl7_cast" [tiled_conv.cpp:65]   --->   Operation 133 'add' 'empty_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_29, i32 1, i32 10" [utils.cpp:130]   --->   Operation 134 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln130_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln, i1 0" [utils.cpp:130]   --->   Operation 135 'bitconcatenate' 'shl_ln130_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.20ns)   --->   "%icmp_ln62 = icmp_eq  i14 %indvar_flatten251, i14 8192" [tiled_conv.cpp:62]   --->   Operation 136 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split20, void" [tiled_conv.cpp:62]   --->   Operation 137 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.78ns)   --->   "%add_ln62 = add i5 %ti, i5 1" [tiled_conv.cpp:62]   --->   Operation 138 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (1.88ns)   --->   "%icmp_ln65 = icmp_eq  i11 %indvar_flatten167, i11 512" [tiled_conv.cpp:65]   --->   Operation 139 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.21ns)   --->   "%select_ln23_1 = select i1 %icmp_ln65, i5 %add_ln62, i5 %ti" [utils.cpp:23]   --->   Operation 140 'select' 'select_ln23_1' <Predicate = (!icmp_ln62)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [tiled_conv.cpp:154]   --->   Operation 141 'ret' 'ret_ln154' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_TILE_DEPTH_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 143 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.18ns)   --->   "%select_ln23 = select i1 %icmp_ln65, i6 0, i6 %tj" [utils.cpp:23]   --->   Operation 144 'select' 'select_ln23' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %select_ln23_1" [utils.cpp:23]   --->   Operation 145 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (3.74ns)   --->   "%mul_ln23 = mul i11 %zext_ln23, i11 46" [utils.cpp:23]   --->   Operation 146 'mul' 'mul_ln23' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln39_2_mid2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %mul_ln23, i32 1, i32 9" [utils.cpp:23]   --->   Operation 147 'partselect' 'trunc_ln39_2_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %mul_ln23, i11 2045" [utils.cpp:23]   --->   Operation 148 'add' 'add_ln23' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_1)   --->   "%select_ln23_2 = select i1 %icmp_ln65, i11 0, i11 %empty_29" [utils.cpp:23]   --->   Operation 149 'select' 'select_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln23_3 = select i1 %icmp_ln65, i11 0, i11 %shl_ln130_6" [utils.cpp:23]   --->   Operation 150 'select' 'select_ln23_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%xor_ln23 = xor i1 %icmp_ln65, i1 1" [utils.cpp:23]   --->   Operation 151 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (1.36ns)   --->   "%icmp_ln75 = icmp_eq  i5 %tk, i5 16" [tiled_conv.cpp:75]   --->   Operation 152 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %icmp_ln75, i1 %xor_ln23" [utils.cpp:23]   --->   Operation 153 'and' 'and_ln23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (1.82ns)   --->   "%add_ln65 = add i6 %select_ln23, i6 1" [tiled_conv.cpp:65]   --->   Operation 154 'add' 'add_ln65' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_COL_TILE_DEPTH_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %and_ln23, i1 %icmp_ln65" [utils.cpp:24]   --->   Operation 156 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24, i5 0, i5 %tk" [utils.cpp:24]   --->   Operation 157 'select' 'select_ln24' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%empty_49 = trunc i6 %add_ln65" [tiled_conv.cpp:65]   --->   Operation 158 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_49, i5 0" [tiled_conv.cpp:65]   --->   Operation 159 'bitconcatenate' 'p_shl_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i10 %p_shl_mid1" [tiled_conv.cpp:65]   --->   Operation 160 'zext' 'p_shl_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl7_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_49, i3 0" [tiled_conv.cpp:65]   --->   Operation 161 'bitconcatenate' 'p_shl7_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid1 = zext i8 %p_shl7_mid1" [tiled_conv.cpp:65]   --->   Operation 162 'zext' 'p_shl7_cast_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.73ns)   --->   "%p_mid1163 = add i11 %p_shl_cast_mid1, i11 %p_shl7_cast_mid1" [tiled_conv.cpp:65]   --->   Operation 163 'add' 'p_mid1163' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%trunc_ln130_mid1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %p_mid1163, i32 1, i32 10" [utils.cpp:130]   --->   Operation 164 'partselect' 'trunc_ln130_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_1 = select i1 %and_ln23, i11 %p_mid1163, i11 %select_ln23_2" [utils.cpp:24]   --->   Operation 165 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i11 %select_ln24_1" [utils.cpp:130]   --->   Operation 166 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%shl_ln130_6_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln130_mid1, i1 0" [utils.cpp:130]   --->   Operation 167 'bitconcatenate' 'shl_ln130_6_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %and_ln23, i11 %shl_ln130_6_mid1, i11 %select_ln23_3" [utils.cpp:24]   --->   Operation 168 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i11 %select_ln24_2" [tiled_conv.cpp:65]   --->   Operation 169 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.18ns)   --->   "%select_ln65 = select i1 %and_ln23, i6 %add_ln65, i6 %select_ln23" [tiled_conv.cpp:65]   --->   Operation 170 'select' 'select_ln65' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [tiled_conv.cpp:75]   --->   Operation 171 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.36ns)   --->   "%icmp_ln79 = icmp_eq  i5 %select_ln24, i5 0" [tiled_conv.cpp:79]   --->   Operation 172 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split16._crit_edge, void %.preheader.preheader.preheader" [tiled_conv.cpp:79]   --->   Operation 173 'br' 'br_ln79' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 174 [1/1] (1.88ns)   --->   "%p_mid129 = icmp_ugt  i11 %add_ln23, i11 735" [utils.cpp:23]   --->   Operation 174 'icmp' 'p_mid129' <Predicate = (icmp_ln79)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln34 = br void %.preheader.preheader" [utils.cpp:34]   --->   Operation 175 'br' 'br_ln34' <Predicate = (icmp_ln79)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.19>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i13 %add_ln34_2, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i13 0, void %.preheader.preheader.preheader" [utils.cpp:34]   --->   Operation 176 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%c = phi i2 %select_ln34_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i2 0, void %.preheader.preheader.preheader" [utils.cpp:47]   --->   Operation 177 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %select_ln37_4, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i12 0, void %.preheader.preheader.preheader" [utils.cpp:37]   --->   Operation 178 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln37_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i6 0, void %.preheader.preheader.preheader" [utils.cpp:39]   --->   Operation 179 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln42, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47, i6 0, void %.preheader.preheader.preheader" [utils.cpp:44]   --->   Operation 180 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten41, i13 1" [utils.cpp:34]   --->   Operation 181 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i" [utils.cpp:37]   --->   Operation 182 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %add_ln23, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 183 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (1.88ns)   --->   "%empty_30 = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 184 'icmp' 'empty_30' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 185 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten41, i13 7176" [utils.cpp:34]   --->   Operation 186 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.preheader, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [utils.cpp:34]   --->   Operation 187 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c, i2 1" [utils.cpp:34]   --->   Operation 188 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten, i12 2392" [utils.cpp:37]   --->   Operation 189 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i" [utils.cpp:34]   --->   Operation 190 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c" [utils.cpp:34]   --->   Operation 191 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 192 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j, i6 46" [utils.cpp:42]   --->   Operation 193 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 194 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 195 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 196 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j" [utils.cpp:37]   --->   Operation 197 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 198 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 199 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (1.82ns)   --->   "%add_ln46_1 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 200 'add' 'add_ln46_1' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 201 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten, i12 1" [utils.cpp:37]   --->   Operation 202 'add' 'add_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 203 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 205 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 206 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid129, i1 %empty_30" [utils.cpp:34]   --->   Operation 207 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln23, i11 %add_ln39" [utils.cpp:34]   --->   Operation 208 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 209 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln23, i11 %zext_ln37_1" [utils.cpp:39]   --->   Operation 210 'add' 'add_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (1.88ns)   --->   "%p_mid16 = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 211 'icmp' 'p_mid16' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid16, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 212 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_1, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 213 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 214 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 215 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 216 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 217 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_1" [utils.cpp:46]   --->   Operation 218 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %zext_ln130_2" [utils.cpp:46]   --->   Operation 219 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 220 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 221 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln46 = br i1 %or_ln46, void, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 222 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 223 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_8" [utils.cpp:49]   --->   Operation 224 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 225 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 226 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 226 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 227 [1/1] (1.13ns)   --->   "%switch_ln47 = switch i2 %select_ln34_1, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [utils.cpp:47]   --->   Operation 227 'switch' 'switch_ln47' <Predicate = true> <Delay = 1.13>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 228 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 229 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 230 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 231 'add' 'add_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 232 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 233 'sext' 'sext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 234 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 235 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 235 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 236 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 236 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 237 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 237 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 238 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 238 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 239 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 239 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 240 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 240 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 241 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 241 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %select_ln37_1" [utils.cpp:47]   --->   Operation 242 'zext' 'zext_ln47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i12 %zext_ln47, i12 46" [utils.cpp:47]   --->   Operation 243 'mul' 'mul_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln37" [utils.cpp:47]   --->   Operation 244 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47 = add i12 %mul_ln47, i12 %zext_ln47_1" [utils.cpp:47]   --->   Operation 245 'add' 'add_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 246 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:49]   --->   Operation 246 'read' 'fm_addr_read' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.84>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 247 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 248 'speclooptripcount' 'empty_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 249 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 250 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i12 %add_ln47" [utils.cpp:47]   --->   Operation 252 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 253 'getelementptr' 'conv_in_buf_V_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1_addr = getelementptr i16 %conv_in_buf_V_1, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 254 'getelementptr' 'conv_in_buf_V_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2_addr = getelementptr i16 %conv_in_buf_V_2, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 255 'getelementptr' 'conv_in_buf_V_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [utils.cpp:42]   --->   Operation 256 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 257 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 1.58>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %fm_addr_read, void, i16 0, void %.preheader" [utils.cpp:49]   --->   Operation 258 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_1_addr" [utils.cpp:47]   --->   Operation 259 'store' 'store_ln47' <Predicate = (select_ln34_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47" [utils.cpp:47]   --->   Operation 260 'br' 'br_ln47' <Predicate = (select_ln34_1 == 1)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_0_addr" [utils.cpp:47]   --->   Operation 261 'store' 'store_ln47' <Predicate = (select_ln34_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47" [utils.cpp:47]   --->   Operation 262 'br' 'br_ln47' <Predicate = (select_ln34_1 == 0)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_2_addr" [utils.cpp:47]   --->   Operation 263 'store' 'store_ln47' <Predicate = (select_ln34_1 != 0 & select_ln34_1 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i47" [utils.cpp:47]   --->   Operation 264 'br' 'br_ln47' <Predicate = (select_ln34_1 != 0 & select_ln34_1 != 1)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 6.22>
ST_16 : Operation 265 [2/2] (6.22ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_210, i16 %conv_bias_buf_ping_V_1_212, i16 %conv_bias_buf_ping_V_2_214, i16 %conv_bias_buf_ping_V_3_216, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:87]   --->   Operation 265 'call' 'call_ret' <Predicate = true> <Delay = 6.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 2.39>
ST_17 : Operation 266 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_210, i16 %conv_bias_buf_ping_V_1_212, i16 %conv_bias_buf_ping_V_2_214, i16 %conv_bias_buf_ping_V_3_216, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:87]   --->   Operation 266 'call' 'call_ret' <Predicate = (icmp_ln79)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 267 'extractvalue' 'conv_bias_buf_ping_V_0' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 268 'extractvalue' 'conv_bias_buf_ping_V_1' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 269 'extractvalue' 'conv_bias_buf_ping_V_2' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 270 'extractvalue' 'conv_bias_buf_ping_V_3' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln94 = br void %.split16._crit_edge" [tiled_conv.cpp:94]   --->   Operation 271 'br' 'br_ln94' <Predicate = (icmp_ln79)> <Delay = 1.58>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_3 = phi i16 %conv_bias_buf_ping_V_3, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_3_216, void %.split20"   --->   Operation 272 'phi' 'conv_bias_buf_ping_V_3_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_3 = phi i16 %conv_bias_buf_ping_V_2, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_2_214, void %.split20"   --->   Operation 273 'phi' 'conv_bias_buf_ping_V_2_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_3 = phi i16 %conv_bias_buf_ping_V_1, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_1_212, void %.split20"   --->   Operation 274 'phi' 'conv_bias_buf_ping_V_1_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_3 = phi i16 %conv_bias_buf_ping_V_0, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit, i16 %conv_bias_buf_ping_V_0_210, void %.split20"   --->   Operation 275 'phi' 'conv_bias_buf_ping_V_0_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%empty_32 = trunc i5 %select_ln24" [utils.cpp:24]   --->   Operation 276 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%empty_33 = trunc i5 %select_ln24" [utils.cpp:24]   --->   Operation 277 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %empty_33, void, void" [tiled_conv.cpp:96]   --->   Operation 278 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1_load = load i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:125]   --->   Operation 279 'load' 'conv_bias_buf_pong_V_0_1_load' <Predicate = (empty_33)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1_load = load i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:125]   --->   Operation 280 'load' 'conv_bias_buf_pong_V_1_1_load' <Predicate = (empty_33)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1_load = load i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:125]   --->   Operation 281 'load' 'conv_bias_buf_pong_V_2_1_load' <Predicate = (empty_33)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1_load = load i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:125]   --->   Operation 282 'load' 'conv_bias_buf_pong_V_3_1_load' <Predicate = (empty_33)> <Delay = 0.00>
ST_17 : Operation 283 [2/2] (1.58ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load" [tiled_conv.cpp:125]   --->   Operation 283 'call' 'call_ln125' <Predicate = (empty_33)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 6> <Delay = 1.58>
ST_18 : Operation 284 [2/2] (1.58ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:98]   --->   Operation 284 'call' 'call_ln98' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 3.99>
ST_19 : Operation 285 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:98]   --->   Operation 285 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_32, i2 0" [utils.cpp:114]   --->   Operation 286 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln130_2_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln39_2_mid2, i10 0" [utils.cpp:130]   --->   Operation 287 'bitconcatenate' 'shl_ln130_2_mid' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln130_3_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln39_2_mid2, i8 0" [utils.cpp:130]   --->   Operation 288 'bitconcatenate' 'shl_ln130_3_mid' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i17 %shl_ln130_3_mid" [utils.cpp:125]   --->   Operation 289 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_6 = add i19 %shl_ln130_2_mid, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 290 'add' 'add_ln130_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 291 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_7 = add i19 %add_ln130_6, i19 %zext_ln125_3" [utils.cpp:130]   --->   Operation 291 'add' 'add_ln130_7' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i19 %add_ln130_7" [utils.cpp:130]   --->   Operation 292 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (1.58ns)   --->   "%br_ln119 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79" [utils.cpp:119]   --->   Operation 293 'br' 'br_ln119' <Predicate = true> <Delay = 1.58>

State 20 <SV = 8> <Delay = 3.22>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%indvar_flatten97 = phi i11 0, void, i11 %add_ln119_3, void %BurstBB332" [utils.cpp:119]   --->   Operation 294 'phi' 'indvar_flatten97' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (1.63ns)   --->   "%add_ln119_3 = add i11 %indvar_flatten97, i11 1" [utils.cpp:119]   --->   Operation 295 'add' 'add_ln119_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (1.88ns)   --->   "%icmp_ln119_1 = icmp_eq  i11 %indvar_flatten97, i11 1840" [utils.cpp:119]   --->   Operation 296 'icmp' 'icmp_ln119_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119_1, void %.split14, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit" [utils.cpp:119]   --->   Operation 297 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 298 [15/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 298 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i79"   --->   Operation 299 'br' 'br_ln0' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 3.22>
ST_21 : Operation 300 [14/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 300 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [15/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 301 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 3.22>
ST_22 : Operation 302 [13/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 302 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [14/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 303 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 3.22>
ST_23 : Operation 304 [12/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 304 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 305 [13/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 305 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 3.22>
ST_24 : Operation 306 [11/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 306 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [12/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 307 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 3.22>
ST_25 : Operation 308 [10/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 308 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 309 [11/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 309 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 3.22>
ST_26 : Operation 310 [9/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 310 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 311 [10/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 311 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 3.22>
ST_27 : Operation 312 [8/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 312 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 313 [9/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 313 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 3.22>
ST_28 : Operation 314 [7/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 314 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 315 [8/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 315 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 3.22>
ST_29 : Operation 316 [6/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 316 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [7/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 317 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 3.22>
ST_30 : Operation 318 [5/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 318 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 319 [6/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 319 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 3.47>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%f = phi i3 0, void, i3 %select_ln119_5, void %BurstBB332" [utils.cpp:119]   --->   Operation 320 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%indvar_flatten52 = phi i10 0, void, i10 %select_ln122_7, void %BurstBB332" [utils.cpp:122]   --->   Operation 321 'phi' 'indvar_flatten52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i3 %f" [utils.cpp:119]   --->   Operation 322 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 323 [1/1] (1.82ns)   --->   "%empty_34 = add i6 %zext_ln119_1, i6 %shl_ln" [utils.cpp:119]   --->   Operation 323 'add' 'empty_34' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [1/1] (1.65ns)   --->   "%add_ln119 = add i3 %f, i3 1" [utils.cpp:119]   --->   Operation 324 'add' 'add_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 325 [1/1] (1.77ns)   --->   "%icmp_ln122_1 = icmp_eq  i10 %indvar_flatten52, i10 460" [utils.cpp:122]   --->   Operation 325 'icmp' 'icmp_ln122_1' <Predicate = (!icmp_ln119_1)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i3 %add_ln119" [utils.cpp:119]   --->   Operation 326 'zext' 'zext_ln119_3' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (1.82ns)   --->   "%p_mid163 = add i6 %zext_ln119_3, i6 %shl_ln" [utils.cpp:119]   --->   Operation 327 'add' 'p_mid163' <Predicate = (!icmp_ln119_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 328 [1/1] (0.98ns)   --->   "%select_ln119_5 = select i1 %icmp_ln122_1, i3 %add_ln119, i3 %f" [utils.cpp:119]   --->   Operation 328 'select' 'select_ln119_5' <Predicate = (!icmp_ln119_1)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i3 %select_ln119_5" [utils.cpp:119]   --->   Operation 329 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_31 : Operation 330 [4/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 330 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (1.73ns)   --->   "%add_ln122_3 = add i10 %indvar_flatten52, i10 1" [utils.cpp:122]   --->   Operation 331 'add' 'add_ln122_3' <Predicate = (!icmp_ln119_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 332 [1/1] (0.68ns)   --->   "%select_ln122_7 = select i1 %icmp_ln122_1, i10 1, i10 %add_ln122_3" [utils.cpp:122]   --->   Operation 332 'select' 'select_ln122_7' <Predicate = (!icmp_ln119_1)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 333 [5/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 333 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 6.38>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%i_1 = phi i5 0, void, i5 %select_ln122_4, void %BurstBB332" [utils.cpp:122]   --->   Operation 334 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%j_2 = phi i5 0, void, i5 %add_ln125, void %BurstBB332" [utils.cpp:130]   --->   Operation 335 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i6 %empty_34" [utils.cpp:130]   --->   Operation 336 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 337 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln130 = mul i25 %zext_ln130_1, i25 471040" [utils.cpp:130]   --->   Operation 337 'mul' 'mul_ln130' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 338 [1/1] (1.21ns)   --->   "%select_ln119_4 = select i1 %icmp_ln122_1, i5 0, i5 %i_1" [utils.cpp:119]   --->   Operation 338 'select' 'select_ln119_4' <Predicate = (!icmp_ln119_1)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln130_10 = zext i6 %p_mid163" [utils.cpp:130]   --->   Operation 339 'zext' 'zext_ln130_10' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln130_3 = mul i25 %zext_ln130_10, i25 471040" [utils.cpp:130]   --->   Operation 340 'mul' 'mul_ln130_3' <Predicate = (!icmp_ln119_1)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln119_1)   --->   "%xor_ln119_1 = xor i1 %icmp_ln122_1, i1 1" [utils.cpp:119]   --->   Operation 341 'xor' 'xor_ln119_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 342 [1/1] (1.36ns)   --->   "%icmp_ln125_1 = icmp_eq  i5 %j_2, i5 20" [utils.cpp:125]   --->   Operation 342 'icmp' 'icmp_ln125_1' <Predicate = (!icmp_ln119_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 343 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln119_1 = and i1 %icmp_ln125_1, i1 %xor_ln119_1" [utils.cpp:119]   --->   Operation 343 'and' 'and_ln119_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 344 [1/1] (1.78ns)   --->   "%add_ln122 = add i5 %select_ln119_4, i5 1" [utils.cpp:122]   --->   Operation 344 'add' 'add_ln122' <Predicate = (!icmp_ln119_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_3)   --->   "%or_ln122_1 = or i1 %and_ln119_1, i1 %icmp_ln122_1" [utils.cpp:122]   --->   Operation 345 'or' 'or_ln122_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 346 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln122_3 = select i1 %or_ln122_1, i5 0, i5 %j_2" [utils.cpp:122]   --->   Operation 346 'select' 'select_ln122_3' <Predicate = (!icmp_ln119_1)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 347 [1/1] (1.21ns)   --->   "%select_ln122_4 = select i1 %and_ln119_1, i5 %add_ln122, i5 %select_ln119_4" [utils.cpp:122]   --->   Operation 347 'select' 'select_ln122_4' <Predicate = (!icmp_ln119_1)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 348 [3/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 348 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 349 [1/1] (1.78ns)   --->   "%add_ln125 = add i5 %select_ln122_3, i5 1" [utils.cpp:125]   --->   Operation 349 'add' 'add_ln125' <Predicate = (!icmp_ln119_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [4/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 350 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 5.81>
ST_33 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i25 %mul_ln130"   --->   Operation 351 'zext' 'zext_ln1495_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 352 [1/1] (3.52ns)   --->   "%add_ln130_8 = add i64 %zext_ln1495_1, i64 %output_feature_map_read" [utils.cpp:130]   --->   Operation 352 'add' 'add_ln130_8' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i5 %i_1" [utils.cpp:122]   --->   Operation 353 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 354 [1/1] (1.82ns)   --->   "%empty_35 = add i9 %zext_ln122_1, i9 %trunc_ln39_2_mid2" [utils.cpp:122]   --->   Operation 354 'add' 'empty_35' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln130_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_35, i10 0" [utils.cpp:130]   --->   Operation 355 'bitconcatenate' 'shl_ln130_2' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln130_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_35, i8 0" [utils.cpp:130]   --->   Operation 356 'bitconcatenate' 'shl_ln130_3' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i17 %shl_ln130_3" [utils.cpp:125]   --->   Operation 357 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_9 = add i19 %shl_ln130_2, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 358 'add' 'add_ln130_9' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 359 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_10 = add i19 %add_ln130_9, i19 %zext_ln125_1" [utils.cpp:130]   --->   Operation 359 'add' 'add_ln130_10' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1495_3 = zext i25 %mul_ln130_3"   --->   Operation 360 'zext' 'zext_ln1495_3' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_33 : Operation 361 [1/1] (3.52ns)   --->   "%add_ln130_17 = add i64 %zext_ln1495_3, i64 %output_feature_map_read" [utils.cpp:130]   --->   Operation 361 'add' 'add_ln130_17' <Predicate = (!icmp_ln119_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 362 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln122_4, i4 0"   --->   Operation 362 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_33 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln122_4, i2 0"   --->   Operation 363 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_33 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1495_7 = zext i7 %tmp_6"   --->   Operation 364 'zext' 'zext_ln1495_7' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1495_2 = add i9 %p_shl3_cast, i9 %zext_ln1495_7"   --->   Operation 365 'add' 'add_ln1495_2' <Predicate = (!icmp_ln119_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln122_3 = zext i5 %add_ln122" [utils.cpp:122]   --->   Operation 366 'zext' 'zext_ln122_3' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (1.82ns)   --->   "%p_mid150 = add i9 %zext_ln122_3, i9 %trunc_ln39_2_mid2" [utils.cpp:122]   --->   Operation 367 'add' 'p_mid150' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln130_2_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid150, i10 0" [utils.cpp:130]   --->   Operation 368 'bitconcatenate' 'shl_ln130_2_mid1' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln130_3_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid150, i8 0" [utils.cpp:130]   --->   Operation 369 'bitconcatenate' 'shl_ln130_3_mid1' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i17 %shl_ln130_3_mid1" [utils.cpp:125]   --->   Operation 370 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_19 = add i19 %shl_ln130_2_mid1, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 371 'add' 'add_ln130_19' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 372 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_20 = add i19 %add_ln130_19, i19 %zext_ln125_5" [utils.cpp:130]   --->   Operation 372 'add' 'add_ln130_20' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1495_8 = zext i5 %select_ln122_3"   --->   Operation 373 'zext' 'zext_ln1495_8' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1495_3 = add i9 %add_ln1495_2, i9 %zext_ln1495_8"   --->   Operation 374 'add' 'add_ln1495_3' <Predicate = (!icmp_ln119_1)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 375 [2/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 375 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 376 [3/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 376 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 4.93>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln130_6 = zext i19 %add_ln130_10" [utils.cpp:130]   --->   Operation 377 'zext' 'zext_ln130_6' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (3.52ns)   --->   "%add_ln130_11 = add i64 %zext_ln130_6, i64 %add_ln130_8" [utils.cpp:130]   --->   Operation 378 'add' 'add_ln130_11' <Predicate = (!icmp_ln122_1 & !and_ln119_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 379 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_21)   --->   "%select_ln119_6 = select i1 %icmp_ln122_1, i64 %add_ln130_17, i64 %add_ln130_8" [utils.cpp:119]   --->   Operation 380 'select' 'select_ln119_6' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 381 [1/1] (3.52ns)   --->   "%add_ln130_18 = add i64 %zext_ln130_4, i64 %add_ln130_17" [utils.cpp:130]   --->   Operation 381 'add' 'add_ln130_18' <Predicate = (!icmp_ln119_1 & icmp_ln122_1 & !and_ln119_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_21)   --->   "%zext_ln130_11 = zext i19 %add_ln130_20" [utils.cpp:130]   --->   Operation 382 'zext' 'zext_ln130_11' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln130_21 = add i64 %zext_ln130_11, i64 %select_ln119_6" [utils.cpp:130]   --->   Operation 383 'add' 'add_ln130_21' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_5)   --->   "%tmp_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_21, i32 1, i32 63" [utils.cpp:122]   --->   Operation 384 'partselect' 'tmp_7' <Predicate = (!icmp_ln119_1 & and_ln119_1)> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_5)   --->   "%tmp_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_18, i32 1, i32 63" [utils.cpp:122]   --->   Operation 385 'partselect' 'tmp_9' <Predicate = (!icmp_ln119_1 & icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_5)   --->   "%tmp_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_11, i32 1, i32 63" [utils.cpp:122]   --->   Operation 386 'partselect' 'tmp_10' <Predicate = (!icmp_ln119_1 & !icmp_ln122_1 & !and_ln119_1)> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_5)   --->   "%select_ln119_7 = select i1 %icmp_ln122_1, i63 %tmp_9, i63 %tmp_10" [utils.cpp:119]   --->   Operation 387 'select' 'select_ln119_7' <Predicate = (!icmp_ln119_1 & !and_ln119_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 388 [1/1] (1.41ns) (out node of the LUT)   --->   "%select_ln122_5 = select i1 %and_ln119_1, i63 %tmp_7, i63 %select_ln119_7" [utils.cpp:122]   --->   Operation 388 'select' 'select_ln122_5' <Predicate = (!icmp_ln119_1)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i63 %select_ln122_5" [utils.cpp:122]   --->   Operation 389 'sext' 'sext_ln122_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1495_9 = zext i9 %add_ln1495_3"   --->   Operation 390 'zext' 'zext_ln1495_9' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%conv_out_buf_0_V_addr_2 = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 %zext_ln1495_9"   --->   Operation 391 'getelementptr' 'conv_out_buf_0_V_addr_2' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%conv_out_buf_1_V_addr_1 = getelementptr i16 %conv_out_buf_1_V, i64 0, i64 %zext_ln1495_9"   --->   Operation 392 'getelementptr' 'conv_out_buf_1_V_addr_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%conv_out_buf_2_V_addr_1 = getelementptr i16 %conv_out_buf_2_V, i64 0, i64 %zext_ln1495_9"   --->   Operation 393 'getelementptr' 'conv_out_buf_2_V_addr_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "%conv_out_buf_3_V_addr_1 = getelementptr i16 %conv_out_buf_3_V, i64 0, i64 %zext_ln1495_9"   --->   Operation 394 'getelementptr' 'conv_out_buf_3_V_addr_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 395 [2/2] (3.25ns)   --->   "%conv_out_buf_0_V_load_1 = load i9 %conv_out_buf_0_V_addr_2"   --->   Operation 395 'load' 'conv_out_buf_0_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_34 : Operation 396 [2/2] (3.25ns)   --->   "%conv_out_buf_1_V_load_1 = load i9 %conv_out_buf_1_V_addr_1"   --->   Operation 396 'load' 'conv_out_buf_1_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_34 : Operation 397 [2/2] (3.25ns)   --->   "%conv_out_buf_2_V_load_1 = load i9 %conv_out_buf_2_V_addr_1"   --->   Operation 397 'load' 'conv_out_buf_2_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_34 : Operation 398 [2/2] (3.25ns)   --->   "%conv_out_buf_3_V_load_1 = load i9 %conv_out_buf_3_V_addr_1"   --->   Operation 398 'load' 'conv_out_buf_3_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%fm_addr_2 = getelementptr i16 %fm, i64 %sext_ln122_1" [utils.cpp:130]   --->   Operation 399 'getelementptr' 'fm_addr_2' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 400 [1/15] (3.22ns)   --->   "%empty_37 = urem i11 %indvar_flatten97, i11 20" [utils.cpp:119]   --->   Operation 400 'urem' 'empty_37' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 401 [1/1] (1.42ns)   --->   "%empty_38 = icmp_eq  i11 %empty_37, i11 0" [utils.cpp:119]   --->   Operation 401 'icmp' 'empty_38' <Predicate = (!icmp_ln119_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %empty_38, void %BurstBB, void %ReqBB" [utils.cpp:119]   --->   Operation 402 'br' 'br_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_34 : Operation 403 [2/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 403 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 7.30>
ST_35 : Operation 404 [1/2] (3.25ns)   --->   "%conv_out_buf_0_V_load_1 = load i9 %conv_out_buf_0_V_addr_2"   --->   Operation 404 'load' 'conv_out_buf_0_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_35 : Operation 405 [1/2] (3.25ns)   --->   "%conv_out_buf_1_V_load_1 = load i9 %conv_out_buf_1_V_addr_1"   --->   Operation 405 'load' 'conv_out_buf_1_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_35 : Operation 406 [1/2] (3.25ns)   --->   "%conv_out_buf_2_V_load_1 = load i9 %conv_out_buf_2_V_addr_1"   --->   Operation 406 'load' 'conv_out_buf_2_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_35 : Operation 407 [1/2] (3.25ns)   --->   "%conv_out_buf_3_V_load_1 = load i9 %conv_out_buf_3_V_addr_1"   --->   Operation 407 'load' 'conv_out_buf_3_V_load_1' <Predicate = (!icmp_ln119_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_35 : Operation 408 [1/1] (1.82ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_out_buf_0_V_load_1, i16 %conv_out_buf_1_V_load_1, i16 %conv_out_buf_2_V_load_1, i16 %conv_out_buf_3_V_load_1, i2 %trunc_ln119_1"   --->   Operation 408 'mux' 'tmp_1' <Predicate = (!icmp_ln119_1)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln1495_1 = trunc i16 %tmp_1"   --->   Operation 409 'trunc' 'trunc_ln1495_1' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_35 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_1, i32 15"   --->   Operation 410 'bitselect' 'tmp_11' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_35 : Operation 411 [1/1] (0.75ns)   --->   "%select_ln128 = select i1 %tmp_11, i15 0, i15 %trunc_ln1495_1" [utils.cpp:128]   --->   Operation 411 'select' 'select_ln128' <Predicate = (!icmp_ln119_1)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 412 [1/1] (7.30ns)   --->   "%fm_addr_4_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr_2, i32 20" [utils.cpp:130]   --->   Operation 412 'writereq' 'fm_addr_4_wr_req' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 413 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_35 : Operation 414 [1/15] (3.22ns)   --->   "%empty_39 = urem i11 %add_ln119_3, i11 20" [utils.cpp:119]   --->   Operation 414 'urem' 'empty_39' <Predicate = (!icmp_ln119_1)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 415 [1/1] (1.42ns)   --->   "%empty_40 = icmp_eq  i11 %empty_39, i11 0" [utils.cpp:119]   --->   Operation 415 'icmp' 'empty_40' <Predicate = (!icmp_ln119_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %empty_40, void %BurstBB332, void %RespBB" [utils.cpp:119]   --->   Operation 416 'br' 'br_ln119' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>

State 36 <SV = 24> <Delay = 7.30>
ST_36 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 417 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_36 : Operation 418 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 418 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_36 : Operation 419 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 419 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_36 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 420 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_36 : Operation 421 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 421 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_36 : Operation 422 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [utils.cpp:125]   --->   Operation 422 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_36 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln130_12 = zext i15 %select_ln128" [utils.cpp:130]   --->   Operation 423 'zext' 'zext_ln130_12' <Predicate = (!icmp_ln119_1)> <Delay = 0.00>
ST_36 : Operation 424 [1/1] (7.30ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr_2, i16 %zext_ln130_12, i2 3" [utils.cpp:130]   --->   Operation 424 'write' 'write_ln130' <Predicate = (!icmp_ln119_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 25> <Delay = 7.30>
ST_37 : Operation 425 [5/5] (7.30ns)   --->   "%fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2" [utils.cpp:130]   --->   Operation 425 'writeresp' 'fm_addr_4_wr_resp' <Predicate = (empty_40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 26> <Delay = 7.30>
ST_38 : Operation 426 [4/5] (7.30ns)   --->   "%fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2" [utils.cpp:130]   --->   Operation 426 'writeresp' 'fm_addr_4_wr_resp' <Predicate = (empty_40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 27> <Delay = 7.30>
ST_39 : Operation 427 [3/5] (7.30ns)   --->   "%fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2" [utils.cpp:130]   --->   Operation 427 'writeresp' 'fm_addr_4_wr_resp' <Predicate = (empty_40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 28> <Delay = 7.30>
ST_40 : Operation 428 [2/5] (7.30ns)   --->   "%fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2" [utils.cpp:130]   --->   Operation 428 'writeresp' 'fm_addr_4_wr_resp' <Predicate = (empty_40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 29> <Delay = 7.30>
ST_41 : Operation 429 [1/5] (7.30ns)   --->   "%fm_addr_4_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_2" [utils.cpp:130]   --->   Operation 429 'writeresp' 'fm_addr_4_wr_resp' <Predicate = (empty_40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB332"   --->   Operation 430 'br' 'br_ln0' <Predicate = (empty_40)> <Delay = 0.00>

State 42 <SV = 23> <Delay = 2.95>
ST_42 : Operation 431 [1/1] (1.36ns)   --->   "%icmp_ln114 = icmp_ult  i5 %select_ln24, i5 15" [tiled_conv.cpp:114]   --->   Operation 431 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 432 [1/1] (1.58ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge, void" [tiled_conv.cpp:114]   --->   Operation 432 'br' 'br_ln114' <Predicate = true> <Delay = 1.58>
ST_42 : Operation 433 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %empty_32, i4 1" [tiled_conv.cpp:115]   --->   Operation 433 'add' 'add_ln115' <Predicate = (icmp_ln114)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 6.22>
ST_43 : Operation 434 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1_load_1 = load i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:115]   --->   Operation 434 'load' 'conv_bias_buf_pong_V_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 435 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1_load_1 = load i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:115]   --->   Operation 435 'load' 'conv_bias_buf_pong_V_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 436 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1_load_1 = load i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:115]   --->   Operation 436 'load' 'conv_bias_buf_pong_V_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 437 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1_load_1 = load i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:115]   --->   Operation 437 'load' 'conv_bias_buf_pong_V_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 438 [2/2] (6.22ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln115" [tiled_conv.cpp:115]   --->   Operation 438 'call' 'call_ret2' <Predicate = true> <Delay = 6.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 25> <Delay = 2.33>
ST_44 : Operation 439 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load_1, i16 %conv_bias_buf_pong_V_1_1_load_1, i16 %conv_bias_buf_pong_V_2_1_load_1, i16 %conv_bias_buf_pong_V_3_1_load_1, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln115" [tiled_conv.cpp:115]   --->   Operation 439 'call' 'call_ret2' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 440 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0 = extractvalue i64 %call_ret2" [tiled_conv.cpp:115]   --->   Operation 440 'extractvalue' 'conv_bias_buf_pong_V_0' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 441 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1 = extractvalue i64 %call_ret2" [tiled_conv.cpp:115]   --->   Operation 441 'extractvalue' 'conv_bias_buf_pong_V_1' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 442 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2 = extractvalue i64 %call_ret2" [tiled_conv.cpp:115]   --->   Operation 442 'extractvalue' 'conv_bias_buf_pong_V_2' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 443 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3 = extractvalue i64 %call_ret2" [tiled_conv.cpp:115]   --->   Operation 443 'extractvalue' 'conv_bias_buf_pong_V_3' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %conv_bias_buf_pong_V_3, i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:122]   --->   Operation 444 'store' 'store_ln122' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:122]   --->   Operation 445 'store' 'store_ln122' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 446 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:122]   --->   Operation 446 'store' 'store_ln122' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 447 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:122]   --->   Operation 447 'store' 'store_ln122' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 0.00>
ST_44 : Operation 448 [1/1] (1.58ns)   --->   "%br_ln122 = br void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:122]   --->   Operation 448 'br' 'br_ln122' <Predicate = (!empty_33 & icmp_ln114)> <Delay = 1.58>
ST_44 : Operation 449 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln142" [tiled_conv.cpp:142]   --->   Operation 449 'call' 'call_ret1' <Predicate = (empty_33 & icmp_ln141)> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 450 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:142]   --->   Operation 450 'extractvalue' 'conv_bias_buf_ping_V_0_1' <Predicate = (empty_33 & icmp_ln141)> <Delay = 0.00>
ST_44 : Operation 451 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:142]   --->   Operation 451 'extractvalue' 'conv_bias_buf_ping_V_1_1' <Predicate = (empty_33 & icmp_ln141)> <Delay = 0.00>
ST_44 : Operation 452 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:142]   --->   Operation 452 'extractvalue' 'conv_bias_buf_ping_V_2_1' <Predicate = (empty_33 & icmp_ln141)> <Delay = 0.00>
ST_44 : Operation 453 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:142]   --->   Operation 453 'extractvalue' 'conv_bias_buf_ping_V_3_1' <Predicate = (empty_33 & icmp_ln141)> <Delay = 0.00>
ST_44 : Operation 454 [1/1] (1.58ns)   --->   "%br_ln149 = br void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge" [tiled_conv.cpp:149]   --->   Operation 454 'br' 'br_ln149' <Predicate = (empty_33 & icmp_ln141)> <Delay = 1.58>
ST_44 : Operation 455 [1/1] (1.78ns)   --->   "%add_ln75 = add i5 %select_ln24, i5 1" [tiled_conv.cpp:75]   --->   Operation 455 'add' 'add_ln75' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 456 [1/1] (1.63ns)   --->   "%add_ln65_1 = add i11 %indvar_flatten167, i11 1" [tiled_conv.cpp:65]   --->   Operation 456 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 457 [1/1] (0.69ns)   --->   "%select_ln65_1 = select i1 %icmp_ln65, i11 1, i11 %add_ln65_1" [tiled_conv.cpp:65]   --->   Operation 457 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 6> <Delay = 3.99>
ST_45 : Operation 458 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load" [tiled_conv.cpp:125]   --->   Operation 458 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln114_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_32, i2 0" [utils.cpp:114]   --->   Operation 459 'bitconcatenate' 'shl_ln114_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln130_4_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln39_2_mid2, i10 0" [utils.cpp:130]   --->   Operation 460 'bitconcatenate' 'shl_ln130_4_mid' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln130_5_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln39_2_mid2, i8 0" [utils.cpp:130]   --->   Operation 461 'bitconcatenate' 'shl_ln130_5_mid' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i17 %shl_ln130_5_mid" [utils.cpp:125]   --->   Operation 462 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i19 %shl_ln130_4_mid, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 463 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 464 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_3 = add i19 %add_ln130, i19 %zext_ln125_2" [utils.cpp:130]   --->   Operation 464 'add' 'add_ln130_3' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i19 %add_ln130_3" [utils.cpp:130]   --->   Operation 465 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln119 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100" [utils.cpp:119]   --->   Operation 466 'br' 'br_ln119' <Predicate = true> <Delay = 1.58>

State 46 <SV = 7> <Delay = 3.22>
ST_46 : Operation 467 [1/1] (0.00ns)   --->   "%indvar_flatten153 = phi i11 0, void, i11 %add_ln119_2, void %BurstBB336" [utils.cpp:119]   --->   Operation 467 'phi' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 468 [1/1] (1.63ns)   --->   "%add_ln119_2 = add i11 %indvar_flatten153, i11 1" [utils.cpp:119]   --->   Operation 468 'add' 'add_ln119_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 469 [1/1] (1.88ns)   --->   "%icmp_ln119 = icmp_eq  i11 %indvar_flatten153, i11 1840" [utils.cpp:119]   --->   Operation 469 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %.split9, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115" [utils.cpp:119]   --->   Operation 470 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 471 [15/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 471 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i100"   --->   Operation 472 'br' 'br_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 47 <SV = 8> <Delay = 3.22>
ST_47 : Operation 473 [14/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 473 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 474 [15/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 474 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 9> <Delay = 3.22>
ST_48 : Operation 475 [13/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 475 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 476 [14/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 476 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 10> <Delay = 3.22>
ST_49 : Operation 477 [12/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 477 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 478 [13/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 478 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 11> <Delay = 3.22>
ST_50 : Operation 479 [11/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 479 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 480 [12/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 480 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 12> <Delay = 3.22>
ST_51 : Operation 481 [10/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 481 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 482 [11/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 482 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 13> <Delay = 3.22>
ST_52 : Operation 483 [9/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 483 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 484 [10/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 484 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 14> <Delay = 3.22>
ST_53 : Operation 485 [8/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 485 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 486 [9/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 486 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 15> <Delay = 3.22>
ST_54 : Operation 487 [7/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 487 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 488 [8/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 488 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 16> <Delay = 3.22>
ST_55 : Operation 489 [6/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 489 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 490 [7/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 490 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 17> <Delay = 3.22>
ST_56 : Operation 491 [5/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 491 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 492 [6/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 492 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 18> <Delay = 3.47>
ST_57 : Operation 493 [1/1] (0.00ns)   --->   "%f_1 = phi i3 0, void, i3 %select_ln119_1, void %BurstBB336" [utils.cpp:119]   --->   Operation 493 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 494 [1/1] (0.00ns)   --->   "%indvar_flatten108 = phi i10 0, void, i10 %select_ln122_6, void %BurstBB336" [utils.cpp:122]   --->   Operation 494 'phi' 'indvar_flatten108' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %f_1" [utils.cpp:119]   --->   Operation 495 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 496 [1/1] (1.82ns)   --->   "%empty_41 = add i6 %zext_ln119, i6 %shl_ln114_1" [utils.cpp:119]   --->   Operation 496 'add' 'empty_41' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 497 [1/1] (1.65ns)   --->   "%add_ln119_1 = add i3 %f_1, i3 1" [utils.cpp:119]   --->   Operation 497 'add' 'add_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 498 [1/1] (1.77ns)   --->   "%icmp_ln122 = icmp_eq  i10 %indvar_flatten108, i10 460" [utils.cpp:122]   --->   Operation 498 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i3 %add_ln119_1" [utils.cpp:119]   --->   Operation 499 'zext' 'zext_ln119_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_57 : Operation 500 [1/1] (1.82ns)   --->   "%p_mid1119 = add i6 %zext_ln119_2, i6 %shl_ln114_1" [utils.cpp:119]   --->   Operation 500 'add' 'p_mid1119' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 501 [1/1] (0.98ns)   --->   "%select_ln119_1 = select i1 %icmp_ln122, i3 %add_ln119_1, i3 %f_1" [utils.cpp:119]   --->   Operation 501 'select' 'select_ln119_1' <Predicate = (!icmp_ln119)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i3 %select_ln119_1" [utils.cpp:119]   --->   Operation 502 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_57 : Operation 503 [4/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 503 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 504 [1/1] (1.73ns)   --->   "%add_ln122_2 = add i10 %indvar_flatten108, i10 1" [utils.cpp:122]   --->   Operation 504 'add' 'add_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 505 [1/1] (0.68ns)   --->   "%select_ln122_6 = select i1 %icmp_ln122, i10 1, i10 %add_ln122_2" [utils.cpp:122]   --->   Operation 505 'select' 'select_ln122_6' <Predicate = (!icmp_ln119)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 506 [5/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 506 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 19> <Delay = 6.38>
ST_58 : Operation 507 [1/1] (0.00ns)   --->   "%i_2 = phi i5 0, void, i5 %select_ln122_1, void %BurstBB336" [utils.cpp:122]   --->   Operation 507 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 508 [1/1] (0.00ns)   --->   "%j_1 = phi i5 0, void, i5 %add_ln125_1, void %BurstBB336" [utils.cpp:130]   --->   Operation 508 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i6 %empty_41" [utils.cpp:130]   --->   Operation 509 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 510 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln130_1 = mul i25 %zext_ln130, i25 471040" [utils.cpp:130]   --->   Operation 510 'mul' 'mul_ln130_1' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 511 [1/1] (1.21ns)   --->   "%select_ln119 = select i1 %icmp_ln122, i5 0, i5 %i_2" [utils.cpp:119]   --->   Operation 511 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln130_7 = zext i6 %p_mid1119" [utils.cpp:130]   --->   Operation 512 'zext' 'zext_ln130_7' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_58 : Operation 513 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln130_2 = mul i25 %zext_ln130_7, i25 471040" [utils.cpp:130]   --->   Operation 513 'mul' 'mul_ln130_2' <Predicate = (!icmp_ln119)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln119)   --->   "%xor_ln119 = xor i1 %icmp_ln122, i1 1" [utils.cpp:119]   --->   Operation 514 'xor' 'xor_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 515 [1/1] (1.36ns)   --->   "%icmp_ln125 = icmp_eq  i5 %j_1, i5 20" [utils.cpp:125]   --->   Operation 515 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln119)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 516 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln119 = and i1 %icmp_ln125, i1 %xor_ln119" [utils.cpp:119]   --->   Operation 516 'and' 'and_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 517 [1/1] (1.78ns)   --->   "%add_ln122_1 = add i5 %select_ln119, i5 1" [utils.cpp:122]   --->   Operation 517 'add' 'add_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln122)   --->   "%or_ln122 = or i1 %and_ln119, i1 %icmp_ln122" [utils.cpp:122]   --->   Operation 518 'or' 'or_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 519 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln122 = select i1 %or_ln122, i5 0, i5 %j_1" [utils.cpp:122]   --->   Operation 519 'select' 'select_ln122' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 520 [1/1] (1.21ns)   --->   "%select_ln122_1 = select i1 %and_ln119, i5 %add_ln122_1, i5 %select_ln119" [utils.cpp:122]   --->   Operation 520 'select' 'select_ln122_1' <Predicate = (!icmp_ln119)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 521 [3/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 521 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 522 [1/1] (1.78ns)   --->   "%add_ln125_1 = add i5 %select_ln122, i5 1" [utils.cpp:125]   --->   Operation 522 'add' 'add_ln125_1' <Predicate = (!icmp_ln119)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 523 [4/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 523 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 20> <Delay = 5.81>
ST_59 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i25 %mul_ln130_1"   --->   Operation 524 'zext' 'zext_ln1495' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 525 [1/1] (3.52ns)   --->   "%add_ln130_4 = add i64 %zext_ln1495, i64 %output_feature_map_read" [utils.cpp:130]   --->   Operation 525 'add' 'add_ln130_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i5 %i_2" [utils.cpp:122]   --->   Operation 526 'zext' 'zext_ln122' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_59 : Operation 527 [1/1] (1.82ns)   --->   "%empty_42 = add i9 %zext_ln122, i9 %trunc_ln39_2_mid2" [utils.cpp:122]   --->   Operation 527 'add' 'empty_42' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln130_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_42, i10 0" [utils.cpp:130]   --->   Operation 528 'bitconcatenate' 'shl_ln130_4' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_59 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln130_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_42, i8 0" [utils.cpp:130]   --->   Operation 529 'bitconcatenate' 'shl_ln130_5' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_59 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i17 %shl_ln130_5" [utils.cpp:125]   --->   Operation 530 'zext' 'zext_ln125' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_59 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_1 = add i19 %shl_ln130_4, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 531 'add' 'add_ln130_1' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 532 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_2 = add i19 %add_ln130_1, i19 %zext_ln125" [utils.cpp:130]   --->   Operation 532 'add' 'add_ln130_2' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1495_2 = zext i25 %mul_ln130_2"   --->   Operation 533 'zext' 'zext_ln1495_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_59 : Operation 534 [1/1] (3.52ns)   --->   "%add_ln130_12 = add i64 %zext_ln1495_2, i64 %output_feature_map_read" [utils.cpp:130]   --->   Operation 534 'add' 'add_ln130_12' <Predicate = (!icmp_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 535 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln122_1, i4 0"   --->   Operation 535 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_59 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln122_1, i2 0"   --->   Operation 536 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_59 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1495_4 = zext i7 %tmp_2"   --->   Operation 537 'zext' 'zext_ln1495_4' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_59 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1495 = add i9 %p_shl1_cast, i9 %zext_ln1495_4"   --->   Operation 538 'add' 'add_ln1495' <Predicate = (!icmp_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln122_2 = zext i5 %add_ln122_1" [utils.cpp:122]   --->   Operation 539 'zext' 'zext_ln122_2' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_59 : Operation 540 [1/1] (1.82ns)   --->   "%p_mid1106 = add i9 %zext_ln122_2, i9 %trunc_ln39_2_mid2" [utils.cpp:122]   --->   Operation 540 'add' 'p_mid1106' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln130_4_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1106, i10 0" [utils.cpp:130]   --->   Operation 541 'bitconcatenate' 'shl_ln130_4_mid1' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_59 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln130_5_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1106, i8 0" [utils.cpp:130]   --->   Operation 542 'bitconcatenate' 'shl_ln130_5_mid1' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_59 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i17 %shl_ln130_5_mid1" [utils.cpp:125]   --->   Operation 543 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_59 : Operation 544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_14 = add i19 %shl_ln130_4_mid1, i19 %zext_ln65" [utils.cpp:130]   --->   Operation 544 'add' 'add_ln130_14' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 545 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln130_15 = add i19 %add_ln130_14, i19 %zext_ln125_4" [utils.cpp:130]   --->   Operation 545 'add' 'add_ln130_15' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln1495_5 = zext i5 %select_ln122"   --->   Operation 546 'zext' 'zext_ln1495_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_59 : Operation 547 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1495_1 = add i9 %add_ln1495, i9 %zext_ln1495_5"   --->   Operation 547 'add' 'add_ln1495_1' <Predicate = (!icmp_ln119)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 548 [2/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 548 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 549 [3/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 549 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 21> <Delay = 4.93>
ST_60 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln130_5 = zext i19 %add_ln130_2" [utils.cpp:130]   --->   Operation 550 'zext' 'zext_ln130_5' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_60 : Operation 551 [1/1] (3.52ns)   --->   "%add_ln130_5 = add i64 %zext_ln130_5, i64 %add_ln130_4" [utils.cpp:130]   --->   Operation 551 'add' 'add_ln130_5' <Predicate = (!icmp_ln122 & !and_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 552 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 552 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_16)   --->   "%select_ln119_2 = select i1 %icmp_ln122, i64 %add_ln130_12, i64 %add_ln130_4" [utils.cpp:119]   --->   Operation 553 'select' 'select_ln119_2' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 554 [1/1] (3.52ns)   --->   "%add_ln130_13 = add i64 %zext_ln130_3, i64 %add_ln130_12" [utils.cpp:130]   --->   Operation 554 'add' 'add_ln130_13' <Predicate = (!icmp_ln119 & icmp_ln122 & !and_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_16)   --->   "%zext_ln130_8 = zext i19 %add_ln130_15" [utils.cpp:130]   --->   Operation 555 'zext' 'zext_ln130_8' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_60 : Operation 556 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln130_16 = add i64 %zext_ln130_8, i64 %select_ln119_2" [utils.cpp:130]   --->   Operation 556 'add' 'add_ln130_16' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_16, i32 1, i32 63" [utils.cpp:122]   --->   Operation 557 'partselect' 'tmp_s' <Predicate = (!icmp_ln119 & and_ln119)> <Delay = 0.00>
ST_60 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%tmp_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_13, i32 1, i32 63" [utils.cpp:122]   --->   Operation 558 'partselect' 'tmp_3' <Predicate = (!icmp_ln119 & icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_60 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%tmp_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln130_5, i32 1, i32 63" [utils.cpp:122]   --->   Operation 559 'partselect' 'tmp_4' <Predicate = (!icmp_ln119 & !icmp_ln122 & !and_ln119)> <Delay = 0.00>
ST_60 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_2)   --->   "%select_ln119_3 = select i1 %icmp_ln122, i63 %tmp_3, i63 %tmp_4" [utils.cpp:119]   --->   Operation 560 'select' 'select_ln119_3' <Predicate = (!icmp_ln119 & !and_ln119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 561 [1/1] (1.41ns) (out node of the LUT)   --->   "%select_ln122_2 = select i1 %and_ln119, i63 %tmp_s, i63 %select_ln119_3" [utils.cpp:122]   --->   Operation 561 'select' 'select_ln122_2' <Predicate = (!icmp_ln119)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i63 %select_ln122_2" [utils.cpp:122]   --->   Operation 562 'sext' 'sext_ln122' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln1495_6 = zext i9 %add_ln1495_1"   --->   Operation 563 'zext' 'zext_ln1495_6' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 564 [1/1] (0.00ns)   --->   "%conv_out_buf_0_V_addr_1 = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 %zext_ln1495_6"   --->   Operation 564 'getelementptr' 'conv_out_buf_0_V_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 565 [1/1] (0.00ns)   --->   "%conv_out_buf_1_V_addr = getelementptr i16 %conv_out_buf_1_V, i64 0, i64 %zext_ln1495_6"   --->   Operation 565 'getelementptr' 'conv_out_buf_1_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 566 [1/1] (0.00ns)   --->   "%conv_out_buf_2_V_addr = getelementptr i16 %conv_out_buf_2_V, i64 0, i64 %zext_ln1495_6"   --->   Operation 566 'getelementptr' 'conv_out_buf_2_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 567 [1/1] (0.00ns)   --->   "%conv_out_buf_3_V_addr = getelementptr i16 %conv_out_buf_3_V, i64 0, i64 %zext_ln1495_6"   --->   Operation 567 'getelementptr' 'conv_out_buf_3_V_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 568 [2/2] (3.25ns)   --->   "%conv_out_buf_0_V_load = load i9 %conv_out_buf_0_V_addr_1"   --->   Operation 568 'load' 'conv_out_buf_0_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_60 : Operation 569 [2/2] (3.25ns)   --->   "%conv_out_buf_1_V_load = load i9 %conv_out_buf_1_V_addr"   --->   Operation 569 'load' 'conv_out_buf_1_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_60 : Operation 570 [2/2] (3.25ns)   --->   "%conv_out_buf_2_V_load = load i9 %conv_out_buf_2_V_addr"   --->   Operation 570 'load' 'conv_out_buf_2_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_60 : Operation 571 [2/2] (3.25ns)   --->   "%conv_out_buf_3_V_load = load i9 %conv_out_buf_3_V_addr"   --->   Operation 571 'load' 'conv_out_buf_3_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_60 : Operation 572 [1/1] (0.00ns)   --->   "%fm_addr_1 = getelementptr i16 %fm, i64 %sext_ln122" [utils.cpp:130]   --->   Operation 572 'getelementptr' 'fm_addr_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 573 [1/15] (3.22ns)   --->   "%empty_44 = urem i11 %indvar_flatten153, i11 20" [utils.cpp:119]   --->   Operation 573 'urem' 'empty_44' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 574 [1/1] (1.42ns)   --->   "%empty_45 = icmp_eq  i11 %empty_44, i11 0" [utils.cpp:119]   --->   Operation 574 'icmp' 'empty_45' <Predicate = (!icmp_ln119)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %empty_45, void %BurstBB333, void %ReqBB335" [utils.cpp:119]   --->   Operation 575 'br' 'br_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_60 : Operation 576 [2/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 576 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 22> <Delay = 7.30>
ST_61 : Operation 577 [1/2] (3.25ns)   --->   "%conv_out_buf_0_V_load = load i9 %conv_out_buf_0_V_addr_1"   --->   Operation 577 'load' 'conv_out_buf_0_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_61 : Operation 578 [1/2] (3.25ns)   --->   "%conv_out_buf_1_V_load = load i9 %conv_out_buf_1_V_addr"   --->   Operation 578 'load' 'conv_out_buf_1_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_61 : Operation 579 [1/2] (3.25ns)   --->   "%conv_out_buf_2_V_load = load i9 %conv_out_buf_2_V_addr"   --->   Operation 579 'load' 'conv_out_buf_2_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_61 : Operation 580 [1/2] (3.25ns)   --->   "%conv_out_buf_3_V_load = load i9 %conv_out_buf_3_V_addr"   --->   Operation 580 'load' 'conv_out_buf_3_V_load' <Predicate = (!icmp_ln119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_61 : Operation 581 [1/1] (1.82ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %conv_out_buf_0_V_load, i16 %conv_out_buf_1_V_load, i16 %conv_out_buf_2_V_load, i16 %conv_out_buf_3_V_load, i2 %trunc_ln119"   --->   Operation 581 'mux' 'tmp' <Predicate = (!icmp_ln119)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln1495 = trunc i16 %tmp"   --->   Operation 582 'trunc' 'trunc_ln1495' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_61 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp, i32 15"   --->   Operation 583 'bitselect' 'tmp_5' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_61 : Operation 584 [1/1] (0.75ns)   --->   "%select_ln128_1 = select i1 %tmp_5, i15 0, i15 %trunc_ln1495" [utils.cpp:128]   --->   Operation 584 'select' 'select_ln128_1' <Predicate = (!icmp_ln119)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 585 [1/1] (7.30ns)   --->   "%fm_addr_3_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr_1, i32 20" [utils.cpp:130]   --->   Operation 585 'writereq' 'fm_addr_3_wr_req' <Predicate = (empty_45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB333"   --->   Operation 586 'br' 'br_ln0' <Predicate = (empty_45)> <Delay = 0.00>
ST_61 : Operation 587 [1/15] (3.22ns)   --->   "%empty_46 = urem i11 %add_ln119_2, i11 20" [utils.cpp:119]   --->   Operation 587 'urem' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 588 [1/1] (1.42ns)   --->   "%empty_47 = icmp_eq  i11 %empty_46, i11 0" [utils.cpp:119]   --->   Operation 588 'icmp' 'empty_47' <Predicate = (!icmp_ln119)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %empty_47, void %BurstBB336, void %RespBB338" [utils.cpp:119]   --->   Operation 589 'br' 'br_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 62 <SV = 23> <Delay = 7.30>
ST_62 : Operation 590 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 590 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_62 : Operation 591 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 591 'speclooptripcount' 'empty_43' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_62 : Operation 592 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 592 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_62 : Operation 593 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 593 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_62 : Operation 594 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 594 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_62 : Operation 595 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [utils.cpp:125]   --->   Operation 595 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_62 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln130_9 = zext i15 %select_ln128_1" [utils.cpp:130]   --->   Operation 596 'zext' 'zext_ln130_9' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_62 : Operation 597 [1/1] (7.30ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr_1, i16 %zext_ln130_9, i2 3" [utils.cpp:130]   --->   Operation 597 'write' 'write_ln130' <Predicate = (!icmp_ln119)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 24> <Delay = 7.30>
ST_63 : Operation 598 [5/5] (7.30ns)   --->   "%fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1" [utils.cpp:130]   --->   Operation 598 'writeresp' 'fm_addr_3_wr_resp' <Predicate = (empty_47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 25> <Delay = 7.30>
ST_64 : Operation 599 [4/5] (7.30ns)   --->   "%fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1" [utils.cpp:130]   --->   Operation 599 'writeresp' 'fm_addr_3_wr_resp' <Predicate = (empty_47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 26> <Delay = 7.30>
ST_65 : Operation 600 [3/5] (7.30ns)   --->   "%fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1" [utils.cpp:130]   --->   Operation 600 'writeresp' 'fm_addr_3_wr_resp' <Predicate = (empty_47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 27> <Delay = 7.30>
ST_66 : Operation 601 [2/5] (7.30ns)   --->   "%fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1" [utils.cpp:130]   --->   Operation 601 'writeresp' 'fm_addr_3_wr_resp' <Predicate = (empty_47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 28> <Delay = 7.30>
ST_67 : Operation 602 [1/5] (7.30ns)   --->   "%fm_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr_1" [utils.cpp:130]   --->   Operation 602 'writeresp' 'fm_addr_3_wr_resp' <Predicate = (empty_47)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB336"   --->   Operation 603 'br' 'br_ln0' <Predicate = (empty_47)> <Delay = 0.00>

State 68 <SV = 22> <Delay = 2.95>
ST_68 : Operation 604 [1/1] (1.36ns)   --->   "%icmp_ln141 = icmp_ult  i5 %select_ln24, i5 15" [tiled_conv.cpp:141]   --->   Operation 604 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 605 [1/1] (1.58ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit._crit_edge, void" [tiled_conv.cpp:141]   --->   Operation 605 'br' 'br_ln141' <Predicate = true> <Delay = 1.58>

State 69 <SV = 23> <Delay = 1.73>
ST_69 : Operation 606 [1/1] (1.73ns)   --->   "%add_ln142 = add i4 %empty_32, i4 1" [tiled_conv.cpp:142]   --->   Operation 606 'add' 'add_ln142' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 24> <Delay = 6.22>
ST_70 : Operation 607 [2/2] (6.22ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 %add_ln142" [tiled_conv.cpp:142]   --->   Operation 607 'call' 'call_ret1' <Predicate = true> <Delay = 6.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 26> <Delay = 0.00>
ST_71 : Operation 608 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_4 = phi i16 %conv_bias_buf_ping_V_3_3, void, i16 %conv_bias_buf_ping_V_3_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_3_1, void, i16 %conv_bias_buf_ping_V_3_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115"   --->   Operation 608 'phi' 'conv_bias_buf_ping_V_3_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 609 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_4 = phi i16 %conv_bias_buf_ping_V_2_3, void, i16 %conv_bias_buf_ping_V_2_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_2_1, void, i16 %conv_bias_buf_ping_V_2_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115"   --->   Operation 609 'phi' 'conv_bias_buf_ping_V_2_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 610 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_4 = phi i16 %conv_bias_buf_ping_V_1_3, void, i16 %conv_bias_buf_ping_V_1_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_1_1, void, i16 %conv_bias_buf_ping_V_1_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115"   --->   Operation 610 'phi' 'conv_bias_buf_ping_V_1_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 611 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_4 = phi i16 %conv_bias_buf_ping_V_0_3, void, i16 %conv_bias_buf_ping_V_0_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit, i16 %conv_bias_buf_ping_V_0_1, void, i16 %conv_bias_buf_ping_V_0_3, void %_Z25store_output_tile_to_DRAMPA368_A640_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA23_A20_S2_iii.exit115"   --->   Operation 611 'phi' 'conv_bias_buf_ping_V_0_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 612 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('conv_out_buf[0].V', tiled_conv.cpp:42) [46]  (0 ns)
	'getelementptr' operation ('conv_out_buf_0_V_addr') [47]  (0 ns)
	'store' operation ('store_ln731') of constant 0 on array 'conv_out_buf[0].V', tiled_conv.cpp:42 [51]  (3.25 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten167', tiled_conv.cpp:65) with incoming values : ('select_ln65_1', tiled_conv.cpp:65) [56]  (0 ns)
	'icmp' operation ('icmp_ln65', tiled_conv.cpp:65) [78]  (1.88 ns)
	'select' operation ('select_ln23_1', utils.cpp:23) [80]  (1.22 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'mul' operation ('mul_ln23', utils.cpp:23) [82]  (3.74 ns)
	'add' operation ('add_ln23', utils.cpp:23) [84]  (1.64 ns)
	'icmp' operation ('p_mid129', utils.cpp:23) [111]  (1.88 ns)

 <State 4>: 6.19ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', utils.cpp:37) with incoming values : ('select_ln37_4', utils.cpp:37) [116]  (0 ns)
	'icmp' operation ('icmp_ln37', utils.cpp:37) [130]  (1.99 ns)
	'select' operation ('select_ln34', utils.cpp:34) [131]  (1.19 ns)
	'add' operation ('add_ln37', utils.cpp:37) [143]  (1.83 ns)
	'select' operation ('select_ln37_1', utils.cpp:37) [147]  (1.19 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'add' operation ('add_ln39_1', utils.cpp:39) [151]  (1.64 ns)
	'select' operation ('select_ln37_3', utils.cpp:37) [154]  (0.692 ns)
	'add' operation ('add_ln49', utils.cpp:49) [177]  (0 ns)
	'add' operation ('add_ln49_1', utils.cpp:49) [178]  (4.11 ns)

 <State 6>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln34_1', utils.cpp:34) [136]  (3.52 ns)
	'add' operation ('add_ln49_2', utils.cpp:49) [180]  (3.52 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [184]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [184]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [184]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [184]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [184]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [184]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:49) [184]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read on port 'fm' (utils.cpp:49) [185]  (7.3 ns)

 <State 15>: 4.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('storemerge', utils.cpp:49) with incoming values : ('fm_addr_read', utils.cpp:49) [188]  (1.59 ns)
	'phi' operation ('storemerge', utils.cpp:49) with incoming values : ('fm_addr_read', utils.cpp:49) [188]  (0 ns)
	'store' operation ('store_ln47', utils.cpp:47) of variable 'storemerge', utils.cpp:49 on array 'conv_in_buf.V[1]', tiled_conv.cpp:34 [191]  (3.25 ns)

 <State 16>: 6.23ns
The critical path consists of the following:
	'call' operation ('call_ret', tiled_conv.cpp:87) to 'load_layer_params_from_DRAM' [205]  (6.23 ns)

 <State 17>: 2.39ns
The critical path consists of the following:
	'call' operation ('call_ret', tiled_conv.cpp:87) to 'load_layer_params_from_DRAM' [205]  (0.805 ns)
	multiplexor before 'phi' operation ('conv_bias_buf_ping.V[3]') with incoming values : ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:87) ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:142) [212]  (1.59 ns)
	'phi' operation ('conv_bias_buf_ping.V[3]') with incoming values : ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:87) ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:142) [212]  (0 ns)

 <State 18>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln98', tiled_conv.cpp:98) to 'conv_7x7' [220]  (1.59 ns)

 <State 19>: 3.99ns
The critical path consists of the following:
	'add' operation ('add_ln130_6', utils.cpp:130) [225]  (0 ns)
	'add' operation ('add_ln130_7', utils.cpp:130) [226]  (3.99 ns)

 <State 20>: 3.23ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten97', utils.cpp:119) with incoming values : ('add_ln119_3', utils.cpp:119) [230]  (0 ns)
	'urem' operation ('empty_37', utils.cpp:119) [317]  (3.23 ns)

 <State 21>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 22>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 23>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 24>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 25>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 26>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 27>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 28>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 29>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 30>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_39', utils.cpp:119) [328]  (3.23 ns)

 <State 31>: 3.48ns
The critical path consists of the following:
	'phi' operation ('f', utils.cpp:119) with incoming values : ('select_ln119_5', utils.cpp:119) [231]  (0 ns)
	'add' operation ('add_ln119', utils.cpp:119) [255]  (1.65 ns)
	'add' operation ('p_mid163', utils.cpp:119) [261]  (1.83 ns)

 <State 32>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[263] ('mul_ln130_3', utils.cpp:130) [263]  (6.38 ns)

 <State 33>: 5.81ns
The critical path consists of the following:
	'add' operation ('empty_35', utils.cpp:122) [243]  (1.82 ns)
	'add' operation ('add_ln130_10', utils.cpp:130) [248]  (3.99 ns)

 <State 34>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln130_11', utils.cpp:130) [250]  (3.52 ns)
	'select' operation ('select_ln119_7', utils.cpp:119) [295]  (0 ns)
	'select' operation ('select_ln122_5', utils.cpp:122) [296]  (1.41 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:130) [321]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus write on port 'fm' (utils.cpp:130) [324]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [332]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [332]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [332]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [332]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [332]  (7.3 ns)

 <State 42>: 2.95ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln114', tiled_conv.cpp:114) [337]  (1.36 ns)
	multiplexor before 'phi' operation ('conv_bias_buf_ping.V[3]') with incoming values : ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:87) ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:142) [488]  (1.59 ns)

 <State 43>: 6.23ns
The critical path consists of the following:
	'load' operation ('conv_bias_buf_pong_V_0_1_load_1', tiled_conv.cpp:115) on local variable 'conv_bias_buf_pong.V[0]' [340]  (0 ns)
	'call' operation ('call_ret2', tiled_conv.cpp:115) to 'load_layer_params_from_DRAM' [345]  (6.23 ns)

 <State 44>: 2.33ns
The critical path consists of the following:
	'add' operation ('add_ln65_1', tiled_conv.cpp:65) [493]  (1.64 ns)
	'select' operation ('select_ln65_1', tiled_conv.cpp:65) [494]  (0.692 ns)

 <State 45>: 3.99ns
The critical path consists of the following:
	'add' operation ('add_ln130', utils.cpp:130) [365]  (0 ns)
	'add' operation ('add_ln130_3', utils.cpp:130) [366]  (3.99 ns)

 <State 46>: 3.23ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten153', utils.cpp:119) with incoming values : ('add_ln119_2', utils.cpp:119) [370]  (0 ns)
	'urem' operation ('empty_44', utils.cpp:119) [457]  (3.23 ns)

 <State 47>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 48>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 49>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 50>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 51>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 52>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 53>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 54>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 55>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 56>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_46', utils.cpp:119) [468]  (3.23 ns)

 <State 57>: 3.48ns
The critical path consists of the following:
	'phi' operation ('f', utils.cpp:119) with incoming values : ('select_ln119_1', utils.cpp:119) [371]  (0 ns)
	'add' operation ('add_ln119_1', utils.cpp:119) [395]  (1.65 ns)
	'add' operation ('p_mid1119', utils.cpp:119) [401]  (1.83 ns)

 <State 58>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[403] ('mul_ln130_2', utils.cpp:130) [403]  (6.38 ns)

 <State 59>: 5.81ns
The critical path consists of the following:
	'add' operation ('empty_42', utils.cpp:122) [383]  (1.82 ns)
	'add' operation ('add_ln130_2', utils.cpp:130) [388]  (3.99 ns)

 <State 60>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln130_5', utils.cpp:130) [390]  (3.52 ns)
	'select' operation ('select_ln119_3', utils.cpp:119) [435]  (0 ns)
	'select' operation ('select_ln122_2', utils.cpp:122) [436]  (1.41 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'fm' (utils.cpp:130) [461]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus write on port 'fm' (utils.cpp:130) [464]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [472]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [472]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [472]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [472]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus response on port 'fm' (utils.cpp:130) [472]  (7.3 ns)

 <State 68>: 2.95ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln141', tiled_conv.cpp:141) [477]  (1.36 ns)
	multiplexor before 'phi' operation ('conv_bias_buf_ping.V[3]') with incoming values : ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:87) ('conv_bias_buf_ping.V[3]', tiled_conv.cpp:142) [488]  (1.59 ns)

 <State 69>: 1.74ns
The critical path consists of the following:
	'add' operation ('add_ln142', tiled_conv.cpp:142) [480]  (1.74 ns)

 <State 70>: 6.23ns
The critical path consists of the following:
	'call' operation ('call_ret1', tiled_conv.cpp:142) to 'load_layer_params_from_DRAM' [481]  (6.23 ns)

 <State 71>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
