Information: Updating design information... (UID-85)
 
****************************************
Report : reference
Design : mulcascade
Version: Z-2007.03-SP5
Date   : Wed Jan 24 16:51:37 2018
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
BUF_X1             NangateOpenCellLibrary
                                  0.798000       1      0.798000  
INV_X1             NangateOpenCellLibrary
                                  0.532000     142     75.544001  
INV_X2             NangateOpenCellLibrary
                                  0.798000     124     98.951997  
INV_X4             NangateOpenCellLibrary
                                  1.330000       2      2.660000  
mul32_0                        5282.228028       1   5282.228028  h
mul32_1                        5210.408029       1   5210.408029  h
mul32_2                        5271.588031       1   5271.588031  h
mul32_3                        5217.324026       1   5217.324026  h
reg64_0                         346.332011       1    346.332011  h, n
reg64_1                         347.396011       1    347.396011  h, n
reg64_2                         346.864011       1    346.864011  h, n
reg64_3                         345.800011       1    345.800011  h, n
-----------------------------------------------------------------------------
Total 12 references                                 22545.894157
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : mulcascade
Version: Z-2007.03-SP5
Date   : Wed Jan 24 16:51:37 2018
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a2[8] (input port clocked by CLK)
  Endpoint: reg2/q_reg[49]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mulcascade         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.80       0.80 f
  a2[8] (in)                                   11.16      1.00      0.00       0.80 f
  mul2/a[8] (mul32_1)                                               0.00       0.80 f
  mul2/mult_12/a[8] (mul32_1_DW_mult_uns_1)                         0.00       0.80 f
  mul2/mult_12/U3875/ZN (INV_X4)                5.35      0.16      0.32       1.12 r
  mul2/mult_12/U3874/ZN (INV_X1)                1.88      0.04      0.06       1.18 f
  mul2/mult_12/U3872/ZN (NAND2_X1)              3.67      0.07      0.08       1.26 r
  mul2/mult_12/U3873/ZN (NAND2_X2)             14.04      0.07      0.10       1.37 f
  mul2/mult_12/U4117/ZN (INV_X8)              110.44      0.12      0.26       1.63 r
  mul2/mult_12/U3741/ZN (NAND2_X2)             22.59      0.12      0.19       1.81 f
  mul2/mult_12/U3937/ZN (OAI22_X1)              4.01      0.15      0.21       2.03 r
  mul2/mult_12/U1275/S (FA_X1)                  3.05      0.06      0.37       2.40 f
  mul2/mult_12/U1273/CO (FA_X1)                 4.01      0.05      0.31       2.70 f
  mul2/mult_12/U1259/S (FA_X1)                  3.78      0.06      0.45       3.15 f
  mul2/mult_12/U1257/S (FA_X1)                  3.05      0.04      0.48       3.63 r
  mul2/mult_12/U1256/S (FA_X1)                  3.92      0.06      0.34       3.97 f
  mul2/mult_12/U3323/ZN (OR2_X2)                7.98      0.03      0.21       4.18 f
  mul2/mult_12/U3478/ZN (AOI21_X1)              1.93      0.09      0.12       4.30 r
  mul2/mult_12/U3841/ZN (OAI21_X1)              3.21      0.03      0.08       4.38 f
  mul2/mult_12/U3783/ZN (AOI21_X1)              1.84      0.08      0.17       4.55 r
  mul2/mult_12/U3971/ZN (OAI21_X1)              3.96      0.04      0.09       4.64 f
  mul2/mult_12/U4100/ZN (NAND2_X1)              3.93      0.05      0.10       4.74 r
  mul2/mult_12/U3774/ZN (AND2_X2)              12.25      0.06      0.15       4.89 r
  mul2/mult_12/U4142/ZN (OAI21_X1)              3.35      0.03      0.08       4.97 f
  mul2/mult_12/U3940/ZN (AOI21_X2)              4.56      0.09      0.13       5.10 r
  mul2/mult_12/U4129/ZN (OAI21_X1)              2.53      0.03      0.08       5.18 f
  mul2/mult_12/U4097/ZN (XNOR2_X1)              1.41      0.03      0.14       5.32 f
  mul2/mult_12/product[49] (mul32_1_DW_mult_uns_1)                  0.00       5.32 f
  mul2/result[49] (mul32_1)                                         0.00       5.32 f
  reg2/d[49] (reg64_1)                                              0.00       5.32 f
  reg2/q_reg[49]/D (DFFR_X2)                              0.03      0.01       5.33 f
  data arrival time                                                            5.33

  clock CLK (rise edge)                                             5.50       5.50
  clock network delay (ideal)                                       0.00       5.50
  reg2/q_reg[49]/CK (DFFR_X2)                                       0.00       5.50 r
  library setup time                                               -0.17       5.33
  data required time                                                           5.33
  ------------------------------------------------------------------------------------
  data required time                                                           5.33
  data arrival time                                                           -5.33
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: resetn (input port clocked by CLK)
  Endpoint: reg2/q_reg[49]/RN
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mulcascade         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                           Cap     Trans      Incr       Path
  ---------------------------------------------------------------------
  input external delay                               0.80       0.80 r
  resetn (in)                    1.24      1.00      0.00       0.80 r
  U122/Z (BUF_X1)               38.76      0.32      0.51       1.31 r
  reg2/resetn (reg64_1)                              0.00       1.31 r
  reg2/U7/Z (BUF_X1)            29.89      0.25      0.40       1.71 r
  reg2/q_reg[49]/RN (DFFR_X2)              0.25      0.03       1.74 r
  data arrival time                                             1.74

  max_delay                                         20.00      20.00
  output external delay                              0.00      20.00
  data required time                                           20.00
  ---------------------------------------------------------------------
  data required time                                           20.00
  data arrival time                                            -1.74
  ---------------------------------------------------------------------
  slack (MET)                                                  18.26


1
Loading db file '/ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mulcascade
Version: Z-2007.03-SP5
Date   : Wed Jan 24 16:51:39 2018
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/DB/NangateOpenCellLibrary_slow.db)


Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mulcascade             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   4.7866 mW   (50%)
  Net Switching Power  =   4.7339 mW   (50%)
                         ---------
Total Dynamic Power    =   9.5205 mW  (100%)

Cell Leakage Power     = 330.6149 uW

1
