[05/04 15:18:32      0s] 
[05/04 15:18:32      0s] Cadence Innovus(TM) Implementation System.
[05/04 15:18:32      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/04 15:18:32      0s] 
[05/04 15:18:32      0s] Version:	v21.16-s078_1, built Wed Dec 7 12:07:06 PST 2022
[05/04 15:18:32      0s] Options:	
[05/04 15:18:32      0s] Date:		Sat May  4 15:18:32 2024
[05/04 15:18:32      0s] Host:		micro27 (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[05/04 15:18:32      0s] OS:		Red Hat Enterprise Linux release 8.9 (Ootpa)
[05/04 15:18:32      0s] 
[05/04 15:18:32      0s] License:
[05/04 15:18:32      0s] 		[15:18:32.022433] Configured Lic search path (21.01-s002): 5280@bioeelincad.ee.columbia.edu

[05/04 15:18:32      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/04 15:18:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/04 15:18:55     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.16-s078_1 (64bit) 12/07/2022 12:07 (Linux 3.10.0-693.el7.x86_64)
[05/04 15:19:00     18s] @(#)CDS: NanoRoute 21.16-s078_1 NR221206-1807/21_16-UB (database version 18.20.600) {superthreading v2.17}
[05/04 15:19:00     18s] @(#)CDS: AAE 21.16-s035 (64bit) 12/07/2022 (Linux 3.10.0-693.el7.x86_64)
[05/04 15:19:00     18s] @(#)CDS: CTE 21.16-s024_1 () Dec  5 2022 05:41:45 ( )
[05/04 15:19:00     18s] @(#)CDS: SYNTECH 21.16-s009_1 () Nov  9 2022 03:47:50 ( )
[05/04 15:19:00     18s] @(#)CDS: CPE v21.16-s066
[05/04 15:19:00     18s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[05/04 15:19:00     18s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[05/04 15:19:00     18s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/04 15:19:00     18s] @(#)CDS: RCDB 11.15.0
[05/04 15:19:00     18s] @(#)CDS: STYLUS 21.12-s016_1 (10/12/2022 04:51 PDT)
[05/04 15:19:00     18s] @(#)CDS: SystemPlanner-21.16Rel-9566 (21.16) (2022-11-01 15:06:10+0800)
[05/04 15:19:00     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1690631_micro27_ym3000_oeukSY.

[05/04 15:19:00     18s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[05/04 15:19:04     20s] 
[05/04 15:19:04     20s] **INFO:  MMMC transition support version v31-84 
[05/04 15:19:04     20s] 
[05/04 15:19:04     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/04 15:19:04     20s] <CMD> suppressMessage ENCEXT-2799
[05/04 15:19:04     20s] <CMD> win
[05/04 15:19:26     22s] <CMD> set init_verilog ../../../dc_syn/dc/ibex/ibex_top.nl.v
[05/04 15:19:26     22s] <CMD> set init_io_file ../../innovus/ibex/ibex_top.io
[05/04 15:19:26     22s] <CMD> set init_lef_file {/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef  /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef}
[05/04 15:19:26     22s] <CMD> set init_mmmc_file ./mmmc.view
[05/04 15:19:26     22s] <CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[05/04 15:19:26     22s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[05/04 15:19:26     22s] <CMD> set init_pwr_net VDD
[05/04 15:19:26     22s] <CMD> set init_gnd_net VSS
[05/04 15:19:26     22s] <CMD> set_message -no_limit
[05/04 15:19:26     22s] <CMD> init_design
[05/04 15:19:26     22s] #% Begin Load MMMC data ... (date=05/04 15:19:26, mem=1009.1M)
[05/04 15:19:26     22s] #% End Load MMMC data ... (date=05/04 15:19:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.4M, current mem=1010.4M)
[05/04 15:19:26     22s] 
[05/04 15:19:26     22s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef ...
[05/04 15:19:26     22s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/04 15:19:26     22s] The LEF parser will ignore this statement.
[05/04 15:19:26     22s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 48.
[05/04 15:19:26     22s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/04 15:19:26     22s] The LEF parser will ignore this statement.
[05/04 15:19:26     22s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 369.
[05/04 15:19:26     22s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/04 15:19:26     22s] The LEF parser will ignore this statement.
[05/04 15:19:26     22s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 379.
[05/04 15:19:26     22s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/04 15:19:26     22s] The LEF parser will ignore this statement.
[05/04 15:19:26     22s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 389.
[05/04 15:19:26     22s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[05/04 15:19:26     22s] The LEF parser will ignore this statement.
[05/04 15:19:26     22s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 399.
[05/04 15:19:26     22s] 
[05/04 15:19:26     22s] Loading LEF file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef ...
[05/04 15:19:26     22s] Set DBUPerIGU to M2 pitch 400.
[05/04 15:19:26     22s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef at line 68760.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'XNOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNTSCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIELOTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TIEHITS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SMDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SEDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'BRB' in macro 'RFRDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NOR2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MX2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'MDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'ICO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKXOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKMX2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKINVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'PP' in macro 'BMXX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'PPN' in macro 'BMXIX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'X2' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'A' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AOI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AO21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'AND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'S' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CON' in macro 'ACHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO' in macro 'ACHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO1' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] **WARN: (IMPLF-201):	Pin 'CO0' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/04 15:19:26     22s] Type 'man IMPLF-201' for more detail.
[05/04 15:19:26     22s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/04 15:19:26     22s] Loading view definition file from ./mmmc.view
[05/04 15:19:26     22s] Reading typical_lib timing library '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib' ...
[05/04 15:19:28     23s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TS'. The cell will only be used for analysis. (File /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib)
[05/04 15:19:28     23s] Read 527 cells in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' 
[05/04 15:19:28     23s] Ending "PreSetAnalysisView" (total cpu=0:00:01.4, real=0:00:02.0, peak res=1112.9M, current mem=1034.7M)
[05/04 15:19:28     23s] *** End library_loading (cpu=0.02min, real=0.03min, mem=43.5M, fe_cpu=0.40min, fe_real=0.93min, fe_mem=1099.2M) ***
[05/04 15:19:28     23s] #% Begin Load netlist data ... (date=05/04 15:19:28, mem=1034.7M)
[05/04 15:19:28     23s] *** Begin netlist parsing (mem=1099.2M) ***
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNTSCAX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TLATNCAX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIELOTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TIEHITS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'TBUFX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SMDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFSHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFNSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RFRDX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2R1WX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF1R1WX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI33X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI32X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI31X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI2BB1X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI221X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BBX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR2BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND3BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND2BX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MX2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'INVX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'HOLDX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DLY1X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFTRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFSHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFRHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFNSRX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR42X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR32X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CMPR22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKXOR2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKINVX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKBUFX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX3TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX20TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX16TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BUFX12TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BMXIX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'BENCX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI33X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI32X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI31X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI2BB1X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI222X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI221X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AOI211X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO22X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AO21X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND4X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND3X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2XLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X8TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X6TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AND2X1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AHCSHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'AFCSHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDHX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHXLTS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ADDFHX1TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSIHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCONX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX4TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ACCSHCINX2TS' is defined in LEF but not in the timing library.
[05/04 15:19:28     23s] Type 'man IMPVL-159' for more detail.
[05/04 15:19:28     23s] Created 527 new cells from 1 timing libraries.
[05/04 15:19:28     23s] Reading netlist ...
[05/04 15:19:28     23s] Backslashed names will retain backslash and a trailing blank character.
[05/04 15:19:28     23s] Reading verilog netlist '../../../dc_syn/dc/ibex/ibex_top.nl.v'
[05/04 15:19:28     23s] **WARN: (IMPVL-346):	Module 'GTECH_NOT' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[05/04 15:19:28     23s] Type 'man IMPVL-346' for more detail.
[05/04 15:19:28     23s] 
[05/04 15:19:28     23s] *** Memory Usage v#1 (Current mem = 1102.164M, initial mem = 491.906M) ***
[05/04 15:19:28     23s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1102.2M) ***
[05/04 15:19:28     23s] #% End Load netlist data ... (date=05/04 15:19:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=1058.9M, current mem=1058.9M)
[05/04 15:19:28     23s] Top level cell is ibex_top.
[05/04 15:19:28     24s] Hooked 527 DB cells to tlib cells.
[05/04 15:19:28     24s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1068.2M, current mem=1068.2M)
[05/04 15:19:28     24s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'GTECH_NOT' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[05/04 15:19:28     24s] Type 'man IMPDB-2504' for more detail.
[05/04 15:19:28     24s] Cell 'GTECH_NOT' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Z' of cell 'GTECH_NOT' as output for net 'out_o[3]' in module 'prim_generic_buf_Width4'.
[05/04 15:19:28     24s] 1 empty module found.
[05/04 15:19:28     24s] Starting recursive module instantiation check.
[05/04 15:19:28     24s] No recursion found.
[05/04 15:19:28     24s] Term dir updated for 0 vinsts of 1 cells.
[05/04 15:19:28     24s] Building hierarchical netlist for Cell ibex_top ...
[05/04 15:19:29     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:19:29     24s] Type 'man IMPECO-560' for more detail.
[05/04 15:19:29     24s] *** Netlist is NOT unique.
[05/04 15:19:29     24s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[05/04 15:19:29     24s] ** info: there are 635 modules.
[05/04 15:19:29     24s] ** info: there are 13101 stdCell insts.
[05/04 15:19:29     24s] 
[05/04 15:19:29     24s] *** Memory Usage v#1 (Current mem = 1166.078M, initial mem = 491.906M) ***
[05/04 15:19:29     24s] Reading IO assignment file "../../innovus/ibex/ibex_top.io" ...
[05/04 15:19:29     24s] **Warn: ignored IO file "../../innovus/ibex/ibex_top.io" line 477: Pin: test_si E 2 0.2000 0.6000
  Reason: unable to determine object from name.
[05/04 15:19:29     24s] **Warn: ignored IO file "../../innovus/ibex/ibex_top.io" line 478: Pin: test_so E 2 0.2000 0.6000
  Reason: unable to determine object from name.
[05/04 15:19:29     24s] Start create_tracks
[05/04 15:19:29     24s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[05/04 15:19:29     24s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[05/04 15:19:29     24s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[05/04 15:19:29     24s] Extraction setup Started 
[05/04 15:19:29     24s] 
[05/04 15:19:29     24s] Trim Metal Layers:
[05/04 15:19:29     24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/04 15:19:29     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2773' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2776' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2776' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2776' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2776' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2776' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2776' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/04 15:19:29     24s] Type 'man IMPEXT-2776' for more detail.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0745 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0455 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.00768 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0084 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/04 15:19:29     24s] Summary of Active RC-Corners : 
[05/04 15:19:29     24s]  
[05/04 15:19:29     24s]  Analysis View: typical
[05/04 15:19:29     24s]     RC-Corner Name        : typical_rc
[05/04 15:19:29     24s]     RC-Corner Index       : 0
[05/04 15:19:29     24s]     RC-Corner Temperature : 25 Celsius
[05/04 15:19:29     24s]     RC-Corner Cap Table   : ''
[05/04 15:19:29     24s]     RC-Corner PreRoute Res Factor         : 1
[05/04 15:19:29     24s]     RC-Corner PreRoute Cap Factor         : 1
[05/04 15:19:29     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/04 15:19:29     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/04 15:19:29     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/04 15:19:29     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/04 15:19:29     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/04 15:19:29     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/04 15:19:29     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/04 15:19:29     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/04 15:19:29     24s] 
[05/04 15:19:29     24s] Trim Metal Layers:
[05/04 15:19:29     24s] LayerId::1 widthSet size::1
[05/04 15:19:29     24s] LayerId::2 widthSet size::1
[05/04 15:19:29     24s] LayerId::3 widthSet size::1
[05/04 15:19:29     24s] LayerId::4 widthSet size::1
[05/04 15:19:29     24s] LayerId::5 widthSet size::1
[05/04 15:19:29     24s] LayerId::6 widthSet size::1
[05/04 15:19:29     24s] LayerId::7 widthSet size::1
[05/04 15:19:29     24s] LayerId::8 widthSet size::1
[05/04 15:19:29     24s] Updating RC grid for preRoute extraction ...
[05/04 15:19:29     24s] eee: pegSigSF::1.070000
[05/04 15:19:29     24s] Initializing multi-corner resistance tables ...
[05/04 15:19:29     24s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:19:29     24s] {RT typical_rc 0 8 8 {4 1} {7 0} 2}
[05/04 15:19:29     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.373400 newSi=0.000000 wHLS=0.933500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:19:29     24s] *Info: initialize multi-corner CTS.
[05/04 15:19:29     24s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.9M, current mem=1103.5M)
[05/04 15:19:29     24s] Reading timing constraints file '../../../dc_syn/dc/ibex/ibex_top.syn.sdc' ...
[05/04 15:19:29     24s] Current (total cpu=0:00:24.7, real=0:00:57.0, peak res=1355.0M, current mem=1355.0M)
[05/04 15:19:29     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../../dc_syn/dc/ibex/ibex_top.syn.sdc, Line 8).
[05/04 15:19:29     24s] 
[05/04 15:19:29     24s] INFO (CTE): Reading of timing constraints file ../../../dc_syn/dc/ibex/ibex_top.syn.sdc completed, with 1 WARNING
[05/04 15:19:29     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1449.9M, current mem=1449.9M)
[05/04 15:19:29     24s] Current (total cpu=0:00:25.0, real=0:00:57.0, peak res=1449.9M, current mem=1449.9M)
[05/04 15:19:29     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/04 15:19:29     24s] 
[05/04 15:19:29     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/04 15:19:29     25s] Summary for sequential cells identification: 
[05/04 15:19:29     25s]   Identified SBFF number: 120
[05/04 15:19:29     25s]   Identified MBFF number: 0
[05/04 15:19:29     25s]   Identified SB Latch number: 0
[05/04 15:19:29     25s]   Identified MB Latch number: 0
[05/04 15:19:29     25s]   Not identified SBFF number: 0
[05/04 15:19:29     25s]   Not identified MBFF number: 0
[05/04 15:19:29     25s]   Not identified SB Latch number: 0
[05/04 15:19:29     25s]   Not identified MB Latch number: 0
[05/04 15:19:29     25s]   Number of sequential cells which are not FFs: 34
[05/04 15:19:29     25s] Total number of combinational cells: 363
[05/04 15:19:29     25s] Total number of sequential cells: 154
[05/04 15:19:29     25s] Total number of tristate cells: 10
[05/04 15:19:29     25s] Total number of level shifter cells: 0
[05/04 15:19:29     25s] Total number of power gating cells: 0
[05/04 15:19:29     25s] Total number of isolation cells: 0
[05/04 15:19:29     25s] Total number of power switch cells: 0
[05/04 15:19:29     25s] Total number of pulse generator cells: 0
[05/04 15:19:29     25s] Total number of always on buffers: 0
[05/04 15:19:29     25s] Total number of retention cells: 0
[05/04 15:19:29     25s] Total number of physical cells: 0
[05/04 15:19:29     25s] List of usable buffers: BUFX12TS BUFX16TS BUFX20TS BUFX3TS BUFX2TS BUFX4TS BUFX6TS BUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS
[05/04 15:19:29     25s] Total number of usable buffers: 16
[05/04 15:19:29     25s] List of unusable buffers:
[05/04 15:19:29     25s] Total number of unusable buffers: 0
[05/04 15:19:29     25s] List of usable inverters: CLKINVX1TS CLKINVX12TS CLKINVX16TS CLKINVX20TS CLKINVX2TS CLKINVX3TS INVX1TS CLKINVX4TS CLKINVX6TS CLKINVX8TS INVX12TS INVX16TS INVX20TS INVX2TS INVX3TS INVXLTS INVX4TS INVX6TS INVX8TS
[05/04 15:19:29     25s] Total number of usable inverters: 19
[05/04 15:19:29     25s] List of unusable inverters: RFRDX2TS RFRDX1TS RFRDX4TS
[05/04 15:19:29     25s] Total number of unusable inverters: 3
[05/04 15:19:29     25s] List of identified usable delay cells: DLY1X1TS DLY1X4TS DLY2X1TS DLY2X4TS DLY3X1TS DLY3X4TS DLY4X1TS DLY4X4TS
[05/04 15:19:29     25s] Total number of identified usable delay cells: 8
[05/04 15:19:29     25s] List of identified unusable delay cells:
[05/04 15:19:29     25s] Total number of identified unusable delay cells: 0
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] TimeStamp Deleting Cell Server End ...
[05/04 15:19:29     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1472.4M, current mem=1472.4M)
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 15:19:29     25s] Summary for sequential cells identification: 
[05/04 15:19:29     25s]   Identified SBFF number: 120
[05/04 15:19:29     25s]   Identified MBFF number: 0
[05/04 15:19:29     25s]   Identified SB Latch number: 0
[05/04 15:19:29     25s]   Identified MB Latch number: 0
[05/04 15:19:29     25s]   Not identified SBFF number: 0
[05/04 15:19:29     25s]   Not identified MBFF number: 0
[05/04 15:19:29     25s]   Not identified SB Latch number: 0
[05/04 15:19:29     25s]   Not identified MB Latch number: 0
[05/04 15:19:29     25s]   Number of sequential cells which are not FFs: 34
[05/04 15:19:29     25s]  Visiting view : typical
[05/04 15:19:29     25s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:19:29     25s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:19:29     25s]  Visiting view : typical
[05/04 15:19:29     25s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:19:29     25s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:19:29     25s] TLC MultiMap info (StdDelay):
[05/04 15:19:29     25s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 15:19:29     25s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 15:19:29     25s]  Setting StdDelay to: 55.8ps
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] TimeStamp Deleting Cell Server End ...
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:19:29     25s] Severity  ID               Count  Summary                                  
[05/04 15:19:29     25s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/04 15:19:29     25s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/04 15:19:29     25s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/04 15:19:29     25s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/04 15:19:29     25s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[05/04 15:19:29     25s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/04 15:19:29     25s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[05/04 15:19:29     25s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[05/04 15:19:29     25s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/04 15:19:29     25s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/04 15:19:29     25s] *** Message Summary: 1741 warning(s), 0 error(s)
[05/04 15:19:29     25s] 
[05/04 15:19:29     25s] <CMD> floorPlan -s 738 738.0 8.4 8.4 8.4 8.4
[05/04 15:19:30     25s] Start create_tracks
[05/04 15:19:30     25s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[05/04 15:19:30     25s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[05/04 15:19:30     25s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[05/04 15:19:30     25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/04 15:19:30     25s] <CMD> redraw
[05/04 15:19:30     25s] <CMD> fit
[05/04 15:19:30     25s] #####################
[05/04 15:19:30     25s] ###
[05/04 15:19:30     25s] ### Power Routing ...
[05/04 15:19:30     25s] ###
[05/04 15:19:30     25s] #####################
[05/04 15:19:30     25s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/04 15:19:30     25s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/04 15:19:30     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/04 15:19:30     25s] 13101 new pwr-pin connections were made to global net 'VDD'.
[05/04 15:19:30     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/04 15:19:30     25s] 13101 new gnd-pin connections were made to global net 'VSS'.
[05/04 15:19:30     25s] <CMD> applyGlobalNets
[05/04 15:19:30     25s] *** Checked 4 GNC rules.
[05/04 15:19:30     25s] *** Applying global-net connections...
[05/04 15:19:30     25s] 13101 new pwr-pin connections were made to global net 'VDD'.
[05/04 15:19:30     25s] 13101 new gnd-pin connections were made to global net 'VSS'.
[05/04 15:19:30     25s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/04 15:19:30     25s] <CMD> redraw
[05/04 15:19:30     25s] <CMD> addRing -nets {VDD VSS} -type core_rings -layer {top M3 bottom M3 left M2 right M2} -width 2.4 -spacing 1.2 -center 1
[05/04 15:19:30     25s] #% Begin addRing (date=05/04 15:19:30, mem=1477.4M)
[05/04 15:19:30     25s] 
[05/04 15:19:30     25s] 
[05/04 15:19:30     25s] viaInitial starts at Sat May  4 15:19:30 2024
viaInitial ends at Sat May  4 15:19:30 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.5M)
[05/04 15:19:30     25s] Ring generation is complete.
[05/04 15:19:30     25s] vias are now being generated.
[05/04 15:19:30     25s] addRing created 8 wires.
[05/04 15:19:30     25s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/04 15:19:30     25s] +--------+----------------+----------------+
[05/04 15:19:30     25s] |  Layer |     Created    |     Deleted    |
[05/04 15:19:30     25s] +--------+----------------+----------------+
[05/04 15:19:30     25s] |   M2   |        4       |       NA       |
[05/04 15:19:30     25s] |   V2   |        8       |        0       |
[05/04 15:19:30     25s] |   M3   |        4       |       NA       |
[05/04 15:19:30     25s] +--------+----------------+----------------+
[05/04 15:19:30     25s] #% End addRing (date=05/04 15:19:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1481.4M, current mem=1481.4M)
[05/04 15:19:30     25s] <CMD> redraw
[05/04 15:19:30     25s] <CMD> addStripe -block_ring_top_layer_limit MG -block_ring_bottom_layer_limit M3 -padcore_ring_top_layer_limit MG -padcore_ring_bottom_layer_limit M3 -max_same_layer_jog_length 4 -merge_stripes_value 4 -layer MQ -set_to_set_distance 6 -width 2 -spacing 1 -nets {VDD VSS} -direction vertical -area {5 5 748 748}
[05/04 15:19:30     25s] #% Begin addStripe (date=05/04 15:19:30, mem=1481.4M)
[05/04 15:19:30     25s] 
[05/04 15:19:30     25s] Initialize fgc environment(mem: 1561.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Starting stripe generation ...
[05/04 15:19:30     25s] Non-Default Mode Option Settings :
[05/04 15:19:30     25s]   NONE
[05/04 15:19:30     25s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Stripe generation is complete.
[05/04 15:19:30     25s] vias are now being generated.
[05/04 15:19:30     25s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer MQ & M2 at (5.00, 5.00) (7.00, 748.00).
[05/04 15:19:30     25s] addStripe created 248 wires.
[05/04 15:19:30     25s] ViaGen created 248 vias, deleted 0 via to avoid violation.
[05/04 15:19:30     25s] +--------+----------------+----------------+
[05/04 15:19:30     25s] |  Layer |     Created    |     Deleted    |
[05/04 15:19:30     25s] +--------+----------------+----------------+
[05/04 15:19:30     25s] |   VL   |       248      |        0       |
[05/04 15:19:30     25s] |   MQ   |       248      |       NA       |
[05/04 15:19:30     25s] +--------+----------------+----------------+
[05/04 15:19:30     25s] #% End addStripe (date=05/04 15:19:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1483.0M, current mem=1483.0M)
[05/04 15:19:30     25s] <CMD> addStripe -block_ring_top_layer_limit MG -block_ring_bottom_layer_limit M3 -padcore_ring_top_layer_limit MG -padcore_ring_bottom_layer_limit M3 -max_same_layer_jog_length 4 -merge_stripes_value 4 -layer MG -set_to_set_distance 6 -width 2 -spacing 1 -nets {VDD VSS} -direction horizontal -area {5 5 748 748}
[05/04 15:19:30     25s] #% Begin addStripe (date=05/04 15:19:30, mem=1483.0M)
[05/04 15:19:30     25s] 
[05/04 15:19:30     25s] Initialize fgc environment(mem: 1561.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Starting stripe generation ...
[05/04 15:19:30     25s] Non-Default Mode Option Settings :
[05/04 15:19:30     25s]   NONE
[05/04 15:19:30     25s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1561.5M)
[05/04 15:19:30     25s] Stripe generation is complete.
[05/04 15:19:30     25s] vias are now being generated.
[05/04 15:19:30     25s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer MG & M3 at (5.00, 5.00) (748.00, 7.00).
[05/04 15:19:31     27s] addStripe created 248 wires.
[05/04 15:19:31     27s] ViaGen created 30999 vias, deleted 0 via to avoid violation.
[05/04 15:19:31     27s] +--------+----------------+----------------+
[05/04 15:19:31     27s] |  Layer |     Created    |     Deleted    |
[05/04 15:19:31     27s] +--------+----------------+----------------+
[05/04 15:19:31     27s] |   V2   |       123      |        0       |
[05/04 15:19:31     27s] |   VL   |       124      |        0       |
[05/04 15:19:31     27s] |   VQ   |      30752     |        0       |
[05/04 15:19:31     27s] |   MG   |       248      |       NA       |
[05/04 15:19:31     27s] +--------+----------------+----------------+
[05/04 15:19:32     27s] #% End addStripe (date=05/04 15:19:31, total cpu=0:00:01.8, real=0:00:02.0, peak res=1487.1M, current mem=1486.6M)
[05/04 15:19:32     27s] <CMD> sroute -nets {VDD VSS} -allowJogging 0 -allowLayerChange 0
[05/04 15:19:32     27s] #% Begin sroute (date=05/04 15:19:32, mem=1486.6M)
[05/04 15:19:32     27s] *** Begin SPECIAL ROUTE on Sat May  4 15:19:32 2024 ***
[05/04 15:19:32     27s] SPECIAL ROUTE ran on directory: /homes/user/stud/fall23/ym3000/ibex_/ibex/APR/innovus/ibex
[05/04 15:19:32     27s] SPECIAL ROUTE ran on machine: micro27 (Linux 4.18.0-513.24.1.el8_9.x86_64 x86_64 3.20Ghz)
[05/04 15:19:32     27s] 
[05/04 15:19:32     27s] Begin option processing ...
[05/04 15:19:32     27s] srouteConnectPowerBump set to false
[05/04 15:19:32     27s] routeSelectNet set to "VDD VSS"
[05/04 15:19:32     27s] routeSpecial set to true
[05/04 15:19:32     27s] srouteConnectConverterPin set to false
[05/04 15:19:32     27s] srouteFollowCorePinEnd set to 3
[05/04 15:19:32     27s] srouteNoLayerChangeRoute set to true
[05/04 15:19:32     27s] sroutePadPinAllPorts set to true
[05/04 15:19:32     27s] sroutePreserveExistingRoutes set to true
[05/04 15:19:32     27s] srouteRoutePowerBarPortOnBothDir set to true
[05/04 15:19:32     27s] srouteStraightConnections set to "straightWithDrcClean"
[05/04 15:19:32     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3095.00 megs.
[05/04 15:19:32     27s] 
[05/04 15:19:32     27s] Reading DB technology information...
[05/04 15:19:32     27s] Finished reading DB technology information.
[05/04 15:19:32     27s] Reading floorplan and netlist information...
[05/04 15:19:32     27s] Finished reading floorplan and netlist information.
[05/04 15:19:32     27s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/04 15:19:32     27s] Read in 535 macros, 68 used
[05/04 15:19:32     27s] Read in 67 components
[05/04 15:19:32     27s]   67 core components: 67 unplaced, 0 placed, 0 fixed
[05/04 15:19:32     27s] Read in 655 physical pins
[05/04 15:19:32     27s]   655 physical pins: 0 unplaced, 0 placed, 655 fixed
[05/04 15:19:32     27s] Read in 655 nets
[05/04 15:19:32     27s] Read in 2 special nets, 2 routed
[05/04 15:19:32     27s] Read in 789 terminals
[05/04 15:19:32     27s] 2 nets selected.
[05/04 15:19:32     27s] 
[05/04 15:19:32     27s] Begin power routing ...
[05/04 15:19:32     27s] #create default rule from bind_ndr_rule rule=0x7fd9c84dd450 0x7fd9a7896ff0
[05/04 15:19:32     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:19:32     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/04 15:19:32     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/04 15:19:32     27s] Type 'man IMPSR-1256' for more detail.
[05/04 15:19:32     27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/04 15:19:32     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/04 15:19:32     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/04 15:19:32     27s] Type 'man IMPSR-1256' for more detail.
[05/04 15:19:32     27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/04 15:19:34     29s] CPU time for VDD FollowPin 2 seconds
[05/04 15:19:36     32s] CPU time for VSS FollowPin 2 seconds
[05/04 15:19:37     32s]   Number of IO ports routed: 0
[05/04 15:19:37     32s]   Number of Block ports routed: 0
[05/04 15:19:37     32s]   Number of Stripe ports routed: 248  open: 124
[05/04 15:19:37     32s]   Number of Core ports routed: 412
[05/04 15:19:37     32s]   Number of Pad ports routed: 0
[05/04 15:19:37     32s]   Number of Power Bump ports routed: 0
[05/04 15:19:37     32s]   Number of Followpin connections: 206
[05/04 15:19:37     32s] End power routing: cpu: 0:00:05, real: 0:00:05, peak: 3129.00 megs.
[05/04 15:19:37     32s] 
[05/04 15:19:37     32s] 
[05/04 15:19:37     32s] 
[05/04 15:19:37     32s]  Begin updating DB with routing results ...
[05/04 15:19:37     32s]  Updating DB with 655 io pins ...
[05/04 15:19:37     32s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/04 15:19:37     32s] Pin and blockage extraction finished
[05/04 15:19:37     32s] 
[05/04 15:19:37     32s] sroute created 660 wires.
[05/04 15:19:37     32s] ViaGen created 77088 vias, deleted 0 via to avoid violation.
[05/04 15:19:37     32s] +--------+----------------+----------------+
[05/04 15:19:37     32s] |  Layer |     Created    |     Deleted    |
[05/04 15:19:37     32s] +--------+----------------+----------------+
[05/04 15:19:37     32s] |   M1   |       412      |       NA       |
[05/04 15:19:37     32s] |   V1   |      25544     |        0       |
[05/04 15:19:37     32s] |   V2   |      25648     |        0       |
[05/04 15:19:37     32s] |   VL   |      25772     |        0       |
[05/04 15:19:37     32s] |   MQ   |       124      |       NA       |
[05/04 15:19:37     32s] |   VQ   |       124      |        0       |
[05/04 15:19:37     32s] |   MG   |       124      |       NA       |
[05/04 15:19:37     32s] +--------+----------------+----------------+
[05/04 15:19:37     32s] #% End sroute (date=05/04 15:19:37, total cpu=0:00:05.2, real=0:00:05.0, peak res=1543.8M, current mem=1512.2M)
[05/04 15:19:37     32s] <CMD> sroute -nets VDD -padPinLayerRange {1 3}
[05/04 15:19:37     32s] #% Begin sroute (date=05/04 15:19:37, mem=1512.2M)
[05/04 15:19:37     32s] **WARN: (IMPSR-4058):	Sroute option: padPinLayerRange should be used in conjunction with option: -connect padPin. 
[05/04 15:19:37     32s] *** Begin SPECIAL ROUTE on Sat May  4 15:19:37 2024 ***
[05/04 15:19:37     32s] SPECIAL ROUTE ran on directory: /homes/user/stud/fall23/ym3000/ibex_/ibex/APR/innovus/ibex
[05/04 15:19:37     32s] SPECIAL ROUTE ran on machine: micro27 (Linux 4.18.0-513.24.1.el8_9.x86_64 x86_64 3.20Ghz)
[05/04 15:19:37     32s] 
[05/04 15:19:37     32s] Begin option processing ...
[05/04 15:19:37     32s] srouteConnectPowerBump set to false
[05/04 15:19:37     32s] routeSelectNet set to "VDD"
[05/04 15:19:37     32s] routeSpecial set to true
[05/04 15:19:37     32s] srouteConnectConverterPin set to false
[05/04 15:19:37     32s] srouteFollowCorePinEnd set to 3
[05/04 15:19:37     32s] srouteJogControl set to "preferWithChanges differentLayer"
[05/04 15:19:37     32s] srouteMaxPadPinLayer set to 3
[05/04 15:19:37     32s] srouteMinPadPinLayer set to 1
[05/04 15:19:37     32s] sroutePadPinAllPorts set to true
[05/04 15:19:37     32s] sroutePreserveExistingRoutes set to true
[05/04 15:19:37     32s] srouteRoutePowerBarPortOnBothDir set to true
[05/04 15:19:37     32s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3129.00 megs.
[05/04 15:19:37     32s] 
[05/04 15:19:37     32s] Reading DB technology information...
[05/04 15:19:37     32s] Finished reading DB technology information.
[05/04 15:19:37     32s] Reading floorplan and netlist information...
[05/04 15:19:37     32s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[05/04 15:19:37     32s] Finished reading floorplan and netlist information.
[05/04 15:19:37     32s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/04 15:19:37     32s] Read in 535 macros, 68 used
[05/04 15:19:37     32s] Read in 67 components
[05/04 15:19:37     32s]   67 core components: 67 unplaced, 0 placed, 0 fixed
[05/04 15:19:37     32s] Read in 655 physical pins
[05/04 15:19:37     32s]   655 physical pins: 0 unplaced, 0 placed, 655 fixed
[05/04 15:19:37     32s] Read in 655 nets
[05/04 15:19:37     32s] Read in 2 special nets, 2 routed
[05/04 15:19:37     32s] Read in 789 terminals
[05/04 15:19:37     32s] 1 net selected.
[05/04 15:19:37     32s] 
[05/04 15:19:37     32s] Begin power routing ...
[05/04 15:19:38     33s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/04 15:19:38     33s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/04 15:19:38     33s] Type 'man IMPSR-1256' for more detail.
[05/04 15:19:38     33s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/04 15:19:38     33s] CPU time for VDD FollowPin 0 seconds
[05/04 15:19:41     36s]   Number of IO ports routed: 0
[05/04 15:19:41     36s]   Number of Block ports routed: 0
[05/04 15:19:41     36s]   Number of Stripe ports routed: 124
[05/04 15:19:41     36s]   Number of Core ports routed: 0
[05/04 15:19:41     36s]   Number of Pad ports routed: 0
[05/04 15:19:41     36s]   Number of Power Bump ports routed: 0
[05/04 15:19:41     36s] End power routing: cpu: 0:00:03, real: 0:00:04, peak: 3166.00 megs.
[05/04 15:19:41     36s] 
[05/04 15:19:41     36s] 
[05/04 15:19:41     36s] 
[05/04 15:19:41     36s]  Begin updating DB with routing results ...
[05/04 15:19:41     36s]  Updating DB with 655 io pins ...
[05/04 15:19:41     36s]  Updating DB with 6 via definition ...
[05/04 15:19:41     36s] 
sroute post-processing starts at Sat May  4 15:19:41 2024
The viaGen is rebuilding shadow vias for net VDD.
[05/04 15:19:42     37s] sroute post-processing ends at Sat May  4 15:19:42 2024
sroute created 569 wires.
[05/04 15:19:42     37s] ViaGen created 382 vias, deleted 0 via to avoid violation.
[05/04 15:19:42     37s] +--------+----------------+----------------+
[05/04 15:19:42     37s] |  Layer |     Created    |     Deleted    |
[05/04 15:19:42     37s] +--------+----------------+----------------+
[05/04 15:19:42     37s] |   V1   |        8       |        0       |
[05/04 15:19:42     37s] |   V2   |       129      |        0       |
[05/04 15:19:42     37s] |   M3   |       248      |       NA       |
[05/04 15:19:42     37s] |   VL   |       121      |        0       |
[05/04 15:19:42     37s] |   MQ   |       197      |       NA       |
[05/04 15:19:42     37s] |   VQ   |       124      |        0       |
[05/04 15:19:42     37s] |   MG   |       124      |       NA       |
[05/04 15:19:42     37s] +--------+----------------+----------------+
[05/04 15:19:42     37s] #% End sroute (date=05/04 15:19:42, total cpu=0:00:04.9, real=0:00:05.0, peak res=1580.6M, current mem=1512.8M)
[05/04 15:19:42     37s] <CMD> sroute -nets VSS -padPinLayerRange {1 3}
[05/04 15:19:42     37s] #% Begin sroute (date=05/04 15:19:42, mem=1512.8M)
[05/04 15:19:42     37s] **WARN: (IMPSR-4058):	Sroute option: padPinLayerRange should be used in conjunction with option: -connect padPin. 
[05/04 15:19:42     37s] *** Begin SPECIAL ROUTE on Sat May  4 15:19:42 2024 ***
[05/04 15:19:42     37s] SPECIAL ROUTE ran on directory: /homes/user/stud/fall23/ym3000/ibex_/ibex/APR/innovus/ibex
[05/04 15:19:42     37s] SPECIAL ROUTE ran on machine: micro27 (Linux 4.18.0-513.24.1.el8_9.x86_64 x86_64 3.20Ghz)
[05/04 15:19:42     37s] 
[05/04 15:19:42     37s] Begin option processing ...
[05/04 15:19:42     37s] srouteConnectPowerBump set to false
[05/04 15:19:42     37s] routeSelectNet set to "VSS"
[05/04 15:19:42     37s] routeSpecial set to true
[05/04 15:19:42     37s] srouteConnectConverterPin set to false
[05/04 15:19:42     37s] srouteFollowCorePinEnd set to 3
[05/04 15:19:42     37s] srouteJogControl set to "preferWithChanges differentLayer"
[05/04 15:19:42     37s] srouteMaxPadPinLayer set to 3
[05/04 15:19:42     37s] srouteMinPadPinLayer set to 1
[05/04 15:19:42     37s] sroutePadPinAllPorts set to true
[05/04 15:19:42     37s] sroutePreserveExistingRoutes set to true
[05/04 15:19:42     37s] srouteRoutePowerBarPortOnBothDir set to true
[05/04 15:19:42     37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3166.00 megs.
[05/04 15:19:42     37s] 
[05/04 15:19:42     37s] Reading DB technology information...
[05/04 15:19:42     37s] Finished reading DB technology information.
[05/04 15:19:42     37s] Reading floorplan and netlist information...
[05/04 15:19:42     37s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[05/04 15:19:42     37s] Finished reading floorplan and netlist information.
[05/04 15:19:42     37s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/04 15:19:42     37s] Read in 535 macros, 68 used
[05/04 15:19:42     37s] Read in 67 components
[05/04 15:19:42     37s]   67 core components: 67 unplaced, 0 placed, 0 fixed
[05/04 15:19:42     37s] Read in 655 physical pins
[05/04 15:19:42     37s]   655 physical pins: 0 unplaced, 0 placed, 655 fixed
[05/04 15:19:42     37s] Read in 655 nets
[05/04 15:19:42     37s] Read in 2 special nets, 2 routed
[05/04 15:19:42     37s] Read in 789 terminals
[05/04 15:19:42     37s] 1 net selected.
[05/04 15:19:42     37s] 
[05/04 15:19:42     37s] Begin power routing ...
[05/04 15:19:42     38s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/04 15:19:42     38s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/04 15:19:42     38s] Type 'man IMPSR-1256' for more detail.
[05/04 15:19:42     38s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/04 15:19:43     38s] CPU time for VSS FollowPin 0 seconds
[05/04 15:19:43     38s]   Number of IO ports routed: 0
[05/04 15:19:43     38s]   Number of Block ports routed: 0
[05/04 15:19:43     38s]   Number of Stripe ports routed: 0
[05/04 15:19:43     38s]   Number of Core ports routed: 206
[05/04 15:19:43     38s]   Number of Pad ports routed: 0
[05/04 15:19:43     38s]   Number of Power Bump ports routed: 0
[05/04 15:19:43     38s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3166.00 megs.
[05/04 15:19:43     38s] 
[05/04 15:19:43     38s] 
[05/04 15:19:43     38s] 
[05/04 15:19:43     38s]  Begin updating DB with routing results ...
[05/04 15:19:43     38s]  Updating DB with 655 io pins ...
[05/04 15:19:43     38s]  Updating DB with 0 via definition ...
[05/04 15:19:43     38s] sroute created 0 wire.
[05/04 15:19:43     38s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/04 15:19:43     38s] #% End sroute (date=05/04 15:19:43, total cpu=0:00:00.9, real=0:00:01.0, peak res=1516.8M, current mem=1516.8M)
[05/04 15:19:43     38s] <CMD> saveDesign ibex_top.floorplan_power_ring.enc
[05/04 15:19:43     38s] #% Begin save design ... (date=05/04 15:19:43, mem=1520.1M)
[05/04 15:19:43     38s] % Begin Save ccopt configuration ... (date=05/04 15:19:43, mem=1520.1M)
[05/04 15:19:43     38s] % End Save ccopt configuration ... (date=05/04 15:19:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1520.1M, current mem=1519.0M)
[05/04 15:19:43     38s] % Begin Save netlist data ... (date=05/04 15:19:43, mem=1519.0M)
[05/04 15:19:43     38s] Writing Binary DB to ibex_top.floorplan_power_ring.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/04 15:19:43     38s] % End Save netlist data ... (date=05/04 15:19:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1519.2M, current mem=1519.2M)
[05/04 15:19:43     38s] Saving symbol-table file ...
[05/04 15:19:43     38s] Saving congestion map file ibex_top.floorplan_power_ring.enc.dat/ibex_top.route.congmap.gz ...
[05/04 15:19:43     38s] % Begin Save AAE data ... (date=05/04 15:19:43, mem=1519.4M)
[05/04 15:19:43     38s] Saving AAE Data ...
[05/04 15:19:43     38s] % End Save AAE data ... (date=05/04 15:19:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1519.4M, current mem=1519.4M)
[05/04 15:19:44     38s] Saving preference file ibex_top.floorplan_power_ring.enc.dat/gui.pref.tcl ...
[05/04 15:19:44     38s] Saving mode setting ...
[05/04 15:19:44     38s] Saving global file ...
[05/04 15:19:44     38s] % Begin Save floorplan data ... (date=05/04 15:19:44, mem=1524.6M)
[05/04 15:19:44     38s] Saving floorplan file ...
[05/04 15:19:44     38s] % End Save floorplan data ... (date=05/04 15:19:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1524.7M, current mem=1524.7M)
[05/04 15:19:44     38s] Saving PG file ibex_top.floorplan_power_ring.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Sat May  4 15:19:44 2024)
[05/04 15:19:44     38s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1601.7M) ***
[05/04 15:19:44     38s] Saving Drc markers ...
[05/04 15:19:44     38s] ... No Drc file written since there is no markers found.
[05/04 15:19:44     38s] % Begin Save placement data ... (date=05/04 15:19:44, mem=1524.9M)
[05/04 15:19:44     38s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 15:19:44     38s] Save Adaptive View Pruning View Names to Binary file
[05/04 15:19:44     38s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1604.7M) ***
[05/04 15:19:44     38s] % End Save placement data ... (date=05/04 15:19:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1525.8M, current mem=1525.8M)
[05/04 15:19:44     38s] % Begin Save routing data ... (date=05/04 15:19:44, mem=1525.8M)
[05/04 15:19:44     38s] Saving route file ...
[05/04 15:19:44     38s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1601.7M) ***
[05/04 15:19:44     38s] % End Save routing data ... (date=05/04 15:19:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.1M, current mem=1526.1M)
[05/04 15:19:44     38s] Saving property file ibex_top.floorplan_power_ring.enc.dat/ibex_top.prop
[05/04 15:19:44     38s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1604.7M) ***
[05/04 15:19:45     38s] % Begin Save power constraints data ... (date=05/04 15:19:45, mem=1527.5M)
[05/04 15:19:45     38s] % End Save power constraints data ... (date=05/04 15:19:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1527.5M, current mem=1527.5M)
[05/04 15:19:45     38s] Generated self-contained design ibex_top.floorplan_power_ring.enc.dat
[05/04 15:19:45     38s] #% End save design ... (date=05/04 15:19:45, total cpu=0:00:00.7, real=0:00:02.0, peak res=1530.5M, current mem=1530.5M)
[05/04 15:19:45     38s] *** Message Summary: 0 warning(s), 0 error(s)
[05/04 15:19:45     38s] 
[05/04 15:19:45     38s] <CMD> loadIoFile ./ibex_top.io
[05/04 15:19:45     38s] Reading IO assignment file "./ibex_top.io" ...
[05/04 15:19:45     38s] **Warn: ignored IO file "./ibex_top.io" line 477: Pin: test_si E 2 0.2000 0.6000
  Reason: unable to determine object from name.
[05/04 15:19:45     38s] **Warn: ignored IO file "./ibex_top.io" line 478: Pin: test_so E 2 0.2000 0.6000
  Reason: unable to determine object from name.
[05/04 15:19:45     38s] <CMD> redraw
[05/04 15:19:45     38s] <CMD> saveDesign ibex_top.floorplan.enc
[05/04 15:19:45     38s] #% Begin save design ... (date=05/04 15:19:45, mem=1530.5M)
[05/04 15:19:45     39s] % Begin Save ccopt configuration ... (date=05/04 15:19:45, mem=1530.5M)
[05/04 15:19:45     39s] % End Save ccopt configuration ... (date=05/04 15:19:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.5M, current mem=1530.5M)
[05/04 15:19:45     39s] % Begin Save netlist data ... (date=05/04 15:19:45, mem=1530.5M)
[05/04 15:19:45     39s] Writing Binary DB to ibex_top.floorplan.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/04 15:19:45     39s] % End Save netlist data ... (date=05/04 15:19:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.7M, current mem=1530.7M)
[05/04 15:19:45     39s] Saving symbol-table file ...
[05/04 15:19:45     39s] Saving congestion map file ibex_top.floorplan.enc.dat/ibex_top.route.congmap.gz ...
[05/04 15:19:46     39s] % Begin Save AAE data ... (date=05/04 15:19:46, mem=1530.7M)
[05/04 15:19:46     39s] Saving AAE Data ...
[05/04 15:19:46     39s] % End Save AAE data ... (date=05/04 15:19:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.7M, current mem=1530.7M)
[05/04 15:19:46     39s] Saving preference file ibex_top.floorplan.enc.dat/gui.pref.tcl ...
[05/04 15:19:46     39s] Saving mode setting ...
[05/04 15:19:46     39s] Saving global file ...
[05/04 15:19:46     39s] % Begin Save floorplan data ... (date=05/04 15:19:46, mem=1530.7M)
[05/04 15:19:46     39s] Saving floorplan file ...
[05/04 15:19:46     39s] % End Save floorplan data ... (date=05/04 15:19:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1530.7M, current mem=1530.7M)
[05/04 15:19:46     39s] Saving PG file ibex_top.floorplan.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Sat May  4 15:19:46 2024)
[05/04 15:19:46     39s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1627.5M) ***
[05/04 15:19:46     39s] Saving Drc markers ...
[05/04 15:19:46     39s] ... No Drc file written since there is no markers found.
[05/04 15:19:46     39s] % Begin Save placement data ... (date=05/04 15:19:46, mem=1530.7M)
[05/04 15:19:46     39s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 15:19:46     39s] Save Adaptive View Pruning View Names to Binary file
[05/04 15:19:46     39s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1631.5M) ***
[05/04 15:19:46     39s] % End Save placement data ... (date=05/04 15:19:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.7M, current mem=1530.7M)
[05/04 15:19:47     39s] % Begin Save routing data ... (date=05/04 15:19:46, mem=1530.7M)
[05/04 15:19:47     39s] Saving route file ...
[05/04 15:19:47     39s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1628.5M) ***
[05/04 15:19:47     39s] % End Save routing data ... (date=05/04 15:19:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.7M, current mem=1530.7M)
[05/04 15:19:47     39s] Saving property file ibex_top.floorplan.enc.dat/ibex_top.prop
[05/04 15:19:47     39s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1631.5M) ***
[05/04 15:19:47     39s] % Begin Save power constraints data ... (date=05/04 15:19:47, mem=1530.7M)
[05/04 15:19:47     39s] % End Save power constraints data ... (date=05/04 15:19:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1530.7M, current mem=1530.7M)
[05/04 15:19:47     39s] Generated self-contained design ibex_top.floorplan.enc.dat
[05/04 15:19:47     39s] #% End save design ... (date=05/04 15:19:47, total cpu=0:00:00.6, real=0:00:02.0, peak res=1530.7M, current mem=1528.3M)
[05/04 15:19:47     39s] *** Message Summary: 0 warning(s), 0 error(s)
[05/04 15:19:47     39s] 
[05/04 15:19:47     39s] ####################
[05/04 15:19:47     39s] ###
[05/04 15:19:47     39s] ### Place Design ...
[05/04 15:19:47     39s] ###
[05/04 15:19:47     39s] ####################
[05/04 15:19:47     39s] <CMD> setDesignMode -process 130 -flowEffort standard
[05/04 15:19:47     39s] ##  Process: 130           (User Set)               
[05/04 15:19:47     39s] ##     Node: (not set)                           
[05/04 15:19:47     39s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/04 15:19:47     39s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/04 15:19:47     39s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/04 15:19:47     39s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/04 15:19:47     39s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/04 15:19:47     39s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/04 15:19:47     39s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[05/04 15:19:47     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/04 15:19:47     39s] <CMD> setPinAssignMode -maxLayer 3
[05/04 15:19:47     39s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/04 15:19:47     39s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[05/04 15:19:47     39s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/04 15:19:47     39s] <CMD> setDesignMode -topRoutingLayer M3
[05/04 15:19:47     39s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[05/04 15:19:47     39s] Set Using Default Delay Limit as 1000.
[05/04 15:19:47     39s] <CMD> set delaycal_use_default_delay_limit 1000
[05/04 15:19:47     39s] <CMD> setPlaceMode -timingDriven true -congEffort high
[05/04 15:19:47     39s] <CMD> setOptMode -fixFanoutLoad true -effort high -moveInst true -reclaimArea true
[05/04 15:19:47     39s] <CMD> place_design
[05/04 15:19:47     39s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:39.7/0:01:12.9 (0.5), mem = 1627.5M
[05/04 15:19:47     39s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 1947, number of sequential = 2011, percentage of missing scan cell = 0.00% (0 / 2011)
[05/04 15:19:48     39s] #Start colorize_geometry on Sat May  4 15:19:48 2024
[05/04 15:19:48     39s] #
[05/04 15:19:48     39s] ### Time Record (colorize_geometry) is installed.
[05/04 15:19:48     39s] ### Time Record (Pre Callback) is installed.
[05/04 15:19:48     39s] ### Time Record (Pre Callback) is uninstalled.
[05/04 15:19:48     39s] ### Time Record (DB Import) is installed.
[05/04 15:19:48     39s] ### info: trigger incremental cell import ( 535 new cells ).
[05/04 15:19:48     39s] ### info: trigger incremental reloading library data ( #cell = 535 ).
[05/04 15:19:48     40s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1072969576 placement=1144108932 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:19:48     40s] ### Time Record (DB Import) is uninstalled.
[05/04 15:19:48     40s] ### Time Record (DB Export) is installed.
[05/04 15:19:48     40s] Extracting standard cell pins and blockage ...... 
[05/04 15:19:48     40s] Pin and blockage extraction finished
[05/04 15:19:48     40s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1072969576 placement=1144108932 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:19:48     40s] ### Time Record (DB Export) is uninstalled.
[05/04 15:19:48     40s] ### Time Record (Post Callback) is installed.
[05/04 15:19:48     40s] ### Time Record (Post Callback) is uninstalled.
[05/04 15:19:48     40s] #
[05/04 15:19:48     40s] #colorize_geometry statistics:
[05/04 15:19:48     40s] #Cpu time = 00:00:00
[05/04 15:19:48     40s] #Elapsed time = 00:00:00
[05/04 15:19:48     40s] #Increased memory = 20.94 (MB)
[05/04 15:19:48     40s] #Total memory = 1551.27 (MB)
[05/04 15:19:48     40s] #Peak memory = 1580.60 (MB)
[05/04 15:19:48     40s] #Number of warnings = 0
[05/04 15:19:48     40s] #Total number of warnings = 1
[05/04 15:19:48     40s] #Number of fails = 0
[05/04 15:19:48     40s] #Total number of fails = 0
[05/04 15:19:48     40s] #Complete colorize_geometry on Sat May  4 15:19:48 2024
[05/04 15:19:48     40s] #
[05/04 15:19:48     40s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:19:48     40s] ### Time Record (colorize_geometry) is uninstalled.
[05/04 15:19:48     40s] ### 
[05/04 15:19:48     40s] ###   Scalability Statistics
[05/04 15:19:48     40s] ### 
[05/04 15:19:48     40s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:19:48     40s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/04 15:19:48     40s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:19:48     40s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/04 15:19:48     40s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/04 15:19:48     40s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/04 15:19:48     40s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/04 15:19:48     40s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/04 15:19:48     40s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:19:48     40s] ### 
[05/04 15:19:48     40s] *** Starting placeDesign default flow ***
[05/04 15:19:48     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.3 mem=1646.5M
[05/04 15:19:48     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.3 mem=1646.5M
[05/04 15:19:48     40s] *** Start deleteBufferTree ***
[05/04 15:19:49     40s] Info: Detect buffers to remove automatically.
[05/04 15:19:49     40s] Analyzing netlist ...
[05/04 15:19:49     41s] Updating netlist
[05/04 15:19:49     41s] 
[05/04 15:19:49     41s] *summary: 3955 instances (buffers/inverters) removed
[05/04 15:19:49     41s] *** Finish deleteBufferTree (0:00:01.1) ***
[05/04 15:19:49     41s] **INFO: Enable pre-place timing setting for timing analysis
[05/04 15:19:49     41s] Set Using Default Delay Limit as 101.
[05/04 15:19:49     41s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/04 15:19:49     41s] Set Default Net Delay as 0 ps.
[05/04 15:19:49     41s] Set Default Net Load as 0 pF. 
[05/04 15:19:49     41s] Set Default Input Pin Transition as 1 ps.
[05/04 15:19:49     41s] **INFO: Analyzing IO path groups for slack adjustment
[05/04 15:19:50     42s] Effort level <high> specified for reg2reg_tmp.1690631 path_group
[05/04 15:19:50     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:19:51     42s] AAE DB initialization (MEM=1662.81 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/04 15:19:51     42s] #################################################################################
[05/04 15:19:51     42s] # Design Stage: PreRoute
[05/04 15:19:51     42s] # Design Name: ibex_top
[05/04 15:19:51     42s] # Design Mode: 130nm
[05/04 15:19:51     42s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:19:51     42s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:19:51     42s] # Signoff Settings: SI Off 
[05/04 15:19:51     42s] #################################################################################
[05/04 15:19:51     42s] Calculate delays in Single mode...
[05/04 15:19:51     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1674.3M, InitMEM = 1674.3M)
[05/04 15:19:51     42s] Start delay calculation (fullDC) (1 T). (MEM=1674.33)
[05/04 15:19:51     42s] siFlow : Timing analysis mode is single, using late cdB files
[05/04 15:19:51     42s] Start AAE Lib Loading. (MEM=1674.33)
[05/04 15:19:51     42s] End AAE Lib Loading. (MEM=1702.95 CPU=0:00:00.0 Real=0:00:00.0)
[05/04 15:19:51     42s] End AAE Lib Interpolated Model. (MEM=1702.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:19:52     44s] Total number of fetched objects 11916
[05/04 15:19:52     44s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:19:52     44s] End delay calculation. (MEM=1822.96 CPU=0:00:01.5 REAL=0:00:01.0)
[05/04 15:19:52     44s] End delay calculation (fullDC). (MEM=1822.96 CPU=0:00:01.8 REAL=0:00:01.0)
[05/04 15:19:52     44s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 1823.0M) ***
[05/04 15:19:53     45s] **INFO: Disable pre-place timing setting for timing analysis
[05/04 15:19:53     45s] Set Using Default Delay Limit as 1000.
[05/04 15:19:53     45s] Set Default Net Delay as 1000 ps.
[05/04 15:19:53     45s] Set Default Input Pin Transition as 0.1 ps.
[05/04 15:19:53     45s] Set Default Net Load as 0.5 pF. 
[05/04 15:19:53     45s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/04 15:19:53     45s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1805.4M, EPOCH TIME: 1714850393.516595
[05/04 15:19:53     45s] Deleted 0 physical inst  (cell - / prefix -).
[05/04 15:19:53     45s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:1805.4M, EPOCH TIME: 1714850393.517546
[05/04 15:19:53     45s] INFO: #ExclusiveGroups=0
[05/04 15:19:53     45s] INFO: There are no Exclusive Groups.
[05/04 15:19:53     45s] *** Starting "NanoPlace(TM) placement v#5 (mem=1805.4M)" ...
[05/04 15:19:53     45s] Wait...
[05/04 15:19:57     48s] *** Build Buffered Sizing Timing Model
[05/04 15:19:57     48s] (cpu=0:00:03.7 mem=1821.4M) ***
[05/04 15:19:57     49s] *** Build Virtual Sizing Timing Model
[05/04 15:19:57     49s] (cpu=0:00:04.2 mem=1821.4M) ***
[05/04 15:19:57     49s] No user-set net weight.
[05/04 15:19:57     49s] Net fanout histogram:
[05/04 15:19:57     49s] 2		: 5677 (58.3%) nets
[05/04 15:19:57     49s] 3		: 2323 (23.8%) nets
[05/04 15:19:57     49s] 4     -	14	: 1390 (14.3%) nets
[05/04 15:19:57     49s] 15    -	39	: 335 (3.4%) nets
[05/04 15:19:57     49s] 40    -	79	: 13 (0.1%) nets
[05/04 15:19:57     49s] 80    -	159	: 3 (0.0%) nets
[05/04 15:19:57     49s] 160   -	319	: 1 (0.0%) nets
[05/04 15:19:57     49s] 320   -	639	: 0 (0.0%) nets
[05/04 15:19:57     49s] 640   -	1279	: 0 (0.0%) nets
[05/04 15:19:57     49s] 1280  -	2559	: 1 (0.0%) nets
[05/04 15:19:57     49s] 2560  -	5119	: 0 (0.0%) nets
[05/04 15:19:57     49s] 5120+		: 0 (0.0%) nets
[05/04 15:19:57     49s] no activity file in design. spp won't run.
[05/04 15:19:57     49s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/04 15:19:57     49s] Scan chains were not defined.
[05/04 15:19:57     49s] Processing tracks to init pin-track alignment.
[05/04 15:19:57     49s] z: 2, totalTracks: 1
[05/04 15:19:57     49s] z: 4, totalTracks: 1
[05/04 15:19:57     49s] z: 6, totalTracks: 1
[05/04 15:19:57     49s] z: 8, totalTracks: 1
[05/04 15:19:57     49s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:19:57     49s] All LLGs are deleted
[05/04 15:19:57     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:19:57     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:19:57     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1821.4M, EPOCH TIME: 1714850397.846959
[05/04 15:19:57     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1821.4M, EPOCH TIME: 1714850397.847148
[05/04 15:19:57     49s] # Building ibex_top llgBox search-tree.
[05/04 15:19:57     49s] #std cell=9334 (0 fixed + 9334 movable) #buf cell=36 #inv cell=941 #block=0 (0 floating + 0 preplaced)
[05/04 15:19:57     49s] #ioInst=0 #net=9743 #term=38546 #term/net=3.96, #fixedIo=655, #floatIo=0, #fixedPin=425, #floatPin=0
[05/04 15:19:57     49s] stdCell: 9334 single + 0 double + 0 multi
[05/04 15:19:57     49s] Total standard cell length = 38.8340 (mm), area = 0.1398 (mm^2)
[05/04 15:19:57     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1821.4M, EPOCH TIME: 1714850397.850543
[05/04 15:19:57     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:19:57     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:19:57     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1821.4M, EPOCH TIME: 1714850397.850760
[05/04 15:19:57     49s] Max number of tech site patterns supported in site array is 256.
[05/04 15:19:57     49s] Core basic site is IBM13SITE
[05/04 15:19:57     49s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1822.4M, EPOCH TIME: 1714850397.869368
[05/04 15:19:57     49s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Create thread pool 0x7fd9a7a26620.
[05/04 15:19:57     49s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:19:57     49s] After signature check, allow fast init is false, keep pre-filter is false.
[05/04 15:19:57     49s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/04 15:19:57     49s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.019, REAL:0.019, MEM:1951.4M, EPOCH TIME: 1714850397.888251
[05/04 15:19:57     49s] Use non-trimmed site array because memory saving is not enough.
[05/04 15:19:57     49s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 15:19:57     49s] SiteArray: use 2,101,248 bytes
[05/04 15:19:57     49s] SiteArray: current memory after site array memory allocation 1953.4M
[05/04 15:19:57     49s] SiteArray: FP blocked sites are writable
[05/04 15:19:57     49s] Estimated cell power/ground rail width = 0.618 um
[05/04 15:19:57     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:19:57     49s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1953.4M, EPOCH TIME: 1714850397.896530
[05/04 15:19:58     49s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.190, REAL:0.190, MEM:1953.4M, EPOCH TIME: 1714850398.086949
[05/04 15:19:58     49s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 15:19:58     49s] Atter site array init, number of instance map data is 0.
[05/04 15:19:58     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.249, REAL:0.249, MEM:1953.4M, EPOCH TIME: 1714850398.100210
[05/04 15:19:58     49s] 
[05/04 15:19:58     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:19:58     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.255, REAL:0.255, MEM:1953.4M, EPOCH TIME: 1714850398.106038
[05/04 15:19:58     49s] 
[05/04 15:19:58     49s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:19:58     49s] Average module density = 0.257.
[05/04 15:19:58     49s] Density for the design = 0.257.
[05/04 15:19:58     49s]        = stdcell_area 97085 sites (139802 um^2) / alloc_area 378225 sites (544644 um^2).
[05/04 15:19:58     49s] Pin Density = 0.1019.
[05/04 15:19:58     49s]             = total # of pins 38546 / total area 378225.
[05/04 15:19:58     49s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1953.4M, EPOCH TIME: 1714850398.116176
[05/04 15:19:58     49s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.004, REAL:0.004, MEM:1953.4M, EPOCH TIME: 1714850398.119966
[05/04 15:19:58     49s] OPERPROF: Starting pre-place ADS at level 1, MEM:1953.4M, EPOCH TIME: 1714850398.121849
[05/04 15:19:58     49s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1953.4M, EPOCH TIME: 1714850398.133909
[05/04 15:19:58     49s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1953.4M, EPOCH TIME: 1714850398.134010
[05/04 15:19:58     49s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1953.4M, EPOCH TIME: 1714850398.134072
[05/04 15:19:58     49s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1953.4M, EPOCH TIME: 1714850398.134092
[05/04 15:19:58     49s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1953.4M, EPOCH TIME: 1714850398.134108
[05/04 15:19:58     49s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.031, REAL:0.031, MEM:1955.4M, EPOCH TIME: 1714850398.165208
[05/04 15:19:58     49s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1955.4M, EPOCH TIME: 1714850398.165333
[05/04 15:19:58     49s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.007, REAL:0.007, MEM:1955.4M, EPOCH TIME: 1714850398.172249
[05/04 15:19:58     49s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.038, REAL:0.038, MEM:1955.4M, EPOCH TIME: 1714850398.172379
[05/04 15:19:58     49s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.039, REAL:0.039, MEM:1955.4M, EPOCH TIME: 1714850398.172630
[05/04 15:19:58     49s] ADSU 0.257 -> 0.259. site 378225.000 -> 374553.000. GS 28.800
[05/04 15:19:58     49s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.067, REAL:0.067, MEM:1955.4M, EPOCH TIME: 1714850398.189001
[05/04 15:19:58     49s] OPERPROF: Starting spMPad at level 1, MEM:1955.4M, EPOCH TIME: 1714850398.189482
[05/04 15:19:58     49s] OPERPROF:   Starting spContextMPad at level 2, MEM:1955.4M, EPOCH TIME: 1714850398.190127
[05/04 15:19:58     49s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1955.4M, EPOCH TIME: 1714850398.190172
[05/04 15:19:58     49s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:1955.4M, EPOCH TIME: 1714850398.190194
[05/04 15:19:58     49s] Initial padding reaches pin density 0.379 for top
[05/04 15:19:58     49s] InitPadU 0.259 -> 0.416 for top
[05/04 15:19:58     49s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1955.4M, EPOCH TIME: 1714850398.229797
[05/04 15:19:58     49s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.006, REAL:0.006, MEM:1955.4M, EPOCH TIME: 1714850398.235569
[05/04 15:19:58     49s] === lastAutoLevel = 9 
[05/04 15:19:58     49s] OPERPROF: Starting spInitNetWt at level 1, MEM:1955.4M, EPOCH TIME: 1714850398.250364
[05/04 15:19:58     49s] no activity file in design. spp won't run.
[05/04 15:19:58     49s] [spp] 0
[05/04 15:19:58     49s] [adp] 0:1:1:3
[05/04 15:20:00     52s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.281, REAL:2.291, MEM:1984.5M, EPOCH TIME: 1714850400.540944
[05/04 15:20:00     52s] Clock gating cells determined by native netlist tracing.
[05/04 15:20:00     52s] no activity file in design. spp won't run.
[05/04 15:20:00     52s] no activity file in design. spp won't run.
[05/04 15:20:00     52s] Effort level <high> specified for reg2reg path_group
[05/04 15:20:00     52s] Effort level <high> specified for reg2cgate path_group
[05/04 15:20:01     53s] OPERPROF: Starting npMain at level 1, MEM:1987.5M, EPOCH TIME: 1714850401.439622
[05/04 15:20:02     53s] OPERPROF:   Starting npPlace at level 2, MEM:2022.4M, EPOCH TIME: 1714850402.491870
[05/04 15:20:02     53s] Iteration  1: Total net bbox = 4.363e+05 (2.25e+05 2.11e+05)
[05/04 15:20:02     53s]               Est.  stn bbox = 4.766e+05 (2.45e+05 2.32e+05)
[05/04 15:20:02     53s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2030.4M
[05/04 15:20:02     53s] Iteration  2: Total net bbox = 4.363e+05 (2.25e+05 2.11e+05)
[05/04 15:20:02     53s]               Est.  stn bbox = 4.766e+05 (2.45e+05 2.32e+05)
[05/04 15:20:02     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2030.4M
[05/04 15:20:02     53s] exp_mt_sequential is set from setPlaceMode option to 1
[05/04 15:20:02     53s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/04 15:20:02     53s] place_exp_mt_interval set to default 32
[05/04 15:20:02     53s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/04 15:20:03     54s] Iteration  3: Total net bbox = 2.974e+05 (1.53e+05 1.45e+05)
[05/04 15:20:03     54s]               Est.  stn bbox = 3.508e+05 (1.80e+05 1.71e+05)
[05/04 15:20:03     54s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2065.5M
[05/04 15:20:03     54s] Total number of setup views is 1.
[05/04 15:20:03     54s] Total number of active setup views is 1.
[05/04 15:20:03     54s] Active setup views:
[05/04 15:20:03     54s]     typical
[05/04 15:20:04     55s] Iteration  4: Total net bbox = 3.250e+05 (1.85e+05 1.40e+05)
[05/04 15:20:04     55s]               Est.  stn bbox = 3.872e+05 (2.24e+05 1.63e+05)
[05/04 15:20:04     55s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 2065.5M
[05/04 15:20:07     58s] Iteration  5: Total net bbox = 4.535e+05 (1.97e+05 2.57e+05)
[05/04 15:20:07     58s]               Est.  stn bbox = 5.480e+05 (2.41e+05 3.07e+05)
[05/04 15:20:07     58s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 2065.5M
[05/04 15:20:07     58s] OPERPROF:   Finished npPlace at level 2, CPU:4.823, REAL:4.836, MEM:2065.5M, EPOCH TIME: 1714850407.327499
[05/04 15:20:07     58s] OPERPROF: Finished npMain at level 1, CPU:4.891, REAL:5.903, MEM:2065.5M, EPOCH TIME: 1714850407.342768
[05/04 15:20:07     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2065.5M, EPOCH TIME: 1714850407.353649
[05/04 15:20:07     58s] *Info(CAP): clkGateAware moves 64 insts, mean move: 79.09 um, max move: 300.46 um
[05/04 15:20:07     58s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (157.88, 519.49) --> (440.98, 536.86)
[05/04 15:20:07     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.009, REAL:0.009, MEM:2065.5M, EPOCH TIME: 1714850407.362320
[05/04 15:20:07     58s] OPERPROF: Starting npMain at level 1, MEM:2065.5M, EPOCH TIME: 1714850407.364137
[05/04 15:20:07     58s] OPERPROF:   Starting npPlace at level 2, MEM:2065.5M, EPOCH TIME: 1714850407.438816
[05/04 15:20:10     61s] Iteration  6: Total net bbox = 4.720e+05 (2.17e+05 2.55e+05)
[05/04 15:20:10     61s]               Est.  stn bbox = 5.854e+05 (2.78e+05 3.08e+05)
[05/04 15:20:10     61s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 2083.2M
[05/04 15:20:10     61s] OPERPROF:   Finished npPlace at level 2, CPU:3.064, REAL:3.084, MEM:2083.2M, EPOCH TIME: 1714850410.522391
[05/04 15:20:10     61s] OPERPROF: Finished npMain at level 1, CPU:3.154, REAL:3.174, MEM:2083.2M, EPOCH TIME: 1714850410.538047
[05/04 15:20:10     61s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2083.2M, EPOCH TIME: 1714850410.539275
[05/04 15:20:10     61s] *Info(CAP): clkGateAware moves 64 insts, mean move: 96.41 um, max move: 212.15 um
[05/04 15:20:10     61s] *Info(CAP): max move on inst (u_ibex_core/if_stage_i/clk_gate_instr_rdata_id_o_reg/main_gate): (460.54, 657.26) --> (530.69, 515.25)
[05/04 15:20:10     61s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2083.2M, EPOCH TIME: 1714850410.541328
[05/04 15:20:10     61s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2083.2M, EPOCH TIME: 1714850410.541669
[05/04 15:20:10     61s] Starting Early Global Route rough congestion estimation: mem = 2083.2M
[05/04 15:20:10     61s] (I)      ==================== Layers =====================
[05/04 15:20:10     61s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:10     61s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:20:10     61s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:10     61s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:20:10     61s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:20:10     61s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:20:10     61s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:20:10     61s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:20:10     61s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:20:10     61s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:20:10     61s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:20:10     61s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:10     61s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:20:10     61s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:20:10     61s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:20:10     61s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:10     61s] (I)      Started Import and model ( Curr Mem: 2083.16 MB )
[05/04 15:20:10     61s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:10     61s] (I)      == Non-default Options ==
[05/04 15:20:10     61s] (I)      Print mode                                         : 2
[05/04 15:20:10     61s] (I)      Stop if highly congested                           : false
[05/04 15:20:10     61s] (I)      Maximum routing layer                              : 3
[05/04 15:20:10     61s] (I)      Assign partition pins                              : false
[05/04 15:20:10     61s] (I)      Support large GCell                                : true
[05/04 15:20:10     61s] (I)      Number of threads                                  : 1
[05/04 15:20:10     61s] (I)      Number of rows per GCell                           : 13
[05/04 15:20:10     61s] (I)      Max num rows per GCell                             : 32
[05/04 15:20:10     61s] (I)      Method to set GCell size                           : row
[05/04 15:20:10     61s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:10     61s] (I)      Use row-based GCell size
[05/04 15:20:10     61s] (I)      Use row-based GCell align
[05/04 15:20:10     61s] (I)      layer 0 area = 89000
[05/04 15:20:10     61s] (I)      layer 1 area = 120000
[05/04 15:20:10     61s] (I)      layer 2 area = 120000
[05/04 15:20:10     61s] (I)      GCell unit size   : 3600
[05/04 15:20:10     61s] (I)      GCell multiplier  : 13
[05/04 15:20:10     61s] (I)      GCell row height  : 3600
[05/04 15:20:10     61s] (I)      Actual row height : 3600
[05/04 15:20:10     61s] (I)      GCell align ref   : 8400 8400
[05/04 15:20:10     61s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:10     61s] [NR-eGR] M1 has single uniform track structure
[05/04 15:20:10     61s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:10     61s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:10     61s] [NR-eGR] MQ has single uniform track structure
[05/04 15:20:10     61s] [NR-eGR] MG has single uniform track structure
[05/04 15:20:10     61s] [NR-eGR] LY has single uniform track structure
[05/04 15:20:10     61s] [NR-eGR] E1 has single uniform track structure
[05/04 15:20:10     61s] [NR-eGR] MA has single uniform track structure
[05/04 15:20:10     61s] (I)      ============== Default via ===============
[05/04 15:20:10     61s] (I)      +---+------------------+-----------------+
[05/04 15:20:10     61s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:20:10     61s] (I)      +---+------------------+-----------------+
[05/04 15:20:10     61s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:20:10     61s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:20:10     61s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:20:10     61s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:20:10     61s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:20:10     61s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:20:10     61s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:20:10     61s] (I)      +---+------------------+-----------------+
[05/04 15:20:10     61s] [NR-eGR] Read 103980 PG shapes
[05/04 15:20:10     61s] [NR-eGR] Read 0 clock shapes
[05/04 15:20:10     61s] [NR-eGR] Read 0 other shapes
[05/04 15:20:10     61s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:10     61s] [NR-eGR] #Instance Blockages : 0
[05/04 15:20:10     61s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:20:10     61s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:20:10     61s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:10     61s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:20:10     61s] [NR-eGR] #Other Blockages    : 0
[05/04 15:20:10     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:20:10     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:10     61s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:20:10     61s] (I)      early_global_route_priority property id does not exist.
[05/04 15:20:10     61s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:10     61s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:20:10     61s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:20:10     61s] (I)      Number of ignored nets                =      0
[05/04 15:20:10     61s] (I)      Number of connected nets              =      0
[05/04 15:20:10     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:20:10     61s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:20:10     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:20:10     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:20:10     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:20:10     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:20:10     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:20:10     61s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:20:10     61s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:10     61s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:20:10     61s] (I)      Ndr track 0 does not exist
[05/04 15:20:10     61s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:20:10     61s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:20:10     61s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:20:10     61s] (I)      Site width          :   400  (dbu)
[05/04 15:20:10     61s] (I)      Row height          :  3600  (dbu)
[05/04 15:20:10     61s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:20:10     61s] (I)      GCell width         : 46800  (dbu)
[05/04 15:20:10     61s] (I)      GCell height        : 46800  (dbu)
[05/04 15:20:10     61s] (I)      Grid                :    17    17     3
[05/04 15:20:10     61s] (I)      Layer numbers       :     1     2     3
[05/04 15:20:10     61s] (I)      Vertical capacity   :     0 46800     0
[05/04 15:20:10     61s] (I)      Horizontal capacity :     0     0 46800
[05/04 15:20:10     61s] (I)      Default wire width  :   160   200   200
[05/04 15:20:10     61s] (I)      Default wire space  :   160   200   200
[05/04 15:20:10     61s] (I)      Default wire pitch  :   320   400   400
[05/04 15:20:10     61s] (I)      Default pitch size  :   320   400   400
[05/04 15:20:10     61s] (I)      First track coord   :   200   200   200
[05/04 15:20:10     61s] (I)      Num tracks per GCell: 146.25 117.00 117.00
[05/04 15:20:10     61s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:20:10     61s] (I)      Num of masks        :     1     1     1
[05/04 15:20:10     61s] (I)      Num of trim masks   :     0     0     0
[05/04 15:20:10     61s] (I)      --------------------------------------------------------
[05/04 15:20:10     61s] 
[05/04 15:20:10     61s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:10     61s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:20:10     61s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:20:10     61s] (I)                    Layer    2    3 
[05/04 15:20:10     61s] (I)                    Pitch  400  400 
[05/04 15:20:10     61s] (I)             #Used tracks    1    1 
[05/04 15:20:10     61s] (I)       #Fully used tracks    1    1 
[05/04 15:20:10     61s] [NR-eGR] ========================================
[05/04 15:20:10     61s] [NR-eGR] 
[05/04 15:20:10     61s] (I)      =============== Blocked Tracks ===============
[05/04 15:20:10     61s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:10     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:20:10     61s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:10     61s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:20:10     61s] (I)      |     2 |   32079 |    26196 |        81.66% |
[05/04 15:20:10     61s] (I)      |     3 |   32079 |     9896 |        30.85% |
[05/04 15:20:10     61s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:10     61s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2083.16 MB )
[05/04 15:20:10     61s] (I)      Reset routing kernel
[05/04 15:20:10     61s] (I)      numLocalWires=42812  numGlobalNetBranches=13733  numLocalNetBranches=7949
[05/04 15:20:10     61s] (I)      totalPins=38546  totalGlobalPin=11498 (29.83%)
[05/04 15:20:10     61s] (I)      total 2D Cap : 50337 = (25788 H, 24549 V)
[05/04 15:20:10     61s] (I)      
[05/04 15:20:10     61s] (I)      ============  Phase 1a Route ============
[05/04 15:20:10     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:10     61s] (I)      Usage: 11139 = (5198 H, 5941 V) = (20.16% H, 24.20% V) = (2.433e+05um H, 2.780e+05um V)
[05/04 15:20:10     61s] (I)      
[05/04 15:20:10     61s] (I)      ============  Phase 1b Route ============
[05/04 15:20:10     61s] (I)      Usage: 11152 = (5209 H, 5943 V) = (20.20% H, 24.21% V) = (2.438e+05um H, 2.781e+05um V)
[05/04 15:20:10     61s] (I)      eGR overflow: 2.52% H + 35.82% V
[05/04 15:20:10     61s] 
[05/04 15:20:10     61s] [NR-eGR] Overflow after Early Global Route 0.69% H + 9.31% V
[05/04 15:20:10     61s] Finished Early Global Route rough congestion estimation: mem = 2083.2M
[05/04 15:20:10     61s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.109, REAL:0.110, MEM:2083.2M, EPOCH TIME: 1714850410.651476
[05/04 15:20:10     61s] earlyGlobalRoute rough estimation gcell size 13 row height
[05/04 15:20:10     61s] OPERPROF: Starting CDPad at level 1, MEM:2083.2M, EPOCH TIME: 1714850410.652011
[05/04 15:20:10     61s] CDPadU 0.416 -> 0.460. R=0.259, N=9334, GS=46.800
[05/04 15:20:10     61s] OPERPROF: Finished CDPad at level 1, CPU:0.046, REAL:0.046, MEM:2083.2M, EPOCH TIME: 1714850410.697809
[05/04 15:20:10     61s] OPERPROF: Starting npMain at level 1, MEM:2083.2M, EPOCH TIME: 1714850410.699917
[05/04 15:20:10     61s] OPERPROF:   Starting npPlace at level 2, MEM:2083.2M, EPOCH TIME: 1714850410.773693
[05/04 15:20:10     61s] AB param 81.8% (7638/9334).
[05/04 15:20:10     61s] OPERPROF:   Finished npPlace at level 2, CPU:0.057, REAL:0.057, MEM:2096.8M, EPOCH TIME: 1714850410.830641
[05/04 15:20:10     61s] OPERPROF: Finished npMain at level 1, CPU:0.146, REAL:0.146, MEM:2096.8M, EPOCH TIME: 1714850410.846313
[05/04 15:20:10     61s] Global placement CDP is working on the selected area.
[05/04 15:20:10     61s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850410.848302
[05/04 15:20:10     61s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850410.919368
[05/04 15:20:14     65s] OPERPROF:   Finished npPlace at level 2, CPU:3.972, REAL:3.999, MEM:2096.8M, EPOCH TIME: 1714850414.918510
[05/04 15:20:14     65s] OPERPROF: Finished npMain at level 1, CPU:4.058, REAL:4.086, MEM:2096.8M, EPOCH TIME: 1714850414.933934
[05/04 15:20:14     65s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850414.935119
[05/04 15:20:14     65s] *Info(CAP): clkGateAware moves 61 insts, mean move: 54.21 um, max move: 277.98 um
[05/04 15:20:14     65s] *Info(CAP): max move on inst (u_ibex_core/if_stage_i/clk_gate_instr_rdata_id_o_reg/main_gate): (469.21, 689.85) --> (515.56, 458.21)
[05/04 15:20:14     65s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850414.937094
[05/04 15:20:14     65s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2096.8M, EPOCH TIME: 1714850414.937468
[05/04 15:20:14     65s] Starting Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:14     65s] (I)      ==================== Layers =====================
[05/04 15:20:14     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:14     65s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:20:14     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:14     65s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:20:14     65s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:20:14     65s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:20:14     65s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:20:14     65s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:20:14     65s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:20:14     65s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:20:14     65s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:20:14     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:14     65s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:20:14     65s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:20:14     65s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:20:14     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:14     65s] (I)      Started Import and model ( Curr Mem: 2096.84 MB )
[05/04 15:20:14     65s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:14     65s] (I)      == Non-default Options ==
[05/04 15:20:14     65s] (I)      Print mode                                         : 2
[05/04 15:20:14     65s] (I)      Stop if highly congested                           : false
[05/04 15:20:14     65s] (I)      Maximum routing layer                              : 3
[05/04 15:20:14     65s] (I)      Assign partition pins                              : false
[05/04 15:20:14     65s] (I)      Support large GCell                                : true
[05/04 15:20:14     65s] (I)      Number of threads                                  : 1
[05/04 15:20:14     65s] (I)      Number of rows per GCell                           : 13
[05/04 15:20:14     65s] (I)      Max num rows per GCell                             : 32
[05/04 15:20:14     65s] (I)      Method to set GCell size                           : row
[05/04 15:20:14     65s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:14     65s] (I)      Use row-based GCell size
[05/04 15:20:14     65s] (I)      Use row-based GCell align
[05/04 15:20:14     65s] (I)      layer 0 area = 89000
[05/04 15:20:14     65s] (I)      layer 1 area = 120000
[05/04 15:20:14     65s] (I)      layer 2 area = 120000
[05/04 15:20:14     65s] (I)      GCell unit size   : 3600
[05/04 15:20:14     65s] (I)      GCell multiplier  : 13
[05/04 15:20:14     65s] (I)      GCell row height  : 3600
[05/04 15:20:14     65s] (I)      Actual row height : 3600
[05/04 15:20:14     65s] (I)      GCell align ref   : 8400 8400
[05/04 15:20:14     65s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:14     65s] [NR-eGR] M1 has single uniform track structure
[05/04 15:20:14     65s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:14     65s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:14     65s] [NR-eGR] MQ has single uniform track structure
[05/04 15:20:14     65s] [NR-eGR] MG has single uniform track structure
[05/04 15:20:14     65s] [NR-eGR] LY has single uniform track structure
[05/04 15:20:14     65s] [NR-eGR] E1 has single uniform track structure
[05/04 15:20:14     65s] [NR-eGR] MA has single uniform track structure
[05/04 15:20:14     65s] (I)      ============== Default via ===============
[05/04 15:20:14     65s] (I)      +---+------------------+-----------------+
[05/04 15:20:14     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:20:14     65s] (I)      +---+------------------+-----------------+
[05/04 15:20:14     65s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:20:14     65s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:20:14     65s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:20:14     65s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:20:14     65s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:20:14     65s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:20:14     65s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:20:14     65s] (I)      +---+------------------+-----------------+
[05/04 15:20:15     65s] [NR-eGR] Read 103980 PG shapes
[05/04 15:20:15     65s] [NR-eGR] Read 0 clock shapes
[05/04 15:20:15     65s] [NR-eGR] Read 0 other shapes
[05/04 15:20:15     65s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:15     65s] [NR-eGR] #Instance Blockages : 0
[05/04 15:20:15     65s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:20:15     65s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:20:15     65s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:15     65s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:20:15     65s] [NR-eGR] #Other Blockages    : 0
[05/04 15:20:15     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:20:15     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:15     65s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:20:15     65s] (I)      early_global_route_priority property id does not exist.
[05/04 15:20:15     65s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:15     65s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:20:15     65s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:20:15     65s] (I)      Number of ignored nets                =      0
[05/04 15:20:15     65s] (I)      Number of connected nets              =      0
[05/04 15:20:15     65s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:20:15     65s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:20:15     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:20:15     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:20:15     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:20:15     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:20:15     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:20:15     65s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:20:15     65s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:15     65s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:20:15     65s] (I)      Ndr track 0 does not exist
[05/04 15:20:15     65s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:20:15     65s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:20:15     65s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:20:15     65s] (I)      Site width          :   400  (dbu)
[05/04 15:20:15     65s] (I)      Row height          :  3600  (dbu)
[05/04 15:20:15     65s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:20:15     65s] (I)      GCell width         : 46800  (dbu)
[05/04 15:20:15     65s] (I)      GCell height        : 46800  (dbu)
[05/04 15:20:15     65s] (I)      Grid                :    17    17     3
[05/04 15:20:15     65s] (I)      Layer numbers       :     1     2     3
[05/04 15:20:15     65s] (I)      Vertical capacity   :     0 46800     0
[05/04 15:20:15     65s] (I)      Horizontal capacity :     0     0 46800
[05/04 15:20:15     65s] (I)      Default wire width  :   160   200   200
[05/04 15:20:15     65s] (I)      Default wire space  :   160   200   200
[05/04 15:20:15     65s] (I)      Default wire pitch  :   320   400   400
[05/04 15:20:15     65s] (I)      Default pitch size  :   320   400   400
[05/04 15:20:15     65s] (I)      First track coord   :   200   200   200
[05/04 15:20:15     65s] (I)      Num tracks per GCell: 146.25 117.00 117.00
[05/04 15:20:15     65s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:20:15     65s] (I)      Num of masks        :     1     1     1
[05/04 15:20:15     65s] (I)      Num of trim masks   :     0     0     0
[05/04 15:20:15     65s] (I)      --------------------------------------------------------
[05/04 15:20:15     65s] 
[05/04 15:20:15     65s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:15     65s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:20:15     65s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:20:15     65s] (I)                    Layer    2    3 
[05/04 15:20:15     65s] (I)                    Pitch  400  400 
[05/04 15:20:15     65s] (I)             #Used tracks    1    1 
[05/04 15:20:15     65s] (I)       #Fully used tracks    1    1 
[05/04 15:20:15     65s] [NR-eGR] ========================================
[05/04 15:20:15     65s] [NR-eGR] 
[05/04 15:20:15     65s] (I)      =============== Blocked Tracks ===============
[05/04 15:20:15     65s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:15     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:20:15     65s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:15     65s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:20:15     65s] (I)      |     2 |   32079 |    26196 |        81.66% |
[05/04 15:20:15     65s] (I)      |     3 |   32079 |     9896 |        30.85% |
[05/04 15:20:15     65s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:15     65s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2096.84 MB )
[05/04 15:20:15     65s] (I)      Reset routing kernel
[05/04 15:20:15     65s] (I)      numLocalWires=42260  numGlobalNetBranches=13588  numLocalNetBranches=7826
[05/04 15:20:15     65s] (I)      totalPins=38546  totalGlobalPin=11861 (30.77%)
[05/04 15:20:15     65s] (I)      total 2D Cap : 50337 = (25788 H, 24549 V)
[05/04 15:20:15     65s] (I)      
[05/04 15:20:15     65s] (I)      ============  Phase 1a Route ============
[05/04 15:20:15     65s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:15     65s] (I)      Usage: 12219 = (5374 H, 6845 V) = (20.84% H, 27.88% V) = (2.515e+05um H, 3.203e+05um V)
[05/04 15:20:15     65s] (I)      
[05/04 15:20:15     65s] (I)      ============  Phase 1b Route ============
[05/04 15:20:15     65s] (I)      Usage: 12234 = (5389 H, 6845 V) = (20.90% H, 27.88% V) = (2.522e+05um H, 3.203e+05um V)
[05/04 15:20:15     65s] (I)      eGR overflow: 2.04% H + 19.21% V
[05/04 15:20:15     65s] 
[05/04 15:20:15     65s] [NR-eGR] Overflow after Early Global Route 0.34% H + 4.83% V
[05/04 15:20:15     65s] Finished Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:15     65s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.106, REAL:0.106, MEM:2096.8M, EPOCH TIME: 1714850415.043705
[05/04 15:20:15     65s] earlyGlobalRoute rough estimation gcell size 13 row height
[05/04 15:20:15     65s] OPERPROF: Starting CDPad at level 1, MEM:2096.8M, EPOCH TIME: 1714850415.044179
[05/04 15:20:15     65s] CDPadU 0.460 -> 0.489. R=0.259, N=9334, GS=46.800
[05/04 15:20:15     65s] OPERPROF: Finished CDPad at level 1, CPU:0.046, REAL:0.046, MEM:2096.8M, EPOCH TIME: 1714850415.090271
[05/04 15:20:15     65s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850415.092267
[05/04 15:20:15     65s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850415.168398
[05/04 15:20:15     65s] OPERPROF:   Finished npPlace at level 2, CPU:0.055, REAL:0.055, MEM:2096.8M, EPOCH TIME: 1714850415.223376
[05/04 15:20:15     65s] OPERPROF: Finished npMain at level 1, CPU:0.146, REAL:0.147, MEM:2096.8M, EPOCH TIME: 1714850415.239261
[05/04 15:20:15     65s] Global placement CDP skipped at cutLevel 7.
[05/04 15:20:15     65s] Iteration  7: Total net bbox = 5.359e+05 (2.41e+05 2.95e+05)
[05/04 15:20:15     65s]               Est.  stn bbox = 6.609e+05 (3.03e+05 3.58e+05)
[05/04 15:20:15     65s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 2096.8M
[05/04 15:20:17     68s] 
[05/04 15:20:17     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 15:20:17     68s] TLC MultiMap info (StdDelay):
[05/04 15:20:17     68s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 15:20:17     68s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 15:20:17     68s]  Setting StdDelay to: 55.8ps
[05/04 15:20:17     68s] 
[05/04 15:20:17     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 15:20:17     68s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:20:20     71s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:20:20     71s] Iteration  8: Total net bbox = 5.359e+05 (2.41e+05 2.95e+05)
[05/04 15:20:20     71s]               Est.  stn bbox = 6.609e+05 (3.03e+05 3.58e+05)
[05/04 15:20:20     71s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 2096.8M
[05/04 15:20:20     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850420.465801
[05/04 15:20:20     71s] *Info(CAP): clkGateAware moves 1 insts, mean move: 47.24 um, max move: 47.24 um
[05/04 15:20:20     71s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (404.56, 513.94) --> (434.68, 496.81)
[05/04 15:20:20     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850420.468045
[05/04 15:20:20     71s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850420.469840
[05/04 15:20:20     71s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850420.548286
[05/04 15:20:25     75s] OPERPROF:   Finished npPlace at level 2, CPU:4.645, REAL:4.674, MEM:2096.8M, EPOCH TIME: 1714850425.222454
[05/04 15:20:25     75s] OPERPROF: Finished npMain at level 1, CPU:4.739, REAL:4.769, MEM:2096.8M, EPOCH TIME: 1714850425.238824
[05/04 15:20:25     75s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850425.240113
[05/04 15:20:25     75s] *Info(CAP): clkGateAware moves 64 insts, mean move: 61.86 um, max move: 210.59 um
[05/04 15:20:25     75s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (197.16, 517.13) --> (400.81, 510.19)
[05/04 15:20:25     75s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850425.242102
[05/04 15:20:25     75s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2096.8M, EPOCH TIME: 1714850425.242466
[05/04 15:20:25     75s] Starting Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:25     75s] (I)      ==================== Layers =====================
[05/04 15:20:25     75s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:25     75s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:20:25     75s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:25     75s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:20:25     75s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:20:25     75s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:20:25     75s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:20:25     75s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:20:25     75s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:20:25     75s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:20:25     75s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:20:25     75s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:25     75s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:20:25     75s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:20:25     75s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:20:25     75s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:25     75s] (I)      Started Import and model ( Curr Mem: 2096.84 MB )
[05/04 15:20:25     75s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:25     75s] (I)      == Non-default Options ==
[05/04 15:20:25     75s] (I)      Print mode                                         : 2
[05/04 15:20:25     75s] (I)      Stop if highly congested                           : false
[05/04 15:20:25     75s] (I)      Maximum routing layer                              : 3
[05/04 15:20:25     75s] (I)      Assign partition pins                              : false
[05/04 15:20:25     75s] (I)      Support large GCell                                : true
[05/04 15:20:25     75s] (I)      Number of threads                                  : 1
[05/04 15:20:25     75s] (I)      Number of rows per GCell                           : 7
[05/04 15:20:25     75s] (I)      Max num rows per GCell                             : 32
[05/04 15:20:25     75s] (I)      Method to set GCell size                           : row
[05/04 15:20:25     75s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:25     75s] (I)      Use row-based GCell size
[05/04 15:20:25     75s] (I)      Use row-based GCell align
[05/04 15:20:25     75s] (I)      layer 0 area = 89000
[05/04 15:20:25     75s] (I)      layer 1 area = 120000
[05/04 15:20:25     75s] (I)      layer 2 area = 120000
[05/04 15:20:25     75s] (I)      GCell unit size   : 3600
[05/04 15:20:25     75s] (I)      GCell multiplier  : 7
[05/04 15:20:25     75s] (I)      GCell row height  : 3600
[05/04 15:20:25     75s] (I)      Actual row height : 3600
[05/04 15:20:25     75s] (I)      GCell align ref   : 8400 8400
[05/04 15:20:25     75s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:25     75s] [NR-eGR] M1 has single uniform track structure
[05/04 15:20:25     75s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:25     75s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:25     75s] [NR-eGR] MQ has single uniform track structure
[05/04 15:20:25     75s] [NR-eGR] MG has single uniform track structure
[05/04 15:20:25     75s] [NR-eGR] LY has single uniform track structure
[05/04 15:20:25     75s] [NR-eGR] E1 has single uniform track structure
[05/04 15:20:25     75s] [NR-eGR] MA has single uniform track structure
[05/04 15:20:25     75s] (I)      ============== Default via ===============
[05/04 15:20:25     75s] (I)      +---+------------------+-----------------+
[05/04 15:20:25     75s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:20:25     75s] (I)      +---+------------------+-----------------+
[05/04 15:20:25     75s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:20:25     75s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:20:25     75s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:20:25     75s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:20:25     75s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:20:25     75s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:20:25     75s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:20:25     75s] (I)      +---+------------------+-----------------+
[05/04 15:20:25     75s] [NR-eGR] Read 103980 PG shapes
[05/04 15:20:25     75s] [NR-eGR] Read 0 clock shapes
[05/04 15:20:25     75s] [NR-eGR] Read 0 other shapes
[05/04 15:20:25     75s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:25     75s] [NR-eGR] #Instance Blockages : 0
[05/04 15:20:25     75s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:20:25     75s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:20:25     75s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:25     75s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:20:25     75s] [NR-eGR] #Other Blockages    : 0
[05/04 15:20:25     75s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:20:25     75s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:25     75s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:20:25     75s] (I)      early_global_route_priority property id does not exist.
[05/04 15:20:25     75s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:25     75s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:20:25     75s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:20:25     75s] (I)      Number of ignored nets                =      0
[05/04 15:20:25     75s] (I)      Number of connected nets              =      0
[05/04 15:20:25     75s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:20:25     75s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:20:25     75s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:20:25     75s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:20:25     75s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:20:25     75s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:20:25     75s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:20:25     75s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:20:25     75s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:25     75s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:20:25     75s] (I)      Ndr track 0 does not exist
[05/04 15:20:25     75s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:20:25     75s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:20:25     75s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:20:25     75s] (I)      Site width          :   400  (dbu)
[05/04 15:20:25     75s] (I)      Row height          :  3600  (dbu)
[05/04 15:20:25     75s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:20:25     75s] (I)      GCell width         : 25200  (dbu)
[05/04 15:20:25     75s] (I)      GCell height        : 25200  (dbu)
[05/04 15:20:25     75s] (I)      Grid                :    30    30     3
[05/04 15:20:25     75s] (I)      Layer numbers       :     1     2     3
[05/04 15:20:25     75s] (I)      Vertical capacity   :     0 25200     0
[05/04 15:20:25     75s] (I)      Horizontal capacity :     0     0 25200
[05/04 15:20:25     75s] (I)      Default wire width  :   160   200   200
[05/04 15:20:25     75s] (I)      Default wire space  :   160   200   200
[05/04 15:20:25     75s] (I)      Default wire pitch  :   320   400   400
[05/04 15:20:25     75s] (I)      Default pitch size  :   320   400   400
[05/04 15:20:25     75s] (I)      First track coord   :   200   200   200
[05/04 15:20:25     75s] (I)      Num tracks per GCell: 78.75 63.00 63.00
[05/04 15:20:25     75s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:20:25     75s] (I)      Num of masks        :     1     1     1
[05/04 15:20:25     75s] (I)      Num of trim masks   :     0     0     0
[05/04 15:20:25     75s] (I)      --------------------------------------------------------
[05/04 15:20:25     75s] 
[05/04 15:20:25     75s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:25     75s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:20:25     75s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:20:25     75s] (I)                    Layer    2    3 
[05/04 15:20:25     75s] (I)                    Pitch  400  400 
[05/04 15:20:25     75s] (I)             #Used tracks    1    1 
[05/04 15:20:25     75s] (I)       #Fully used tracks    1    1 
[05/04 15:20:25     75s] [NR-eGR] ========================================
[05/04 15:20:25     75s] [NR-eGR] 
[05/04 15:20:25     75s] (I)      =============== Blocked Tracks ===============
[05/04 15:20:25     75s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:25     75s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:20:25     75s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:25     75s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:20:25     75s] (I)      |     2 |   56610 |    49056 |        86.66% |
[05/04 15:20:25     75s] (I)      |     3 |   56610 |    15287 |        27.00% |
[05/04 15:20:25     75s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:25     75s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2096.84 MB )
[05/04 15:20:25     75s] (I)      Reset routing kernel
[05/04 15:20:25     75s] (I)      numLocalWires=33699  numGlobalNetBranches=11515  numLocalNetBranches=5655
[05/04 15:20:25     75s] (I)      totalPins=38546  totalGlobalPin=17164 (44.53%)
[05/04 15:20:25     75s] (I)      total 2D Cap : 87188 = (44534 H, 42654 V)
[05/04 15:20:25     75s] (I)      
[05/04 15:20:25     75s] (I)      ============  Phase 1a Route ============
[05/04 15:20:25     75s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:25     75s] (I)      Usage: 23714 = (10902 H, 12812 V) = (24.48% H, 30.04% V) = (2.747e+05um H, 3.229e+05um V)
[05/04 15:20:25     75s] (I)      
[05/04 15:20:25     75s] (I)      ============  Phase 1b Route ============
[05/04 15:20:25     75s] (I)      Usage: 23718 = (10905 H, 12813 V) = (24.49% H, 30.04% V) = (2.748e+05um H, 3.229e+05um V)
[05/04 15:20:25     75s] (I)      eGR overflow: 0.11% H + 3.69% V
[05/04 15:20:25     75s] 
[05/04 15:20:25     75s] [NR-eGR] Overflow after Early Global Route 0.11% H + 1.66% V
[05/04 15:20:25     75s] Finished Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:25     75s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.118, REAL:0.119, MEM:2096.8M, EPOCH TIME: 1714850425.361184
[05/04 15:20:25     75s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/04 15:20:25     75s] OPERPROF: Starting CDPad at level 1, MEM:2096.8M, EPOCH TIME: 1714850425.361664
[05/04 15:20:25     75s] CDPadU 0.489 -> 0.505. R=0.259, N=9334, GS=25.200
[05/04 15:20:25     76s] OPERPROF: Finished CDPad at level 1, CPU:0.048, REAL:0.048, MEM:2096.8M, EPOCH TIME: 1714850425.409406
[05/04 15:20:25     76s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850425.411401
[05/04 15:20:25     76s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850425.486420
[05/04 15:20:25     76s] AB param 50.0% (4668/9334).
[05/04 15:20:25     76s] OPERPROF:   Finished npPlace at level 2, CPU:0.053, REAL:0.053, MEM:2096.8M, EPOCH TIME: 1714850425.539182
[05/04 15:20:25     76s] OPERPROF: Finished npMain at level 1, CPU:0.143, REAL:0.144, MEM:2096.8M, EPOCH TIME: 1714850425.555004
[05/04 15:20:25     76s] Global placement CDP is working on the selected area.
[05/04 15:20:25     76s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850425.557059
[05/04 15:20:25     76s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850425.615608
[05/04 15:20:26     77s] OPERPROF:   Finished npPlace at level 2, CPU:1.148, REAL:1.156, MEM:2096.8M, EPOCH TIME: 1714850426.771653
[05/04 15:20:26     77s] OPERPROF: Finished npMain at level 1, CPU:1.220, REAL:1.229, MEM:2096.8M, EPOCH TIME: 1714850426.786077
[05/04 15:20:26     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850426.787523
[05/04 15:20:26     77s] *Info(CAP): clkGateAware moves 34 insts, mean move: 56.57 um, max move: 185.35 um
[05/04 15:20:26     77s] *Info(CAP): max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_gate): (524.41, 510.13) --> (615.46, 415.83)
[05/04 15:20:26     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850426.789503
[05/04 15:20:26     77s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2096.8M, EPOCH TIME: 1714850426.789883
[05/04 15:20:26     77s] Starting Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:26     77s] (I)      ==================== Layers =====================
[05/04 15:20:26     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:26     77s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:20:26     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:26     77s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:20:26     77s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:20:26     77s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:20:26     77s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:20:26     77s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:20:26     77s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:20:26     77s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:20:26     77s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:20:26     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:26     77s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:20:26     77s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:20:26     77s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:20:26     77s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:26     77s] (I)      Started Import and model ( Curr Mem: 2096.84 MB )
[05/04 15:20:26     77s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:26     77s] (I)      == Non-default Options ==
[05/04 15:20:26     77s] (I)      Print mode                                         : 2
[05/04 15:20:26     77s] (I)      Stop if highly congested                           : false
[05/04 15:20:26     77s] (I)      Maximum routing layer                              : 3
[05/04 15:20:26     77s] (I)      Assign partition pins                              : false
[05/04 15:20:26     77s] (I)      Support large GCell                                : true
[05/04 15:20:26     77s] (I)      Number of threads                                  : 1
[05/04 15:20:26     77s] (I)      Number of rows per GCell                           : 7
[05/04 15:20:26     77s] (I)      Max num rows per GCell                             : 32
[05/04 15:20:26     77s] (I)      Method to set GCell size                           : row
[05/04 15:20:26     77s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:26     77s] (I)      Use row-based GCell size
[05/04 15:20:26     77s] (I)      Use row-based GCell align
[05/04 15:20:26     77s] (I)      layer 0 area = 89000
[05/04 15:20:26     77s] (I)      layer 1 area = 120000
[05/04 15:20:26     77s] (I)      layer 2 area = 120000
[05/04 15:20:26     77s] (I)      GCell unit size   : 3600
[05/04 15:20:26     77s] (I)      GCell multiplier  : 7
[05/04 15:20:26     77s] (I)      GCell row height  : 3600
[05/04 15:20:26     77s] (I)      Actual row height : 3600
[05/04 15:20:26     77s] (I)      GCell align ref   : 8400 8400
[05/04 15:20:26     77s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:26     77s] [NR-eGR] M1 has single uniform track structure
[05/04 15:20:26     77s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:26     77s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:26     77s] [NR-eGR] MQ has single uniform track structure
[05/04 15:20:26     77s] [NR-eGR] MG has single uniform track structure
[05/04 15:20:26     77s] [NR-eGR] LY has single uniform track structure
[05/04 15:20:26     77s] [NR-eGR] E1 has single uniform track structure
[05/04 15:20:26     77s] [NR-eGR] MA has single uniform track structure
[05/04 15:20:26     77s] (I)      ============== Default via ===============
[05/04 15:20:26     77s] (I)      +---+------------------+-----------------+
[05/04 15:20:26     77s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:20:26     77s] (I)      +---+------------------+-----------------+
[05/04 15:20:26     77s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:20:26     77s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:20:26     77s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:20:26     77s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:20:26     77s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:20:26     77s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:20:26     77s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:20:26     77s] (I)      +---+------------------+-----------------+
[05/04 15:20:26     77s] [NR-eGR] Read 103980 PG shapes
[05/04 15:20:26     77s] [NR-eGR] Read 0 clock shapes
[05/04 15:20:26     77s] [NR-eGR] Read 0 other shapes
[05/04 15:20:26     77s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:26     77s] [NR-eGR] #Instance Blockages : 0
[05/04 15:20:26     77s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:20:26     77s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:20:26     77s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:26     77s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:20:26     77s] [NR-eGR] #Other Blockages    : 0
[05/04 15:20:26     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:20:26     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:26     77s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:20:26     77s] (I)      early_global_route_priority property id does not exist.
[05/04 15:20:26     77s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:26     77s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:20:26     77s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:20:26     77s] (I)      Number of ignored nets                =      0
[05/04 15:20:26     77s] (I)      Number of connected nets              =      0
[05/04 15:20:26     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:20:26     77s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:20:26     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:20:26     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:20:26     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:20:26     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:20:26     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:20:26     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:20:26     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:26     77s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:20:26     77s] (I)      Ndr track 0 does not exist
[05/04 15:20:26     77s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:20:26     77s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:20:26     77s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:20:26     77s] (I)      Site width          :   400  (dbu)
[05/04 15:20:26     77s] (I)      Row height          :  3600  (dbu)
[05/04 15:20:26     77s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:20:26     77s] (I)      GCell width         : 25200  (dbu)
[05/04 15:20:26     77s] (I)      GCell height        : 25200  (dbu)
[05/04 15:20:26     77s] (I)      Grid                :    30    30     3
[05/04 15:20:26     77s] (I)      Layer numbers       :     1     2     3
[05/04 15:20:26     77s] (I)      Vertical capacity   :     0 25200     0
[05/04 15:20:26     77s] (I)      Horizontal capacity :     0     0 25200
[05/04 15:20:26     77s] (I)      Default wire width  :   160   200   200
[05/04 15:20:26     77s] (I)      Default wire space  :   160   200   200
[05/04 15:20:26     77s] (I)      Default wire pitch  :   320   400   400
[05/04 15:20:26     77s] (I)      Default pitch size  :   320   400   400
[05/04 15:20:26     77s] (I)      First track coord   :   200   200   200
[05/04 15:20:26     77s] (I)      Num tracks per GCell: 78.75 63.00 63.00
[05/04 15:20:26     77s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:20:26     77s] (I)      Num of masks        :     1     1     1
[05/04 15:20:26     77s] (I)      Num of trim masks   :     0     0     0
[05/04 15:20:26     77s] (I)      --------------------------------------------------------
[05/04 15:20:26     77s] 
[05/04 15:20:26     77s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:26     77s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:20:26     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:20:26     77s] (I)                    Layer    2    3 
[05/04 15:20:26     77s] (I)                    Pitch  400  400 
[05/04 15:20:26     77s] (I)             #Used tracks    1    1 
[05/04 15:20:26     77s] (I)       #Fully used tracks    1    1 
[05/04 15:20:26     77s] [NR-eGR] ========================================
[05/04 15:20:26     77s] [NR-eGR] 
[05/04 15:20:26     77s] (I)      =============== Blocked Tracks ===============
[05/04 15:20:26     77s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:26     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:20:26     77s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:26     77s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:20:26     77s] (I)      |     2 |   56610 |    49056 |        86.66% |
[05/04 15:20:26     77s] (I)      |     3 |   56610 |    15287 |        27.00% |
[05/04 15:20:26     77s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:26     77s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2096.84 MB )
[05/04 15:20:26     77s] (I)      Reset routing kernel
[05/04 15:20:26     77s] (I)      numLocalWires=33346  numGlobalNetBranches=11401  numLocalNetBranches=5584
[05/04 15:20:26     77s] (I)      totalPins=38546  totalGlobalPin=17382 (45.09%)
[05/04 15:20:26     77s] (I)      total 2D Cap : 87188 = (44534 H, 42654 V)
[05/04 15:20:26     77s] (I)      
[05/04 15:20:26     77s] (I)      ============  Phase 1a Route ============
[05/04 15:20:26     77s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:26     77s] (I)      Usage: 24059 = (11076 H, 12983 V) = (24.87% H, 30.44% V) = (2.791e+05um H, 3.272e+05um V)
[05/04 15:20:26     77s] (I)      
[05/04 15:20:26     77s] (I)      ============  Phase 1b Route ============
[05/04 15:20:26     77s] (I)      Usage: 24061 = (11077 H, 12984 V) = (24.87% H, 30.44% V) = (2.791e+05um H, 3.272e+05um V)
[05/04 15:20:26     77s] (I)      eGR overflow: 0.00% H + 3.56% V
[05/04 15:20:26     77s] 
[05/04 15:20:26     77s] [NR-eGR] Overflow after Early Global Route 0.00% H + 1.44% V
[05/04 15:20:26     77s] Finished Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:26     77s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.115, REAL:0.115, MEM:2096.8M, EPOCH TIME: 1714850426.905303
[05/04 15:20:26     77s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/04 15:20:26     77s] OPERPROF: Starting CDPad at level 1, MEM:2096.8M, EPOCH TIME: 1714850426.905813
[05/04 15:20:26     77s] CDPadU 0.505 -> 0.518. R=0.259, N=9334, GS=25.200
[05/04 15:20:26     77s] OPERPROF: Finished CDPad at level 1, CPU:0.049, REAL:0.049, MEM:2096.8M, EPOCH TIME: 1714850426.954915
[05/04 15:20:26     77s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850426.956911
[05/04 15:20:27     77s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850427.031383
[05/04 15:20:27     77s] OPERPROF:   Finished npPlace at level 2, CPU:0.052, REAL:0.052, MEM:2096.8M, EPOCH TIME: 1714850427.083841
[05/04 15:20:27     77s] OPERPROF: Finished npMain at level 1, CPU:0.143, REAL:0.143, MEM:2096.8M, EPOCH TIME: 1714850427.100186
[05/04 15:20:27     77s] Global placement CDP skipped at cutLevel 9.
[05/04 15:20:27     77s] Iteration  9: Total net bbox = 5.479e+05 (2.56e+05 2.92e+05)
[05/04 15:20:27     77s]               Est.  stn bbox = 6.823e+05 (3.28e+05 3.54e+05)
[05/04 15:20:27     77s]               cpu = 0:00:06.6 real = 0:00:07.0 mem = 2096.8M
[05/04 15:20:29     80s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:20:32     82s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:20:32     82s] Iteration 10: Total net bbox = 5.479e+05 (2.56e+05 2.92e+05)
[05/04 15:20:32     82s]               Est.  stn bbox = 6.823e+05 (3.28e+05 3.54e+05)
[05/04 15:20:32     82s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 2096.8M
[05/04 15:20:32     82s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850432.257442
[05/04 15:20:32     82s] *Info(CAP): clkGateAware moves 1 insts, mean move: 28.95 um, max move: 28.95 um
[05/04 15:20:32     82s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (385.13, 501.67) --> (414.08, 501.67)
[05/04 15:20:32     82s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850432.259618
[05/04 15:20:32     82s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850432.261285
[05/04 15:20:32     82s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850432.338636
[05/04 15:20:36     87s] OPERPROF:   Finished npPlace at level 2, CPU:4.656, REAL:4.660, MEM:2096.8M, EPOCH TIME: 1714850436.998949
[05/04 15:20:37     87s] OPERPROF: Finished npMain at level 1, CPU:4.749, REAL:4.754, MEM:2096.8M, EPOCH TIME: 1714850437.015536
[05/04 15:20:37     87s] Legalizing MH Cells... 0 / 0 (level 6)
[05/04 15:20:37     87s] No instances found in the vector
[05/04 15:20:37     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.8M, DRC: 0)
[05/04 15:20:37     87s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:20:37     87s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850437.017678
[05/04 15:20:37     87s] *Info(CAP): clkGateAware moves 64 insts, mean move: 40.08 um, max move: 201.96 um
[05/04 15:20:37     87s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (267.78, 573.72) --> (394.19, 498.18)
[05/04 15:20:37     87s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850437.019476
[05/04 15:20:37     87s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2096.8M, EPOCH TIME: 1714850437.019863
[05/04 15:20:37     87s] Starting Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:37     87s] (I)      ==================== Layers =====================
[05/04 15:20:37     87s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:37     87s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:20:37     87s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:37     87s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:20:37     87s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:20:37     87s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:20:37     87s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:20:37     87s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:20:37     87s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:20:37     87s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:20:37     87s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:20:37     87s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:37     87s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:20:37     87s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:20:37     87s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:20:37     87s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:37     87s] (I)      Started Import and model ( Curr Mem: 2096.84 MB )
[05/04 15:20:37     87s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:37     87s] (I)      == Non-default Options ==
[05/04 15:20:37     87s] (I)      Print mode                                         : 2
[05/04 15:20:37     87s] (I)      Stop if highly congested                           : false
[05/04 15:20:37     87s] (I)      Maximum routing layer                              : 3
[05/04 15:20:37     87s] (I)      Assign partition pins                              : false
[05/04 15:20:37     87s] (I)      Support large GCell                                : true
[05/04 15:20:37     87s] (I)      Number of threads                                  : 1
[05/04 15:20:37     87s] (I)      Number of rows per GCell                           : 4
[05/04 15:20:37     87s] (I)      Max num rows per GCell                             : 32
[05/04 15:20:37     87s] (I)      Method to set GCell size                           : row
[05/04 15:20:37     87s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:37     87s] (I)      Use row-based GCell size
[05/04 15:20:37     87s] (I)      Use row-based GCell align
[05/04 15:20:37     87s] (I)      layer 0 area = 89000
[05/04 15:20:37     87s] (I)      layer 1 area = 120000
[05/04 15:20:37     87s] (I)      layer 2 area = 120000
[05/04 15:20:37     87s] (I)      GCell unit size   : 3600
[05/04 15:20:37     87s] (I)      GCell multiplier  : 4
[05/04 15:20:37     87s] (I)      GCell row height  : 3600
[05/04 15:20:37     87s] (I)      Actual row height : 3600
[05/04 15:20:37     87s] (I)      GCell align ref   : 8400 8400
[05/04 15:20:37     87s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:37     87s] [NR-eGR] M1 has single uniform track structure
[05/04 15:20:37     87s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:37     87s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:37     87s] [NR-eGR] MQ has single uniform track structure
[05/04 15:20:37     87s] [NR-eGR] MG has single uniform track structure
[05/04 15:20:37     87s] [NR-eGR] LY has single uniform track structure
[05/04 15:20:37     87s] [NR-eGR] E1 has single uniform track structure
[05/04 15:20:37     87s] [NR-eGR] MA has single uniform track structure
[05/04 15:20:37     87s] (I)      ============== Default via ===============
[05/04 15:20:37     87s] (I)      +---+------------------+-----------------+
[05/04 15:20:37     87s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:20:37     87s] (I)      +---+------------------+-----------------+
[05/04 15:20:37     87s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:20:37     87s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:20:37     87s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:20:37     87s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:20:37     87s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:20:37     87s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:20:37     87s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:20:37     87s] (I)      +---+------------------+-----------------+
[05/04 15:20:37     87s] [NR-eGR] Read 103980 PG shapes
[05/04 15:20:37     87s] [NR-eGR] Read 0 clock shapes
[05/04 15:20:37     87s] [NR-eGR] Read 0 other shapes
[05/04 15:20:37     87s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:37     87s] [NR-eGR] #Instance Blockages : 0
[05/04 15:20:37     87s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:20:37     87s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:20:37     87s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:37     87s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:20:37     87s] [NR-eGR] #Other Blockages    : 0
[05/04 15:20:37     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:20:37     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:37     87s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:20:37     87s] (I)      early_global_route_priority property id does not exist.
[05/04 15:20:37     87s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:37     87s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:20:37     87s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:20:37     87s] (I)      Number of ignored nets                =      0
[05/04 15:20:37     87s] (I)      Number of connected nets              =      0
[05/04 15:20:37     87s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:20:37     87s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:20:37     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:20:37     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:20:37     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:20:37     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:20:37     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:20:37     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:20:37     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:37     87s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:20:37     87s] (I)      Ndr track 0 does not exist
[05/04 15:20:37     87s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:20:37     87s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:20:37     87s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:20:37     87s] (I)      Site width          :   400  (dbu)
[05/04 15:20:37     87s] (I)      Row height          :  3600  (dbu)
[05/04 15:20:37     87s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:20:37     87s] (I)      GCell width         : 14400  (dbu)
[05/04 15:20:37     87s] (I)      GCell height        : 14400  (dbu)
[05/04 15:20:37     87s] (I)      Grid                :    53    53     3
[05/04 15:20:37     87s] (I)      Layer numbers       :     1     2     3
[05/04 15:20:37     87s] (I)      Vertical capacity   :     0 14400     0
[05/04 15:20:37     87s] (I)      Horizontal capacity :     0     0 14400
[05/04 15:20:37     87s] (I)      Default wire width  :   160   200   200
[05/04 15:20:37     87s] (I)      Default wire space  :   160   200   200
[05/04 15:20:37     87s] (I)      Default wire pitch  :   320   400   400
[05/04 15:20:37     87s] (I)      Default pitch size  :   320   400   400
[05/04 15:20:37     87s] (I)      First track coord   :   200   200   200
[05/04 15:20:37     87s] (I)      Num tracks per GCell: 45.00 36.00 36.00
[05/04 15:20:37     87s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:20:37     87s] (I)      Num of masks        :     1     1     1
[05/04 15:20:37     87s] (I)      Num of trim masks   :     0     0     0
[05/04 15:20:37     87s] (I)      --------------------------------------------------------
[05/04 15:20:37     87s] 
[05/04 15:20:37     87s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:37     87s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:20:37     87s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:20:37     87s] (I)                    Layer    2    3 
[05/04 15:20:37     87s] (I)                    Pitch  400  400 
[05/04 15:20:37     87s] (I)             #Used tracks    1    1 
[05/04 15:20:37     87s] (I)       #Fully used tracks    1    1 
[05/04 15:20:37     87s] [NR-eGR] ========================================
[05/04 15:20:37     87s] [NR-eGR] 
[05/04 15:20:37     87s] (I)      =============== Blocked Tracks ===============
[05/04 15:20:37     87s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:37     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:20:37     87s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:37     87s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:20:37     87s] (I)      |     2 |  100011 |    85060 |        85.05% |
[05/04 15:20:37     87s] (I)      |     3 |  100011 |    25880 |        25.88% |
[05/04 15:20:37     87s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:37     87s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2096.84 MB )
[05/04 15:20:37     87s] (I)      Reset routing kernel
[05/04 15:20:37     87s] (I)      numLocalWires=22326  numGlobalNetBranches=8095  numLocalNetBranches=3373
[05/04 15:20:37     87s] (I)      totalPins=38546  totalGlobalPin=24440 (63.40%)
[05/04 15:20:37     87s] (I)      total 2D Cap : 153013 = (78503 H, 74510 V)
[05/04 15:20:37     87s] (I)      
[05/04 15:20:37     87s] (I)      ============  Phase 1a Route ============
[05/04 15:20:37     87s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:37     87s] (I)      Usage: 45312 = (20691 H, 24621 V) = (26.36% H, 33.04% V) = (2.980e+05um H, 3.545e+05um V)
[05/04 15:20:37     87s] (I)      
[05/04 15:20:37     87s] (I)      ============  Phase 1b Route ============
[05/04 15:20:37     87s] (I)      Usage: 45318 = (20695 H, 24623 V) = (26.36% H, 33.05% V) = (2.980e+05um H, 3.546e+05um V)
[05/04 15:20:37     87s] (I)      eGR overflow: 0.46% H + 1.18% V
[05/04 15:20:37     87s] 
[05/04 15:20:37     87s] [NR-eGR] Overflow after Early Global Route 0.28% H + 0.75% V
[05/04 15:20:37     87s] Finished Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:37     87s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.129, REAL:0.130, MEM:2096.8M, EPOCH TIME: 1714850437.149848
[05/04 15:20:37     87s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/04 15:20:37     87s] OPERPROF: Starting CDPad at level 1, MEM:2096.8M, EPOCH TIME: 1714850437.150348
[05/04 15:20:37     87s] CDPadU 0.518 -> 0.534. R=0.259, N=9334, GS=14.400
[05/04 15:20:37     87s] OPERPROF: Finished CDPad at level 1, CPU:0.055, REAL:0.056, MEM:2096.8M, EPOCH TIME: 1714850437.205964
[05/04 15:20:37     87s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850437.207932
[05/04 15:20:37     87s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850437.282403
[05/04 15:20:37     87s] AB param 46.7% (4356/9334).
[05/04 15:20:37     87s] OPERPROF:   Finished npPlace at level 2, CPU:0.061, REAL:0.061, MEM:2096.8M, EPOCH TIME: 1714850437.343566
[05/04 15:20:37     87s] OPERPROF: Finished npMain at level 1, CPU:0.152, REAL:0.152, MEM:2096.8M, EPOCH TIME: 1714850437.360273
[05/04 15:20:37     87s] Global placement CDP is working on the selected area.
[05/04 15:20:37     87s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850437.362435
[05/04 15:20:37     87s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850437.422797
[05/04 15:20:38     88s] OPERPROF:   Finished npPlace at level 2, CPU:0.957, REAL:0.964, MEM:2096.8M, EPOCH TIME: 1714850438.387084
[05/04 15:20:38     88s] OPERPROF: Finished npMain at level 1, CPU:1.032, REAL:1.040, MEM:2096.8M, EPOCH TIME: 1714850438.402587
[05/04 15:20:38     88s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850438.404524
[05/04 15:20:38     88s] *Info(CAP): clkGateAware moves 47 insts, mean move: 17.36 um, max move: 100.79 um
[05/04 15:20:38     88s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (310.22, 508.64) --> (395.41, 493.04)
[05/04 15:20:38     88s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850438.406648
[05/04 15:20:38     88s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2096.8M, EPOCH TIME: 1714850438.407016
[05/04 15:20:38     88s] Starting Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:38     88s] (I)      ==================== Layers =====================
[05/04 15:20:38     88s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:38     88s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:20:38     88s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:38     88s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:20:38     88s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:20:38     88s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:20:38     88s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:20:38     88s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:20:38     88s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:20:38     88s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:20:38     88s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:20:38     88s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:38     88s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:20:38     88s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:20:38     88s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:20:38     88s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:38     88s] (I)      Started Import and model ( Curr Mem: 2096.84 MB )
[05/04 15:20:38     88s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:38     88s] (I)      == Non-default Options ==
[05/04 15:20:38     88s] (I)      Print mode                                         : 2
[05/04 15:20:38     88s] (I)      Stop if highly congested                           : false
[05/04 15:20:38     88s] (I)      Maximum routing layer                              : 3
[05/04 15:20:38     88s] (I)      Assign partition pins                              : false
[05/04 15:20:38     88s] (I)      Support large GCell                                : true
[05/04 15:20:38     88s] (I)      Number of threads                                  : 1
[05/04 15:20:38     88s] (I)      Number of rows per GCell                           : 4
[05/04 15:20:38     88s] (I)      Max num rows per GCell                             : 32
[05/04 15:20:38     88s] (I)      Method to set GCell size                           : row
[05/04 15:20:38     88s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:38     88s] (I)      Use row-based GCell size
[05/04 15:20:38     88s] (I)      Use row-based GCell align
[05/04 15:20:38     88s] (I)      layer 0 area = 89000
[05/04 15:20:38     88s] (I)      layer 1 area = 120000
[05/04 15:20:38     88s] (I)      layer 2 area = 120000
[05/04 15:20:38     88s] (I)      GCell unit size   : 3600
[05/04 15:20:38     88s] (I)      GCell multiplier  : 4
[05/04 15:20:38     88s] (I)      GCell row height  : 3600
[05/04 15:20:38     88s] (I)      Actual row height : 3600
[05/04 15:20:38     88s] (I)      GCell align ref   : 8400 8400
[05/04 15:20:38     88s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:38     88s] [NR-eGR] M1 has single uniform track structure
[05/04 15:20:38     88s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:38     88s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:38     88s] [NR-eGR] MQ has single uniform track structure
[05/04 15:20:38     88s] [NR-eGR] MG has single uniform track structure
[05/04 15:20:38     88s] [NR-eGR] LY has single uniform track structure
[05/04 15:20:38     88s] [NR-eGR] E1 has single uniform track structure
[05/04 15:20:38     88s] [NR-eGR] MA has single uniform track structure
[05/04 15:20:38     88s] (I)      ============== Default via ===============
[05/04 15:20:38     88s] (I)      +---+------------------+-----------------+
[05/04 15:20:38     88s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:20:38     88s] (I)      +---+------------------+-----------------+
[05/04 15:20:38     88s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:20:38     88s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:20:38     88s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:20:38     88s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:20:38     88s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:20:38     88s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:20:38     88s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:20:38     88s] (I)      +---+------------------+-----------------+
[05/04 15:20:38     89s] [NR-eGR] Read 103980 PG shapes
[05/04 15:20:38     89s] [NR-eGR] Read 0 clock shapes
[05/04 15:20:38     89s] [NR-eGR] Read 0 other shapes
[05/04 15:20:38     89s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:38     89s] [NR-eGR] #Instance Blockages : 0
[05/04 15:20:38     89s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:20:38     89s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:20:38     89s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:38     89s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:20:38     89s] [NR-eGR] #Other Blockages    : 0
[05/04 15:20:38     89s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:20:38     89s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:38     89s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:20:38     89s] (I)      early_global_route_priority property id does not exist.
[05/04 15:20:38     89s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:38     89s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:20:38     89s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:20:38     89s] (I)      Number of ignored nets                =      0
[05/04 15:20:38     89s] (I)      Number of connected nets              =      0
[05/04 15:20:38     89s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:20:38     89s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:20:38     89s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:20:38     89s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:20:38     89s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:20:38     89s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:20:38     89s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:20:38     89s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:20:38     89s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:38     89s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:20:38     89s] (I)      Ndr track 0 does not exist
[05/04 15:20:38     89s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:20:38     89s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:20:38     89s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:20:38     89s] (I)      Site width          :   400  (dbu)
[05/04 15:20:38     89s] (I)      Row height          :  3600  (dbu)
[05/04 15:20:38     89s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:20:38     89s] (I)      GCell width         : 14400  (dbu)
[05/04 15:20:38     89s] (I)      GCell height        : 14400  (dbu)
[05/04 15:20:38     89s] (I)      Grid                :    53    53     3
[05/04 15:20:38     89s] (I)      Layer numbers       :     1     2     3
[05/04 15:20:38     89s] (I)      Vertical capacity   :     0 14400     0
[05/04 15:20:38     89s] (I)      Horizontal capacity :     0     0 14400
[05/04 15:20:38     89s] (I)      Default wire width  :   160   200   200
[05/04 15:20:38     89s] (I)      Default wire space  :   160   200   200
[05/04 15:20:38     89s] (I)      Default wire pitch  :   320   400   400
[05/04 15:20:38     89s] (I)      Default pitch size  :   320   400   400
[05/04 15:20:38     89s] (I)      First track coord   :   200   200   200
[05/04 15:20:38     89s] (I)      Num tracks per GCell: 45.00 36.00 36.00
[05/04 15:20:38     89s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:20:38     89s] (I)      Num of masks        :     1     1     1
[05/04 15:20:38     89s] (I)      Num of trim masks   :     0     0     0
[05/04 15:20:38     89s] (I)      --------------------------------------------------------
[05/04 15:20:38     89s] 
[05/04 15:20:38     89s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:38     89s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:20:38     89s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:20:38     89s] (I)                    Layer    2    3 
[05/04 15:20:38     89s] (I)                    Pitch  400  400 
[05/04 15:20:38     89s] (I)             #Used tracks    1    1 
[05/04 15:20:38     89s] (I)       #Fully used tracks    1    1 
[05/04 15:20:38     89s] [NR-eGR] ========================================
[05/04 15:20:38     89s] [NR-eGR] 
[05/04 15:20:38     89s] (I)      =============== Blocked Tracks ===============
[05/04 15:20:38     89s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:38     89s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:20:38     89s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:38     89s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:20:38     89s] (I)      |     2 |  100011 |    85060 |        85.05% |
[05/04 15:20:38     89s] (I)      |     3 |  100011 |    25880 |        25.88% |
[05/04 15:20:38     89s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:38     89s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2096.84 MB )
[05/04 15:20:38     89s] (I)      Reset routing kernel
[05/04 15:20:38     89s] (I)      numLocalWires=22187  numGlobalNetBranches=8017  numLocalNetBranches=3363
[05/04 15:20:38     89s] (I)      totalPins=38546  totalGlobalPin=24519 (63.61%)
[05/04 15:20:38     89s] (I)      total 2D Cap : 153013 = (78503 H, 74510 V)
[05/04 15:20:38     89s] (I)      
[05/04 15:20:38     89s] (I)      ============  Phase 1a Route ============
[05/04 15:20:38     89s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:38     89s] (I)      Usage: 45544 = (20804 H, 24740 V) = (26.50% H, 33.20% V) = (2.996e+05um H, 3.563e+05um V)
[05/04 15:20:38     89s] (I)      
[05/04 15:20:38     89s] (I)      ============  Phase 1b Route ============
[05/04 15:20:38     89s] (I)      Usage: 45550 = (20807 H, 24743 V) = (26.50% H, 33.21% V) = (2.996e+05um H, 3.563e+05um V)
[05/04 15:20:38     89s] (I)      eGR overflow: 0.46% H + 0.66% V
[05/04 15:20:38     89s] 
[05/04 15:20:38     89s] [NR-eGR] Overflow after Early Global Route 0.28% H + 0.36% V
[05/04 15:20:38     89s] Finished Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:38     89s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.133, REAL:0.133, MEM:2096.8M, EPOCH TIME: 1714850438.540485
[05/04 15:20:38     89s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/04 15:20:38     89s] OPERPROF: Starting CDPad at level 1, MEM:2096.8M, EPOCH TIME: 1714850438.541008
[05/04 15:20:38     89s] CDPadU 0.534 -> 0.546. R=0.259, N=9334, GS=14.400
[05/04 15:20:38     89s] OPERPROF: Finished CDPad at level 1, CPU:0.056, REAL:0.056, MEM:2096.8M, EPOCH TIME: 1714850438.596942
[05/04 15:20:38     89s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850438.599016
[05/04 15:20:38     89s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850438.674803
[05/04 15:20:38     89s] AB param 28.6% (2674/9334).
[05/04 15:20:38     89s] OPERPROF:   Finished npPlace at level 2, CPU:0.062, REAL:0.062, MEM:2096.8M, EPOCH TIME: 1714850438.736763
[05/04 15:20:38     89s] OPERPROF: Finished npMain at level 1, CPU:0.154, REAL:0.155, MEM:2096.8M, EPOCH TIME: 1714850438.753661
[05/04 15:20:38     89s] Global placement CDP is working on the selected area.
[05/04 15:20:38     89s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850438.755892
[05/04 15:20:38     89s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850438.810999
[05/04 15:20:39     90s] OPERPROF:   Finished npPlace at level 2, CPU:0.953, REAL:0.961, MEM:2096.8M, EPOCH TIME: 1714850439.771763
[05/04 15:20:39     90s] OPERPROF: Finished npMain at level 1, CPU:1.022, REAL:1.030, MEM:2096.8M, EPOCH TIME: 1714850439.785988
[05/04 15:20:39     90s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850439.787919
[05/04 15:20:39     90s] *Info(CAP): clkGateAware moves 19 insts, mean move: 50.71 um, max move: 172.98 um
[05/04 15:20:39     90s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (281.91, 549.78) --> (398.15, 493.04)
[05/04 15:20:39     90s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850439.789977
[05/04 15:20:39     90s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2096.8M, EPOCH TIME: 1714850439.790352
[05/04 15:20:39     90s] Starting Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:39     90s] (I)      ==================== Layers =====================
[05/04 15:20:39     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:39     90s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:20:39     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:39     90s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:20:39     90s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:20:39     90s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:20:39     90s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:20:39     90s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:20:39     90s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:20:39     90s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:20:39     90s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:20:39     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:39     90s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:20:39     90s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:20:39     90s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:20:39     90s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:20:39     90s] (I)      Started Import and model ( Curr Mem: 2096.84 MB )
[05/04 15:20:39     90s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:39     90s] (I)      == Non-default Options ==
[05/04 15:20:39     90s] (I)      Print mode                                         : 2
[05/04 15:20:39     90s] (I)      Stop if highly congested                           : false
[05/04 15:20:39     90s] (I)      Maximum routing layer                              : 3
[05/04 15:20:39     90s] (I)      Assign partition pins                              : false
[05/04 15:20:39     90s] (I)      Support large GCell                                : true
[05/04 15:20:39     90s] (I)      Number of threads                                  : 1
[05/04 15:20:39     90s] (I)      Number of rows per GCell                           : 4
[05/04 15:20:39     90s] (I)      Max num rows per GCell                             : 32
[05/04 15:20:39     90s] (I)      Method to set GCell size                           : row
[05/04 15:20:39     90s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:20:39     90s] (I)      Use row-based GCell size
[05/04 15:20:39     90s] (I)      Use row-based GCell align
[05/04 15:20:39     90s] (I)      layer 0 area = 89000
[05/04 15:20:39     90s] (I)      layer 1 area = 120000
[05/04 15:20:39     90s] (I)      layer 2 area = 120000
[05/04 15:20:39     90s] (I)      GCell unit size   : 3600
[05/04 15:20:39     90s] (I)      GCell multiplier  : 4
[05/04 15:20:39     90s] (I)      GCell row height  : 3600
[05/04 15:20:39     90s] (I)      Actual row height : 3600
[05/04 15:20:39     90s] (I)      GCell align ref   : 8400 8400
[05/04 15:20:39     90s] [NR-eGR] Track table information for default rule: 
[05/04 15:20:39     90s] [NR-eGR] M1 has single uniform track structure
[05/04 15:20:39     90s] [NR-eGR] M2 has single uniform track structure
[05/04 15:20:39     90s] [NR-eGR] M3 has single uniform track structure
[05/04 15:20:39     90s] [NR-eGR] MQ has single uniform track structure
[05/04 15:20:39     90s] [NR-eGR] MG has single uniform track structure
[05/04 15:20:39     90s] [NR-eGR] LY has single uniform track structure
[05/04 15:20:39     90s] [NR-eGR] E1 has single uniform track structure
[05/04 15:20:39     90s] [NR-eGR] MA has single uniform track structure
[05/04 15:20:39     90s] (I)      ============== Default via ===============
[05/04 15:20:39     90s] (I)      +---+------------------+-----------------+
[05/04 15:20:39     90s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:20:39     90s] (I)      +---+------------------+-----------------+
[05/04 15:20:39     90s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:20:39     90s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:20:39     90s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:20:39     90s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:20:39     90s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:20:39     90s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:20:39     90s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:20:39     90s] (I)      +---+------------------+-----------------+
[05/04 15:20:39     90s] [NR-eGR] Read 103980 PG shapes
[05/04 15:20:39     90s] [NR-eGR] Read 0 clock shapes
[05/04 15:20:39     90s] [NR-eGR] Read 0 other shapes
[05/04 15:20:39     90s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:20:39     90s] [NR-eGR] #Instance Blockages : 0
[05/04 15:20:39     90s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:20:39     90s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:20:39     90s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:20:39     90s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:20:39     90s] [NR-eGR] #Other Blockages    : 0
[05/04 15:20:39     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:20:39     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:20:39     90s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:20:39     90s] (I)      early_global_route_priority property id does not exist.
[05/04 15:20:39     90s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:20:39     90s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:20:39     90s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:20:39     90s] (I)      Number of ignored nets                =      0
[05/04 15:20:39     90s] (I)      Number of connected nets              =      0
[05/04 15:20:39     90s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:20:39     90s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:20:39     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:20:39     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:20:39     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:20:39     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:20:39     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:20:39     90s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:20:39     90s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:20:39     90s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:20:39     90s] (I)      Ndr track 0 does not exist
[05/04 15:20:39     90s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:20:39     90s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:20:39     90s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:20:39     90s] (I)      Site width          :   400  (dbu)
[05/04 15:20:39     90s] (I)      Row height          :  3600  (dbu)
[05/04 15:20:39     90s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:20:39     90s] (I)      GCell width         : 14400  (dbu)
[05/04 15:20:39     90s] (I)      GCell height        : 14400  (dbu)
[05/04 15:20:39     90s] (I)      Grid                :    53    53     3
[05/04 15:20:39     90s] (I)      Layer numbers       :     1     2     3
[05/04 15:20:39     90s] (I)      Vertical capacity   :     0 14400     0
[05/04 15:20:39     90s] (I)      Horizontal capacity :     0     0 14400
[05/04 15:20:39     90s] (I)      Default wire width  :   160   200   200
[05/04 15:20:39     90s] (I)      Default wire space  :   160   200   200
[05/04 15:20:39     90s] (I)      Default wire pitch  :   320   400   400
[05/04 15:20:39     90s] (I)      Default pitch size  :   320   400   400
[05/04 15:20:39     90s] (I)      First track coord   :   200   200   200
[05/04 15:20:39     90s] (I)      Num tracks per GCell: 45.00 36.00 36.00
[05/04 15:20:39     90s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:20:39     90s] (I)      Num of masks        :     1     1     1
[05/04 15:20:39     90s] (I)      Num of trim masks   :     0     0     0
[05/04 15:20:39     90s] (I)      --------------------------------------------------------
[05/04 15:20:39     90s] 
[05/04 15:20:39     90s] [NR-eGR] ============ Routing rule table ============
[05/04 15:20:39     90s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:20:39     90s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:20:39     90s] (I)                    Layer    2    3 
[05/04 15:20:39     90s] (I)                    Pitch  400  400 
[05/04 15:20:39     90s] (I)             #Used tracks    1    1 
[05/04 15:20:39     90s] (I)       #Fully used tracks    1    1 
[05/04 15:20:39     90s] [NR-eGR] ========================================
[05/04 15:20:39     90s] [NR-eGR] 
[05/04 15:20:39     90s] (I)      =============== Blocked Tracks ===============
[05/04 15:20:39     90s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:39     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:20:39     90s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:39     90s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:20:39     90s] (I)      |     2 |  100011 |    85060 |        85.05% |
[05/04 15:20:39     90s] (I)      |     3 |  100011 |    25880 |        25.88% |
[05/04 15:20:39     90s] (I)      +-------+---------+----------+---------------+
[05/04 15:20:39     90s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2096.84 MB )
[05/04 15:20:39     90s] (I)      Reset routing kernel
[05/04 15:20:39     90s] (I)      numLocalWires=22103  numGlobalNetBranches=7953  numLocalNetBranches=3378
[05/04 15:20:39     90s] (I)      totalPins=38546  totalGlobalPin=24557 (63.71%)
[05/04 15:20:39     90s] (I)      total 2D Cap : 153013 = (78503 H, 74510 V)
[05/04 15:20:39     90s] (I)      
[05/04 15:20:39     90s] (I)      ============  Phase 1a Route ============
[05/04 15:20:39     90s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:20:39     90s] (I)      Usage: 45967 = (20743 H, 25224 V) = (26.42% H, 33.85% V) = (2.987e+05um H, 3.632e+05um V)
[05/04 15:20:39     90s] (I)      
[05/04 15:20:39     90s] (I)      ============  Phase 1b Route ============
[05/04 15:20:39     90s] (I)      Usage: 45967 = (20743 H, 25224 V) = (26.42% H, 33.85% V) = (2.987e+05um H, 3.632e+05um V)
[05/04 15:20:39     90s] (I)      eGR overflow: 0.49% H + 0.83% V
[05/04 15:20:39     90s] 
[05/04 15:20:39     90s] [NR-eGR] Overflow after Early Global Route 0.28% H + 0.50% V
[05/04 15:20:39     90s] Finished Early Global Route rough congestion estimation: mem = 2096.8M
[05/04 15:20:39     90s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.134, REAL:0.135, MEM:2096.8M, EPOCH TIME: 1714850439.924998
[05/04 15:20:39     90s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/04 15:20:39     90s] OPERPROF: Starting CDPad at level 1, MEM:2096.8M, EPOCH TIME: 1714850439.925504
[05/04 15:20:39     90s] CDPadU 0.546 -> 0.560. R=0.259, N=9334, GS=14.400
[05/04 15:20:39     90s] OPERPROF: Finished CDPad at level 1, CPU:0.056, REAL:0.056, MEM:2096.8M, EPOCH TIME: 1714850439.981792
[05/04 15:20:39     90s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850439.983857
[05/04 15:20:40     90s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850440.059827
[05/04 15:20:40     90s] AB param 64.4% (6008/9334).
[05/04 15:20:40     90s] OPERPROF:   Finished npPlace at level 2, CPU:0.063, REAL:0.064, MEM:2096.8M, EPOCH TIME: 1714850440.123339
[05/04 15:20:40     90s] OPERPROF: Finished npMain at level 1, CPU:0.155, REAL:0.156, MEM:2096.8M, EPOCH TIME: 1714850440.139953
[05/04 15:20:40     90s] Global placement CDP is working on the selected area.
[05/04 15:20:40     90s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850440.142007
[05/04 15:20:40     90s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850440.209052
[05/04 15:20:41     92s] OPERPROF:   Finished npPlace at level 2, CPU:1.636, REAL:1.648, MEM:2096.8M, EPOCH TIME: 1714850441.856805
[05/04 15:20:41     92s] OPERPROF: Finished npMain at level 1, CPU:1.718, REAL:1.730, MEM:2096.8M, EPOCH TIME: 1714850441.872062
[05/04 15:20:41     92s] Iteration 11: Total net bbox = 5.889e+05 (2.67e+05 3.22e+05)
[05/04 15:20:41     92s]               Est.  stn bbox = 7.310e+05 (3.40e+05 3.91e+05)
[05/04 15:20:41     92s]               cpu = 0:00:09.6 real = 0:00:09.0 mem = 2096.8M
[05/04 15:20:44     94s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:20:47     97s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:20:47     97s] Iteration 12: Total net bbox = 5.889e+05 (2.67e+05 3.22e+05)
[05/04 15:20:47     97s]               Est.  stn bbox = 7.310e+05 (3.40e+05 3.91e+05)
[05/04 15:20:47     97s]               cpu = 0:00:05.1 real = 0:00:06.0 mem = 2096.8M
[05/04 15:20:47     97s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2096.8M, EPOCH TIME: 1714850447.040525
[05/04 15:20:47     97s] *Info(CAP): clkGateAware moves 59 insts, mean move: 30.24 um, max move: 154.25 um
[05/04 15:20:47     97s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (284.34, 528.20) --> (401.26, 490.88)
[05/04 15:20:47     97s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2096.8M, EPOCH TIME: 1714850447.042763
[05/04 15:20:47     97s] Legalizing MH Cells... 0 / 0 (level 9)
[05/04 15:20:47     97s] No instances found in the vector
[05/04 15:20:47     97s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2096.8M, DRC: 0)
[05/04 15:20:47     97s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:20:47     97s] OPERPROF: Starting npMain at level 1, MEM:2096.8M, EPOCH TIME: 1714850447.044359
[05/04 15:20:47     97s] OPERPROF:   Starting npPlace at level 2, MEM:2096.8M, EPOCH TIME: 1714850447.121319
[05/04 15:20:55    105s] GP RA stats: MHOnly 0 nrInst 9334 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/04 15:20:56    107s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2117.8M, EPOCH TIME: 1714850456.952631
[05/04 15:20:56    107s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2118.8M, EPOCH TIME: 1714850456.952790
[05/04 15:20:56    107s] OPERPROF:   Finished npPlace at level 2, CPU:9.777, REAL:9.833, MEM:2118.8M, EPOCH TIME: 1714850456.953929
[05/04 15:20:56    107s] OPERPROF: Finished npMain at level 1, CPU:9.870, REAL:9.926, MEM:2102.8M, EPOCH TIME: 1714850456.970494
[05/04 15:20:56    107s] Iteration 13: Total net bbox = 6.050e+05 (2.69e+05 3.36e+05)
[05/04 15:20:56    107s]               Est.  stn bbox = 7.470e+05 (3.41e+05 4.06e+05)
[05/04 15:20:56    107s]               cpu = 0:00:09.9 real = 0:00:09.0 mem = 2102.8M
[05/04 15:20:56    107s] [adp] clock
[05/04 15:20:56    107s] [adp] weight, nr nets, wire length
[05/04 15:20:56    107s] [adp]      0       65  16329.842000
[05/04 15:20:56    107s] [adp] data
[05/04 15:20:56    107s] [adp] weight, nr nets, wire length
[05/04 15:20:56    107s] [adp]      0     9678  588665.444000
[05/04 15:20:56    107s] [adp] 0.000000|0.000000|0.000000
[05/04 15:20:57    107s] Iteration 14: Total net bbox = 6.050e+05 (2.69e+05 3.36e+05)
[05/04 15:20:57    107s]               Est.  stn bbox = 7.470e+05 (3.41e+05 4.06e+05)
[05/04 15:20:57    107s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2102.8M
[05/04 15:20:57    107s] *** cost = 6.050e+05 (2.69e+05 3.36e+05) (cpu for global=0:00:55.2) real=0:00:57.0***
[05/04 15:20:57    107s] Info: 64 clock gating cells identified, 64 (on average) moved 704/11
[05/04 15:20:57    107s] Saved padding area to DB
[05/04 15:20:57    107s] All LLGs are deleted
[05/04 15:20:57    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:57    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:57    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2102.8M, EPOCH TIME: 1714850457.081708
[05/04 15:20:57    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2102.8M, EPOCH TIME: 1714850457.081882
[05/04 15:20:57    107s] Solver runtime cpu: 0:00:34.3 real: 0:00:34.5
[05/04 15:20:57    107s] Core Placement runtime cpu: 0:00:37.5 real: 0:00:38.0
[05/04 15:20:57    107s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/04 15:20:57    107s] Type 'man IMPSP-9025' for more detail.
[05/04 15:20:57    107s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2102.8M, EPOCH TIME: 1714850457.084511
[05/04 15:20:57    107s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2102.8M, EPOCH TIME: 1714850457.084593
[05/04 15:20:57    107s] Processing tracks to init pin-track alignment.
[05/04 15:20:57    107s] z: 2, totalTracks: 1
[05/04 15:20:57    107s] z: 4, totalTracks: 1
[05/04 15:20:57    107s] z: 6, totalTracks: 1
[05/04 15:20:57    107s] z: 8, totalTracks: 1
[05/04 15:20:57    107s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:20:57    107s] All LLGs are deleted
[05/04 15:20:57    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:57    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:57    107s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2102.8M, EPOCH TIME: 1714850457.092882
[05/04 15:20:57    107s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2102.8M, EPOCH TIME: 1714850457.093033
[05/04 15:20:57    107s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2102.8M, EPOCH TIME: 1714850457.095165
[05/04 15:20:57    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:57    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:57    107s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2102.8M, EPOCH TIME: 1714850457.095699
[05/04 15:20:57    107s] Max number of tech site patterns supported in site array is 256.
[05/04 15:20:57    107s] Core basic site is IBM13SITE
[05/04 15:20:57    107s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2102.8M, EPOCH TIME: 1714850457.113879
[05/04 15:20:57    107s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:20:57    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:20:57    107s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.016, REAL:0.016, MEM:2102.8M, EPOCH TIME: 1714850457.129953
[05/04 15:20:57    107s] Fast DP-INIT is on for default
[05/04 15:20:57    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:20:57    107s] Atter site array init, number of instance map data is 0.
[05/04 15:20:57    107s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.041, REAL:0.042, MEM:2102.8M, EPOCH TIME: 1714850457.137210
[05/04 15:20:57    107s] 
[05/04 15:20:57    107s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:20:57    107s] OPERPROF:       Starting CMU at level 4, MEM:2102.8M, EPOCH TIME: 1714850457.140281
[05/04 15:20:57    107s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.004, MEM:2102.8M, EPOCH TIME: 1714850457.143801
[05/04 15:20:57    107s] 
[05/04 15:20:57    107s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:20:57    107s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:2102.8M, EPOCH TIME: 1714850457.145756
[05/04 15:20:57    107s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2102.8M, EPOCH TIME: 1714850457.145831
[05/04 15:20:57    107s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2102.8M, EPOCH TIME: 1714850457.146123
[05/04 15:20:57    107s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2102.8MB).
[05/04 15:20:57    107s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.069, REAL:0.069, MEM:2102.8M, EPOCH TIME: 1714850457.153983
[05/04 15:20:57    107s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.069, REAL:0.070, MEM:2102.8M, EPOCH TIME: 1714850457.154014
[05/04 15:20:57    107s] TDRefine: refinePlace mode is spiral
[05/04 15:20:57    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.1
[05/04 15:20:57    107s] OPERPROF: Starting RefinePlace at level 1, MEM:2102.8M, EPOCH TIME: 1714850457.154069
[05/04 15:20:57    107s] *** Starting refinePlace (0:01:48 mem=2102.8M) ***
[05/04 15:20:57    107s] Total net bbox length = 6.050e+05 (2.688e+05 3.362e+05) (ext = 6.689e+04)
[05/04 15:20:57    107s] 
[05/04 15:20:57    107s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:20:57    107s] # spcSbClkGt: 64
[05/04 15:20:57    107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:20:57    107s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:57    107s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:57    107s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2102.8M, EPOCH TIME: 1714850457.177619
[05/04 15:20:57    107s] Starting refinePlace ...
[05/04 15:20:57    107s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:57    107s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:20:57    107s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2102.8M, EPOCH TIME: 1714850457.204791
[05/04 15:20:57    107s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:20:57    107s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2102.8M, EPOCH TIME: 1714850457.204899
[05/04 15:20:57    107s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2102.8M, EPOCH TIME: 1714850457.205177
[05/04 15:20:57    107s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2102.8M, EPOCH TIME: 1714850457.205244
[05/04 15:20:57    107s] DDP markSite nrRow 205 nrJob 205
[05/04 15:20:57    107s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.002, REAL:0.002, MEM:2102.8M, EPOCH TIME: 1714850457.206763
[05/04 15:20:57    107s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.002, MEM:2102.8M, EPOCH TIME: 1714850457.206813
[05/04 15:20:57    107s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2102.8M, EPOCH TIME: 1714850457.211556
[05/04 15:20:57    107s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2102.8M, EPOCH TIME: 1714850457.211628
[05/04 15:20:57    107s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.008, REAL:0.008, MEM:2102.8M, EPOCH TIME: 1714850457.219273
[05/04 15:20:57    107s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:20:57    107s]  ** Cut row section real time 0:00:00.0.
[05/04 15:20:57    107s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.008, REAL:0.008, MEM:2102.8M, EPOCH TIME: 1714850457.219452
[05/04 15:20:57    107s]   Spread Effort: high, standalone mode, useDDP on.
[05/04 15:20:57    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2102.8MB) @(0:01:48 - 0:01:48).
[05/04 15:20:57    107s] Move report: preRPlace moves 9333 insts, mean move: 0.24 um, max move: 6.93 um 
[05/04 15:20:57    107s] 	Max move on inst (u_ibex_core/cs_registers_i/priv_lvl_q_reg_1_): (469.86, 705.73) --> (467.60, 710.40)
[05/04 15:20:57    107s] 	Length: 26 sites, height: 1 rows, site name: IBM13SITE, cell type: SDFFSX1TS
[05/04 15:20:57    107s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:20:57    107s] Placement tweakage begins.
[05/04 15:20:57    107s] wire length = 7.152e+05
[05/04 15:20:58    108s] wire length = 7.028e+05
[05/04 15:20:58    108s] Placement tweakage ends.
[05/04 15:20:58    108s] Move report: tweak moves 1257 insts, mean move: 7.84 um, max move: 47.60 um 
[05/04 15:20:58    108s] 	Max move on inst (u_ibex_core/cs_registers_i/U772): (585.60, 325.20) --> (633.20, 325.20)
[05/04 15:20:58    108s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=2102.8MB) @(0:01:48 - 0:01:49).
[05/04 15:20:58    108s] 
[05/04 15:20:58    108s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:20:59    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:20:59    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:20:59    109s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:20:59    109s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[05/04 15:20:59    109s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:20:59    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2070.8MB) @(0:01:49 - 0:01:49).
[05/04 15:20:59    109s] Move report: Detail placement moves 9333 insts, mean move: 1.26 um, max move: 47.46 um 
[05/04 15:20:59    109s] 	Max move on inst (u_ibex_core/cs_registers_i/U772): (585.75, 325.19) --> (633.20, 325.20)
[05/04 15:20:59    109s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2070.8MB
[05/04 15:20:59    109s] Statistics of distance of Instance movement in refine placement:
[05/04 15:20:59    109s]   maximum (X+Y) =        47.46 um
[05/04 15:20:59    109s]   inst (u_ibex_core/cs_registers_i/U772) with max move: (585.749, 325.195) -> (633.2, 325.2)
[05/04 15:20:59    109s]   mean    (X+Y) =         1.26 um
[05/04 15:20:59    109s] Total instances flipped for legalization: 1
[05/04 15:20:59    109s] Summary Report:
[05/04 15:20:59    109s] Instances move: 9333 (out of 9334 movable)
[05/04 15:20:59    109s] Instances flipped: 1
[05/04 15:20:59    109s] Mean displacement: 1.26 um
[05/04 15:20:59    109s] Max displacement: 47.46 um (Instance: u_ibex_core/cs_registers_i/U772) (585.749, 325.195) -> (633.2, 325.2)
[05/04 15:20:59    109s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/04 15:20:59    109s] Total instances moved : 9333
[05/04 15:20:59    109s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.870, REAL:1.875, MEM:2070.8M, EPOCH TIME: 1714850459.053017
[05/04 15:20:59    109s] Total net bbox length = 5.935e+05 (2.580e+05 3.355e+05) (ext = 6.685e+04)
[05/04 15:20:59    109s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2070.8MB
[05/04 15:20:59    109s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=2070.8MB) @(0:01:48 - 0:01:49).
[05/04 15:20:59    109s] *** Finished refinePlace (0:01:49 mem=2070.8M) ***
[05/04 15:20:59    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.1
[05/04 15:20:59    109s] OPERPROF: Finished RefinePlace at level 1, CPU:1.899, REAL:1.905, MEM:2070.8M, EPOCH TIME: 1714850459.059051
[05/04 15:20:59    109s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2070.8M, EPOCH TIME: 1714850459.059077
[05/04 15:20:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9334).
[05/04 15:20:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] All LLGs are deleted
[05/04 15:20:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2070.8M, EPOCH TIME: 1714850459.071214
[05/04 15:20:59    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2070.8M, EPOCH TIME: 1714850459.071365
[05/04 15:20:59    109s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.017, MEM:2049.8M, EPOCH TIME: 1714850459.075737
[05/04 15:20:59    109s] *** End of Placement (cpu=0:01:04, real=0:01:06, mem=2049.8M) ***
[05/04 15:20:59    109s] Processing tracks to init pin-track alignment.
[05/04 15:20:59    109s] z: 2, totalTracks: 1
[05/04 15:20:59    109s] z: 4, totalTracks: 1
[05/04 15:20:59    109s] z: 6, totalTracks: 1
[05/04 15:20:59    109s] z: 8, totalTracks: 1
[05/04 15:20:59    109s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:20:59    109s] All LLGs are deleted
[05/04 15:20:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.8M, EPOCH TIME: 1714850459.084800
[05/04 15:20:59    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.8M, EPOCH TIME: 1714850459.084970
[05/04 15:20:59    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2049.8M, EPOCH TIME: 1714850459.086838
[05/04 15:20:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2049.8M, EPOCH TIME: 1714850459.087034
[05/04 15:20:59    109s] Max number of tech site patterns supported in site array is 256.
[05/04 15:20:59    109s] Core basic site is IBM13SITE
[05/04 15:20:59    109s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2049.8M, EPOCH TIME: 1714850459.105548
[05/04 15:20:59    109s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:20:59    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:20:59    109s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.018, REAL:0.018, MEM:2049.8M, EPOCH TIME: 1714850459.123950
[05/04 15:20:59    109s] Fast DP-INIT is on for default
[05/04 15:20:59    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:20:59    109s] Atter site array init, number of instance map data is 0.
[05/04 15:20:59    109s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.043, REAL:0.044, MEM:2049.8M, EPOCH TIME: 1714850459.131271
[05/04 15:20:59    109s] 
[05/04 15:20:59    109s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:20:59    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.048, MEM:2049.8M, EPOCH TIME: 1714850459.135171
[05/04 15:20:59    109s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2049.8M, EPOCH TIME: 1714850459.140047
[05/04 15:20:59    109s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2049.8M, EPOCH TIME: 1714850459.142262
[05/04 15:20:59    109s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.004, MEM:2065.8M, EPOCH TIME: 1714850459.145976
[05/04 15:20:59    109s] default core: bins with density > 0.750 =  1.59 % ( 7 / 441 )
[05/04 15:20:59    109s] Density distribution unevenness ratio = 37.166%
[05/04 15:20:59    109s] Density distribution unevenness ratio (U70) = 1.039%
[05/04 15:20:59    109s] Density distribution unevenness ratio (U80) = 0.044%
[05/04 15:20:59    109s] Density distribution unevenness ratio (U90) = 0.000%
[05/04 15:20:59    109s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.006, REAL:0.006, MEM:2065.8M, EPOCH TIME: 1714850459.146130
[05/04 15:20:59    109s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2065.8M, EPOCH TIME: 1714850459.146155
[05/04 15:20:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] All LLGs are deleted
[05/04 15:20:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:20:59    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2065.8M, EPOCH TIME: 1714850459.155442
[05/04 15:20:59    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2065.8M, EPOCH TIME: 1714850459.155581
[05/04 15:20:59    109s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.011, MEM:2065.8M, EPOCH TIME: 1714850459.157365
[05/04 15:20:59    109s] *** Free Virtual Timing Model ...(mem=2065.8M)
[05/04 15:20:59    109s] **INFO: Enable pre-place timing setting for timing analysis
[05/04 15:20:59    109s] Set Using Default Delay Limit as 101.
[05/04 15:20:59    109s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/04 15:20:59    109s] Set Default Net Delay as 0 ps.
[05/04 15:20:59    109s] Set Default Net Load as 0 pF. 
[05/04 15:20:59    109s] **INFO: Analyzing IO path groups for slack adjustment
[05/04 15:20:59    110s] Effort level <high> specified for reg2reg_tmp.1690631 path_group
[05/04 15:21:00    110s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:21:00    110s] #################################################################################
[05/04 15:21:00    110s] # Design Stage: PreRoute
[05/04 15:21:00    110s] # Design Name: ibex_top
[05/04 15:21:00    110s] # Design Mode: 130nm
[05/04 15:21:00    110s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:21:00    110s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:21:00    110s] # Signoff Settings: SI Off 
[05/04 15:21:00    110s] #################################################################################
[05/04 15:21:00    110s] Calculate delays in Single mode...
[05/04 15:21:00    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 2057.8M, InitMEM = 2057.8M)
[05/04 15:21:00    110s] Start delay calculation (fullDC) (1 T). (MEM=2057.84)
[05/04 15:21:00    110s] End AAE Lib Interpolated Model. (MEM=2057.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:21:01    112s] Total number of fetched objects 11916
[05/04 15:21:01    112s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:21:01    112s] End delay calculation. (MEM=2116.61 CPU=0:00:01.4 REAL=0:00:01.0)
[05/04 15:21:01    112s] End delay calculation (fullDC). (MEM=2116.61 CPU=0:00:01.7 REAL=0:00:01.0)
[05/04 15:21:01    112s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 2116.6M) ***
[05/04 15:21:02    112s] **INFO: Disable pre-place timing setting for timing analysis
[05/04 15:21:02    112s] Set Using Default Delay Limit as 1000.
[05/04 15:21:02    112s] Set Default Net Delay as 1000 ps.
[05/04 15:21:02    112s] Set Default Net Load as 0.5 pF. 
[05/04 15:21:02    112s] Info: Disable timing driven in postCTS congRepair.
[05/04 15:21:02    112s] 
[05/04 15:21:02    112s] Starting congRepair ...
[05/04 15:21:02    112s] User Input Parameters:
[05/04 15:21:02    112s] - Congestion Driven    : On
[05/04 15:21:02    112s] - Timing Driven        : Off
[05/04 15:21:02    112s] - Area-Violation Based : On
[05/04 15:21:02    112s] - Start Rollback Level : -5
[05/04 15:21:02    112s] - Legalized            : On
[05/04 15:21:02    112s] - Window Based         : Off
[05/04 15:21:02    112s] - eDen incr mode       : Off
[05/04 15:21:02    112s] - Small incr mode      : Off
[05/04 15:21:02    112s] 
[05/04 15:21:02    112s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2107.1M, EPOCH TIME: 1714850462.398819
[05/04 15:21:02    112s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:2107.1M, EPOCH TIME: 1714850462.407547
[05/04 15:21:02    112s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2107.1M, EPOCH TIME: 1714850462.407693
[05/04 15:21:02    112s] Starting Early Global Route congestion estimation: mem = 2107.1M
[05/04 15:21:02    112s] (I)      ==================== Layers =====================
[05/04 15:21:02    112s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:02    112s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:21:02    112s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:02    112s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:21:02    112s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:21:02    112s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:21:02    112s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:21:02    112s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:21:02    112s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:21:02    112s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:21:02    112s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:21:02    112s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:02    112s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:21:02    112s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:21:02    112s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:21:02    112s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:02    112s] (I)      Started Import and model ( Curr Mem: 2107.10 MB )
[05/04 15:21:02    112s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:02    112s] (I)      == Non-default Options ==
[05/04 15:21:02    112s] (I)      Maximum routing layer                              : 3
[05/04 15:21:02    112s] (I)      Number of threads                                  : 1
[05/04 15:21:02    112s] (I)      Use non-blocking free Dbs wires                    : false
[05/04 15:21:02    112s] (I)      Method to set GCell size                           : row
[05/04 15:21:02    112s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:21:02    112s] (I)      Use row-based GCell size
[05/04 15:21:02    112s] (I)      Use row-based GCell align
[05/04 15:21:02    112s] (I)      layer 0 area = 89000
[05/04 15:21:02    112s] (I)      layer 1 area = 120000
[05/04 15:21:02    112s] (I)      layer 2 area = 120000
[05/04 15:21:02    112s] (I)      GCell unit size   : 3600
[05/04 15:21:02    112s] (I)      GCell multiplier  : 1
[05/04 15:21:02    112s] (I)      GCell row height  : 3600
[05/04 15:21:02    112s] (I)      Actual row height : 3600
[05/04 15:21:02    112s] (I)      GCell align ref   : 8400 8400
[05/04 15:21:02    112s] [NR-eGR] Track table information for default rule: 
[05/04 15:21:02    112s] [NR-eGR] M1 has single uniform track structure
[05/04 15:21:02    112s] [NR-eGR] M2 has single uniform track structure
[05/04 15:21:02    112s] [NR-eGR] M3 has single uniform track structure
[05/04 15:21:02    112s] [NR-eGR] MQ has single uniform track structure
[05/04 15:21:02    112s] [NR-eGR] MG has single uniform track structure
[05/04 15:21:02    112s] [NR-eGR] LY has single uniform track structure
[05/04 15:21:02    112s] [NR-eGR] E1 has single uniform track structure
[05/04 15:21:02    112s] [NR-eGR] MA has single uniform track structure
[05/04 15:21:02    112s] (I)      ============== Default via ===============
[05/04 15:21:02    112s] (I)      +---+------------------+-----------------+
[05/04 15:21:02    112s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:21:02    112s] (I)      +---+------------------+-----------------+
[05/04 15:21:02    112s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:21:02    112s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:21:02    112s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:21:02    112s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:21:02    112s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:21:02    112s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:21:02    112s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:21:02    112s] (I)      +---+------------------+-----------------+
[05/04 15:21:02    112s] [NR-eGR] Read 103980 PG shapes
[05/04 15:21:02    112s] [NR-eGR] Read 0 clock shapes
[05/04 15:21:02    112s] [NR-eGR] Read 0 other shapes
[05/04 15:21:02    112s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:21:02    112s] [NR-eGR] #Instance Blockages : 0
[05/04 15:21:02    112s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:21:02    112s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:21:02    112s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:21:02    112s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:21:02    112s] [NR-eGR] #Other Blockages    : 0
[05/04 15:21:02    112s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:21:02    112s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:21:02    112s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:21:02    112s] (I)      early_global_route_priority property id does not exist.
[05/04 15:21:02    112s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:21:02    112s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:21:02    112s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:21:02    112s] (I)      Number of ignored nets                =      0
[05/04 15:21:02    112s] (I)      Number of connected nets              =      0
[05/04 15:21:02    112s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:21:02    112s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:21:02    112s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:21:02    112s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:21:02    112s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:21:02    112s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:21:02    112s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:21:02    112s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:21:02    112s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:21:02    112s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:21:02    112s] (I)      Ndr track 0 does not exist
[05/04 15:21:02    112s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:21:02    112s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:21:02    112s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:21:02    112s] (I)      Site width          :   400  (dbu)
[05/04 15:21:02    112s] (I)      Row height          :  3600  (dbu)
[05/04 15:21:02    112s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:21:02    112s] (I)      GCell width         :  3600  (dbu)
[05/04 15:21:02    112s] (I)      GCell height        :  3600  (dbu)
[05/04 15:21:02    112s] (I)      Grid                :   210   210     3
[05/04 15:21:02    112s] (I)      Layer numbers       :     1     2     3
[05/04 15:21:02    112s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:21:02    112s] (I)      Horizontal capacity :     0     0  3600
[05/04 15:21:02    112s] (I)      Default wire width  :   160   200   200
[05/04 15:21:02    112s] (I)      Default wire space  :   160   200   200
[05/04 15:21:02    112s] (I)      Default wire pitch  :   320   400   400
[05/04 15:21:02    112s] (I)      Default pitch size  :   320   400   400
[05/04 15:21:02    112s] (I)      First track coord   :   200   200   200
[05/04 15:21:02    112s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/04 15:21:02    112s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:21:02    112s] (I)      Num of masks        :     1     1     1
[05/04 15:21:02    112s] (I)      Num of trim masks   :     0     0     0
[05/04 15:21:02    112s] (I)      --------------------------------------------------------
[05/04 15:21:02    112s] 
[05/04 15:21:02    112s] [NR-eGR] ============ Routing rule table ============
[05/04 15:21:02    112s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:21:02    112s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:21:02    112s] (I)                    Layer    2    3 
[05/04 15:21:02    112s] (I)                    Pitch  400  400 
[05/04 15:21:02    112s] (I)             #Used tracks    1    1 
[05/04 15:21:02    112s] (I)       #Fully used tracks    1    1 
[05/04 15:21:02    112s] [NR-eGR] ========================================
[05/04 15:21:02    112s] [NR-eGR] 
[05/04 15:21:02    112s] (I)      =============== Blocked Tracks ===============
[05/04 15:21:02    112s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:02    112s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:21:02    112s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:02    112s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:21:02    112s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:21:02    112s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:21:02    112s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:02    112s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2107.10 MB )
[05/04 15:21:02    112s] (I)      Reset routing kernel
[05/04 15:21:02    112s] (I)      Started Global Routing ( Curr Mem: 2107.10 MB )
[05/04 15:21:02    112s] (I)      totalPins=38546  totalGlobalPin=38171 (99.03%)
[05/04 15:21:02    112s] (I)      total 2D Cap : 572639 = (310330 H, 262309 V)
[05/04 15:21:02    112s] [NR-eGR] Layer group 1: route 9743 net(s) in layer range [2, 3]
[05/04 15:21:02    112s] (I)      
[05/04 15:21:02    112s] (I)      ============  Phase 1a Route ============
[05/04 15:21:02    113s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:21:02    113s] (I)      Usage: 189929 = (82834 H, 107095 V) = (26.69% H, 40.83% V) = (2.982e+05um H, 3.855e+05um V)
[05/04 15:21:02    113s] (I)      
[05/04 15:21:02    113s] (I)      ============  Phase 1b Route ============
[05/04 15:21:02    113s] (I)      Usage: 190788 = (83335 H, 107453 V) = (26.85% H, 40.96% V) = (3.000e+05um H, 3.868e+05um V)
[05/04 15:21:02    113s] (I)      Overflow of layer group 1: 0.33% H + 7.09% V. EstWL: 6.868368e+05um
[05/04 15:21:02    113s] (I)      Congestion metric : 0.33%H 7.09%V, 7.42%HV
[05/04 15:21:02    113s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:21:02    113s] (I)      
[05/04 15:21:02    113s] (I)      ============  Phase 1c Route ============
[05/04 15:21:02    113s] (I)      Level2 Grid: 42 x 42
[05/04 15:21:02    113s] (I)      Usage: 190794 = (83341 H, 107453 V) = (26.86% H, 40.96% V) = (3.000e+05um H, 3.868e+05um V)
[05/04 15:21:02    113s] (I)      
[05/04 15:21:02    113s] (I)      ============  Phase 1d Route ============
[05/04 15:21:02    113s] (I)      Usage: 191757 = (84266 H, 107491 V) = (27.15% H, 40.98% V) = (3.034e+05um H, 3.870e+05um V)
[05/04 15:21:02    113s] (I)      
[05/04 15:21:02    113s] (I)      ============  Phase 1e Route ============
[05/04 15:21:02    113s] (I)      Usage: 191757 = (84266 H, 107491 V) = (27.15% H, 40.98% V) = (3.034e+05um H, 3.870e+05um V)
[05/04 15:21:02    113s] [NR-eGR] Early Global Route overflow of layer group 1: 0.45% H + 5.90% V. EstWL: 6.903252e+05um
[05/04 15:21:02    113s] (I)      
[05/04 15:21:02    113s] (I)      ============  Phase 1l Route ============
[05/04 15:21:03    113s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:21:03    113s] (I)      Layer  2:     275437    119736      2903           0      395010    ( 0.00%) 
[05/04 15:21:03    113s] (I)      Layer  3:     325377     84197       167           0      395010    ( 0.00%) 
[05/04 15:21:03    113s] (I)      Total:        600814    203933      3070           0      790020    ( 0.00%) 
[05/04 15:21:03    113s] (I)      
[05/04 15:21:03    113s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:21:03    113s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:21:03    113s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:21:03    113s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[05/04 15:21:03    113s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:21:03    113s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:21:03    113s] [NR-eGR]      M2 ( 2)      1896( 4.32%)       152( 0.35%)         6( 0.01%)         1( 0.00%)   ( 4.68%) 
[05/04 15:21:03    113s] [NR-eGR]      M3 ( 3)       124( 0.28%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[05/04 15:21:03    113s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:21:03    113s] [NR-eGR]        Total      2020( 2.30%)       153( 0.17%)         6( 0.01%)         1( 0.00%)   ( 2.48%) 
[05/04 15:21:03    113s] [NR-eGR] 
[05/04 15:21:03    113s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.53 sec, Curr Mem: 2115.10 MB )
[05/04 15:21:03    113s] (I)      total 2D Cap : 598383 = (327438 H, 270945 V)
[05/04 15:21:03    113s] [NR-eGR] Overflow after Early Global Route 0.28% H + 4.66% V
[05/04 15:21:03    113s] Early Global Route congestion estimation runtime: 0.64 seconds, mem = 2115.1M
[05/04 15:21:03    113s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.663, REAL:0.640, MEM:2115.1M, EPOCH TIME: 1714850463.048108
[05/04 15:21:03    113s] OPERPROF: Starting HotSpotCal at level 1, MEM:2115.1M, EPOCH TIME: 1714850463.048145
[05/04 15:21:03    113s] [hotspot] +------------+---------------+---------------+
[05/04 15:21:03    113s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:21:03    113s] [hotspot] +------------+---------------+---------------+
[05/04 15:21:03    113s] [hotspot] | normalized |          6.67 |         42.22 |
[05/04 15:21:03    113s] [hotspot] +------------+---------------+---------------+
[05/04 15:21:03    113s] Local HotSpot Analysis: normalized max congestion hotspot area = 6.67, normalized total congestion hotspot area = 42.22 (area is in unit of 4 std-cell row bins)
[05/04 15:21:03    113s] [hotspot] max/total 6.67/42.22, big hotspot (>10) total 0.00
[05/04 15:21:03    113s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:21:03    113s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:03    113s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:21:03    113s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:03    113s] [hotspot] |  1  |   188.40   390.00   231.60   433.20 |        5.78   |
[05/04 15:21:03    113s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:03    113s] [hotspot] |  2  |   246.00   649.20   274.80   692.40 |        5.11   |
[05/04 15:21:03    113s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:03    113s] [hotspot] |  3  |   490.80   260.40   534.00   289.20 |        4.67   |
[05/04 15:21:03    113s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:03    113s] [hotspot] |  4  |   375.60   260.40   404.40   289.20 |        3.11   |
[05/04 15:21:03    113s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:03    113s] [hotspot] |  5  |   202.80   462.00   231.60   490.80 |        1.33   |
[05/04 15:21:03    113s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:03    113s] Top 5 hotspots total area: 20.00
[05/04 15:21:03    113s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.008, MEM:2131.1M, EPOCH TIME: 1714850463.056230
[05/04 15:21:03    113s] Skipped repairing congestion.
[05/04 15:21:03    113s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2131.1M, EPOCH TIME: 1714850463.056358
[05/04 15:21:03    113s] Starting Early Global Route wiring: mem = 2131.1M
[05/04 15:21:03    113s] (I)      ============= Track Assignment ============
[05/04 15:21:03    113s] (I)      Started Track Assignment (1T) ( Curr Mem: 2131.10 MB )
[05/04 15:21:03    113s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/04 15:21:03    113s] (I)      Run Multi-thread track assignment
[05/04 15:21:03    113s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2131.10 MB )
[05/04 15:21:03    113s] (I)      Started Export ( Curr Mem: 2131.10 MB )
[05/04 15:21:03    113s] [NR-eGR]             Length (um)    Vias 
[05/04 15:21:03    113s] [NR-eGR] --------------------------------
[05/04 15:21:03    113s] [NR-eGR]  M1  (1H)             0   38121 
[05/04 15:21:03    113s] [NR-eGR]  M2  (2V)        396692   74133 
[05/04 15:21:03    113s] [NR-eGR]  M3  (3H)        321154       0 
[05/04 15:21:03    113s] [NR-eGR]  MQ  (4V)             0       0 
[05/04 15:21:03    113s] [NR-eGR]  MG  (5H)             0       0 
[05/04 15:21:03    113s] [NR-eGR]  LY  (6V)             0       0 
[05/04 15:21:03    113s] [NR-eGR]  E1  (7H)             0       0 
[05/04 15:21:03    113s] [NR-eGR]  MA  (8V)             0       0 
[05/04 15:21:03    113s] [NR-eGR] --------------------------------
[05/04 15:21:03    113s] [NR-eGR]      Total       717846  112254 
[05/04 15:21:03    113s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:21:03    113s] [NR-eGR] Total half perimeter of net bounding box: 593535um
[05/04 15:21:03    113s] [NR-eGR] Total length: 717846um, number of vias: 112254
[05/04 15:21:03    113s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:21:03    113s] [NR-eGR] Total eGR-routed clock nets wire length: 29790um, number of vias: 6713
[05/04 15:21:03    113s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:21:03    113s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2131.10 MB )
[05/04 15:21:03    113s] Early Global Route wiring runtime: 0.27 seconds, mem = 2131.1M
[05/04 15:21:03    113s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.270, REAL:0.272, MEM:2131.1M, EPOCH TIME: 1714850463.327965
[05/04 15:21:03    113s] Tdgp not successfully inited but do clear! skip clearing
[05/04 15:21:03    113s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[05/04 15:21:03    113s] *** Finishing placeDesign default flow ***
[05/04 15:21:03    113s] **placeDesign ... cpu = 0: 1:14, real = 0: 1:16, mem = 2058.1M **
[05/04 15:21:03    113s] Tdgp not successfully inited but do clear! skip clearing
[05/04 15:21:03    113s] 
[05/04 15:21:03    113s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:21:03    113s] Severity  ID               Count  Summary                                  
[05/04 15:21:03    113s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/04 15:21:03    113s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/04 15:21:03    113s] *** Message Summary: 3 warning(s), 0 error(s)
[05/04 15:21:03    113s] 
[05/04 15:21:03    113s] *** placeDesign #1 [finish] : cpu/real = 0:01:14.2/0:01:15.4 (1.0), totSession cpu/real = 0:01:53.9/0:02:28.3 (0.8), mem = 2058.1M
[05/04 15:21:03    113s] 
[05/04 15:21:03    113s] =============================================================================================
[05/04 15:21:03    113s]  Final TAT Report : placeDesign #1                                              21.16-s078_1
[05/04 15:21:03    113s] =============================================================================================
[05/04 15:21:03    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:21:03    113s] ---------------------------------------------------------------------------------------------
[05/04 15:21:03    113s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/04 15:21:03    113s] [ TimingUpdate           ]     12   0:00:03.5  (   4.7 % )     0:00:03.5 /  0:00:03.5    1.0
[05/04 15:21:03    113s] [ FullDelayCalc          ]      9   0:00:16.3  (  21.6 % )     0:00:16.3 /  0:00:16.3    1.0
[05/04 15:21:03    113s] [ MISC                   ]          0:00:55.6  (  73.7 % )     0:00:55.6 /  0:00:54.3    1.0
[05/04 15:21:03    113s] ---------------------------------------------------------------------------------------------
[05/04 15:21:03    113s]  placeDesign #1 TOTAL               0:01:15.4  ( 100.0 % )     0:01:15.4 /  0:01:14.2    1.0
[05/04 15:21:03    113s] ---------------------------------------------------------------------------------------------
[05/04 15:21:03    113s] 
[05/04 15:21:03    113s] <CMD> redraw
[05/04 15:21:03    113s] <CMD> checkPlace
[05/04 15:21:03    113s] OPERPROF: Starting checkPlace at level 1, MEM:2058.1M, EPOCH TIME: 1714850463.419431
[05/04 15:21:03    113s] Processing tracks to init pin-track alignment.
[05/04 15:21:03    113s] z: 2, totalTracks: 1
[05/04 15:21:03    113s] z: 4, totalTracks: 1
[05/04 15:21:03    113s] z: 6, totalTracks: 1
[05/04 15:21:03    113s] z: 8, totalTracks: 1
[05/04 15:21:03    113s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:21:03    113s] All LLGs are deleted
[05/04 15:21:03    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:03    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:03    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2058.1M, EPOCH TIME: 1714850463.428312
[05/04 15:21:03    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2058.1M, EPOCH TIME: 1714850463.428463
[05/04 15:21:03    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2058.1M, EPOCH TIME: 1714850463.428885
[05/04 15:21:03    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:03    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:03    113s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2058.1M, EPOCH TIME: 1714850463.429346
[05/04 15:21:03    113s] Max number of tech site patterns supported in site array is 256.
[05/04 15:21:03    113s] Core basic site is IBM13SITE
[05/04 15:21:03    113s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2058.1M, EPOCH TIME: 1714850463.447843
[05/04 15:21:03    113s] After signature check, allow fast init is false, keep pre-filter is true.
[05/04 15:21:03    113s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/04 15:21:03    113s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.016, MEM:2058.1M, EPOCH TIME: 1714850463.463971
[05/04 15:21:03    113s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 15:21:03    113s] SiteArray: use 2,101,248 bytes
[05/04 15:21:03    113s] SiteArray: current memory after site array memory allocation 2058.1M
[05/04 15:21:03    113s] SiteArray: FP blocked sites are writable
[05/04 15:21:03    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:21:03    113s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2058.1M, EPOCH TIME: 1714850463.471860
[05/04 15:21:03    114s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.190, REAL:0.191, MEM:2058.1M, EPOCH TIME: 1714850463.662412
[05/04 15:21:03    114s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 15:21:03    114s] Atter site array init, number of instance map data is 0.
[05/04 15:21:03    114s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.236, REAL:0.237, MEM:2058.1M, EPOCH TIME: 1714850463.666671
[05/04 15:21:03    114s] 
[05/04 15:21:03    114s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:03    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.239, REAL:0.240, MEM:2058.1M, EPOCH TIME: 1714850463.668691
[05/04 15:21:03    114s] Begin checking placement ... (start mem=2058.1M, init mem=2058.1M)
[05/04 15:21:03    114s] Begin checking exclusive groups violation ...
[05/04 15:21:03    114s] There are 0 groups to check, max #box is 0, total #box is 0
[05/04 15:21:03    114s] Finished checking exclusive groups violations. Found 0 Vio.
[05/04 15:21:03    114s] 
[05/04 15:21:03    114s] Running CheckPlace using 1 thread in normal mode...
[05/04 15:21:04    114s] 
[05/04 15:21:04    114s] ...checkPlace normal is done!
[05/04 15:21:04    114s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2058.1M, EPOCH TIME: 1714850464.066222
[05/04 15:21:04    114s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:2058.1M, EPOCH TIME: 1714850464.072245
[05/04 15:21:04    114s] *info: Placed = 9334          
[05/04 15:21:04    114s] *info: Unplaced = 0           
[05/04 15:21:04    114s] Placement Density:25.67%(139802/544644)
[05/04 15:21:04    114s] Placement Density (including fixed std cells):25.67%(139802/544644)
[05/04 15:21:04    114s] All LLGs are deleted
[05/04 15:21:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9334).
[05/04 15:21:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:04    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2058.1M, EPOCH TIME: 1714850464.078594
[05/04 15:21:04    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2058.1M, EPOCH TIME: 1714850464.078756
[05/04 15:21:04    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:04    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:04    114s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2058.1M)
[05/04 15:21:04    114s] OPERPROF: Finished checkPlace at level 1, CPU:0.658, REAL:0.661, MEM:2058.1M, EPOCH TIME: 1714850464.080506
[05/04 15:21:04    114s] <CMD> buildTimingGraph
[05/04 15:21:04    114s] <CMD> place_design -incremental
[05/04 15:21:04    114s] *** placeDesign #2 [begin] : totSession cpu/real = 0:01:54.6/0:02:29.0 (0.8), mem = 2058.1M
[05/04 15:21:04    114s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 1947, number of sequential = 2011, percentage of missing scan cell = 0.00% (0 / 2011)
[05/04 15:21:04    114s] **WARN: (IMPSYT-13030):	-prePlaceOpt is disabled when -incremental option is on ***
[05/04 15:21:04    114s] **WARN: (IMPSP-9516):	-prePlaceOpt is disabled when -incremental option is on.
[05/04 15:21:04    114s] #Start colorize_geometry on Sat May  4 15:21:04 2024
[05/04 15:21:04    114s] #
[05/04 15:21:04    114s] ### Time Record (colorize_geometry) is installed.
[05/04 15:21:04    114s] ### Time Record (Pre Callback) is installed.
[05/04 15:21:04    114s] ### Time Record (Pre Callback) is uninstalled.
[05/04 15:21:04    114s] ### Time Record (DB Import) is installed.
[05/04 15:21:04    114s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1072969576 placement=1141931716 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:21:04    114s] ### Time Record (DB Import) is uninstalled.
[05/04 15:21:04    114s] ### Time Record (DB Export) is installed.
[05/04 15:21:04    114s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1072969576 placement=1141931716 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:21:04    114s] ### Time Record (DB Export) is uninstalled.
[05/04 15:21:04    114s] ### Time Record (Post Callback) is installed.
[05/04 15:21:04    114s] ### Time Record (Post Callback) is uninstalled.
[05/04 15:21:04    114s] #
[05/04 15:21:04    114s] #colorize_geometry statistics:
[05/04 15:21:04    114s] #Cpu time = 00:00:00
[05/04 15:21:04    114s] #Elapsed time = 00:00:00
[05/04 15:21:04    114s] #Increased memory = -1.15 (MB)
[05/04 15:21:04    114s] #Total memory = 1742.50 (MB)
[05/04 15:21:04    114s] #Peak memory = 1812.51 (MB)
[05/04 15:21:04    114s] #Number of warnings = 0
[05/04 15:21:04    114s] #Total number of warnings = 1
[05/04 15:21:04    114s] #Number of fails = 0
[05/04 15:21:04    114s] #Total number of fails = 0
[05/04 15:21:04    114s] #Complete colorize_geometry on Sat May  4 15:21:04 2024
[05/04 15:21:04    114s] #
[05/04 15:21:04    114s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:21:04    114s] ### Time Record (colorize_geometry) is uninstalled.
[05/04 15:21:04    114s] ### 
[05/04 15:21:04    114s] ###   Scalability Statistics
[05/04 15:21:04    114s] ### 
[05/04 15:21:04    114s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:21:04    114s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/04 15:21:04    114s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:21:04    114s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/04 15:21:04    114s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/04 15:21:04    114s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/04 15:21:04    114s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/04 15:21:04    114s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/04 15:21:04    114s] ### ------------------------+----------------+----------------+----------------+
[05/04 15:21:04    114s] ### 
[05/04 15:21:04    114s] **INFO: Enable pre-place timing setting for timing analysis
[05/04 15:21:04    114s] Set Using Default Delay Limit as 101.
[05/04 15:21:04    114s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/04 15:21:04    114s] Set Default Net Delay as 0 ps.
[05/04 15:21:04    114s] Set Default Net Load as 0 pF. 
[05/04 15:21:04    114s] **INFO: Analyzing IO path groups for slack adjustment
[05/04 15:21:04    115s] Effort level <high> specified for reg2reg_tmp.1690631 path_group
[05/04 15:21:04    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:21:04    115s] #################################################################################
[05/04 15:21:04    115s] # Design Stage: PreRoute
[05/04 15:21:04    115s] # Design Name: ibex_top
[05/04 15:21:04    115s] # Design Mode: 130nm
[05/04 15:21:04    115s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:21:04    115s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:21:04    115s] # Signoff Settings: SI Off 
[05/04 15:21:04    115s] #################################################################################
[05/04 15:21:05    115s] Calculate delays in Single mode...
[05/04 15:21:05    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 2075.6M, InitMEM = 2075.6M)
[05/04 15:21:05    115s] Start delay calculation (fullDC) (1 T). (MEM=2075.64)
[05/04 15:21:05    115s] 
[05/04 15:21:05    115s] Trim Metal Layers:
[05/04 15:21:05    115s] LayerId::1 widthSet size::1
[05/04 15:21:05    115s] LayerId::2 widthSet size::1
[05/04 15:21:05    115s] LayerId::3 widthSet size::1
[05/04 15:21:05    115s] LayerId::4 widthSet size::1
[05/04 15:21:05    115s] LayerId::5 widthSet size::1
[05/04 15:21:05    115s] LayerId::6 widthSet size::1
[05/04 15:21:05    115s] LayerId::7 widthSet size::1
[05/04 15:21:05    115s] LayerId::8 widthSet size::1
[05/04 15:21:05    115s] Updating RC grid for preRoute extraction ...
[05/04 15:21:05    115s] eee: pegSigSF::1.070000
[05/04 15:21:05    115s] Initializing multi-corner resistance tables ...
[05/04 15:21:05    115s] eee: l::1 avDens::0.107180 usedTrk::4253.973466 availTrk::39690.000000 sigTrk::4253.973466
[05/04 15:21:05    115s] eee: l::2 avDens::0.349323 usedTrk::11129.444812 availTrk::31860.000000 sigTrk::11129.444812
[05/04 15:21:05    115s] eee: l::3 avDens::0.278419 usedTrk::9045.839596 availTrk::32490.000000 sigTrk::9045.839596
[05/04 15:21:05    115s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:21:05    115s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:21:05    115s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:21:05    115s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:21:05    115s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:21:05    115s] {RT typical_rc 0 3 3 0}
[05/04 15:21:05    115s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:21:05    115s] End AAE Lib Interpolated Model. (MEM=2075.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:21:06    117s] Total number of fetched objects 11916
[05/04 15:21:06    117s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:21:06    117s] End delay calculation. (MEM=2118.41 CPU=0:00:01.4 REAL=0:00:01.0)
[05/04 15:21:06    117s] End delay calculation (fullDC). (MEM=2118.41 CPU=0:00:01.8 REAL=0:00:01.0)
[05/04 15:21:06    117s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2118.4M) ***
[05/04 15:21:07    117s] **INFO: Disable pre-place timing setting for timing analysis
[05/04 15:21:07    117s] Set Using Default Delay Limit as 1000.
[05/04 15:21:07    117s] Set Default Net Delay as 1000 ps.
[05/04 15:21:07    117s] Set Default Net Load as 0.5 pF. 
[05/04 15:21:07    117s] *** Starting placeDesign concurrent flow ***
[05/04 15:21:07    117s] **INFO: Enable pre-place timing setting for timing analysis
[05/04 15:21:07    117s] Set Using Default Delay Limit as 101.
[05/04 15:21:07    117s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/04 15:21:07    117s] Set Default Net Delay as 0 ps.
[05/04 15:21:07    117s] Set Default Net Load as 0 pF. 
[05/04 15:21:07    117s] **INFO: Analyzing IO path groups for slack adjustment
[05/04 15:21:08    118s] Effort level <high> specified for reg2reg_tmp.1690631 path_group
[05/04 15:21:08    118s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:21:08    118s] #################################################################################
[05/04 15:21:08    118s] # Design Stage: PreRoute
[05/04 15:21:08    118s] # Design Name: ibex_top
[05/04 15:21:08    118s] # Design Mode: 130nm
[05/04 15:21:08    118s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:21:08    118s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:21:08    118s] # Signoff Settings: SI Off 
[05/04 15:21:08    118s] #################################################################################
[05/04 15:21:08    118s] Calculate delays in Single mode...
[05/04 15:21:08    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 2118.4M, InitMEM = 2118.4M)
[05/04 15:21:08    118s] Start delay calculation (fullDC) (1 T). (MEM=2118.41)
[05/04 15:21:08    118s] End AAE Lib Interpolated Model. (MEM=2118.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:21:09    120s] Total number of fetched objects 11916
[05/04 15:21:09    120s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:21:09    120s] End delay calculation. (MEM=2118.41 CPU=0:00:01.4 REAL=0:00:01.0)
[05/04 15:21:09    120s] End delay calculation (fullDC). (MEM=2118.41 CPU=0:00:01.7 REAL=0:00:01.0)
[05/04 15:21:09    120s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 2118.4M) ***
[05/04 15:21:10    120s] **INFO: Disable pre-place timing setting for timing analysis
[05/04 15:21:10    120s] Set Using Default Delay Limit as 1000.
[05/04 15:21:10    120s] Set Default Net Delay as 1000 ps.
[05/04 15:21:10    120s] Set Default Net Load as 0.5 pF. 
[05/04 15:21:10    121s] **INFO: Enable pre-place timing setting for timing analysis
[05/04 15:21:10    121s] Set Using Default Delay Limit as 101.
[05/04 15:21:10    121s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/04 15:21:10    121s] Set Default Net Delay as 0 ps.
[05/04 15:21:10    121s] Set Default Net Load as 0 pF. 
[05/04 15:21:10    121s] **INFO: Analyzing IO path groups for slack adjustment
[05/04 15:21:11    121s] Effort level <high> specified for reg2reg_tmp.1690631 path_group
[05/04 15:21:11    121s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:21:11    121s] #################################################################################
[05/04 15:21:11    121s] # Design Stage: PreRoute
[05/04 15:21:11    121s] # Design Name: ibex_top
[05/04 15:21:11    121s] # Design Mode: 130nm
[05/04 15:21:11    121s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:21:11    121s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:21:11    121s] # Signoff Settings: SI Off 
[05/04 15:21:11    121s] #################################################################################
[05/04 15:21:11    121s] Calculate delays in Single mode...
[05/04 15:21:11    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 2118.4M, InitMEM = 2118.4M)
[05/04 15:21:11    121s] Start delay calculation (fullDC) (1 T). (MEM=2118.41)
[05/04 15:21:11    121s] End AAE Lib Interpolated Model. (MEM=2118.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:21:12    123s] Total number of fetched objects 11916
[05/04 15:21:13    123s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/04 15:21:13    123s] End delay calculation. (MEM=2118.41 CPU=0:00:01.4 REAL=0:00:02.0)
[05/04 15:21:13    123s] End delay calculation (fullDC). (MEM=2118.41 CPU=0:00:01.7 REAL=0:00:02.0)
[05/04 15:21:13    123s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2118.4M) ***
[05/04 15:21:13    123s] **INFO: Disable pre-place timing setting for timing analysis
[05/04 15:21:13    124s] Set Using Default Delay Limit as 1000.
[05/04 15:21:13    124s] Set Default Net Delay as 1000 ps.
[05/04 15:21:13    124s] Set Default Net Load as 0.5 pF. 
[05/04 15:21:13    124s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2108.9M, EPOCH TIME: 1714850473.646208
[05/04 15:21:13    124s] Deleted 0 physical inst  (cell - / prefix -).
[05/04 15:21:13    124s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:2108.9M, EPOCH TIME: 1714850473.647014
[05/04 15:21:13    124s] *** Starting "NanoPlace(TM) placement v#5 (mem=2108.9M)" ...
[05/04 15:21:17    127s] *** Build Buffered Sizing Timing Model
[05/04 15:21:17    127s] (cpu=0:00:03.7 mem=2116.9M) ***
[05/04 15:21:17    128s] *** Build Virtual Sizing Timing Model
[05/04 15:21:17    128s] (cpu=0:00:04.2 mem=2116.9M) ***
[05/04 15:21:17    128s] No user-set net weight.
[05/04 15:21:17    128s] Net fanout histogram:
[05/04 15:21:17    128s] 2		: 5677 (58.3%) nets
[05/04 15:21:17    128s] 3		: 2323 (23.8%) nets
[05/04 15:21:17    128s] 4     -	14	: 1390 (14.3%) nets
[05/04 15:21:17    128s] 15    -	39	: 335 (3.4%) nets
[05/04 15:21:17    128s] 40    -	79	: 13 (0.1%) nets
[05/04 15:21:17    128s] 80    -	159	: 3 (0.0%) nets
[05/04 15:21:17    128s] 160   -	319	: 1 (0.0%) nets
[05/04 15:21:17    128s] 320   -	639	: 0 (0.0%) nets
[05/04 15:21:17    128s] 640   -	1279	: 0 (0.0%) nets
[05/04 15:21:17    128s] 1280  -	2559	: 1 (0.0%) nets
[05/04 15:21:17    128s] 2560  -	5119	: 0 (0.0%) nets
[05/04 15:21:17    128s] 5120+		: 0 (0.0%) nets
[05/04 15:21:17    128s] no activity file in design. spp won't run.
[05/04 15:21:17    128s] Options: timingDriven clkGateAware pinGuide congEffort=high gpeffort=medium 
[05/04 15:21:17    128s] Processing tracks to init pin-track alignment.
[05/04 15:21:17    128s] z: 2, totalTracks: 1
[05/04 15:21:17    128s] z: 4, totalTracks: 1
[05/04 15:21:17    128s] z: 6, totalTracks: 1
[05/04 15:21:17    128s] z: 8, totalTracks: 1
[05/04 15:21:17    128s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:21:17    128s] All LLGs are deleted
[05/04 15:21:17    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:17    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:17    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2116.9M, EPOCH TIME: 1714850477.892011
[05/04 15:21:17    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2116.9M, EPOCH TIME: 1714850477.892183
[05/04 15:21:17    128s] #std cell=9334 (0 fixed + 9334 movable) #buf cell=36 #inv cell=941 #block=0 (0 floating + 0 preplaced)
[05/04 15:21:17    128s] #ioInst=0 #net=9743 #term=38546 #term/net=3.96, #fixedIo=655, #floatIo=0, #fixedPin=425, #floatPin=0
[05/04 15:21:17    128s] stdCell: 9334 single + 0 double + 0 multi
[05/04 15:21:17    128s] Total standard cell length = 38.8340 (mm), area = 0.1398 (mm^2)
[05/04 15:21:17    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.9M, EPOCH TIME: 1714850477.895544
[05/04 15:21:17    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:17    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:17    128s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2116.9M, EPOCH TIME: 1714850477.895799
[05/04 15:21:17    128s] Max number of tech site patterns supported in site array is 256.
[05/04 15:21:17    128s] Core basic site is IBM13SITE
[05/04 15:21:17    128s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2116.9M, EPOCH TIME: 1714850477.914124
[05/04 15:21:17    128s] After signature check, allow fast init is false, keep pre-filter is true.
[05/04 15:21:17    128s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/04 15:21:17    128s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.017, REAL:0.017, MEM:2116.9M, EPOCH TIME: 1714850477.930775
[05/04 15:21:17    128s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 15:21:17    128s] SiteArray: use 2,101,248 bytes
[05/04 15:21:17    128s] SiteArray: current memory after site array memory allocation 2116.9M
[05/04 15:21:17    128s] SiteArray: FP blocked sites are writable
[05/04 15:21:17    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:21:17    128s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2116.9M, EPOCH TIME: 1714850477.938228
[05/04 15:21:18    128s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.190, REAL:0.190, MEM:2116.9M, EPOCH TIME: 1714850478.128356
[05/04 15:21:18    128s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 15:21:18    128s] Atter site array init, number of instance map data is 0.
[05/04 15:21:18    128s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.236, REAL:0.237, MEM:2116.9M, EPOCH TIME: 1714850478.132682
[05/04 15:21:18    128s] 
[05/04 15:21:18    128s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:18    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.241, REAL:0.242, MEM:2116.9M, EPOCH TIME: 1714850478.137638
[05/04 15:21:18    128s] 
[05/04 15:21:18    128s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:18    128s] Average module density = 0.257.
[05/04 15:21:18    128s] Density for the design = 0.257.
[05/04 15:21:18    128s]        = stdcell_area 97085 sites (139802 um^2) / alloc_area 378225 sites (544644 um^2).
[05/04 15:21:18    128s] Pin Density = 0.1019.
[05/04 15:21:18    128s]             = total # of pins 38546 / total area 378225.
[05/04 15:21:18    128s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2116.9M, EPOCH TIME: 1714850478.148698
[05/04 15:21:18    128s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.004, REAL:0.004, MEM:2116.9M, EPOCH TIME: 1714850478.153050
[05/04 15:21:18    128s] OPERPROF: Starting pre-place ADS at level 1, MEM:2116.9M, EPOCH TIME: 1714850478.155082
[05/04 15:21:18    128s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2116.9M, EPOCH TIME: 1714850478.166243
[05/04 15:21:18    128s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2116.9M, EPOCH TIME: 1714850478.166347
[05/04 15:21:18    128s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2116.9M, EPOCH TIME: 1714850478.166398
[05/04 15:21:18    128s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2116.9M, EPOCH TIME: 1714850478.166420
[05/04 15:21:18    128s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2116.9M, EPOCH TIME: 1714850478.166436
[05/04 15:21:18    128s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.029, REAL:0.029, MEM:2116.9M, EPOCH TIME: 1714850478.195742
[05/04 15:21:18    128s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2116.9M, EPOCH TIME: 1714850478.195869
[05/04 15:21:18    128s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.007, REAL:0.007, MEM:2116.9M, EPOCH TIME: 1714850478.202841
[05/04 15:21:18    128s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.036, REAL:0.037, MEM:2116.9M, EPOCH TIME: 1714850478.202996
[05/04 15:21:18    128s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.037, REAL:0.037, MEM:2116.9M, EPOCH TIME: 1714850478.203268
[05/04 15:21:18    128s] ADSU 0.257 -> 0.259. site 378225.000 -> 374553.000. GS 28.800
[05/04 15:21:18    128s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.062, REAL:0.063, MEM:2116.9M, EPOCH TIME: 1714850478.217676
[05/04 15:21:18    128s] OPERPROF: Starting spMPad at level 1, MEM:2044.9M, EPOCH TIME: 1714850478.219334
[05/04 15:21:18    128s] OPERPROF:   Starting spContextMPad at level 2, MEM:2044.9M, EPOCH TIME: 1714850478.220046
[05/04 15:21:18    128s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2044.9M, EPOCH TIME: 1714850478.220100
[05/04 15:21:18    128s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2044.9M, EPOCH TIME: 1714850478.220122
[05/04 15:21:18    128s] Initial padding reaches pin density 0.379 for top
[05/04 15:21:18    128s] InitPadU 0.259 -> 0.416 for top
[05/04 15:21:18    128s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2044.9M, EPOCH TIME: 1714850478.255294
[05/04 15:21:18    128s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.005, REAL:0.006, MEM:2044.9M, EPOCH TIME: 1714850478.260798
[05/04 15:21:18    128s] === lastAutoLevel = 9 
[05/04 15:21:18    128s] OPERPROF: Starting spInitNetWt at level 1, MEM:2044.9M, EPOCH TIME: 1714850478.283163
[05/04 15:21:18    128s] no activity file in design. spp won't run.
[05/04 15:21:18    128s] [spp] 0
[05/04 15:21:18    128s] [adp] 0:1:1:3
[05/04 15:21:20    131s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.260, REAL:2.269, MEM:2069.7M, EPOCH TIME: 1714850480.552436
[05/04 15:21:22    133s] Clock gating cells determined by native netlist tracing.
[05/04 15:21:22    133s] no activity file in design. spp won't run.
[05/04 15:21:22    133s] no activity file in design. spp won't run.
[05/04 15:21:23    133s] Effort level <high> specified for reg2reg path_group
[05/04 15:21:23    133s] Effort level <high> specified for reg2cgate path_group
[05/04 15:21:26    136s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:21:29    139s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:21:29    139s] Iteration  1: Total net bbox = 6.027e+05 (2.68e+05 3.35e+05)
[05/04 15:21:29    139s]               Est.  stn bbox = 7.448e+05 (3.40e+05 4.04e+05)
[05/04 15:21:29    139s]               cpu = 0:00:06.0 real = 0:00:07.0 mem = 2073.7M
[05/04 15:21:29    139s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2073.7M, EPOCH TIME: 1714850489.029165
[05/04 15:21:29    139s] *Info(CAP): clkGateAware moves 64 insts, mean move: 34.65 um, max move: 142.90 um
[05/04 15:21:29    139s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (257.60, 487.20) --> (398.70, 485.40)
[05/04 15:21:29    139s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.009, REAL:0.009, MEM:2073.7M, EPOCH TIME: 1714850489.038055
[05/04 15:21:29    139s] OPERPROF: Starting npMain at level 1, MEM:2073.7M, EPOCH TIME: 1714850489.040324
[05/04 15:21:29    139s] OPERPROF:   Starting npPlace at level 2, MEM:2098.8M, EPOCH TIME: 1714850489.119946
[05/04 15:21:29    139s] Total number of setup views is 1.
[05/04 15:21:29    139s] Total number of active setup views is 1.
[05/04 15:21:29    139s] Active setup views:
[05/04 15:21:29    139s]     typical
[05/04 15:21:31    141s] Iteration  8: Total net bbox = 5.071e+05 (2.33e+05 2.74e+05)
[05/04 15:21:31    141s]               Est.  stn bbox = 6.314e+05 (3.01e+05 3.31e+05)
[05/04 15:21:31    141s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 2128.6M
[05/04 15:21:31    141s] OPERPROF:   Finished npPlace at level 2, CPU:2.015, REAL:2.028, MEM:2128.6M, EPOCH TIME: 1714850491.147562
[05/04 15:21:31    141s] OPERPROF: Finished npMain at level 1, CPU:2.113, REAL:2.126, MEM:2128.6M, EPOCH TIME: 1714850491.166046
[05/04 15:21:31    141s] Legalizing MH Cells... 0 / 0 (level 6)
[05/04 15:21:31    141s] No instances found in the vector
[05/04 15:21:31    141s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2128.6M, DRC: 0)
[05/04 15:21:31    141s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:21:31    141s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2128.6M, EPOCH TIME: 1714850491.167994
[05/04 15:21:31    141s] *Info(CAP): clkGateAware moves 64 insts, mean move: 37.91 um, max move: 166.85 um
[05/04 15:21:31    141s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (251.35, 491.36) --> (391.19, 518.37)
[05/04 15:21:31    141s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2128.6M, EPOCH TIME: 1714850491.169891
[05/04 15:21:31    141s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2128.6M, EPOCH TIME: 1714850491.170277
[05/04 15:21:31    141s] Starting Early Global Route rough congestion estimation: mem = 2128.6M
[05/04 15:21:31    141s] (I)      ==================== Layers =====================
[05/04 15:21:31    141s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:31    141s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:21:31    141s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:31    141s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:21:31    141s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:21:31    141s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:21:31    141s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:21:31    141s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:21:31    141s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:21:31    141s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:21:31    141s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:21:31    141s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:31    141s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:21:31    141s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:21:31    141s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:21:31    141s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:31    141s] (I)      Started Import and model ( Curr Mem: 2128.64 MB )
[05/04 15:21:31    141s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:31    141s] (I)      == Non-default Options ==
[05/04 15:21:31    141s] (I)      Print mode                                         : 2
[05/04 15:21:31    141s] (I)      Stop if highly congested                           : false
[05/04 15:21:31    141s] (I)      Maximum routing layer                              : 3
[05/04 15:21:31    141s] (I)      Assign partition pins                              : false
[05/04 15:21:31    141s] (I)      Support large GCell                                : true
[05/04 15:21:31    141s] (I)      Number of threads                                  : 1
[05/04 15:21:31    141s] (I)      Number of rows per GCell                           : 4
[05/04 15:21:31    141s] (I)      Max num rows per GCell                             : 32
[05/04 15:21:31    141s] (I)      Method to set GCell size                           : row
[05/04 15:21:31    141s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:21:31    141s] (I)      Use row-based GCell size
[05/04 15:21:31    141s] (I)      Use row-based GCell align
[05/04 15:21:31    141s] (I)      layer 0 area = 89000
[05/04 15:21:31    141s] (I)      layer 1 area = 120000
[05/04 15:21:31    141s] (I)      layer 2 area = 120000
[05/04 15:21:31    141s] (I)      GCell unit size   : 3600
[05/04 15:21:31    141s] (I)      GCell multiplier  : 4
[05/04 15:21:31    141s] (I)      GCell row height  : 3600
[05/04 15:21:31    141s] (I)      Actual row height : 3600
[05/04 15:21:31    141s] (I)      GCell align ref   : 8400 8400
[05/04 15:21:31    141s] [NR-eGR] Track table information for default rule: 
[05/04 15:21:31    141s] [NR-eGR] M1 has single uniform track structure
[05/04 15:21:31    141s] [NR-eGR] M2 has single uniform track structure
[05/04 15:21:31    141s] [NR-eGR] M3 has single uniform track structure
[05/04 15:21:31    141s] [NR-eGR] MQ has single uniform track structure
[05/04 15:21:31    141s] [NR-eGR] MG has single uniform track structure
[05/04 15:21:31    141s] [NR-eGR] LY has single uniform track structure
[05/04 15:21:31    141s] [NR-eGR] E1 has single uniform track structure
[05/04 15:21:31    141s] [NR-eGR] MA has single uniform track structure
[05/04 15:21:31    141s] (I)      ============== Default via ===============
[05/04 15:21:31    141s] (I)      +---+------------------+-----------------+
[05/04 15:21:31    141s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:21:31    141s] (I)      +---+------------------+-----------------+
[05/04 15:21:31    141s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:21:31    141s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:21:31    141s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:21:31    141s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:21:31    141s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:21:31    141s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:21:31    141s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:21:31    141s] (I)      +---+------------------+-----------------+
[05/04 15:21:31    141s] [NR-eGR] Read 103980 PG shapes
[05/04 15:21:31    141s] [NR-eGR] Read 0 clock shapes
[05/04 15:21:31    141s] [NR-eGR] Read 0 other shapes
[05/04 15:21:31    141s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:21:31    141s] [NR-eGR] #Instance Blockages : 0
[05/04 15:21:31    141s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:21:31    141s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:21:31    141s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:21:31    141s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:21:31    141s] [NR-eGR] #Other Blockages    : 0
[05/04 15:21:31    141s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:21:31    141s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:21:31    141s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:21:31    141s] (I)      early_global_route_priority property id does not exist.
[05/04 15:21:31    141s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:21:31    141s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:21:31    141s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:21:31    141s] (I)      Number of ignored nets                =      0
[05/04 15:21:31    141s] (I)      Number of connected nets              =      0
[05/04 15:21:31    141s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:21:31    141s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:21:31    141s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:21:31    141s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:21:31    141s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:21:31    141s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:21:31    141s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:21:31    141s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:21:31    141s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:21:31    141s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:21:31    141s] (I)      Ndr track 0 does not exist
[05/04 15:21:31    141s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:21:31    141s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:21:31    141s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:21:31    141s] (I)      Site width          :   400  (dbu)
[05/04 15:21:31    141s] (I)      Row height          :  3600  (dbu)
[05/04 15:21:31    141s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:21:31    141s] (I)      GCell width         : 14400  (dbu)
[05/04 15:21:31    141s] (I)      GCell height        : 14400  (dbu)
[05/04 15:21:31    141s] (I)      Grid                :    53    53     3
[05/04 15:21:31    141s] (I)      Layer numbers       :     1     2     3
[05/04 15:21:31    141s] (I)      Vertical capacity   :     0 14400     0
[05/04 15:21:31    141s] (I)      Horizontal capacity :     0     0 14400
[05/04 15:21:31    141s] (I)      Default wire width  :   160   200   200
[05/04 15:21:31    141s] (I)      Default wire space  :   160   200   200
[05/04 15:21:31    141s] (I)      Default wire pitch  :   320   400   400
[05/04 15:21:31    141s] (I)      Default pitch size  :   320   400   400
[05/04 15:21:31    141s] (I)      First track coord   :   200   200   200
[05/04 15:21:31    141s] (I)      Num tracks per GCell: 45.00 36.00 36.00
[05/04 15:21:31    141s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:21:31    141s] (I)      Num of masks        :     1     1     1
[05/04 15:21:31    141s] (I)      Num of trim masks   :     0     0     0
[05/04 15:21:31    141s] (I)      --------------------------------------------------------
[05/04 15:21:31    141s] 
[05/04 15:21:31    141s] [NR-eGR] ============ Routing rule table ============
[05/04 15:21:31    141s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:21:31    141s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:21:31    141s] (I)                    Layer    2    3 
[05/04 15:21:31    141s] (I)                    Pitch  400  400 
[05/04 15:21:31    141s] (I)             #Used tracks    1    1 
[05/04 15:21:31    141s] (I)       #Fully used tracks    1    1 
[05/04 15:21:31    141s] [NR-eGR] ========================================
[05/04 15:21:31    141s] [NR-eGR] 
[05/04 15:21:31    141s] (I)      =============== Blocked Tracks ===============
[05/04 15:21:31    141s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:31    141s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:21:31    141s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:31    141s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:21:31    141s] (I)      |     2 |  100011 |    85060 |        85.05% |
[05/04 15:21:31    141s] (I)      |     3 |  100011 |    25880 |        25.88% |
[05/04 15:21:31    141s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:31    141s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2128.64 MB )
[05/04 15:21:31    141s] (I)      Reset routing kernel
[05/04 15:21:31    141s] (I)      numLocalWires=23954  numGlobalNetBranches=8515  numLocalNetBranches=3560
[05/04 15:21:31    141s] (I)      totalPins=38546  totalGlobalPin=23673 (61.41%)
[05/04 15:21:31    141s] (I)      total 2D Cap : 153013 = (78503 H, 74510 V)
[05/04 15:21:31    141s] (I)      
[05/04 15:21:31    141s] (I)      ============  Phase 1a Route ============
[05/04 15:21:31    141s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:21:31    141s] (I)      Usage: 40571 = (18926 H, 21645 V) = (24.11% H, 29.05% V) = (2.725e+05um H, 3.117e+05um V)
[05/04 15:21:31    141s] (I)      
[05/04 15:21:31    141s] (I)      ============  Phase 1b Route ============
[05/04 15:21:31    141s] (I)      Usage: 40706 = (18991 H, 21715 V) = (24.19% H, 29.14% V) = (2.735e+05um H, 3.127e+05um V)
[05/04 15:21:31    141s] (I)      eGR overflow: 0.33% H + 12.13% V
[05/04 15:21:31    141s] 
[05/04 15:21:31    141s] [NR-eGR] Overflow after Early Global Route 0.21% H + 6.37% V
[05/04 15:21:31    141s] Finished Early Global Route rough congestion estimation: mem = 2128.6M
[05/04 15:21:31    141s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.131, REAL:0.132, MEM:2128.6M, EPOCH TIME: 1714850491.301961
[05/04 15:21:31    141s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/04 15:21:31    141s] OPERPROF: Starting CDPad at level 1, MEM:2128.6M, EPOCH TIME: 1714850491.302441
[05/04 15:21:31    141s] CDPadU 0.416 -> 0.479. R=0.259, N=9334, GS=14.400
[05/04 15:21:31    141s] OPERPROF: Finished CDPad at level 1, CPU:0.054, REAL:0.054, MEM:2128.6M, EPOCH TIME: 1714850491.356354
[05/04 15:21:31    141s] OPERPROF: Starting npMain at level 1, MEM:2128.6M, EPOCH TIME: 1714850491.358172
[05/04 15:21:31    141s] OPERPROF:   Starting npPlace at level 2, MEM:2128.6M, EPOCH TIME: 1714850491.432283
[05/04 15:21:31    141s] AB param 57.5% (5367/9334).
[05/04 15:21:31    141s] OPERPROF:   Finished npPlace at level 2, CPU:0.056, REAL:0.056, MEM:2133.5M, EPOCH TIME: 1714850491.488145
[05/04 15:21:31    141s] OPERPROF: Finished npMain at level 1, CPU:0.146, REAL:0.146, MEM:2133.5M, EPOCH TIME: 1714850491.504472
[05/04 15:21:31    141s] Global placement CDP is working on the selected area.
[05/04 15:21:31    141s] OPERPROF: Starting npMain at level 1, MEM:2133.5M, EPOCH TIME: 1714850491.506467
[05/04 15:21:31    141s] OPERPROF:   Starting npPlace at level 2, MEM:2133.5M, EPOCH TIME: 1714850491.566410
[05/04 15:21:34    145s] OPERPROF:   Finished npPlace at level 2, CPU:3.256, REAL:3.255, MEM:2133.5M, EPOCH TIME: 1714850494.821370
[05/04 15:21:34    145s] OPERPROF: Finished npMain at level 1, CPU:3.331, REAL:3.331, MEM:2133.5M, EPOCH TIME: 1714850494.837108
[05/04 15:21:34    145s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2133.5M, EPOCH TIME: 1714850494.838833
[05/04 15:21:34    145s] *Info(CAP): clkGateAware moves 32 insts, mean move: 45.77 um, max move: 121.84 um
[05/04 15:21:34    145s] *Info(CAP): max move on inst (u_ibex_core/if_stage_i/clk_gate_instr_rdata_id_o_reg/main_gate): (415.16, 522.27) --> (497.75, 483.01)
[05/04 15:21:34    145s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2133.5M, EPOCH TIME: 1714850494.841282
[05/04 15:21:34    145s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2133.5M, EPOCH TIME: 1714850494.841824
[05/04 15:21:34    145s] Starting Early Global Route rough congestion estimation: mem = 2133.5M
[05/04 15:21:34    145s] (I)      ==================== Layers =====================
[05/04 15:21:34    145s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:34    145s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:21:34    145s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:34    145s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:21:34    145s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:21:34    145s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:21:34    145s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:21:34    145s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:21:34    145s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:21:34    145s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:21:34    145s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:21:34    145s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:34    145s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:21:34    145s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:21:34    145s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:21:34    145s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:34    145s] (I)      Started Import and model ( Curr Mem: 2133.48 MB )
[05/04 15:21:34    145s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:34    145s] (I)      == Non-default Options ==
[05/04 15:21:34    145s] (I)      Print mode                                         : 2
[05/04 15:21:34    145s] (I)      Stop if highly congested                           : false
[05/04 15:21:34    145s] (I)      Maximum routing layer                              : 3
[05/04 15:21:34    145s] (I)      Assign partition pins                              : false
[05/04 15:21:34    145s] (I)      Support large GCell                                : true
[05/04 15:21:34    145s] (I)      Number of threads                                  : 1
[05/04 15:21:34    145s] (I)      Number of rows per GCell                           : 4
[05/04 15:21:34    145s] (I)      Max num rows per GCell                             : 32
[05/04 15:21:34    145s] (I)      Method to set GCell size                           : row
[05/04 15:21:34    145s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:21:34    145s] (I)      Use row-based GCell size
[05/04 15:21:34    145s] (I)      Use row-based GCell align
[05/04 15:21:34    145s] (I)      layer 0 area = 89000
[05/04 15:21:34    145s] (I)      layer 1 area = 120000
[05/04 15:21:34    145s] (I)      layer 2 area = 120000
[05/04 15:21:34    145s] (I)      GCell unit size   : 3600
[05/04 15:21:34    145s] (I)      GCell multiplier  : 4
[05/04 15:21:34    145s] (I)      GCell row height  : 3600
[05/04 15:21:34    145s] (I)      Actual row height : 3600
[05/04 15:21:34    145s] (I)      GCell align ref   : 8400 8400
[05/04 15:21:34    145s] [NR-eGR] Track table information for default rule: 
[05/04 15:21:34    145s] [NR-eGR] M1 has single uniform track structure
[05/04 15:21:34    145s] [NR-eGR] M2 has single uniform track structure
[05/04 15:21:34    145s] [NR-eGR] M3 has single uniform track structure
[05/04 15:21:34    145s] [NR-eGR] MQ has single uniform track structure
[05/04 15:21:34    145s] [NR-eGR] MG has single uniform track structure
[05/04 15:21:34    145s] [NR-eGR] LY has single uniform track structure
[05/04 15:21:34    145s] [NR-eGR] E1 has single uniform track structure
[05/04 15:21:34    145s] [NR-eGR] MA has single uniform track structure
[05/04 15:21:34    145s] (I)      ============== Default via ===============
[05/04 15:21:34    145s] (I)      +---+------------------+-----------------+
[05/04 15:21:34    145s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:21:34    145s] (I)      +---+------------------+-----------------+
[05/04 15:21:34    145s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:21:34    145s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:21:34    145s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:21:34    145s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:21:34    145s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:21:34    145s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:21:34    145s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:21:34    145s] (I)      +---+------------------+-----------------+
[05/04 15:21:34    145s] [NR-eGR] Read 103980 PG shapes
[05/04 15:21:34    145s] [NR-eGR] Read 0 clock shapes
[05/04 15:21:34    145s] [NR-eGR] Read 0 other shapes
[05/04 15:21:34    145s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:21:34    145s] [NR-eGR] #Instance Blockages : 0
[05/04 15:21:34    145s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:21:34    145s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:21:34    145s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:21:34    145s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:21:34    145s] [NR-eGR] #Other Blockages    : 0
[05/04 15:21:34    145s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:21:34    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:21:34    145s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:21:34    145s] (I)      early_global_route_priority property id does not exist.
[05/04 15:21:34    145s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:21:34    145s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:21:34    145s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:21:34    145s] (I)      Number of ignored nets                =      0
[05/04 15:21:34    145s] (I)      Number of connected nets              =      0
[05/04 15:21:34    145s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:21:34    145s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:21:34    145s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:21:34    145s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:21:34    145s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:21:34    145s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:21:34    145s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:21:34    145s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:21:34    145s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:21:34    145s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:21:34    145s] (I)      Ndr track 0 does not exist
[05/04 15:21:34    145s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:21:34    145s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:21:34    145s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:21:34    145s] (I)      Site width          :   400  (dbu)
[05/04 15:21:34    145s] (I)      Row height          :  3600  (dbu)
[05/04 15:21:34    145s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:21:34    145s] (I)      GCell width         : 14400  (dbu)
[05/04 15:21:34    145s] (I)      GCell height        : 14400  (dbu)
[05/04 15:21:34    145s] (I)      Grid                :    53    53     3
[05/04 15:21:34    145s] (I)      Layer numbers       :     1     2     3
[05/04 15:21:34    145s] (I)      Vertical capacity   :     0 14400     0
[05/04 15:21:34    145s] (I)      Horizontal capacity :     0     0 14400
[05/04 15:21:34    145s] (I)      Default wire width  :   160   200   200
[05/04 15:21:34    145s] (I)      Default wire space  :   160   200   200
[05/04 15:21:34    145s] (I)      Default wire pitch  :   320   400   400
[05/04 15:21:34    145s] (I)      Default pitch size  :   320   400   400
[05/04 15:21:34    145s] (I)      First track coord   :   200   200   200
[05/04 15:21:34    145s] (I)      Num tracks per GCell: 45.00 36.00 36.00
[05/04 15:21:34    145s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:21:34    145s] (I)      Num of masks        :     1     1     1
[05/04 15:21:34    145s] (I)      Num of trim masks   :     0     0     0
[05/04 15:21:34    145s] (I)      --------------------------------------------------------
[05/04 15:21:34    145s] 
[05/04 15:21:34    145s] [NR-eGR] ============ Routing rule table ============
[05/04 15:21:34    145s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:21:34    145s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:21:34    145s] (I)                    Layer    2    3 
[05/04 15:21:34    145s] (I)                    Pitch  400  400 
[05/04 15:21:34    145s] (I)             #Used tracks    1    1 
[05/04 15:21:34    145s] (I)       #Fully used tracks    1    1 
[05/04 15:21:34    145s] [NR-eGR] ========================================
[05/04 15:21:34    145s] [NR-eGR] 
[05/04 15:21:34    145s] (I)      =============== Blocked Tracks ===============
[05/04 15:21:34    145s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:34    145s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:21:34    145s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:34    145s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:21:34    145s] (I)      |     2 |  100011 |    85060 |        85.05% |
[05/04 15:21:34    145s] (I)      |     3 |  100011 |    25880 |        25.88% |
[05/04 15:21:34    145s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:34    145s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2133.48 MB )
[05/04 15:21:34    145s] (I)      Reset routing kernel
[05/04 15:21:34    145s] (I)      numLocalWires=22174  numGlobalNetBranches=7821  numLocalNetBranches=3371
[05/04 15:21:34    145s] (I)      totalPins=38546  totalGlobalPin=24712 (64.11%)
[05/04 15:21:34    145s] (I)      total 2D Cap : 153013 = (78503 H, 74510 V)
[05/04 15:21:34    145s] (I)      
[05/04 15:21:34    145s] (I)      ============  Phase 1a Route ============
[05/04 15:21:34    145s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:21:34    145s] (I)      Usage: 44823 = (21078 H, 23745 V) = (26.85% H, 31.87% V) = (3.035e+05um H, 3.419e+05um V)
[05/04 15:21:34    145s] (I)      
[05/04 15:21:34    145s] (I)      ============  Phase 1b Route ============
[05/04 15:21:34    145s] (I)      Usage: 44846 = (21092 H, 23754 V) = (26.87% H, 31.88% V) = (3.037e+05um H, 3.421e+05um V)
[05/04 15:21:34    145s] (I)      eGR overflow: 0.00% H + 2.10% V
[05/04 15:21:34    145s] 
[05/04 15:21:34    145s] [NR-eGR] Overflow after Early Global Route 0.00% H + 1.21% V
[05/04 15:21:34    145s] Finished Early Global Route rough congestion estimation: mem = 2133.5M
[05/04 15:21:34    145s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.135, REAL:0.136, MEM:2133.5M, EPOCH TIME: 1714850494.977704
[05/04 15:21:34    145s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/04 15:21:34    145s] OPERPROF: Starting CDPad at level 1, MEM:2133.5M, EPOCH TIME: 1714850494.978249
[05/04 15:21:35    145s] CDPadU 0.479 -> 0.503. R=0.259, N=9334, GS=14.400
[05/04 15:21:35    145s] OPERPROF: Finished CDPad at level 1, CPU:0.055, REAL:0.056, MEM:2133.5M, EPOCH TIME: 1714850495.033993
[05/04 15:21:35    145s] OPERPROF: Starting npMain at level 1, MEM:2133.5M, EPOCH TIME: 1714850495.036268
[05/04 15:21:35    145s] OPERPROF:   Starting npPlace at level 2, MEM:2133.5M, EPOCH TIME: 1714850495.112274
[05/04 15:21:35    145s] AB param 62.8% (5860/9334).
[05/04 15:21:35    145s] OPERPROF:   Finished npPlace at level 2, CPU:0.058, REAL:0.058, MEM:2136.9M, EPOCH TIME: 1714850495.170397
[05/04 15:21:35    145s] OPERPROF: Finished npMain at level 1, CPU:0.150, REAL:0.151, MEM:2136.9M, EPOCH TIME: 1714850495.187224
[05/04 15:21:35    145s] Global placement CDP is working on the selected area.
[05/04 15:21:35    145s] OPERPROF: Starting npMain at level 1, MEM:2136.9M, EPOCH TIME: 1714850495.189202
[05/04 15:21:35    145s] OPERPROF:   Starting npPlace at level 2, MEM:2136.9M, EPOCH TIME: 1714850495.254493
[05/04 15:21:37    147s] OPERPROF:   Finished npPlace at level 2, CPU:1.750, REAL:1.763, MEM:2136.9M, EPOCH TIME: 1714850497.017580
[05/04 15:21:37    147s] OPERPROF: Finished npMain at level 1, CPU:1.831, REAL:1.844, MEM:2136.9M, EPOCH TIME: 1714850497.033254
[05/04 15:21:37    147s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2136.9M, EPOCH TIME: 1714850497.034981
[05/04 15:21:37    147s] *Info(CAP): clkGateAware moves 58 insts, mean move: 30.18 um, max move: 131.51 um
[05/04 15:21:37    147s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (269.71, 506.82) --> (380.99, 486.60)
[05/04 15:21:37    147s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2136.9M, EPOCH TIME: 1714850497.036924
[05/04 15:21:37    147s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2136.9M, EPOCH TIME: 1714850497.037323
[05/04 15:21:37    147s] Starting Early Global Route rough congestion estimation: mem = 2136.9M
[05/04 15:21:37    147s] (I)      ==================== Layers =====================
[05/04 15:21:37    147s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:37    147s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:21:37    147s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:37    147s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:21:37    147s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:21:37    147s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:21:37    147s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:21:37    147s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:21:37    147s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:21:37    147s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:21:37    147s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:21:37    147s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:37    147s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:21:37    147s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:21:37    147s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:21:37    147s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:37    147s] (I)      Started Import and model ( Curr Mem: 2136.90 MB )
[05/04 15:21:37    147s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:37    147s] (I)      == Non-default Options ==
[05/04 15:21:37    147s] (I)      Print mode                                         : 2
[05/04 15:21:37    147s] (I)      Stop if highly congested                           : false
[05/04 15:21:37    147s] (I)      Maximum routing layer                              : 3
[05/04 15:21:37    147s] (I)      Assign partition pins                              : false
[05/04 15:21:37    147s] (I)      Support large GCell                                : true
[05/04 15:21:37    147s] (I)      Number of threads                                  : 1
[05/04 15:21:37    147s] (I)      Number of rows per GCell                           : 4
[05/04 15:21:37    147s] (I)      Max num rows per GCell                             : 32
[05/04 15:21:37    147s] (I)      Method to set GCell size                           : row
[05/04 15:21:37    147s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:21:37    147s] (I)      Use row-based GCell size
[05/04 15:21:37    147s] (I)      Use row-based GCell align
[05/04 15:21:37    147s] (I)      layer 0 area = 89000
[05/04 15:21:37    147s] (I)      layer 1 area = 120000
[05/04 15:21:37    147s] (I)      layer 2 area = 120000
[05/04 15:21:37    147s] (I)      GCell unit size   : 3600
[05/04 15:21:37    147s] (I)      GCell multiplier  : 4
[05/04 15:21:37    147s] (I)      GCell row height  : 3600
[05/04 15:21:37    147s] (I)      Actual row height : 3600
[05/04 15:21:37    147s] (I)      GCell align ref   : 8400 8400
[05/04 15:21:37    147s] [NR-eGR] Track table information for default rule: 
[05/04 15:21:37    147s] [NR-eGR] M1 has single uniform track structure
[05/04 15:21:37    147s] [NR-eGR] M2 has single uniform track structure
[05/04 15:21:37    147s] [NR-eGR] M3 has single uniform track structure
[05/04 15:21:37    147s] [NR-eGR] MQ has single uniform track structure
[05/04 15:21:37    147s] [NR-eGR] MG has single uniform track structure
[05/04 15:21:37    147s] [NR-eGR] LY has single uniform track structure
[05/04 15:21:37    147s] [NR-eGR] E1 has single uniform track structure
[05/04 15:21:37    147s] [NR-eGR] MA has single uniform track structure
[05/04 15:21:37    147s] (I)      ============== Default via ===============
[05/04 15:21:37    147s] (I)      +---+------------------+-----------------+
[05/04 15:21:37    147s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:21:37    147s] (I)      +---+------------------+-----------------+
[05/04 15:21:37    147s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:21:37    147s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:21:37    147s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:21:37    147s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:21:37    147s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:21:37    147s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:21:37    147s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:21:37    147s] (I)      +---+------------------+-----------------+
[05/04 15:21:37    147s] [NR-eGR] Read 103980 PG shapes
[05/04 15:21:37    147s] [NR-eGR] Read 0 clock shapes
[05/04 15:21:37    147s] [NR-eGR] Read 0 other shapes
[05/04 15:21:37    147s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:21:37    147s] [NR-eGR] #Instance Blockages : 0
[05/04 15:21:37    147s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:21:37    147s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:21:37    147s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:21:37    147s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:21:37    147s] [NR-eGR] #Other Blockages    : 0
[05/04 15:21:37    147s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:21:37    147s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:21:37    147s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:21:37    147s] (I)      early_global_route_priority property id does not exist.
[05/04 15:21:37    147s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:21:37    147s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:21:37    147s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:21:37    147s] (I)      Number of ignored nets                =      0
[05/04 15:21:37    147s] (I)      Number of connected nets              =      0
[05/04 15:21:37    147s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:21:37    147s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:21:37    147s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:21:37    147s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:21:37    147s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:21:37    147s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:21:37    147s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:21:37    147s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:21:37    147s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:21:37    147s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:21:37    147s] (I)      Ndr track 0 does not exist
[05/04 15:21:37    147s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:21:37    147s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:21:37    147s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:21:37    147s] (I)      Site width          :   400  (dbu)
[05/04 15:21:37    147s] (I)      Row height          :  3600  (dbu)
[05/04 15:21:37    147s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:21:37    147s] (I)      GCell width         : 14400  (dbu)
[05/04 15:21:37    147s] (I)      GCell height        : 14400  (dbu)
[05/04 15:21:37    147s] (I)      Grid                :    53    53     3
[05/04 15:21:37    147s] (I)      Layer numbers       :     1     2     3
[05/04 15:21:37    147s] (I)      Vertical capacity   :     0 14400     0
[05/04 15:21:37    147s] (I)      Horizontal capacity :     0     0 14400
[05/04 15:21:37    147s] (I)      Default wire width  :   160   200   200
[05/04 15:21:37    147s] (I)      Default wire space  :   160   200   200
[05/04 15:21:37    147s] (I)      Default wire pitch  :   320   400   400
[05/04 15:21:37    147s] (I)      Default pitch size  :   320   400   400
[05/04 15:21:37    147s] (I)      First track coord   :   200   200   200
[05/04 15:21:37    147s] (I)      Num tracks per GCell: 45.00 36.00 36.00
[05/04 15:21:37    147s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:21:37    147s] (I)      Num of masks        :     1     1     1
[05/04 15:21:37    147s] (I)      Num of trim masks   :     0     0     0
[05/04 15:21:37    147s] (I)      --------------------------------------------------------
[05/04 15:21:37    147s] 
[05/04 15:21:37    147s] [NR-eGR] ============ Routing rule table ============
[05/04 15:21:37    147s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:21:37    147s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:21:37    147s] (I)                    Layer    2    3 
[05/04 15:21:37    147s] (I)                    Pitch  400  400 
[05/04 15:21:37    147s] (I)             #Used tracks    1    1 
[05/04 15:21:37    147s] (I)       #Fully used tracks    1    1 
[05/04 15:21:37    147s] [NR-eGR] ========================================
[05/04 15:21:37    147s] [NR-eGR] 
[05/04 15:21:37    147s] (I)      =============== Blocked Tracks ===============
[05/04 15:21:37    147s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:37    147s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:21:37    147s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:37    147s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:21:37    147s] (I)      |     2 |  100011 |    85060 |        85.05% |
[05/04 15:21:37    147s] (I)      |     3 |  100011 |    25880 |        25.88% |
[05/04 15:21:37    147s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:37    147s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2136.90 MB )
[05/04 15:21:37    147s] (I)      Reset routing kernel
[05/04 15:21:37    147s] (I)      numLocalWires=21680  numGlobalNetBranches=7795  numLocalNetBranches=3186
[05/04 15:21:37    147s] (I)      totalPins=38546  totalGlobalPin=25020 (64.91%)
[05/04 15:21:37    147s] (I)      total 2D Cap : 153013 = (78503 H, 74510 V)
[05/04 15:21:37    147s] (I)      
[05/04 15:21:37    147s] (I)      ============  Phase 1a Route ============
[05/04 15:21:37    147s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:21:37    147s] (I)      Usage: 45775 = (21412 H, 24363 V) = (27.28% H, 32.70% V) = (3.083e+05um H, 3.508e+05um V)
[05/04 15:21:37    147s] (I)      
[05/04 15:21:37    147s] (I)      ============  Phase 1b Route ============
[05/04 15:21:37    147s] (I)      Usage: 45787 = (21417 H, 24370 V) = (27.28% H, 32.71% V) = (3.084e+05um H, 3.509e+05um V)
[05/04 15:21:37    147s] (I)      eGR overflow: 0.00% H + 1.09% V
[05/04 15:21:37    147s] 
[05/04 15:21:37    147s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.71% V
[05/04 15:21:37    147s] Finished Early Global Route rough congestion estimation: mem = 2136.9M
[05/04 15:21:37    147s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.131, REAL:0.132, MEM:2136.9M, EPOCH TIME: 1714850497.169346
[05/04 15:21:37    147s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/04 15:21:37    147s] OPERPROF: Starting CDPad at level 1, MEM:2136.9M, EPOCH TIME: 1714850497.169837
[05/04 15:21:37    147s] CDPadU 0.503 -> 0.522. R=0.259, N=9334, GS=14.400
[05/04 15:21:37    147s] OPERPROF: Finished CDPad at level 1, CPU:0.054, REAL:0.055, MEM:2136.9M, EPOCH TIME: 1714850497.224519
[05/04 15:21:37    147s] OPERPROF: Starting npMain at level 1, MEM:2136.9M, EPOCH TIME: 1714850497.226397
[05/04 15:21:37    147s] OPERPROF:   Starting npPlace at level 2, MEM:2136.9M, EPOCH TIME: 1714850497.299587
[05/04 15:21:37    147s] AB param 69.6% (6499/9334).
[05/04 15:21:37    147s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.060, MEM:2140.3M, EPOCH TIME: 1714850497.359915
[05/04 15:21:37    147s] OPERPROF: Finished npMain at level 1, CPU:0.149, REAL:0.150, MEM:2140.3M, EPOCH TIME: 1714850497.376444
[05/04 15:21:37    147s] Global placement CDP is working on the selected area.
[05/04 15:21:37    147s] OPERPROF: Starting npMain at level 1, MEM:2140.3M, EPOCH TIME: 1714850497.378336
[05/04 15:21:37    147s] OPERPROF:   Starting npPlace at level 2, MEM:2140.3M, EPOCH TIME: 1714850497.446210
[05/04 15:21:39    149s] OPERPROF:   Finished npPlace at level 2, CPU:1.605, REAL:1.616, MEM:2140.3M, EPOCH TIME: 1714850499.062151
[05/04 15:21:39    149s] OPERPROF: Finished npMain at level 1, CPU:1.688, REAL:1.700, MEM:2140.3M, EPOCH TIME: 1714850499.078138
[05/04 15:21:39    149s] Iteration  9: Total net bbox = 5.834e+05 (2.75e+05 3.09e+05)
[05/04 15:21:39    149s]               Est.  stn bbox = 7.235e+05 (3.49e+05 3.74e+05)
[05/04 15:21:39    149s]               cpu = 0:00:10.0 real = 0:00:10.0 mem = 2140.3M
[05/04 15:21:41    152s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:21:44    154s] nrCritNet: 0.00% ( 0 / 9743 ) cutoffSlk: 214748364.7ps stdDelay: 55.8ps
[05/04 15:21:44    154s] Iteration 10: Total net bbox = 5.834e+05 (2.75e+05 3.09e+05)
[05/04 15:21:44    154s]               Est.  stn bbox = 7.235e+05 (3.49e+05 3.74e+05)
[05/04 15:21:44    154s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 2140.3M
[05/04 15:21:44    154s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2140.3M, EPOCH TIME: 1714850504.246311
[05/04 15:21:44    154s] *Info(CAP): clkGateAware moves 58 insts, mean move: 28.64 um, max move: 150.22 um
[05/04 15:21:44    154s] *Info(CAP): max move on inst (core_clock_gate_i/U2): (262.30, 502.70) --> (396.42, 486.60)
[05/04 15:21:44    154s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2140.3M, EPOCH TIME: 1714850504.248481
[05/04 15:21:44    154s] Legalizing MH Cells... 0 / 0 (level 9)
[05/04 15:21:44    154s] No instances found in the vector
[05/04 15:21:44    154s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2140.3M, DRC: 0)
[05/04 15:21:44    154s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:21:44    154s] OPERPROF: Starting npMain at level 1, MEM:2140.3M, EPOCH TIME: 1714850504.250002
[05/04 15:21:44    154s] OPERPROF:   Starting npPlace at level 2, MEM:2140.3M, EPOCH TIME: 1714850504.326222
[05/04 15:21:50    160s] GP RA stats: MHOnly 0 nrInst 9334 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/04 15:21:52    162s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2157.4M, EPOCH TIME: 1714850512.154193
[05/04 15:21:52    162s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2160.4M, EPOCH TIME: 1714850512.154378
[05/04 15:21:52    162s] Iteration 11: Total net bbox = 5.820e+05 (2.64e+05 3.18e+05)
[05/04 15:21:52    162s]               Est.  stn bbox = 7.193e+05 (3.36e+05 3.83e+05)
[05/04 15:21:52    162s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 2158.4M
[05/04 15:21:52    162s] OPERPROF:   Finished npPlace at level 2, CPU:7.781, REAL:7.832, MEM:2158.4M, EPOCH TIME: 1714850512.157770
[05/04 15:21:52    162s] OPERPROF: Finished npMain at level 1, CPU:7.873, REAL:7.925, MEM:2142.4M, EPOCH TIME: 1714850512.175421
[05/04 15:21:52    162s] Iteration 12: Total net bbox = 5.902e+05 (2.71e+05 3.19e+05)
[05/04 15:21:52    162s]               Est.  stn bbox = 7.283e+05 (3.43e+05 3.85e+05)
[05/04 15:21:52    162s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 2142.4M
[05/04 15:21:52    162s] [adp] clock
[05/04 15:21:52    162s] [adp] weight, nr nets, wire length
[05/04 15:21:52    162s] [adp]      0       65  15605.440000
[05/04 15:21:52    162s] [adp] data
[05/04 15:21:52    162s] [adp] weight, nr nets, wire length
[05/04 15:21:52    162s] [adp]      0     9678  574595.218000
[05/04 15:21:52    162s] [adp] 0.000000|0.000000|0.000000
[05/04 15:21:52    162s] Iteration 13: Total net bbox = 5.902e+05 (2.71e+05 3.19e+05)
[05/04 15:21:52    162s]               Est.  stn bbox = 7.283e+05 (3.43e+05 3.85e+05)
[05/04 15:21:52    162s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2142.4M
[05/04 15:21:52    162s] *** cost = 5.902e+05 (2.71e+05 3.19e+05) (cpu for global=0:00:29.1) real=0:00:30.0***
[05/04 15:21:52    162s] Info: 64 clock gating cells identified, 64 (on average) moved 320/5
[05/04 15:21:52    162s] Saved padding area to DB
[05/04 15:21:52    162s] All LLGs are deleted
[05/04 15:21:52    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:52    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:52    162s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2142.4M, EPOCH TIME: 1714850512.288332
[05/04 15:21:52    162s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2142.4M, EPOCH TIME: 1714850512.288491
[05/04 15:21:52    162s] Solver runtime cpu: 0:00:15.7 real: 0:00:15.8
[05/04 15:21:52    162s] Core Placement runtime cpu: 0:00:17.3 real: 0:00:17.0
[05/04 15:21:52    162s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/04 15:21:52    162s] Type 'man IMPSP-9025' for more detail.
[05/04 15:21:52    162s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2142.4M, EPOCH TIME: 1714850512.290684
[05/04 15:21:52    162s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2142.4M, EPOCH TIME: 1714850512.290755
[05/04 15:21:52    162s] Processing tracks to init pin-track alignment.
[05/04 15:21:52    162s] z: 2, totalTracks: 1
[05/04 15:21:52    162s] z: 4, totalTracks: 1
[05/04 15:21:52    162s] z: 6, totalTracks: 1
[05/04 15:21:52    162s] z: 8, totalTracks: 1
[05/04 15:21:52    162s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:21:52    162s] All LLGs are deleted
[05/04 15:21:52    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:52    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:52    162s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2142.4M, EPOCH TIME: 1714850512.299042
[05/04 15:21:52    162s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2142.4M, EPOCH TIME: 1714850512.299196
[05/04 15:21:52    162s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2142.4M, EPOCH TIME: 1714850512.301390
[05/04 15:21:52    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:52    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:52    162s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2142.4M, EPOCH TIME: 1714850512.301914
[05/04 15:21:52    162s] Max number of tech site patterns supported in site array is 256.
[05/04 15:21:52    162s] Core basic site is IBM13SITE
[05/04 15:21:52    162s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2142.4M, EPOCH TIME: 1714850512.320197
[05/04 15:21:52    162s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:21:52    162s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:21:52    162s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.017, REAL:0.017, MEM:2142.4M, EPOCH TIME: 1714850512.336927
[05/04 15:21:52    162s] Fast DP-INIT is on for default
[05/04 15:21:52    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:21:52    162s] Atter site array init, number of instance map data is 0.
[05/04 15:21:52    162s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.042, REAL:0.042, MEM:2142.4M, EPOCH TIME: 1714850512.344284
[05/04 15:21:52    162s] 
[05/04 15:21:52    162s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:52    162s] OPERPROF:       Starting CMU at level 4, MEM:2142.4M, EPOCH TIME: 1714850512.347606
[05/04 15:21:52    162s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:2142.4M, EPOCH TIME: 1714850512.350739
[05/04 15:21:52    162s] 
[05/04 15:21:52    162s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:21:52    162s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.051, REAL:0.051, MEM:2142.4M, EPOCH TIME: 1714850512.352689
[05/04 15:21:52    162s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2142.4M, EPOCH TIME: 1714850512.352759
[05/04 15:21:52    162s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2142.4M, EPOCH TIME: 1714850512.353062
[05/04 15:21:52    162s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2142.4MB).
[05/04 15:21:52    162s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.069, REAL:0.070, MEM:2142.4M, EPOCH TIME: 1714850512.360587
[05/04 15:21:52    162s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:2142.4M, EPOCH TIME: 1714850512.360614
[05/04 15:21:52    162s] TDRefine: refinePlace mode is spiral
[05/04 15:21:52    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.2
[05/04 15:21:52    162s] OPERPROF: Starting RefinePlace at level 1, MEM:2142.4M, EPOCH TIME: 1714850512.360655
[05/04 15:21:52    162s] *** Starting refinePlace (0:02:43 mem=2142.4M) ***
[05/04 15:21:52    162s] Total net bbox length = 5.902e+05 (2.709e+05 3.193e+05) (ext = 7.236e+04)
[05/04 15:21:52    162s] 
[05/04 15:21:52    162s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:52    162s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:21:52    162s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:52    162s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:52    162s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2142.4M, EPOCH TIME: 1714850512.383843
[05/04 15:21:52    162s] Starting refinePlace ...
[05/04 15:21:52    162s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:52    162s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:52    162s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2142.4M, EPOCH TIME: 1714850512.409813
[05/04 15:21:52    162s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:21:52    162s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2142.4M, EPOCH TIME: 1714850512.409924
[05/04 15:21:52    162s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2142.4M, EPOCH TIME: 1714850512.410190
[05/04 15:21:52    162s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2142.4M, EPOCH TIME: 1714850512.410212
[05/04 15:21:52    162s] DDP markSite nrRow 205 nrJob 205
[05/04 15:21:52    162s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2142.4M, EPOCH TIME: 1714850512.411604
[05/04 15:21:52    162s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.002, MEM:2142.4M, EPOCH TIME: 1714850512.411654
[05/04 15:21:52    162s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2142.4M, EPOCH TIME: 1714850512.416267
[05/04 15:21:52    162s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2142.4M, EPOCH TIME: 1714850512.416324
[05/04 15:21:52    162s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.007, REAL:0.007, MEM:2142.4M, EPOCH TIME: 1714850512.423722
[05/04 15:21:52    162s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:21:52    162s]  ** Cut row section real time 0:00:00.0.
[05/04 15:21:52    162s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.008, REAL:0.008, MEM:2142.4M, EPOCH TIME: 1714850512.423909
[05/04 15:21:52    162s]   Spread Effort: high, standalone mode, useDDP on.
[05/04 15:21:52    162s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2142.4MB) @(0:02:43 - 0:02:43).
[05/04 15:21:52    162s] Move report: preRPlace moves 9333 insts, mean move: 0.23 um, max move: 5.39 um 
[05/04 15:21:52    162s] 	Max move on inst (gen_regfile_ff_register_file_i/g_rf_flops_19__rf_reg_q_reg_26_): (187.55, 604.56) --> (183.60, 606.00)
[05/04 15:21:52    162s] 	Length: 28 sites, height: 1 rows, site name: IBM13SITE, cell type: SDFFRX2TS
[05/04 15:21:52    162s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:21:52    162s] Placement tweakage begins.
[05/04 15:21:52    162s] wire length = 6.961e+05
[05/04 15:21:53    163s] wire length = 6.831e+05
[05/04 15:21:53    163s] Placement tweakage ends.
[05/04 15:21:53    163s] Move report: tweak moves 1294 insts, mean move: 7.65 um, max move: 44.40 um 
[05/04 15:21:53    163s] 	Max move on inst (u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate): (649.60, 638.40) --> (605.20, 638.40)
[05/04 15:21:53    163s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=2142.4MB) @(0:02:43 - 0:02:44).
[05/04 15:21:53    163s] 
[05/04 15:21:53    163s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:21:54    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:21:54    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:21:54    164s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:21:54    164s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[05/04 15:21:54    164s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:21:54    164s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2110.4MB) @(0:02:44 - 0:02:45).
[05/04 15:21:54    164s] Move report: Detail placement moves 9333 insts, mean move: 1.25 um, max move: 44.54 um 
[05/04 15:21:54    164s] 	Max move on inst (u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate): (649.72, 638.39) --> (605.20, 638.40)
[05/04 15:21:54    164s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2110.4MB
[05/04 15:21:54    164s] Statistics of distance of Instance movement in refine placement:
[05/04 15:21:54    164s]   maximum (X+Y) =        44.54 um
[05/04 15:21:54    164s]   inst (u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate) with max move: (649.724, 638.387) -> (605.2, 638.4)
[05/04 15:21:54    164s]   mean    (X+Y) =         1.25 um
[05/04 15:21:54    164s] Summary Report:
[05/04 15:21:54    164s] Instances move: 9333 (out of 9334 movable)
[05/04 15:21:54    164s] Instances flipped: 0
[05/04 15:21:54    164s] Mean displacement: 1.25 um
[05/04 15:21:54    164s] Max displacement: 44.54 um (Instance: u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate) (649.724, 638.387) -> (605.2, 638.4)
[05/04 15:21:54    164s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKAND2X2TS
[05/04 15:21:54    164s] Total instances moved : 9333
[05/04 15:21:54    164s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.876, REAL:1.882, MEM:2110.4M, EPOCH TIME: 1714850514.265477
[05/04 15:21:54    164s] Total net bbox length = 5.785e+05 (2.599e+05 3.186e+05) (ext = 7.240e+04)
[05/04 15:21:54    164s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2110.4MB
[05/04 15:21:54    164s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=2110.4MB) @(0:02:43 - 0:02:45).
[05/04 15:21:54    164s] *** Finished refinePlace (0:02:45 mem=2110.4M) ***
[05/04 15:21:54    164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.2
[05/04 15:21:54    164s] OPERPROF: Finished RefinePlace at level 1, CPU:1.905, REAL:1.911, MEM:2110.4M, EPOCH TIME: 1714850514.271549
[05/04 15:21:54    164s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2110.4M, EPOCH TIME: 1714850514.271575
[05/04 15:21:54    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9334).
[05/04 15:21:54    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] All LLGs are deleted
[05/04 15:21:54    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2110.4M, EPOCH TIME: 1714850514.284056
[05/04 15:21:54    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2110.4M, EPOCH TIME: 1714850514.284207
[05/04 15:21:54    164s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.017, MEM:2090.4M, EPOCH TIME: 1714850514.288479
[05/04 15:21:54    164s] *** End of Placement (cpu=0:00:40.5, real=0:00:41.0, mem=2090.4M) ***
[05/04 15:21:54    164s] Processing tracks to init pin-track alignment.
[05/04 15:21:54    164s] z: 2, totalTracks: 1
[05/04 15:21:54    164s] z: 4, totalTracks: 1
[05/04 15:21:54    164s] z: 6, totalTracks: 1
[05/04 15:21:54    164s] z: 8, totalTracks: 1
[05/04 15:21:54    164s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:21:54    164s] All LLGs are deleted
[05/04 15:21:54    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2090.4M, EPOCH TIME: 1714850514.297873
[05/04 15:21:54    164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2090.4M, EPOCH TIME: 1714850514.298040
[05/04 15:21:54    164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2090.4M, EPOCH TIME: 1714850514.299792
[05/04 15:21:54    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2090.4M, EPOCH TIME: 1714850514.300002
[05/04 15:21:54    164s] Max number of tech site patterns supported in site array is 256.
[05/04 15:21:54    164s] Core basic site is IBM13SITE
[05/04 15:21:54    164s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2090.4M, EPOCH TIME: 1714850514.318322
[05/04 15:21:54    164s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:21:54    164s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:21:54    164s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.017, REAL:0.017, MEM:2090.4M, EPOCH TIME: 1714850514.335238
[05/04 15:21:54    164s] Fast DP-INIT is on for default
[05/04 15:21:54    164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:21:54    164s] Atter site array init, number of instance map data is 0.
[05/04 15:21:54    164s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.042, REAL:0.043, MEM:2090.4M, EPOCH TIME: 1714850514.342505
[05/04 15:21:54    164s] 
[05/04 15:21:54    164s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:54    164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.047, MEM:2090.4M, EPOCH TIME: 1714850514.346514
[05/04 15:21:54    164s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2090.4M, EPOCH TIME: 1714850514.351316
[05/04 15:21:54    164s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2090.4M, EPOCH TIME: 1714850514.353381
[05/04 15:21:54    164s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.003, REAL:0.003, MEM:2106.4M, EPOCH TIME: 1714850514.356804
[05/04 15:21:54    164s] default core: bins with density > 0.750 =  4.31 % ( 19 / 441 )
[05/04 15:21:54    164s] Density distribution unevenness ratio = 39.251%
[05/04 15:21:54    164s] Density distribution unevenness ratio (U70) = 1.656%
[05/04 15:21:54    164s] Density distribution unevenness ratio (U80) = 0.057%
[05/04 15:21:54    164s] Density distribution unevenness ratio (U90) = 0.000%
[05/04 15:21:54    164s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.006, REAL:0.006, MEM:2106.4M, EPOCH TIME: 1714850514.356953
[05/04 15:21:54    164s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2106.4M, EPOCH TIME: 1714850514.356975
[05/04 15:21:54    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] All LLGs are deleted
[05/04 15:21:54    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:54    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2106.4M, EPOCH TIME: 1714850514.367241
[05/04 15:21:54    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2106.4M, EPOCH TIME: 1714850514.367414
[05/04 15:21:54    164s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.013, MEM:2106.4M, EPOCH TIME: 1714850514.369481
[05/04 15:21:54    164s] *** Free Virtual Timing Model ...(mem=2106.4M)
[05/04 15:21:54    164s] **INFO: Enable pre-place timing setting for timing analysis
[05/04 15:21:54    164s] Set Using Default Delay Limit as 101.
[05/04 15:21:54    164s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/04 15:21:54    164s] Set Default Net Delay as 0 ps.
[05/04 15:21:54    164s] Set Default Net Load as 0 pF. 
[05/04 15:21:54    164s] **INFO: Analyzing IO path groups for slack adjustment
[05/04 15:21:55    165s] Effort level <high> specified for reg2reg_tmp.1690631 path_group
[05/04 15:21:55    165s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:21:55    165s] #################################################################################
[05/04 15:21:55    165s] # Design Stage: PreRoute
[05/04 15:21:55    165s] # Design Name: ibex_top
[05/04 15:21:55    165s] # Design Mode: 130nm
[05/04 15:21:55    165s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:21:55    165s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:21:55    165s] # Signoff Settings: SI Off 
[05/04 15:21:55    165s] #################################################################################
[05/04 15:21:55    165s] Calculate delays in Single mode...
[05/04 15:21:55    165s] Topological Sorting (REAL = 0:00:00.0, MEM = 2100.5M, InitMEM = 2100.5M)
[05/04 15:21:55    165s] Start delay calculation (fullDC) (1 T). (MEM=2100.46)
[05/04 15:21:55    165s] End AAE Lib Interpolated Model. (MEM=2100.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:21:56    167s] Total number of fetched objects 11916
[05/04 15:21:57    167s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/04 15:21:57    167s] End delay calculation. (MEM=2151.23 CPU=0:00:01.4 REAL=0:00:02.0)
[05/04 15:21:57    167s] End delay calculation (fullDC). (MEM=2151.23 CPU=0:00:01.7 REAL=0:00:02.0)
[05/04 15:21:57    167s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2151.2M) ***
[05/04 15:21:57    167s] **INFO: Disable pre-place timing setting for timing analysis
[05/04 15:21:57    167s] Set Using Default Delay Limit as 1000.
[05/04 15:21:57    167s] Set Default Net Delay as 1000 ps.
[05/04 15:21:57    167s] Set Default Net Load as 0.5 pF. 
[05/04 15:21:57    167s] Info: Disable timing driven in postCTS congRepair.
[05/04 15:21:57    167s] 
[05/04 15:21:57    167s] Starting congRepair ...
[05/04 15:21:57    167s] User Input Parameters:
[05/04 15:21:57    167s] - Congestion Driven    : On
[05/04 15:21:57    167s] - Timing Driven        : Off
[05/04 15:21:57    167s] - Area-Violation Based : On
[05/04 15:21:57    167s] - Start Rollback Level : -5
[05/04 15:21:57    167s] - Legalized            : On
[05/04 15:21:57    167s] - Window Based         : Off
[05/04 15:21:57    167s] - eDen incr mode       : Off
[05/04 15:21:57    167s] - Small incr mode      : Off
[05/04 15:21:57    167s] 
[05/04 15:21:57    167s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2141.7M, EPOCH TIME: 1714850517.641025
[05/04 15:21:57    167s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2141.7M, EPOCH TIME: 1714850517.646880
[05/04 15:21:57    167s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2141.7M, EPOCH TIME: 1714850517.646992
[05/04 15:21:57    167s] Starting Early Global Route congestion estimation: mem = 2141.7M
[05/04 15:21:57    167s] (I)      ==================== Layers =====================
[05/04 15:21:57    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:57    167s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:21:57    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:57    167s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:21:57    167s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:21:57    167s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:21:57    167s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:21:57    167s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:21:57    167s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:21:57    167s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:21:57    167s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:21:57    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:57    167s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:21:57    167s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:21:57    167s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:21:57    167s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:21:57    167s] (I)      Started Import and model ( Curr Mem: 2141.71 MB )
[05/04 15:21:57    167s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:21:57    167s] (I)      == Non-default Options ==
[05/04 15:21:57    167s] (I)      Maximum routing layer                              : 3
[05/04 15:21:57    167s] (I)      Number of threads                                  : 1
[05/04 15:21:57    167s] (I)      Use non-blocking free Dbs wires                    : false
[05/04 15:21:57    167s] (I)      Method to set GCell size                           : row
[05/04 15:21:57    167s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:21:57    167s] (I)      Use row-based GCell size
[05/04 15:21:57    167s] (I)      Use row-based GCell align
[05/04 15:21:57    167s] (I)      layer 0 area = 89000
[05/04 15:21:57    167s] (I)      layer 1 area = 120000
[05/04 15:21:57    167s] (I)      layer 2 area = 120000
[05/04 15:21:57    167s] (I)      GCell unit size   : 3600
[05/04 15:21:57    167s] (I)      GCell multiplier  : 1
[05/04 15:21:57    167s] (I)      GCell row height  : 3600
[05/04 15:21:57    167s] (I)      Actual row height : 3600
[05/04 15:21:57    167s] (I)      GCell align ref   : 8400 8400
[05/04 15:21:57    167s] [NR-eGR] Track table information for default rule: 
[05/04 15:21:57    167s] [NR-eGR] M1 has single uniform track structure
[05/04 15:21:57    167s] [NR-eGR] M2 has single uniform track structure
[05/04 15:21:57    167s] [NR-eGR] M3 has single uniform track structure
[05/04 15:21:57    167s] [NR-eGR] MQ has single uniform track structure
[05/04 15:21:57    167s] [NR-eGR] MG has single uniform track structure
[05/04 15:21:57    167s] [NR-eGR] LY has single uniform track structure
[05/04 15:21:57    167s] [NR-eGR] E1 has single uniform track structure
[05/04 15:21:57    167s] [NR-eGR] MA has single uniform track structure
[05/04 15:21:57    167s] (I)      ============== Default via ===============
[05/04 15:21:57    167s] (I)      +---+------------------+-----------------+
[05/04 15:21:57    167s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:21:57    167s] (I)      +---+------------------+-----------------+
[05/04 15:21:57    167s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:21:57    167s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:21:57    167s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:21:57    167s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:21:57    167s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:21:57    167s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:21:57    167s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:21:57    167s] (I)      +---+------------------+-----------------+
[05/04 15:21:57    168s] [NR-eGR] Read 103980 PG shapes
[05/04 15:21:57    168s] [NR-eGR] Read 0 clock shapes
[05/04 15:21:57    168s] [NR-eGR] Read 0 other shapes
[05/04 15:21:57    168s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:21:57    168s] [NR-eGR] #Instance Blockages : 0
[05/04 15:21:57    168s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:21:57    168s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:21:57    168s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:21:57    168s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:21:57    168s] [NR-eGR] #Other Blockages    : 0
[05/04 15:21:57    168s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:21:57    168s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:21:57    168s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:21:57    168s] (I)      early_global_route_priority property id does not exist.
[05/04 15:21:57    168s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:21:57    168s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:21:57    168s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:21:57    168s] (I)      Number of ignored nets                =      0
[05/04 15:21:57    168s] (I)      Number of connected nets              =      0
[05/04 15:21:57    168s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:21:57    168s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:21:57    168s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:21:57    168s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:21:57    168s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:21:57    168s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:21:57    168s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:21:57    168s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:21:57    168s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:21:57    168s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:21:57    168s] (I)      Ndr track 0 does not exist
[05/04 15:21:57    168s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:21:57    168s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:21:57    168s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:21:57    168s] (I)      Site width          :   400  (dbu)
[05/04 15:21:57    168s] (I)      Row height          :  3600  (dbu)
[05/04 15:21:57    168s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:21:57    168s] (I)      GCell width         :  3600  (dbu)
[05/04 15:21:57    168s] (I)      GCell height        :  3600  (dbu)
[05/04 15:21:57    168s] (I)      Grid                :   210   210     3
[05/04 15:21:57    168s] (I)      Layer numbers       :     1     2     3
[05/04 15:21:57    168s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:21:57    168s] (I)      Horizontal capacity :     0     0  3600
[05/04 15:21:57    168s] (I)      Default wire width  :   160   200   200
[05/04 15:21:57    168s] (I)      Default wire space  :   160   200   200
[05/04 15:21:57    168s] (I)      Default wire pitch  :   320   400   400
[05/04 15:21:57    168s] (I)      Default pitch size  :   320   400   400
[05/04 15:21:57    168s] (I)      First track coord   :   200   200   200
[05/04 15:21:57    168s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/04 15:21:57    168s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:21:57    168s] (I)      Num of masks        :     1     1     1
[05/04 15:21:57    168s] (I)      Num of trim masks   :     0     0     0
[05/04 15:21:57    168s] (I)      --------------------------------------------------------
[05/04 15:21:57    168s] 
[05/04 15:21:57    168s] [NR-eGR] ============ Routing rule table ============
[05/04 15:21:57    168s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:21:57    168s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:21:57    168s] (I)                    Layer    2    3 
[05/04 15:21:57    168s] (I)                    Pitch  400  400 
[05/04 15:21:57    168s] (I)             #Used tracks    1    1 
[05/04 15:21:57    168s] (I)       #Fully used tracks    1    1 
[05/04 15:21:57    168s] [NR-eGR] ========================================
[05/04 15:21:57    168s] [NR-eGR] 
[05/04 15:21:57    168s] (I)      =============== Blocked Tracks ===============
[05/04 15:21:57    168s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:57    168s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:21:57    168s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:57    168s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:21:57    168s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:21:57    168s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:21:57    168s] (I)      +-------+---------+----------+---------------+
[05/04 15:21:57    168s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2141.71 MB )
[05/04 15:21:57    168s] (I)      Reset routing kernel
[05/04 15:21:57    168s] (I)      Started Global Routing ( Curr Mem: 2141.71 MB )
[05/04 15:21:57    168s] (I)      totalPins=38546  totalGlobalPin=38024 (98.65%)
[05/04 15:21:57    168s] (I)      total 2D Cap : 572639 = (310330 H, 262309 V)
[05/04 15:21:57    168s] [NR-eGR] Layer group 1: route 9743 net(s) in layer range [2, 3]
[05/04 15:21:57    168s] (I)      
[05/04 15:21:57    168s] (I)      ============  Phase 1a Route ============
[05/04 15:21:57    168s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:21:57    168s] (I)      Usage: 184824 = (83031 H, 101793 V) = (26.76% H, 38.81% V) = (2.989e+05um H, 3.665e+05um V)
[05/04 15:21:57    168s] (I)      
[05/04 15:21:57    168s] (I)      ============  Phase 1b Route ============
[05/04 15:21:57    168s] (I)      Usage: 185502 = (83483 H, 102019 V) = (26.90% H, 38.89% V) = (3.005e+05um H, 3.673e+05um V)
[05/04 15:21:57    168s] (I)      Overflow of layer group 1: 0.39% H + 6.61% V. EstWL: 6.678072e+05um
[05/04 15:21:57    168s] (I)      Congestion metric : 0.39%H 6.61%V, 7.01%HV
[05/04 15:21:57    168s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:21:57    168s] (I)      
[05/04 15:21:57    168s] (I)      ============  Phase 1c Route ============
[05/04 15:21:57    168s] (I)      Level2 Grid: 42 x 42
[05/04 15:21:57    168s] (I)      Usage: 185509 = (83490 H, 102019 V) = (26.90% H, 38.89% V) = (3.006e+05um H, 3.673e+05um V)
[05/04 15:21:57    168s] (I)      
[05/04 15:21:57    168s] (I)      ============  Phase 1d Route ============
[05/04 15:21:58    168s] (I)      Usage: 186407 = (84196 H, 102211 V) = (27.13% H, 38.97% V) = (3.031e+05um H, 3.680e+05um V)
[05/04 15:21:58    168s] (I)      
[05/04 15:21:58    168s] (I)      ============  Phase 1e Route ============
[05/04 15:21:58    168s] (I)      Usage: 186407 = (84196 H, 102211 V) = (27.13% H, 38.97% V) = (3.031e+05um H, 3.680e+05um V)
[05/04 15:21:58    168s] [NR-eGR] Early Global Route overflow of layer group 1: 0.74% H + 5.80% V. EstWL: 6.710652e+05um
[05/04 15:21:58    168s] (I)      
[05/04 15:21:58    168s] (I)      ============  Phase 1l Route ============
[05/04 15:21:58    168s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:21:58    168s] (I)      Layer  2:     275437    114725      2832           0      395010    ( 0.00%) 
[05/04 15:21:58    168s] (I)      Layer  3:     325377     84131       301           0      395010    ( 0.00%) 
[05/04 15:21:58    168s] (I)      Total:        600814    198856      3133           0      790020    ( 0.00%) 
[05/04 15:21:58    168s] (I)      
[05/04 15:21:58    168s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:21:58    168s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/04 15:21:58    168s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:21:58    168s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[05/04 15:21:58    168s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:21:58    168s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:21:58    168s] [NR-eGR]      M2 ( 2)      1831( 4.17%)       162( 0.37%)         6( 0.01%)   ( 4.55%) 
[05/04 15:21:58    168s] [NR-eGR]      M3 ( 3)       197( 0.45%)        13( 0.03%)         1( 0.00%)   ( 0.48%) 
[05/04 15:21:58    168s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:21:58    168s] [NR-eGR]        Total      2028( 2.31%)       175( 0.20%)         7( 0.01%)   ( 2.52%) 
[05/04 15:21:58    168s] [NR-eGR] 
[05/04 15:21:58    168s] (I)      Finished Global Routing ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 2149.71 MB )
[05/04 15:21:58    168s] (I)      total 2D Cap : 598383 = (327438 H, 270945 V)
[05/04 15:21:58    168s] [NR-eGR] Overflow after Early Global Route 0.48% H + 4.53% V
[05/04 15:21:58    168s] Early Global Route congestion estimation runtime: 0.61 seconds, mem = 2149.7M
[05/04 15:21:58    168s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.605, REAL:0.608, MEM:2149.7M, EPOCH TIME: 1714850518.255304
[05/04 15:21:58    168s] OPERPROF: Starting HotSpotCal at level 1, MEM:2149.7M, EPOCH TIME: 1714850518.255331
[05/04 15:21:58    168s] [hotspot] +------------+---------------+---------------+
[05/04 15:21:58    168s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:21:58    168s] [hotspot] +------------+---------------+---------------+
[05/04 15:21:58    168s] [hotspot] | normalized |          8.89 |         48.89 |
[05/04 15:21:58    168s] [hotspot] +------------+---------------+---------------+
[05/04 15:21:58    168s] Local HotSpot Analysis: normalized max congestion hotspot area = 8.89, normalized total congestion hotspot area = 48.89 (area is in unit of 4 std-cell row bins)
[05/04 15:21:58    168s] [hotspot] max/total 8.89/48.89, big hotspot (>10) total 6.67
[05/04 15:21:58    168s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:21:58    168s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:58    168s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:21:58    168s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:58    168s] [hotspot] |  1  |   231.60   620.40   274.80   678.00 |        8.89   |
[05/04 15:21:58    168s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:58    168s] [hotspot] |  2  |   519.60   174.00   548.40   202.80 |        3.56   |
[05/04 15:21:58    168s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:58    168s] [hotspot] |  3  |   418.80   404.40   447.60   433.20 |        3.56   |
[05/04 15:21:58    168s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:58    168s] [hotspot] |  4  |    30.00   418.80    58.80   447.60 |        3.56   |
[05/04 15:21:58    168s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:58    168s] [hotspot] |  5  |   130.80   678.00   159.60   706.80 |        3.56   |
[05/04 15:21:58    168s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:21:58    168s] Top 5 hotspots total area: 23.11
[05/04 15:21:58    168s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.008, MEM:2165.7M, EPOCH TIME: 1714850518.263350
[05/04 15:21:58    168s] Skipped repairing congestion.
[05/04 15:21:58    168s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2165.7M, EPOCH TIME: 1714850518.263472
[05/04 15:21:58    168s] Starting Early Global Route wiring: mem = 2165.7M
[05/04 15:21:58    168s] (I)      ============= Track Assignment ============
[05/04 15:21:58    168s] (I)      Started Track Assignment (1T) ( Curr Mem: 2165.71 MB )
[05/04 15:21:58    168s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/04 15:21:58    168s] (I)      Run Multi-thread track assignment
[05/04 15:21:58    168s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2165.71 MB )
[05/04 15:21:58    168s] (I)      Started Export ( Curr Mem: 2165.71 MB )
[05/04 15:21:58    168s] [NR-eGR]             Length (um)    Vias 
[05/04 15:21:58    168s] [NR-eGR] --------------------------------
[05/04 15:21:58    168s] [NR-eGR]  M1  (1H)             0   38121 
[05/04 15:21:58    168s] [NR-eGR]  M2  (2V)        378224   73353 
[05/04 15:21:58    168s] [NR-eGR]  M3  (3H)        320409       0 
[05/04 15:21:58    168s] [NR-eGR]  MQ  (4V)             0       0 
[05/04 15:21:58    168s] [NR-eGR]  MG  (5H)             0       0 
[05/04 15:21:58    168s] [NR-eGR]  LY  (6V)             0       0 
[05/04 15:21:58    168s] [NR-eGR]  E1  (7H)             0       0 
[05/04 15:21:58    168s] [NR-eGR]  MA  (8V)             0       0 
[05/04 15:21:58    168s] [NR-eGR] --------------------------------
[05/04 15:21:58    168s] [NR-eGR]      Total       698633  111474 
[05/04 15:21:58    168s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:21:58    168s] [NR-eGR] Total half perimeter of net bounding box: 578505um
[05/04 15:21:58    168s] [NR-eGR] Total length: 698633um, number of vias: 111474
[05/04 15:21:58    168s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:21:58    168s] [NR-eGR] Total eGR-routed clock nets wire length: 28756um, number of vias: 6777
[05/04 15:21:58    168s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:21:58    168s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2165.71 MB )
[05/04 15:21:58    168s] Early Global Route wiring runtime: 0.27 seconds, mem = 2165.7M
[05/04 15:21:58    168s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.270, REAL:0.271, MEM:2165.7M, EPOCH TIME: 1714850518.534579
[05/04 15:21:58    168s] Tdgp not successfully inited but do clear! skip clearing
[05/04 15:21:58    168s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[05/04 15:21:58    168s] *** Finishing placeDesign concurrent flow ***
[05/04 15:21:58    168s] **placeDesign ... cpu = 0: 0:54, real = 0: 0:54, mem = 2091.7M **
[05/04 15:21:58    168s] Tdgp not successfully inited but do clear! skip clearing
[05/04 15:21:58    168s] 
[05/04 15:21:58    168s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:21:58    168s] Severity  ID               Count  Summary                                  
[05/04 15:21:58    168s] WARNING   IMPSYT-13030         1  -prePlaceOpt is disabled when -increment...
[05/04 15:21:58    168s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[05/04 15:21:58    168s] WARNING   IMPSP-9516           1  -prePlaceOpt is disabled when -increment...
[05/04 15:21:58    168s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/04 15:21:58    168s] *** Message Summary: 7 warning(s), 0 error(s)
[05/04 15:21:58    168s] 
[05/04 15:21:58    168s] *** placeDesign #2 [finish] : cpu/real = 0:00:54.3/0:00:54.5 (1.0), totSession cpu/real = 0:02:48.9/0:03:23.5 (0.8), mem = 2091.7M
[05/04 15:21:58    168s] 
[05/04 15:21:58    168s] =============================================================================================
[05/04 15:21:58    168s]  Final TAT Report : placeDesign #2                                              21.16-s078_1
[05/04 15:21:58    168s] =============================================================================================
[05/04 15:21:58    168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:21:58    168s] ---------------------------------------------------------------------------------------------
[05/04 15:21:58    168s] [ TimingUpdate           ]     15   0:00:03.8  (   7.0 % )     0:00:03.8 /  0:00:03.8    1.0
[05/04 15:21:58    168s] [ FullDelayCalc          ]     10   0:00:18.0  (  33.0 % )     0:00:18.0 /  0:00:17.9    1.0
[05/04 15:21:58    168s] [ MISC                   ]          0:00:32.8  (  60.1 % )     0:00:32.8 /  0:00:32.6    1.0
[05/04 15:21:58    168s] ---------------------------------------------------------------------------------------------
[05/04 15:21:58    168s]  placeDesign #2 TOTAL               0:00:54.5  ( 100.0 % )     0:00:54.5 /  0:00:54.3    1.0
[05/04 15:21:58    168s] ---------------------------------------------------------------------------------------------
[05/04 15:21:58    168s] 
[05/04 15:21:58    168s] ###########################
[05/04 15:21:58    168s] ###
[05/04 15:21:58    168s] ### PreCTS Optimization ...
[05/04 15:21:58    168s] ###
[05/04 15:21:58    168s] ###########################
[05/04 15:21:58    168s] <CMD> optDesign -preCTS
[05/04 15:21:58    168s] Executing: place_opt_design -opt
[05/04 15:21:58    168s] **INFO: User settings:
[05/04 15:21:58    168s] setDesignMode -flowEffort               standard
[05/04 15:21:58    168s] setDesignMode -process                  130
[05/04 15:21:58    168s] setDesignMode -topRoutingLayer          M3
[05/04 15:21:58    168s] setExtractRCMode -coupling_c_th         0.4
[05/04 15:21:58    168s] setExtractRCMode -engine                preRoute
[05/04 15:21:58    168s] setExtractRCMode -relative_c_th         1
[05/04 15:21:58    168s] setExtractRCMode -total_c_th            0
[05/04 15:21:58    168s] setDelayCalMode -engine                 aae
[05/04 15:21:58    168s] setDelayCalMode -ignoreNetLoad          false
[05/04 15:21:58    168s] setOptMode -effort                      high
[05/04 15:21:58    168s] setOptMode -fixFanoutLoad               true
[05/04 15:21:58    168s] setOptMode -moveInst                    true
[05/04 15:21:58    168s] setOptMode -reclaimArea                 true
[05/04 15:21:58    168s] setPlaceMode -place_global_cong_effort  high
[05/04 15:21:58    168s] setPlaceMode -timingDriven              true
[05/04 15:21:58    168s] setAnalysisMode -analysisType           single
[05/04 15:21:58    168s] setAnalysisMode -clkSrcPath             true
[05/04 15:21:58    168s] setAnalysisMode -clockPropagation       sdcControl
[05/04 15:21:58    168s] setAnalysisMode -virtualIPO             false
[05/04 15:21:58    168s] setRouteMode -earlyGlobalMaxRouteLayer  3
[05/04 15:21:58    168s] 
[05/04 15:21:58    168s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:02:48.9/0:03:23.5 (0.8), mem = 2091.7M
[05/04 15:21:58    168s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/04 15:21:58    168s] *** Starting GigaPlace ***
[05/04 15:21:58    168s] #optDebug: fT-E <X 2 3 1 0>
[05/04 15:21:58    168s] OPERPROF: Starting DPlace-Init at level 1, MEM:2091.7M, EPOCH TIME: 1714850518.644811
[05/04 15:21:58    168s] Processing tracks to init pin-track alignment.
[05/04 15:21:58    168s] z: 2, totalTracks: 1
[05/04 15:21:58    168s] z: 4, totalTracks: 1
[05/04 15:21:58    168s] z: 6, totalTracks: 1
[05/04 15:21:58    168s] z: 8, totalTracks: 1
[05/04 15:21:58    168s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:21:58    168s] All LLGs are deleted
[05/04 15:21:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    168s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2091.7M, EPOCH TIME: 1714850518.653846
[05/04 15:21:58    168s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2089.7M, EPOCH TIME: 1714850518.654213
[05/04 15:21:58    168s] # Building ibex_top llgBox search-tree.
[05/04 15:21:58    168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2089.7M, EPOCH TIME: 1714850518.656444
[05/04 15:21:58    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    168s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2089.7M, EPOCH TIME: 1714850518.656958
[05/04 15:21:58    168s] Max number of tech site patterns supported in site array is 256.
[05/04 15:21:58    168s] Core basic site is IBM13SITE
[05/04 15:21:58    168s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2089.7M, EPOCH TIME: 1714850518.675241
[05/04 15:21:58    168s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:21:58    168s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/04 15:21:58    168s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.017, REAL:0.017, MEM:2089.7M, EPOCH TIME: 1714850518.692012
[05/04 15:21:58    168s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 15:21:58    168s] SiteArray: use 2,101,248 bytes
[05/04 15:21:58    168s] SiteArray: current memory after site array memory allocation 2091.7M
[05/04 15:21:58    168s] SiteArray: FP blocked sites are writable
[05/04 15:21:58    168s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:21:58    168s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2091.7M, EPOCH TIME: 1714850518.699319
[05/04 15:21:58    169s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.190, REAL:0.191, MEM:2091.7M, EPOCH TIME: 1714850518.890268
[05/04 15:21:58    169s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 15:21:58    169s] Atter site array init, number of instance map data is 0.
[05/04 15:21:58    169s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.237, REAL:0.238, MEM:2091.7M, EPOCH TIME: 1714850518.894536
[05/04 15:21:58    169s] 
[05/04 15:21:58    169s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:58    169s] OPERPROF:     Starting CMU at level 3, MEM:2091.7M, EPOCH TIME: 1714850518.897560
[05/04 15:21:58    169s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2091.7M, EPOCH TIME: 1714850518.901001
[05/04 15:21:58    169s] 
[05/04 15:21:58    169s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:21:58    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.246, REAL:0.247, MEM:2091.7M, EPOCH TIME: 1714850518.902994
[05/04 15:21:58    169s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2091.7M, EPOCH TIME: 1714850518.903064
[05/04 15:21:58    169s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2091.7M, EPOCH TIME: 1714850518.903348
[05/04 15:21:58    169s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2091.7MB).
[05/04 15:21:58    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.265, REAL:0.266, MEM:2091.7M, EPOCH TIME: 1714850518.910995
[05/04 15:21:58    169s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2091.7M, EPOCH TIME: 1714850518.911019
[05/04 15:21:58    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] All LLGs are deleted
[05/04 15:21:58    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2091.7M, EPOCH TIME: 1714850518.939142
[05/04 15:21:58    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2091.7M, EPOCH TIME: 1714850518.939302
[05/04 15:21:58    169s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2091.7M, EPOCH TIME: 1714850518.941073
[05/04 15:21:58    169s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.2/0:03:23.8 (0.8), mem = 2091.7M
[05/04 15:21:58    169s] VSMManager cleared!
[05/04 15:21:58    169s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:49.2/0:03:23.8 (0.8), mem = 2091.7M
[05/04 15:21:58    169s] 
[05/04 15:21:58    169s] =============================================================================================
[05/04 15:21:58    169s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.16-s078_1
[05/04 15:21:58    169s] =============================================================================================
[05/04 15:21:58    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:21:58    169s] ---------------------------------------------------------------------------------------------
[05/04 15:21:58    169s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:21:58    169s] ---------------------------------------------------------------------------------------------
[05/04 15:21:58    169s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:21:58    169s] ---------------------------------------------------------------------------------------------
[05/04 15:21:58    169s] 
[05/04 15:21:58    169s] Enable CTE adjustment.
[05/04 15:21:58    169s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1774.2M, totSessionCpu=0:02:49 **
[05/04 15:21:58    169s] Info: 1 threads available for lower-level modules during optimization.
[05/04 15:21:58    169s] GigaOpt running with 1 threads.
[05/04 15:21:58    169s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.3/0:03:23.9 (0.8), mem = 2091.7M
[05/04 15:21:58    169s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 15:21:58    169s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:21:58    169s] Type 'man IMPECO-560' for more detail.
[05/04 15:21:58    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:2091.7M, EPOCH TIME: 1714850518.977200
[05/04 15:21:58    169s] Processing tracks to init pin-track alignment.
[05/04 15:21:58    169s] z: 2, totalTracks: 1
[05/04 15:21:58    169s] z: 4, totalTracks: 1
[05/04 15:21:58    169s] z: 6, totalTracks: 1
[05/04 15:21:58    169s] z: 8, totalTracks: 1
[05/04 15:21:58    169s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:21:58    169s] All LLGs are deleted
[05/04 15:21:58    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2091.7M, EPOCH TIME: 1714850518.985382
[05/04 15:21:58    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2091.7M, EPOCH TIME: 1714850518.985544
[05/04 15:21:58    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2091.7M, EPOCH TIME: 1714850518.987782
[05/04 15:21:58    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:58    169s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2091.7M, EPOCH TIME: 1714850518.988315
[05/04 15:21:58    169s] Max number of tech site patterns supported in site array is 256.
[05/04 15:21:58    169s] Core basic site is IBM13SITE
[05/04 15:21:59    169s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2091.7M, EPOCH TIME: 1714850519.006495
[05/04 15:21:59    169s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:21:59    169s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:21:59    169s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.016, MEM:2091.7M, EPOCH TIME: 1714850519.022623
[05/04 15:21:59    169s] Fast DP-INIT is on for default
[05/04 15:21:59    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:21:59    169s] Atter site array init, number of instance map data is 0.
[05/04 15:21:59    169s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.041, REAL:0.042, MEM:2091.7M, EPOCH TIME: 1714850519.029932
[05/04 15:21:59    169s] 
[05/04 15:21:59    169s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:21:59    169s] OPERPROF:     Starting CMU at level 3, MEM:2091.7M, EPOCH TIME: 1714850519.032603
[05/04 15:21:59    169s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2091.7M, EPOCH TIME: 1714850519.033407
[05/04 15:21:59    169s] 
[05/04 15:21:59    169s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:21:59    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.047, MEM:2091.7M, EPOCH TIME: 1714850519.035128
[05/04 15:21:59    169s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2091.7M, EPOCH TIME: 1714850519.035188
[05/04 15:21:59    169s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2091.7M, EPOCH TIME: 1714850519.035475
[05/04 15:21:59    169s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2091.7MB).
[05/04 15:21:59    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.066, MEM:2091.7M, EPOCH TIME: 1714850519.043292
[05/04 15:21:59    169s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2091.7M, EPOCH TIME: 1714850519.043409
[05/04 15:21:59    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:59    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:59    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:59    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:21:59    169s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:2091.7M, EPOCH TIME: 1714850519.072876
[05/04 15:21:59    169s] 
[05/04 15:21:59    169s] Trim Metal Layers:
[05/04 15:21:59    169s] LayerId::1 widthSet size::1
[05/04 15:21:59    169s] LayerId::2 widthSet size::1
[05/04 15:21:59    169s] LayerId::3 widthSet size::1
[05/04 15:21:59    169s] LayerId::4 widthSet size::1
[05/04 15:21:59    169s] LayerId::5 widthSet size::1
[05/04 15:21:59    169s] LayerId::6 widthSet size::1
[05/04 15:21:59    169s] LayerId::7 widthSet size::1
[05/04 15:21:59    169s] LayerId::8 widthSet size::1
[05/04 15:21:59    169s] Updating RC grid for preRoute extraction ...
[05/04 15:21:59    169s] eee: pegSigSF::1.070000
[05/04 15:21:59    169s] Initializing multi-corner resistance tables ...
[05/04 15:21:59    169s] eee: l::1 avDens::0.107180 usedTrk::4253.973466 availTrk::39690.000000 sigTrk::4253.973466
[05/04 15:21:59    169s] eee: l::2 avDens::0.334033 usedTrk::10612.235745 availTrk::31770.000000 sigTrk::10612.235745
[05/04 15:21:59    169s] eee: l::3 avDens::0.279230 usedTrk::9021.921836 availTrk::32310.000000 sigTrk::9021.921836
[05/04 15:21:59    169s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:21:59    169s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:21:59    169s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:21:59    169s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:21:59    169s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:21:59    169s] {RT typical_rc 0 3 3 0}
[05/04 15:21:59    169s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:21:59    169s] 
[05/04 15:21:59    169s] Creating Lib Analyzer ...
[05/04 15:21:59    169s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:21:59    169s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/04 15:21:59    169s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:21:59    169s] 
[05/04 15:21:59    169s] {RT typical_rc 0 3 3 0}
[05/04 15:21:59    170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=2097.7M
[05/04 15:21:59    170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=2097.7M
[05/04 15:21:59    170s] Creating Lib Analyzer, finished. 
[05/04 15:21:59    170s] AAE DB initialization (MEM=2069.11 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/04 15:21:59    170s] #optDebug: fT-S <1 2 3 1 0>
[05/04 15:21:59    170s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/04 15:21:59    170s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/04 15:21:59    170s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1772.3M, totSessionCpu=0:02:50 **
[05/04 15:21:59    170s] *** optDesign -preCTS ***
[05/04 15:21:59    170s] DRC Margin: user margin 0.0; extra margin 0.2
[05/04 15:21:59    170s] Setup Target Slack: user slack 0; extra slack 0.0
[05/04 15:21:59    170s] Hold Target Slack: user slack 0
[05/04 15:22:00    170s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/04 15:22:00    170s] Type 'man IMPOPT-3195' for more detail.
[05/04 15:22:00    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2069.1M, EPOCH TIME: 1714850520.051952
[05/04 15:22:00    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:00    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:2069.1M, EPOCH TIME: 1714850520.078104
[05/04 15:22:00    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:22:00    170s] Deleting Lib Analyzer.
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Deleting Cell Server End ...
[05/04 15:22:00    170s] Multi-VT timing optimization disabled based on library information.
[05/04 15:22:00    170s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 15:22:00    170s] Summary for sequential cells identification: 
[05/04 15:22:00    170s]   Identified SBFF number: 120
[05/04 15:22:00    170s]   Identified MBFF number: 0
[05/04 15:22:00    170s]   Identified SB Latch number: 0
[05/04 15:22:00    170s]   Identified MB Latch number: 0
[05/04 15:22:00    170s]   Not identified SBFF number: 0
[05/04 15:22:00    170s]   Not identified MBFF number: 0
[05/04 15:22:00    170s]   Not identified SB Latch number: 0
[05/04 15:22:00    170s]   Not identified MB Latch number: 0
[05/04 15:22:00    170s]   Number of sequential cells which are not FFs: 34
[05/04 15:22:00    170s]  Visiting view : typical
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:22:00    170s]  Visiting view : typical
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:22:00    170s] TLC MultiMap info (StdDelay):
[05/04 15:22:00    170s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 15:22:00    170s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 15:22:00    170s]  Setting StdDelay to: 55.8ps
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Deleting Cell Server End ...
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] Creating Lib Analyzer ...
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 15:22:00    170s] Summary for sequential cells identification: 
[05/04 15:22:00    170s]   Identified SBFF number: 120
[05/04 15:22:00    170s]   Identified MBFF number: 0
[05/04 15:22:00    170s]   Identified SB Latch number: 0
[05/04 15:22:00    170s]   Identified MB Latch number: 0
[05/04 15:22:00    170s]   Not identified SBFF number: 0
[05/04 15:22:00    170s]   Not identified MBFF number: 0
[05/04 15:22:00    170s]   Not identified SB Latch number: 0
[05/04 15:22:00    170s]   Not identified MB Latch number: 0
[05/04 15:22:00    170s]   Number of sequential cells which are not FFs: 34
[05/04 15:22:00    170s]  Visiting view : typical
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:22:00    170s]  Visiting view : typical
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:22:00    170s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:22:00    170s] TLC MultiMap info (StdDelay):
[05/04 15:22:00    170s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 15:22:00    170s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 15:22:00    170s]  Setting StdDelay to: 55.8ps
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 15:22:00    170s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:22:00    170s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:22:00    170s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:22:00    170s] 
[05/04 15:22:00    170s] {RT typical_rc 0 3 3 0}
[05/04 15:22:00    171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:51 mem=2069.1M
[05/04 15:22:00    171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:51 mem=2069.1M
[05/04 15:22:00    171s] Creating Lib Analyzer, finished. 
[05/04 15:22:00    171s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2069.1M, EPOCH TIME: 1714850520.854482
[05/04 15:22:00    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    171s] All LLGs are deleted
[05/04 15:22:00    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:00    171s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2069.1M, EPOCH TIME: 1714850520.854570
[05/04 15:22:00    171s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2069.1M, EPOCH TIME: 1714850520.854611
[05/04 15:22:00    171s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2069.1M, EPOCH TIME: 1714850520.854755
[05/04 15:22:00    171s] {MMLU 0 0 9867}
[05/04 15:22:00    171s] ### Creating LA Mngr. totSessionCpu=0:02:51 mem=2069.1M
[05/04 15:22:00    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:51 mem=2069.1M
[05/04 15:22:00    171s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2069.11 MB )
[05/04 15:22:00    171s] (I)      ==================== Layers =====================
[05/04 15:22:00    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:00    171s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:22:00    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:00    171s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:22:00    171s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:22:00    171s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:22:00    171s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:22:00    171s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:22:00    171s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:22:00    171s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:22:00    171s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:22:00    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:00    171s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:22:00    171s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:22:00    171s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:22:00    171s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:00    171s] (I)      Started Import and model ( Curr Mem: 2069.11 MB )
[05/04 15:22:00    171s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:22:00    171s] (I)      Number of ignored instance 0
[05/04 15:22:00    171s] (I)      Number of inbound cells 0
[05/04 15:22:00    171s] (I)      Number of opened ILM blockages 0
[05/04 15:22:00    171s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/04 15:22:00    171s] (I)      numMoveCells=9334, numMacros=0  numPads=655  numMultiRowHeightInsts=0
[05/04 15:22:00    171s] (I)      cell height: 3600, count: 9334
[05/04 15:22:00    171s] (I)      Number of nets = 9743 ( 124 ignored )
[05/04 15:22:00    171s] (I)      Read rows... (mem=2073.2M)
[05/04 15:22:00    171s] (I)      Done Read rows (cpu=0.000s, mem=2073.2M)
[05/04 15:22:00    171s] (I)      Identified Clock instances: Flop 2011, Clock buffer/inverter 0, Gate 0, Logic 64
[05/04 15:22:00    171s] (I)      Read module constraints... (mem=2073.2M)
[05/04 15:22:00    171s] (I)      Done Read module constraints (cpu=0.000s, mem=2073.2M)
[05/04 15:22:00    171s] (I)      == Non-default Options ==
[05/04 15:22:00    171s] (I)      Maximum routing layer                              : 3
[05/04 15:22:00    171s] (I)      Buffering-aware routing                            : true
[05/04 15:22:00    171s] (I)      Spread congestion away from blockages              : true
[05/04 15:22:00    171s] (I)      Number of threads                                  : 1
[05/04 15:22:00    171s] (I)      Overflow penalty cost                              : 10
[05/04 15:22:00    171s] (I)      Source-to-sink ratio                               : 0.300000
[05/04 15:22:00    171s] (I)      Method to set GCell size                           : row
[05/04 15:22:00    171s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:22:00    171s] (I)      Use row-based GCell size
[05/04 15:22:00    171s] (I)      Use row-based GCell align
[05/04 15:22:00    171s] (I)      layer 0 area = 89000
[05/04 15:22:00    171s] (I)      layer 1 area = 120000
[05/04 15:22:00    171s] (I)      layer 2 area = 120000
[05/04 15:22:00    171s] (I)      GCell unit size   : 3600
[05/04 15:22:00    171s] (I)      GCell multiplier  : 1
[05/04 15:22:00    171s] (I)      GCell row height  : 3600
[05/04 15:22:00    171s] (I)      Actual row height : 3600
[05/04 15:22:00    171s] (I)      GCell align ref   : 8400 8400
[05/04 15:22:00    171s] [NR-eGR] Track table information for default rule: 
[05/04 15:22:00    171s] [NR-eGR] M1 has single uniform track structure
[05/04 15:22:00    171s] [NR-eGR] M2 has single uniform track structure
[05/04 15:22:00    171s] [NR-eGR] M3 has single uniform track structure
[05/04 15:22:00    171s] [NR-eGR] MQ has single uniform track structure
[05/04 15:22:00    171s] [NR-eGR] MG has single uniform track structure
[05/04 15:22:00    171s] [NR-eGR] LY has single uniform track structure
[05/04 15:22:00    171s] [NR-eGR] E1 has single uniform track structure
[05/04 15:22:00    171s] [NR-eGR] MA has single uniform track structure
[05/04 15:22:00    171s] (I)      ============== Default via ===============
[05/04 15:22:00    171s] (I)      +---+------------------+-----------------+
[05/04 15:22:00    171s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:22:00    171s] (I)      +---+------------------+-----------------+
[05/04 15:22:00    171s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:22:00    171s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:22:00    171s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:22:00    171s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:22:00    171s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:22:00    171s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:22:00    171s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:22:00    171s] (I)      +---+------------------+-----------------+
[05/04 15:22:00    171s] [NR-eGR] Read 103980 PG shapes
[05/04 15:22:00    171s] [NR-eGR] Read 0 clock shapes
[05/04 15:22:00    171s] [NR-eGR] Read 0 other shapes
[05/04 15:22:00    171s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:22:00    171s] [NR-eGR] #Instance Blockages : 0
[05/04 15:22:00    171s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:22:00    171s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:22:00    171s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:22:00    171s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:22:00    171s] [NR-eGR] #Other Blockages    : 0
[05/04 15:22:00    171s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:22:00    171s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:22:00    171s] [NR-eGR] Read 9743 nets ( ignored 0 )
[05/04 15:22:00    171s] (I)      early_global_route_priority property id does not exist.
[05/04 15:22:00    171s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:22:00    171s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:22:00    171s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:22:00    171s] (I)      Number of ignored nets                =      0
[05/04 15:22:00    171s] (I)      Number of connected nets              =      0
[05/04 15:22:00    171s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:22:00    171s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:22:00    171s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:22:00    171s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:22:00    171s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:22:00    171s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:22:00    171s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:22:00    171s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:22:00    171s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:22:00    171s] (I)      Constructing bin map
[05/04 15:22:00    171s] (I)      Initialize bin information with width=7200 height=7200
[05/04 15:22:00    171s] (I)      Done constructing bin map
[05/04 15:22:00    171s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:22:00    171s] (I)      Ndr track 0 does not exist
[05/04 15:22:00    171s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:22:00    171s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:22:00    171s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:22:00    171s] (I)      Site width          :   400  (dbu)
[05/04 15:22:00    171s] (I)      Row height          :  3600  (dbu)
[05/04 15:22:00    171s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:22:00    171s] (I)      GCell width         :  3600  (dbu)
[05/04 15:22:00    171s] (I)      GCell height        :  3600  (dbu)
[05/04 15:22:00    171s] (I)      Grid                :   210   210     3
[05/04 15:22:00    171s] (I)      Layer numbers       :     1     2     3
[05/04 15:22:00    171s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:22:00    171s] (I)      Horizontal capacity :     0     0  3600
[05/04 15:22:00    171s] (I)      Default wire width  :   160   200   200
[05/04 15:22:00    171s] (I)      Default wire space  :   160   200   200
[05/04 15:22:00    171s] (I)      Default wire pitch  :   320   400   400
[05/04 15:22:00    171s] (I)      Default pitch size  :   320   400   400
[05/04 15:22:00    171s] (I)      First track coord   :   200   200   200
[05/04 15:22:00    171s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/04 15:22:00    171s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:22:00    171s] (I)      Num of masks        :     1     1     1
[05/04 15:22:00    171s] (I)      Num of trim masks   :     0     0     0
[05/04 15:22:00    171s] (I)      --------------------------------------------------------
[05/04 15:22:00    171s] 
[05/04 15:22:00    171s] [NR-eGR] ============ Routing rule table ============
[05/04 15:22:00    171s] [NR-eGR] Rule id: 0  Nets: 9743
[05/04 15:22:00    171s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:22:00    171s] (I)                    Layer    2    3 
[05/04 15:22:00    171s] (I)                    Pitch  400  400 
[05/04 15:22:00    171s] (I)             #Used tracks    1    1 
[05/04 15:22:00    171s] (I)       #Fully used tracks    1    1 
[05/04 15:22:00    171s] [NR-eGR] ========================================
[05/04 15:22:00    171s] [NR-eGR] 
[05/04 15:22:00    171s] (I)      =============== Blocked Tracks ===============
[05/04 15:22:00    171s] (I)      +-------+---------+----------+---------------+
[05/04 15:22:00    171s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:22:00    171s] (I)      +-------+---------+----------+---------------+
[05/04 15:22:00    171s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:22:00    171s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:22:00    171s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:22:00    171s] (I)      +-------+---------+----------+---------------+
[05/04 15:22:00    171s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2075.62 MB )
[05/04 15:22:00    171s] (I)      Reset routing kernel
[05/04 15:22:00    171s] (I)      Started Global Routing ( Curr Mem: 2075.62 MB )
[05/04 15:22:01    171s] (I)      totalPins=38546  totalGlobalPin=38024 (98.65%)
[05/04 15:22:01    171s] (I)      total 2D Cap : 572639 = (310330 H, 262309 V)
[05/04 15:22:01    171s] (I)      #blocked areas for congestion spreading : 0
[05/04 15:22:01    171s] [NR-eGR] Layer group 1: route 9743 net(s) in layer range [2, 3]
[05/04 15:22:01    171s] (I)      
[05/04 15:22:01    171s] (I)      ============  Phase 1a Route ============
[05/04 15:22:01    171s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:22:01    171s] (I)      Usage: 186294 = (84638 H, 101656 V) = (27.27% H, 38.75% V) = (3.047e+05um H, 3.660e+05um V)
[05/04 15:22:01    171s] (I)      
[05/04 15:22:01    171s] (I)      ============  Phase 1b Route ============
[05/04 15:22:01    171s] (I)      Usage: 187003 = (85236 H, 101767 V) = (27.47% H, 38.80% V) = (3.068e+05um H, 3.664e+05um V)
[05/04 15:22:01    171s] (I)      Overflow of layer group 1: 0.50% H + 6.43% V. EstWL: 6.732108e+05um
[05/04 15:22:01    171s] (I)      Congestion metric : 0.50%H 6.43%V, 6.93%HV
[05/04 15:22:01    171s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:22:01    171s] (I)      
[05/04 15:22:01    171s] (I)      ============  Phase 1c Route ============
[05/04 15:22:01    171s] (I)      Level2 Grid: 42 x 42
[05/04 15:22:01    171s] (I)      Usage: 187010 = (85243 H, 101767 V) = (27.47% H, 38.80% V) = (3.069e+05um H, 3.664e+05um V)
[05/04 15:22:01    171s] (I)      
[05/04 15:22:01    171s] (I)      ============  Phase 1d Route ============
[05/04 15:22:01    171s] (I)      Usage: 187958 = (86189 H, 101769 V) = (27.77% H, 38.80% V) = (3.103e+05um H, 3.664e+05um V)
[05/04 15:22:01    171s] (I)      
[05/04 15:22:01    171s] (I)      ============  Phase 1e Route ============
[05/04 15:22:01    171s] (I)      Usage: 187958 = (86189 H, 101769 V) = (27.77% H, 38.80% V) = (3.103e+05um H, 3.664e+05um V)
[05/04 15:22:01    171s] [NR-eGR] Early Global Route overflow of layer group 1: 0.56% H + 5.52% V. EstWL: 6.766488e+05um
[05/04 15:22:01    171s] (I)      
[05/04 15:22:01    171s] (I)      ============  Phase 1l Route ============
[05/04 15:22:01    171s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:22:01    171s] (I)      Layer  2:     275437    114355      2638           0      395010    ( 0.00%) 
[05/04 15:22:01    171s] (I)      Layer  3:     325377     86085       189           0      395010    ( 0.00%) 
[05/04 15:22:01    171s] (I)      Total:        600814    200440      2827           0      790020    ( 0.00%) 
[05/04 15:22:01    171s] (I)      
[05/04 15:22:01    171s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:22:01    171s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/04 15:22:01    171s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:22:01    171s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/04 15:22:01    171s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:22:01    171s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:22:01    171s] [NR-eGR]      M2 ( 2)      1787( 4.07%)       126( 0.29%)         3( 0.01%)   ( 4.37%) 
[05/04 15:22:01    171s] [NR-eGR]      M3 ( 3)       159( 0.36%)         2( 0.00%)         0( 0.00%)   ( 0.37%) 
[05/04 15:22:01    171s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:22:01    171s] [NR-eGR]        Total      1946( 2.22%)       128( 0.15%)         3( 0.00%)   ( 2.37%) 
[05/04 15:22:01    171s] [NR-eGR] 
[05/04 15:22:01    171s] (I)      Finished Global Routing ( CPU: 0.50 sec, Real: 0.51 sec, Curr Mem: 2078.62 MB )
[05/04 15:22:01    171s] (I)      total 2D Cap : 598383 = (327438 H, 270945 V)
[05/04 15:22:01    171s] [NR-eGR] Overflow after Early Global Route 0.37% H + 4.34% V
[05/04 15:22:01    171s] (I)      ============= Track Assignment ============
[05/04 15:22:01    171s] (I)      Started Track Assignment (1T) ( Curr Mem: 2078.62 MB )
[05/04 15:22:01    171s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/04 15:22:01    171s] (I)      Run Multi-thread track assignment
[05/04 15:22:01    171s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2078.62 MB )
[05/04 15:22:01    171s] (I)      Started Export ( Curr Mem: 2078.62 MB )
[05/04 15:22:01    171s] [NR-eGR]             Length (um)    Vias 
[05/04 15:22:01    171s] [NR-eGR] --------------------------------
[05/04 15:22:01    171s] [NR-eGR]  M1  (1H)             0   38121 
[05/04 15:22:01    171s] [NR-eGR]  M2  (2V)        376702   73303 
[05/04 15:22:01    171s] [NR-eGR]  M3  (3H)        327004       0 
[05/04 15:22:01    171s] [NR-eGR]  MQ  (4V)             0       0 
[05/04 15:22:01    171s] [NR-eGR]  MG  (5H)             0       0 
[05/04 15:22:01    171s] [NR-eGR]  LY  (6V)             0       0 
[05/04 15:22:01    171s] [NR-eGR]  E1  (7H)             0       0 
[05/04 15:22:01    171s] [NR-eGR]  MA  (8V)             0       0 
[05/04 15:22:01    171s] [NR-eGR] --------------------------------
[05/04 15:22:01    171s] [NR-eGR]      Total       703705  111424 
[05/04 15:22:01    171s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:22:01    171s] [NR-eGR] Total half perimeter of net bounding box: 578505um
[05/04 15:22:01    171s] [NR-eGR] Total length: 703705um, number of vias: 111424
[05/04 15:22:01    171s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:22:01    171s] [NR-eGR] Total eGR-routed clock nets wire length: 29660um, number of vias: 6756
[05/04 15:22:01    171s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:22:01    172s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2078.62 MB )
[05/04 15:22:01    172s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.90 sec, Real: 0.91 sec, Curr Mem: 2078.62 MB )
[05/04 15:22:01    172s] (I)      =========================================== Runtime Summary ============================================
[05/04 15:22:01    172s] (I)       Step                                                     %       Start      Finish      Real       CPU 
[05/04 15:22:01    172s] (I)      --------------------------------------------------------------------------------------------------------
[05/04 15:22:01    172s] (I)       Early Global Route kernel                          100.00%  110.33 sec  111.24 sec  0.91 sec  0.90 sec 
[05/04 15:22:01    172s] (I)       +-Import and model                                  12.40%  110.33 sec  110.45 sec  0.11 sec  0.11 sec 
[05/04 15:22:01    172s] (I)       | +-Create place DB                                  5.65%  110.33 sec  110.39 sec  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)       | | +-Import place data                              5.64%  110.33 sec  110.39 sec  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)       | | | +-Read instances and placement                 1.22%  110.33 sec  110.35 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | | +-Read nets                                    3.74%  110.35 sec  110.38 sec  0.03 sec  0.03 sec 
[05/04 15:22:01    172s] (I)       | +-Create route DB                                  5.67%  110.39 sec  110.44 sec  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)       | | +-Import route data (1T)                         5.64%  110.39 sec  110.44 sec  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)       | | | +-Read blockages ( Layer 2-3 )                 2.09%  110.39 sec  110.41 sec  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Read routing blockages                     0.00%  110.39 sec  110.39 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Read instance blockages                    0.25%  110.39 sec  110.40 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Read PG blockages                          1.72%  110.40 sec  110.41 sec  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Read clock blockages                       0.00%  110.41 sec  110.41 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Read other blockages                       0.00%  110.41 sec  110.41 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Read halo blockages                        0.06%  110.41 sec  110.41 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Read boundary cut boxes                    0.00%  110.41 sec  110.41 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | +-Read blackboxes                              0.00%  110.41 sec  110.41 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | +-Read prerouted                               0.08%  110.41 sec  110.41 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | +-Read unlegalized nets                        0.27%  110.41 sec  110.41 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | +-Read nets                                    0.50%  110.41 sec  110.42 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | +-Set up via pillars                           0.02%  110.42 sec  110.42 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | +-Initialize 3D grid graph                     0.04%  110.42 sec  110.42 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | +-Model blockage capacity                      1.66%  110.42 sec  110.44 sec  0.02 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Initialize 3D capacity                     1.56%  110.42 sec  110.44 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | +-Read aux data                                    0.39%  110.44 sec  110.44 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | +-Others data preparation                          0.12%  110.44 sec  110.44 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | +-Create route kernel                              0.35%  110.44 sec  110.45 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       +-Global Routing                                    55.79%  110.45 sec  110.95 sec  0.51 sec  0.50 sec 
[05/04 15:22:01    172s] (I)       | +-Initialization                                   0.85%  110.45 sec  110.46 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | +-Net group 1                                     54.46%  110.46 sec  110.95 sec  0.49 sec  0.49 sec 
[05/04 15:22:01    172s] (I)       | | +-Generate topology                              1.97%  110.46 sec  110.47 sec  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)       | | +-Phase 1a                                       7.31%  110.48 sec  110.55 sec  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)       | | | +-Pattern routing (1T)                         5.46%  110.48 sec  110.53 sec  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.15%  110.53 sec  110.55 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | | +-Add via demand to 2D                         0.63%  110.55 sec  110.55 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | +-Phase 1b                                       7.65%  110.55 sec  110.62 sec  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)       | | | +-Monotonic routing (1T)                       7.55%  110.55 sec  110.62 sec  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)       | | +-Phase 1c                                       1.67%  110.62 sec  110.64 sec  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)       | | | +-Two level Routing                            1.66%  110.62 sec  110.64 sec  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Two Level Routing (Regular)                1.37%  110.62 sec  110.63 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Two Level Routing (Strong)                 0.13%  110.63 sec  110.64 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.09%  110.64 sec  110.64 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | +-Phase 1d                                      25.38%  110.64 sec  110.87 sec  0.23 sec  0.23 sec 
[05/04 15:22:01    172s] (I)       | | | +-Detoured routing (1T)                       25.36%  110.64 sec  110.87 sec  0.23 sec  0.23 sec 
[05/04 15:22:01    172s] (I)       | | +-Phase 1e                                       1.12%  110.87 sec  110.88 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | | +-Route legalization                           1.07%  110.87 sec  110.88 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Legalize Blockage Violations               0.95%  110.87 sec  110.88 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | | | | +-Legalize Reach Aware Violations            0.11%  110.88 sec  110.88 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | | +-Phase 1l                                       8.09%  110.88 sec  110.95 sec  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)       | | | +-Layer assignment (1T)                        7.79%  110.88 sec  110.95 sec  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)       | +-Clean cong LA                                    0.00%  110.95 sec  110.95 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       +-Export 3D cong map                                 0.59%  110.95 sec  110.96 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | +-Export 2D cong map                               0.18%  110.96 sec  110.96 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       +-Extract Global 3D Wires                            0.58%  110.96 sec  110.97 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       +-Track Assignment (1T)                             18.38%  110.97 sec  111.13 sec  0.17 sec  0.17 sec 
[05/04 15:22:01    172s] (I)       | +-Initialization                                   0.05%  110.97 sec  110.97 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       | +-Track Assignment Kernel                         18.16%  110.97 sec  111.13 sec  0.16 sec  0.16 sec 
[05/04 15:22:01    172s] (I)       | +-Free Memory                                      0.00%  111.13 sec  111.13 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       +-Export                                            11.62%  111.13 sec  111.24 sec  0.11 sec  0.11 sec 
[05/04 15:22:01    172s] (I)       | +-Export DB wires                                  6.35%  111.13 sec  111.19 sec  0.06 sec  0.06 sec 
[05/04 15:22:01    172s] (I)       | | +-Export all nets                                4.80%  111.14 sec  111.18 sec  0.04 sec  0.04 sec 
[05/04 15:22:01    172s] (I)       | | +-Set wire vias                                  1.24%  111.18 sec  111.19 sec  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)       | +-Report wirelength                                2.55%  111.19 sec  111.21 sec  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)       | +-Update net boxes                                 2.69%  111.21 sec  111.24 sec  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)       | +-Update timing                                    0.00%  111.24 sec  111.24 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)       +-Postprocess design                                 0.01%  111.24 sec  111.24 sec  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)      ========================== Summary by functions ==========================
[05/04 15:22:01    172s] (I)       Lv  Step                                           %      Real       CPU 
[05/04 15:22:01    172s] (I)      --------------------------------------------------------------------------
[05/04 15:22:01    172s] (I)        0  Early Global Route kernel                100.00%  0.91 sec  0.90 sec 
[05/04 15:22:01    172s] (I)        1  Global Routing                            55.79%  0.51 sec  0.50 sec 
[05/04 15:22:01    172s] (I)        1  Track Assignment (1T)                     18.38%  0.17 sec  0.17 sec 
[05/04 15:22:01    172s] (I)        1  Import and model                          12.40%  0.11 sec  0.11 sec 
[05/04 15:22:01    172s] (I)        1  Export                                    11.62%  0.11 sec  0.11 sec 
[05/04 15:22:01    172s] (I)        1  Export 3D cong map                         0.59%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        1  Extract Global 3D Wires                    0.58%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        1  Postprocess design                         0.01%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        2  Net group 1                               54.46%  0.49 sec  0.49 sec 
[05/04 15:22:01    172s] (I)        2  Track Assignment Kernel                   18.16%  0.16 sec  0.16 sec 
[05/04 15:22:01    172s] (I)        2  Export DB wires                            6.35%  0.06 sec  0.06 sec 
[05/04 15:22:01    172s] (I)        2  Create route DB                            5.67%  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)        2  Create place DB                            5.65%  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)        2  Update net boxes                           2.69%  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)        2  Report wirelength                          2.55%  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)        2  Initialization                             0.90%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        2  Read aux data                              0.39%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        2  Create route kernel                        0.35%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        2  Export 2D cong map                         0.18%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        2  Others data preparation                    0.12%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        3  Phase 1d                                  25.38%  0.23 sec  0.23 sec 
[05/04 15:22:01    172s] (I)        3  Phase 1l                                   8.09%  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)        3  Phase 1b                                   7.65%  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)        3  Phase 1a                                   7.31%  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)        3  Import route data (1T)                     5.64%  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)        3  Import place data                          5.64%  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)        3  Export all nets                            4.80%  0.04 sec  0.04 sec 
[05/04 15:22:01    172s] (I)        3  Generate topology                          1.97%  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)        3  Phase 1c                                   1.67%  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)        3  Set wire vias                              1.24%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        3  Phase 1e                                   1.12%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        4  Detoured routing (1T)                     25.36%  0.23 sec  0.23 sec 
[05/04 15:22:01    172s] (I)        4  Layer assignment (1T)                      7.79%  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)        4  Monotonic routing (1T)                     7.55%  0.07 sec  0.07 sec 
[05/04 15:22:01    172s] (I)        4  Pattern routing (1T)                       5.46%  0.05 sec  0.05 sec 
[05/04 15:22:01    172s] (I)        4  Read nets                                  4.24%  0.04 sec  0.04 sec 
[05/04 15:22:01    172s] (I)        4  Read blockages ( Layer 2-3 )               2.09%  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)        4  Two level Routing                          1.66%  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)        4  Model blockage capacity                    1.66%  0.02 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        4  Read instances and placement               1.22%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        4  Pattern Routing Avoiding Blockages         1.15%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        4  Route legalization                         1.07%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        4  Add via demand to 2D                       0.63%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        4  Read unlegalized nets                      0.27%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        4  Read prerouted                             0.08%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        4  Initialize 3D grid graph                   0.04%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        4  Set up via pillars                         0.02%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Read PG blockages                          1.72%  0.02 sec  0.02 sec 
[05/04 15:22:01    172s] (I)        5  Initialize 3D capacity                     1.56%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        5  Two Level Routing (Regular)                1.37%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        5  Legalize Blockage Violations               0.95%  0.01 sec  0.01 sec 
[05/04 15:22:01    172s] (I)        5  Read instance blockages                    0.25%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Two Level Routing (Strong)                 0.13%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Legalize Reach Aware Violations            0.11%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.09%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Read halo blockages                        0.06%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[05/04 15:22:01    172s] Extraction called for design 'ibex_top' of instances=9334 and nets=11918 using extraction engine 'preRoute' .
[05/04 15:22:01    172s] PreRoute RC Extraction called for design ibex_top.
[05/04 15:22:01    172s] RC Extraction called in multi-corner(1) mode.
[05/04 15:22:01    172s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:22:01    172s] Type 'man IMPEXT-6197' for more detail.
[05/04 15:22:01    172s] RCMode: PreRoute
[05/04 15:22:01    172s]       RC Corner Indexes            0   
[05/04 15:22:01    172s] Capacitance Scaling Factor   : 1.00000 
[05/04 15:22:01    172s] Resistance Scaling Factor    : 1.00000 
[05/04 15:22:01    172s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 15:22:01    172s] Clock Res. Scaling Factor    : 1.00000 
[05/04 15:22:01    172s] Shrink Factor                : 1.00000
[05/04 15:22:01    172s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:22:01    172s] 
[05/04 15:22:01    172s] Trim Metal Layers:
[05/04 15:22:01    172s] LayerId::1 widthSet size::1
[05/04 15:22:01    172s] LayerId::2 widthSet size::1
[05/04 15:22:01    172s] LayerId::3 widthSet size::1
[05/04 15:22:01    172s] LayerId::4 widthSet size::1
[05/04 15:22:01    172s] LayerId::5 widthSet size::1
[05/04 15:22:01    172s] LayerId::6 widthSet size::1
[05/04 15:22:01    172s] LayerId::7 widthSet size::1
[05/04 15:22:01    172s] LayerId::8 widthSet size::1
[05/04 15:22:01    172s] Updating RC grid for preRoute extraction ...
[05/04 15:22:01    172s] eee: pegSigSF::1.070000
[05/04 15:22:01    172s] Initializing multi-corner resistance tables ...
[05/04 15:22:01    172s] eee: l::1 avDens::0.107180 usedTrk::4253.973466 availTrk::39690.000000 sigTrk::4253.973466
[05/04 15:22:01    172s] eee: l::2 avDens::0.332719 usedTrk::10570.491768 availTrk::31770.000000 sigTrk::10570.491768
[05/04 15:22:01    172s] eee: l::3 avDens::0.284917 usedTrk::9205.671983 availTrk::32310.000000 sigTrk::9205.671983
[05/04 15:22:01    172s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:22:01    172s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:22:01    172s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:22:01    172s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:22:01    172s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:22:01    172s] {RT typical_rc 0 3 3 0}
[05/04 15:22:01    172s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:22:01    172s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2078.621M)
[05/04 15:22:01    172s] All LLGs are deleted
[05/04 15:22:01    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:01    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:01    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2078.6M, EPOCH TIME: 1714850521.908169
[05/04 15:22:01    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2078.6M, EPOCH TIME: 1714850521.908332
[05/04 15:22:01    172s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2078.6M, EPOCH TIME: 1714850521.910688
[05/04 15:22:01    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:01    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:01    172s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2078.6M, EPOCH TIME: 1714850521.911210
[05/04 15:22:01    172s] Max number of tech site patterns supported in site array is 256.
[05/04 15:22:01    172s] Core basic site is IBM13SITE
[05/04 15:22:01    172s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2078.6M, EPOCH TIME: 1714850521.929698
[05/04 15:22:01    172s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:22:01    172s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:22:01    172s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.016, REAL:0.016, MEM:2078.6M, EPOCH TIME: 1714850521.946123
[05/04 15:22:01    172s] Fast DP-INIT is on for default
[05/04 15:22:01    172s] Atter site array init, number of instance map data is 0.
[05/04 15:22:01    172s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.042, REAL:0.043, MEM:2078.6M, EPOCH TIME: 1714850521.953891
[05/04 15:22:01    172s] 
[05/04 15:22:01    172s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:01    172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.048, REAL:0.048, MEM:2078.6M, EPOCH TIME: 1714850521.958427
[05/04 15:22:01    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:01    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:01    172s] Starting delay calculation for Setup views
[05/04 15:22:02    172s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:22:02    172s] #################################################################################
[05/04 15:22:02    172s] # Design Stage: PreRoute
[05/04 15:22:02    172s] # Design Name: ibex_top
[05/04 15:22:02    172s] # Design Mode: 130nm
[05/04 15:22:02    172s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:22:02    172s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:22:02    172s] # Signoff Settings: SI Off 
[05/04 15:22:02    172s] #################################################################################
[05/04 15:22:02    172s] Calculate delays in Single mode...
[05/04 15:22:02    172s] Topological Sorting (REAL = 0:00:00.0, MEM = 2088.1M, InitMEM = 2088.1M)
[05/04 15:22:02    172s] Start delay calculation (fullDC) (1 T). (MEM=2088.14)
[05/04 15:22:02    172s] siFlow : Timing analysis mode is single, using late cdB files
[05/04 15:22:02    172s] Start AAE Lib Loading. (MEM=2088.14)
[05/04 15:22:02    172s] End AAE Lib Loading. (MEM=2107.21 CPU=0:00:00.0 Real=0:00:00.0)
[05/04 15:22:02    172s] End AAE Lib Interpolated Model. (MEM=2107.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:22:04    175s] Total number of fetched objects 11916
[05/04 15:22:04    175s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:22:04    175s] End delay calculation. (MEM=2152.97 CPU=0:00:01.9 REAL=0:00:01.0)
[05/04 15:22:04    175s] End delay calculation (fullDC). (MEM=2152.97 CPU=0:00:02.3 REAL=0:00:02.0)
[05/04 15:22:04    175s] *** CDM Built up (cpu=0:00:02.9  real=0:00:02.0  mem= 2153.0M) ***
[05/04 15:22:05    175s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:02:56 mem=2145.0M)
[05/04 15:22:05    175s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:05    175s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:22:05    175s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3992   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    518 (518)     |  -11.013   |    522 (522)     |
|   max_tran     |   1708 (11113)   |  -16.324   |   1708 (11122)   |
|   max_fanout   |    841 (841)     |   -1655    |    904 (904)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2161.0M, EPOCH TIME: 1714850525.625512
[05/04 15:22:05    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] 
[05/04 15:22:05    175s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:05    175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:2161.0M, EPOCH TIME: 1714850525.651551
[05/04 15:22:05    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] Density: 25.669%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1817.5M, totSessionCpu=0:02:56 **
[05/04 15:22:05    175s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:02:55.9/0:03:30.6 (0.8), mem = 2115.0M
[05/04 15:22:05    175s] 
[05/04 15:22:05    175s] =============================================================================================
[05/04 15:22:05    175s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.16-s078_1
[05/04 15:22:05    175s] =============================================================================================
[05/04 15:22:05    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:05    175s] ---------------------------------------------------------------------------------------------
[05/04 15:22:05    175s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:05    175s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:03.8 /  0:00:03.8    1.0
[05/04 15:22:05    175s] [ DrvReport              ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:22:05    175s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/04 15:22:05    175s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  20.6 % )     0:00:01.4 /  0:00:01.4    1.0
[05/04 15:22:05    175s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:05    175s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:05    175s] [ EarlyGlobalRoute       ]      1   0:00:00.9  (  13.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:22:05    175s] [ ExtractRC              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:22:05    175s] [ TimingUpdate           ]      1   0:00:00.5  (   8.2 % )     0:00:03.4 /  0:00:03.4    1.0
[05/04 15:22:05    175s] [ FullDelayCalc          ]      1   0:00:02.9  (  42.7 % )     0:00:02.9 /  0:00:02.9    1.0
[05/04 15:22:05    175s] [ TimingReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.9
[05/04 15:22:05    175s] [ MISC                   ]          0:00:00.5  (   7.7 % )     0:00:00.5 /  0:00:00.5    0.9
[05/04 15:22:05    175s] ---------------------------------------------------------------------------------------------
[05/04 15:22:05    175s]  InitOpt #1 TOTAL                   0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[05/04 15:22:05    175s] ---------------------------------------------------------------------------------------------
[05/04 15:22:05    175s] 
[05/04 15:22:05    175s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/04 15:22:05    175s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:05    175s] ### Creating PhyDesignMc. totSessionCpu=0:02:56 mem=2115.0M
[05/04 15:22:05    175s] OPERPROF: Starting DPlace-Init at level 1, MEM:2115.0M, EPOCH TIME: 1714850525.667275
[05/04 15:22:05    175s] Processing tracks to init pin-track alignment.
[05/04 15:22:05    175s] z: 2, totalTracks: 1
[05/04 15:22:05    175s] z: 4, totalTracks: 1
[05/04 15:22:05    175s] z: 6, totalTracks: 1
[05/04 15:22:05    175s] z: 8, totalTracks: 1
[05/04 15:22:05    175s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:05    175s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2115.0M, EPOCH TIME: 1714850525.679244
[05/04 15:22:05    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] 
[05/04 15:22:05    175s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:05    175s] OPERPROF:     Starting CMU at level 3, MEM:2115.0M, EPOCH TIME: 1714850525.703591
[05/04 15:22:05    175s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2115.0M, EPOCH TIME: 1714850525.704381
[05/04 15:22:05    175s] 
[05/04 15:22:05    175s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:05    175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2115.0M, EPOCH TIME: 1714850525.706189
[05/04 15:22:05    175s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2115.0M, EPOCH TIME: 1714850525.706263
[05/04 15:22:05    175s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2115.0M, EPOCH TIME: 1714850525.706741
[05/04 15:22:05    175s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2115.0MB).
[05/04 15:22:05    175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.042, MEM:2115.0M, EPOCH TIME: 1714850525.708872
[05/04 15:22:05    175s] TotalInstCnt at PhyDesignMc Initialization: 9334
[05/04 15:22:05    175s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:56 mem=2115.0M
[05/04 15:22:05    175s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2115.0M, EPOCH TIME: 1714850525.724374
[05/04 15:22:05    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    175s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:2115.0M, EPOCH TIME: 1714850525.755523
[05/04 15:22:05    175s] TotalInstCnt at PhyDesignMc Destruction: 9334
[05/04 15:22:05    176s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:05    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:56 mem=2115.0M
[05/04 15:22:05    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:2115.0M, EPOCH TIME: 1714850525.756186
[05/04 15:22:05    176s] Processing tracks to init pin-track alignment.
[05/04 15:22:05    176s] z: 2, totalTracks: 1
[05/04 15:22:05    176s] z: 4, totalTracks: 1
[05/04 15:22:05    176s] z: 6, totalTracks: 1
[05/04 15:22:05    176s] z: 8, totalTracks: 1
[05/04 15:22:05    176s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:05    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2115.0M, EPOCH TIME: 1714850525.767315
[05/04 15:22:05    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    176s] 
[05/04 15:22:05    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:05    176s] OPERPROF:     Starting CMU at level 3, MEM:2115.0M, EPOCH TIME: 1714850525.793877
[05/04 15:22:05    176s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2115.0M, EPOCH TIME: 1714850525.794756
[05/04 15:22:05    176s] 
[05/04 15:22:05    176s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:05    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.029, MEM:2115.0M, EPOCH TIME: 1714850525.796554
[05/04 15:22:05    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2115.0M, EPOCH TIME: 1714850525.796619
[05/04 15:22:05    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2115.0M, EPOCH TIME: 1714850525.796920
[05/04 15:22:05    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2115.0MB).
[05/04 15:22:05    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.043, MEM:2115.0M, EPOCH TIME: 1714850525.798698
[05/04 15:22:05    176s] TotalInstCnt at PhyDesignMc Initialization: 9334
[05/04 15:22:05    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:56 mem=2115.0M
[05/04 15:22:05    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2115.0M, EPOCH TIME: 1714850525.813773
[05/04 15:22:05    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:05    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.031, MEM:2115.0M, EPOCH TIME: 1714850525.844738
[05/04 15:22:05    176s] TotalInstCnt at PhyDesignMc Destruction: 9334
[05/04 15:22:05    176s] *** Starting optimizing excluded clock nets MEM= 2115.0M) ***
[05/04 15:22:05    176s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2115.0M) ***
[05/04 15:22:05    176s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/04 15:22:05    176s] Begin: GigaOpt Route Type Constraints Refinement
[05/04 15:22:05    176s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:56.1/0:03:30.7 (0.8), mem = 2115.0M
[05/04 15:22:05    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.1
[05/04 15:22:05    176s] ### Creating RouteCongInterface, started
[05/04 15:22:05    176s] ### Creating TopoMgr, started
[05/04 15:22:05    176s] ### Creating TopoMgr, finished
[05/04 15:22:05    176s] #optDebug: Start CG creation (mem=2115.0M)
[05/04 15:22:05    176s]  ...initializing CG  maxDriveDist 2414.966000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 241.496000 
[05/04 15:22:05    176s] (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s]  ...processing cgPrt (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s]  ...processing cgEgp (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s]  ...processing cgPbk (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s]  ...processing cgNrb(cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s]  ...processing cgObs (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s]  ...processing cgCon (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s]  ...processing cgPdm (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2174.3M)
[05/04 15:22:05    176s] 
[05/04 15:22:05    176s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:22:05    176s] 
[05/04 15:22:05    176s] #optDebug: {0, 1.000}
[05/04 15:22:05    176s] ### Creating RouteCongInterface, finished
[05/04 15:22:05    176s] Updated routing constraints on 0 nets.
[05/04 15:22:05    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.1
[05/04 15:22:05    176s] Bottom Preferred Layer:
[05/04 15:22:05    176s]     None
[05/04 15:22:05    176s] Via Pillar Rule:
[05/04 15:22:05    176s]     None
[05/04 15:22:05    176s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:56.2/0:03:30.9 (0.8), mem = 2174.3M
[05/04 15:22:05    176s] 
[05/04 15:22:05    176s] =============================================================================================
[05/04 15:22:05    176s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.16-s078_1
[05/04 15:22:05    176s] =============================================================================================
[05/04 15:22:05    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:05    176s] ---------------------------------------------------------------------------------------------
[05/04 15:22:05    176s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  90.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:22:05    176s] [ MISC                   ]          0:00:00.0  (   9.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:22:05    176s] ---------------------------------------------------------------------------------------------
[05/04 15:22:05    176s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:22:05    176s] ---------------------------------------------------------------------------------------------
[05/04 15:22:05    176s] 
[05/04 15:22:05    176s] End: GigaOpt Route Type Constraints Refinement
[05/04 15:22:06    176s] The useful skew maximum allowed delay is: 0.3
[05/04 15:22:06    176s] Deleting Lib Analyzer.
[05/04 15:22:06    176s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:57.0/0:03:31.6 (0.8), mem = 2174.3M
[05/04 15:22:06    176s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:22:06    176s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:06    176s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:06    176s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:22:06    176s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:22:06    176s] *Info: 10 ununiquified hinsts
[05/04 15:22:06    177s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:22:06    177s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:22:06    177s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=2174.3M
[05/04 15:22:06    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=2174.3M
[05/04 15:22:06    177s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/04 15:22:06    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.2
[05/04 15:22:06    177s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:06    177s] ### Creating PhyDesignMc. totSessionCpu=0:02:57 mem=2174.3M
[05/04 15:22:06    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:2174.3M, EPOCH TIME: 1714850526.836312
[05/04 15:22:06    177s] Processing tracks to init pin-track alignment.
[05/04 15:22:06    177s] z: 2, totalTracks: 1
[05/04 15:22:06    177s] z: 4, totalTracks: 1
[05/04 15:22:06    177s] z: 6, totalTracks: 1
[05/04 15:22:06    177s] z: 8, totalTracks: 1
[05/04 15:22:06    177s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:06    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2174.3M, EPOCH TIME: 1714850526.847180
[05/04 15:22:06    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:06    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:06    177s] 
[05/04 15:22:06    177s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:06    177s] OPERPROF:     Starting CMU at level 3, MEM:2174.3M, EPOCH TIME: 1714850526.871352
[05/04 15:22:06    177s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2174.3M, EPOCH TIME: 1714850526.872151
[05/04 15:22:06    177s] 
[05/04 15:22:06    177s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:06    177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2174.3M, EPOCH TIME: 1714850526.873837
[05/04 15:22:06    177s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2174.3M, EPOCH TIME: 1714850526.873897
[05/04 15:22:06    177s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2174.3M, EPOCH TIME: 1714850526.874204
[05/04 15:22:06    177s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2174.3MB).
[05/04 15:22:06    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2174.3M, EPOCH TIME: 1714850526.875992
[05/04 15:22:06    177s] TotalInstCnt at PhyDesignMc Initialization: 9334
[05/04 15:22:06    177s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:57 mem=2174.3M
[05/04 15:22:06    177s] 
[05/04 15:22:06    177s] Footprint cell information for calculating maxBufDist
[05/04 15:22:06    177s] *info: There are 16 candidate Buffer cells
[05/04 15:22:06    177s] *info: There are 17 candidate Inverter cells
[05/04 15:22:06    177s] 
[05/04 15:22:07    177s] #optDebug: Start CG creation (mem=2174.3M)
[05/04 15:22:07    177s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[05/04 15:22:07    177s] (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s]  ...processing cgPrt (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s]  ...processing cgEgp (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s]  ...processing cgPbk (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s]  ...processing cgNrb(cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s]  ...processing cgObs (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s]  ...processing cgCon (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s]  ...processing cgPdm (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2180.6M)
[05/04 15:22:07    177s] ### Creating RouteCongInterface, started
[05/04 15:22:07    177s] 
[05/04 15:22:07    177s] Creating Lib Analyzer ...
[05/04 15:22:07    177s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:22:07    177s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:22:07    177s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:22:07    177s] 
[05/04 15:22:07    177s] {RT typical_rc 0 3 3 0}
[05/04 15:22:07    178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:58 mem=2180.6M
[05/04 15:22:07    178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:58 mem=2180.6M
[05/04 15:22:07    178s] Creating Lib Analyzer, finished. 
[05/04 15:22:07    178s] 
[05/04 15:22:07    178s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:22:07    178s] 
[05/04 15:22:07    178s] #optDebug: {0, 1.000}
[05/04 15:22:07    178s] ### Creating RouteCongInterface, finished
[05/04 15:22:08    178s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2218.8M, EPOCH TIME: 1714850528.066579
[05/04 15:22:08    178s] Found 0 hard placement blockage before merging.
[05/04 15:22:08    178s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2218.8M, EPOCH TIME: 1714850528.067177
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s] Netlist preparation processing... 
[05/04 15:22:08    178s] *** Checked 4 GNC rules.
[05/04 15:22:08    178s] *** Applying global-net connections...
[05/04 15:22:08    178s] 9334 new pwr-pin connections were made to global net 'VDD'.
[05/04 15:22:08    178s] 9334 new gnd-pin connections were made to global net 'VSS'.
[05/04 15:22:08    178s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[05/04 15:22:08    178s] Removed 84 instances
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s] =======================================================================
[05/04 15:22:08    178s]                 Simplify Netlist Deleted Flops Summary
[05/04 15:22:08    178s] =======================================================================
[05/04 15:22:08    178s] *summary: 16 instances (flops) removed.
[05/04 15:22:08    178s] *info: detailed reasons for deleted flops and flop pins are generated in files below
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n372 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n373 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n374 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n375 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n376 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n377 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n378 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n379 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n380 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n381 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n382 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n383 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n384 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n385 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n386 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n387 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n388 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n389 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n390 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n391 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n392 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n393 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n394 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n395 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n396 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n397 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n398 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n399 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n400 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n401 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n402 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n403 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n436 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n437 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n438 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n439 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n440 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n441 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n442 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n443 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n444 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n445 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n446 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n447 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n448 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n449 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n450 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n451 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n452 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n453 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n454 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n455 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n456 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n457 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n458 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n459 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n460 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n461 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n462 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n463 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n464 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n465 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n466 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n467 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] **WARN: (IMPOPT-7098):	WARNING: n500 is an undriven net with 2 fanouts.
[05/04 15:22:08    178s] *info: Marking 0 isolation instances dont touch
[05/04 15:22:08    178s] *info: Marking 0 level shifter instances dont touch
[05/04 15:22:08    178s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:22:08    178s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.8M, EPOCH TIME: 1714850528.391004
[05/04 15:22:08    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9334).
[05/04 15:22:08    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:08    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:08    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:08    178s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.038, MEM:2168.8M, EPOCH TIME: 1714850528.428924
[05/04 15:22:08    178s] TotalInstCnt at PhyDesignMc Destruction: 9250
[05/04 15:22:08    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.2
[05/04 15:22:08    178s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:58.7/0:03:33.3 (0.8), mem = 2168.8M
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s] =============================================================================================
[05/04 15:22:08    178s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.16-s078_1
[05/04 15:22:08    178s] =============================================================================================
[05/04 15:22:08    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:08    178s] ---------------------------------------------------------------------------------------------
[05/04 15:22:08    178s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  39.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:08    178s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:08    178s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:22:08    178s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:22:08    178s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:08    178s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:22:08    178s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   3.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/04 15:22:08    178s] [ IncrDelayCalc          ]      9   0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.1    0.9
[05/04 15:22:08    178s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:22:08    178s] [ MISC                   ]          0:00:00.4  (  23.9 % )     0:00:00.4 /  0:00:00.4    1.1
[05/04 15:22:08    178s] ---------------------------------------------------------------------------------------------
[05/04 15:22:08    178s]  SimplifyNetlist #1 TOTAL           0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[05/04 15:22:08    178s] ---------------------------------------------------------------------------------------------
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s] Deleting Lib Analyzer.
[05/04 15:22:08    178s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/04 15:22:08    178s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:22:08    178s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:08    178s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:08    178s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:22:08    178s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:22:08    178s] *Info: 10 ununiquified hinsts
[05/04 15:22:08    178s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:22:08    178s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:22:08    178s] ### Creating LA Mngr. totSessionCpu=0:02:59 mem=2168.8M
[05/04 15:22:08    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:59 mem=2168.8M
[05/04 15:22:08    178s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/04 15:22:08    178s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:08    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:59 mem=2226.1M
[05/04 15:22:08    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.1M, EPOCH TIME: 1714850528.620915
[05/04 15:22:08    178s] Processing tracks to init pin-track alignment.
[05/04 15:22:08    178s] z: 2, totalTracks: 1
[05/04 15:22:08    178s] z: 4, totalTracks: 1
[05/04 15:22:08    178s] z: 6, totalTracks: 1
[05/04 15:22:08    178s] z: 8, totalTracks: 1
[05/04 15:22:08    178s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:08    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.1M, EPOCH TIME: 1714850528.632905
[05/04 15:22:08    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:08    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:08    178s] OPERPROF:     Starting CMU at level 3, MEM:2226.1M, EPOCH TIME: 1714850528.657523
[05/04 15:22:08    178s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2226.1M, EPOCH TIME: 1714850528.658368
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:08    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2226.1M, EPOCH TIME: 1714850528.660042
[05/04 15:22:08    178s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.1M, EPOCH TIME: 1714850528.660098
[05/04 15:22:08    178s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2226.1M, EPOCH TIME: 1714850528.660429
[05/04 15:22:08    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2226.1MB).
[05/04 15:22:08    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:2226.1M, EPOCH TIME: 1714850528.662221
[05/04 15:22:08    178s] TotalInstCnt at PhyDesignMc Initialization: 9250
[05/04 15:22:08    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:59 mem=2226.1M
[05/04 15:22:08    178s] Begin: Area Reclaim Optimization
[05/04 15:22:08    178s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:59.0/0:03:33.6 (0.8), mem = 2226.1M
[05/04 15:22:08    178s] 
[05/04 15:22:08    178s] Creating Lib Analyzer ...
[05/04 15:22:08    179s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:22:08    179s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:22:08    179s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:22:08    179s] 
[05/04 15:22:08    179s] {RT typical_rc 0 3 3 0}
[05/04 15:22:09    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=2226.1M
[05/04 15:22:09    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=2226.1M
[05/04 15:22:09    179s] Creating Lib Analyzer, finished. 
[05/04 15:22:09    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.3
[05/04 15:22:09    179s] ### Creating RouteCongInterface, started
[05/04 15:22:09    179s] 
[05/04 15:22:09    179s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:22:09    179s] 
[05/04 15:22:09    179s] #optDebug: {0, 1.000}
[05/04 15:22:09    179s] ### Creating RouteCongInterface, finished
[05/04 15:22:09    179s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2226.1M, EPOCH TIME: 1714850529.657728
[05/04 15:22:09    179s] Found 0 hard placement blockage before merging.
[05/04 15:22:09    179s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2226.1M, EPOCH TIME: 1714850529.658351
[05/04 15:22:09    180s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 25.51
[05/04 15:22:09    180s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:09    180s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:22:09    180s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:09    180s] |   25.51%|        -|   0.000|   0.000|   0:00:00.0| 2226.1M|
[05/04 15:22:11    181s] |   25.51%|        1|  -0.000|  -0.004|   0:00:02.0| 2260.7M|
[05/04 15:22:11    182s] |   25.51%|        1|  -0.000|  -0.004|   0:00:00.0| 2260.7M|
[05/04 15:22:12    182s] |   25.51%|        1|  -0.000|  -0.004|   0:00:01.0| 2260.7M|
[05/04 15:22:12    182s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:22:12    182s] |   25.50%|        4|  -0.000|  -0.004|   0:00:00.0| 2260.7M|
[05/04 15:22:12    182s] |   25.50%|        0|  -0.000|  -0.004|   0:00:00.0| 2260.7M|
[05/04 15:22:12    182s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:22:12    182s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:12    182s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.004 Density 25.50
[05/04 15:22:12    182s] 
[05/04 15:22:12    182s] ** Summary: Restruct = 3 Buffer Deletion = 0 Declone = 10 Resize = 0 **
[05/04 15:22:12    182s] --------------------------------------------------------------
[05/04 15:22:12    182s] |                                   | Total     | Sequential |
[05/04 15:22:12    182s] --------------------------------------------------------------
[05/04 15:22:12    182s] | Num insts resized                 |       0  |       0    |
[05/04 15:22:12    182s] | Num insts undone                  |       0  |       0    |
[05/04 15:22:12    182s] | Num insts Downsized               |       0  |       0    |
[05/04 15:22:12    182s] | Num insts Samesized               |       0  |       0    |
[05/04 15:22:12    182s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:22:12    182s] | Num multiple commits+uncommits    |       0  |       -    |
[05/04 15:22:12    182s] --------------------------------------------------------------
[05/04 15:22:12    182s] 
[05/04 15:22:12    182s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/04 15:22:12    182s] End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[05/04 15:22:12    182s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:22:12    182s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.3
[05/04 15:22:12    182s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.9/0:00:04.0 (1.0), totSession cpu/real = 0:03:02.9/0:03:37.6 (0.8), mem = 2260.7M
[05/04 15:22:12    182s] 
[05/04 15:22:12    182s] =============================================================================================
[05/04 15:22:12    182s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.16-s078_1
[05/04 15:22:12    182s] =============================================================================================
[05/04 15:22:12    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:12    182s] ---------------------------------------------------------------------------------------------
[05/04 15:22:12    182s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:22:12    182s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  17.3 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:12    182s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:12    182s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:22:12    182s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:22:12    182s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:12    182s] [ OptimizationStep       ]      1   0:00:00.2  (   4.9 % )     0:00:02.8 /  0:00:02.8    1.0
[05/04 15:22:12    182s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.2 % )     0:00:02.6 /  0:00:02.6    1.0
[05/04 15:22:12    182s] [ OptGetWeight           ]    655   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:12    182s] [ OptEval                ]    655   0:00:02.1  (  52.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/04 15:22:12    182s] [ OptCommit              ]    655   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:12    182s] [ PostCommitDelayUpdate  ]    655   0:00:00.0  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:22:12    182s] [ IncrDelayCalc          ]     25   0:00:00.3  (   6.3 % )     0:00:00.3 /  0:00:00.2    1.0
[05/04 15:22:12    182s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:22:12    182s] [ MISC                   ]          0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:22:12    182s] ---------------------------------------------------------------------------------------------
[05/04 15:22:12    182s]  AreaOpt #1 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:03.9    1.0
[05/04 15:22:12    182s] ---------------------------------------------------------------------------------------------
[05/04 15:22:12    182s] 
[05/04 15:22:12    182s] Executing incremental physical updates
[05/04 15:22:12    182s] Executing incremental physical updates
[05/04 15:22:12    182s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.6M, EPOCH TIME: 1714850532.688070
[05/04 15:22:12    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9240).
[05/04 15:22:12    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:12    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:12    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:12    182s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:2180.6M, EPOCH TIME: 1714850532.721854
[05/04 15:22:12    182s] TotalInstCnt at PhyDesignMc Destruction: 9240
[05/04 15:22:12    182s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2180.59M, totSessionCpu=0:03:03).
[05/04 15:22:12    183s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:12    183s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:22:12    183s] Deleting Lib Analyzer.
[05/04 15:22:12    183s] Begin: GigaOpt high fanout net optimization
[05/04 15:22:12    183s] GigaOpt HFN: use maxLocalDensity 1.2
[05/04 15:22:12    183s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/04 15:22:12    183s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:03.2/0:03:37.8 (0.8), mem = 2180.6M
[05/04 15:22:12    183s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:22:12    183s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:12    183s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:12    183s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:22:12    183s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:22:12    183s] *Info: 10 ununiquified hinsts
[05/04 15:22:12    183s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:22:12    183s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:22:12    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.4
[05/04 15:22:12    183s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:12    183s] ### Creating PhyDesignMc. totSessionCpu=0:03:03 mem=2180.6M
[05/04 15:22:12    183s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:22:12    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.6M, EPOCH TIME: 1714850532.985596
[05/04 15:22:12    183s] Processing tracks to init pin-track alignment.
[05/04 15:22:12    183s] z: 2, totalTracks: 1
[05/04 15:22:12    183s] z: 4, totalTracks: 1
[05/04 15:22:12    183s] z: 6, totalTracks: 1
[05/04 15:22:12    183s] z: 8, totalTracks: 1
[05/04 15:22:12    183s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:12    183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.6M, EPOCH TIME: 1714850532.996538
[05/04 15:22:12    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:12    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:13    183s] 
[05/04 15:22:13    183s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:13    183s] OPERPROF:     Starting CMU at level 3, MEM:2180.6M, EPOCH TIME: 1714850533.021739
[05/04 15:22:13    183s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2180.6M, EPOCH TIME: 1714850533.022665
[05/04 15:22:13    183s] 
[05/04 15:22:13    183s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:13    183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:2180.6M, EPOCH TIME: 1714850533.024396
[05/04 15:22:13    183s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.6M, EPOCH TIME: 1714850533.024463
[05/04 15:22:13    183s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.6M, EPOCH TIME: 1714850533.024759
[05/04 15:22:13    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2180.6MB).
[05/04 15:22:13    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:2180.6M, EPOCH TIME: 1714850533.026561
[05/04 15:22:13    183s] TotalInstCnt at PhyDesignMc Initialization: 9240
[05/04 15:22:13    183s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=2180.6M
[05/04 15:22:13    183s] ### Creating RouteCongInterface, started
[05/04 15:22:13    183s] 
[05/04 15:22:13    183s] Creating Lib Analyzer ...
[05/04 15:22:13    183s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:22:13    183s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:22:13    183s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:22:13    183s] 
[05/04 15:22:13    183s] {RT typical_rc 0 3 3 0}
[05/04 15:22:13    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=2180.6M
[05/04 15:22:13    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=2180.6M
[05/04 15:22:13    183s] Creating Lib Analyzer, finished. 
[05/04 15:22:13    184s] 
[05/04 15:22:13    184s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/04 15:22:13    184s] 
[05/04 15:22:13    184s] #optDebug: {0, 1.000}
[05/04 15:22:13    184s] ### Creating RouteCongInterface, finished
[05/04 15:22:14    184s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[05/04 15:22:14    184s] [GPS-DRV] Optimizer parameters ============================= 
[05/04 15:22:14    184s] [GPS-DRV] maxDensity (design): 0.95
[05/04 15:22:14    184s] [GPS-DRV] maxLocalDensity: 1.2
[05/04 15:22:14    184s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/04 15:22:14    184s] [GPS-DRV] All active and enabled setup views
[05/04 15:22:14    184s] [GPS-DRV]     typical
[05/04 15:22:14    184s] [GPS-DRV] maxTran off
[05/04 15:22:14    184s] [GPS-DRV] maxCap off
[05/04 15:22:14    184s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/04 15:22:14    184s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/04 15:22:14    184s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/04 15:22:14    184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2237.8M, EPOCH TIME: 1714850534.191001
[05/04 15:22:14    184s] Found 0 hard placement blockage before merging.
[05/04 15:22:14    184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2237.8M, EPOCH TIME: 1714850534.191479
[05/04 15:22:14    184s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:14    184s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:22:14    184s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:14    184s] |   25.50%|        -|  -0.000|  -0.004|   0:00:00.0| 2237.8M|
[05/04 15:22:14    184s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[05/04 15:22:15    185s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:22:15    185s] |   27.20%|      661|  -0.000|  -0.004|   0:00:01.0| 2261.4M|
[05/04 15:22:15    185s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:15    185s] 
[05/04 15:22:15    185s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2261.4M) ***
[05/04 15:22:15    185s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:22:15    185s] Total-nets :: 10369, Stn-nets :: 745, ratio :: 7.18488 %, Total-len 704983, Stn-len 28740
[05/04 15:22:15    185s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2242.3M, EPOCH TIME: 1714850535.265322
[05/04 15:22:15    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9901).
[05/04 15:22:15    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:15    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:15    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:15    185s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.035, MEM:2180.3M, EPOCH TIME: 1714850535.299937
[05/04 15:22:15    185s] TotalInstCnt at PhyDesignMc Destruction: 9901
[05/04 15:22:15    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.4
[05/04 15:22:15    185s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:03:05.5/0:03:40.2 (0.8), mem = 2180.3M
[05/04 15:22:15    185s] 
[05/04 15:22:15    185s] =============================================================================================
[05/04 15:22:15    185s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.16-s078_1
[05/04 15:22:15    185s] =============================================================================================
[05/04 15:22:15    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:15    185s] ---------------------------------------------------------------------------------------------
[05/04 15:22:15    185s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:22:15    185s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  28.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:15    185s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:15    185s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:22:15    185s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:22:15    185s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:15    185s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:15    185s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:00.9    1.0
[05/04 15:22:15    185s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.0 /  0:00:00.9    1.0
[05/04 15:22:15    185s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:15    185s] [ OptEval                ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:22:15    185s] [ OptCommit              ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:22:15    185s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:22:15    185s] [ IncrDelayCalc          ]     20   0:00:00.5  (  21.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:22:15    185s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:15    185s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:22:15    185s] [ MISC                   ]          0:00:00.5  (  19.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:22:15    185s] ---------------------------------------------------------------------------------------------
[05/04 15:22:15    185s]  DrvOpt #1 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    1.0
[05/04 15:22:15    185s] ---------------------------------------------------------------------------------------------
[05/04 15:22:15    185s] 
[05/04 15:22:15    185s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/04 15:22:15    185s] End: GigaOpt high fanout net optimization
[05/04 15:22:15    185s] Begin: GigaOpt DRV Optimization
[05/04 15:22:15    185s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/04 15:22:15    185s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.5/0:03:40.2 (0.8), mem = 2180.3M
[05/04 15:22:15    185s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:22:15    185s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:15    185s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:15    185s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:22:15    185s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:22:15    185s] *Info: 10 ununiquified hinsts
[05/04 15:22:15    185s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:22:15    185s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:22:15    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.5
[05/04 15:22:15    185s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:15    185s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=2180.3M
[05/04 15:22:15    185s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:22:15    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.3M, EPOCH TIME: 1714850535.347318
[05/04 15:22:15    185s] Processing tracks to init pin-track alignment.
[05/04 15:22:15    185s] z: 2, totalTracks: 1
[05/04 15:22:15    185s] z: 4, totalTracks: 1
[05/04 15:22:15    185s] z: 6, totalTracks: 1
[05/04 15:22:15    185s] z: 8, totalTracks: 1
[05/04 15:22:15    185s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:15    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.3M, EPOCH TIME: 1714850535.359036
[05/04 15:22:15    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:15    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:15    185s] 
[05/04 15:22:15    185s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:15    185s] OPERPROF:     Starting CMU at level 3, MEM:2180.3M, EPOCH TIME: 1714850535.384578
[05/04 15:22:15    185s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2180.3M, EPOCH TIME: 1714850535.385595
[05/04 15:22:15    185s] 
[05/04 15:22:15    185s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:15    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:2180.3M, EPOCH TIME: 1714850535.387389
[05/04 15:22:15    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.3M, EPOCH TIME: 1714850535.387445
[05/04 15:22:15    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.3M, EPOCH TIME: 1714850535.387766
[05/04 15:22:15    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2180.3MB).
[05/04 15:22:15    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:2180.3M, EPOCH TIME: 1714850535.389727
[05/04 15:22:15    185s] TotalInstCnt at PhyDesignMc Initialization: 9901
[05/04 15:22:15    185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=2180.3M
[05/04 15:22:15    185s] ### Creating RouteCongInterface, started
[05/04 15:22:15    185s] 
[05/04 15:22:15    185s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/04 15:22:15    185s] 
[05/04 15:22:15    185s] #optDebug: {0, 1.000}
[05/04 15:22:15    185s] ### Creating RouteCongInterface, finished
[05/04 15:22:15    186s] [GPS-DRV] Optimizer parameters ============================= 
[05/04 15:22:15    186s] [GPS-DRV] maxDensity (design): 0.95
[05/04 15:22:15    186s] [GPS-DRV] maxLocalDensity: 1.2
[05/04 15:22:15    186s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/04 15:22:15    186s] [GPS-DRV] All active and enabled setup views
[05/04 15:22:15    186s] [GPS-DRV]     typical
[05/04 15:22:15    186s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:22:15    186s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:22:15    186s] [GPS-DRV] maxFanoutLoad on
[05/04 15:22:15    186s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/04 15:22:15    186s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/04 15:22:15    186s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/04 15:22:15    186s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2237.6M, EPOCH TIME: 1714850535.881280
[05/04 15:22:15    186s] Found 0 hard placement blockage before merging.
[05/04 15:22:15    186s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2237.6M, EPOCH TIME: 1714850535.881765
[05/04 15:22:15    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:22:15    186s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:22:15    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:22:15    186s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:22:15    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:22:16    186s] Info: violation cost 58839.449219 (cap = 2294.419922, tran = 54454.058594, len = 0.000000, fanout load = 2091.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:22:16    186s] |  2113| 12920|   -16.53|   621|   621|    -0.45|   836|   836|     0|     0|    -0.00|    -0.00|       0|       0|       0| 27.20%|          |         |
[05/04 15:22:32    203s] Info: violation cost 20.930422 (cap = 4.054929, tran = 0.375490, len = 0.000000, fanout load = 16.500000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:22:32    203s] |     2|     6|    -0.07|    27|    27|    -0.00|    13|    13|     0|     0|    18.76|     0.00|    3748|     234|     490| 31.51%| 0:00:16.0|  2264.2M|
[05/04 15:22:33    203s] Info: violation cost 15.919456 (cap = 0.419456, tran = 0.000000, len = 0.000000, fanout load = 15.500000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:22:33    203s] |     0|     0|     0.00|     5|     5|    -0.00|    11|    11|     0|     0|    18.76|     0.00|      33|       0|       2| 31.54%| 0:00:01.0|  2264.2M|
[05/04 15:22:33    203s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] ###############################################################################
[05/04 15:22:33    203s] #
[05/04 15:22:33    203s] #  Large fanout net report:  
[05/04 15:22:33    203s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/04 15:22:33    203s] #     - current density: 31.54
[05/04 15:22:33    203s] #
[05/04 15:22:33    203s] #  List of high fanout nets:
[05/04 15:22:33    203s] #
[05/04 15:22:33    203s] ###############################################################################
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] =======================================================================
[05/04 15:22:33    203s]                 Reasons for remaining drv violations
[05/04 15:22:33    203s] =======================================================================
[05/04 15:22:33    203s] *info: Total 10 net(s) have violations which can't be fixed by DRV optimization.
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] *info: Total 6 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] *** Finish DRV Fixing (cpu=0:00:17.2 real=0:00:18.0 mem=2264.2M) ***
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:22:33    203s] Total-nets :: 14384, Stn-nets :: 812, ratio :: 5.64516 %, Total-len 705904, Stn-len 29183.6
[05/04 15:22:33    203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2245.1M, EPOCH TIME: 1714850553.123775
[05/04 15:22:33    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13916).
[05/04 15:22:33    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:33    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:33    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:33    203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.045, REAL:0.045, MEM:2184.1M, EPOCH TIME: 1714850553.169171
[05/04 15:22:33    203s] TotalInstCnt at PhyDesignMc Destruction: 13916
[05/04 15:22:33    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.5
[05/04 15:22:33    203s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:17.8/0:00:17.9 (1.0), totSession cpu/real = 0:03:23.3/0:03:58.1 (0.9), mem = 2184.1M
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] =============================================================================================
[05/04 15:22:33    203s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.16-s078_1
[05/04 15:22:33    203s] =============================================================================================
[05/04 15:22:33    203s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:33    203s] ---------------------------------------------------------------------------------------------
[05/04 15:22:33    203s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:22:33    203s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:33    203s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:22:33    203s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:22:33    203s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:22:33    203s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:33    203s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:17.1 /  0:00:17.1    1.0
[05/04 15:22:33    203s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:16.9 /  0:00:16.8    1.0
[05/04 15:22:33    203s] [ OptGetWeight           ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:33    203s] [ OptEval                ]     24   0:00:03.6  (  20.0 % )     0:00:03.6 /  0:00:03.6    1.0
[05/04 15:22:33    203s] [ OptCommit              ]     24   0:00:00.8  (   4.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:22:33    203s] [ PostCommitDelayUpdate  ]     23   0:00:00.5  (   2.5 % )     0:00:09.2 /  0:00:09.2    1.0
[05/04 15:22:33    203s] [ IncrDelayCalc          ]    413   0:00:08.8  (  49.2 % )     0:00:08.8 /  0:00:08.7    1.0
[05/04 15:22:33    203s] [ DrvFindVioNets         ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:22:33    203s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:22:33    203s] [ IncrTimingUpdate       ]     23   0:00:03.2  (  18.1 % )     0:00:03.2 /  0:00:03.2    1.0
[05/04 15:22:33    203s] [ MISC                   ]          0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:22:33    203s] ---------------------------------------------------------------------------------------------
[05/04 15:22:33    203s]  DrvOpt #2 TOTAL                    0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:17.8    1.0
[05/04 15:22:33    203s] ---------------------------------------------------------------------------------------------
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] End: GigaOpt DRV Optimization
[05/04 15:22:33    203s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/04 15:22:33    203s] **optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1864.3M, totSessionCpu=0:03:23 **
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] Active setup views:
[05/04 15:22:33    203s]  typical
[05/04 15:22:33    203s]   Dominating endpoints: 0
[05/04 15:22:33    203s]   Dominating TNS: -0.000
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:22:33    203s] Deleting Lib Analyzer.
[05/04 15:22:33    203s] Begin: GigaOpt Global Optimization
[05/04 15:22:33    203s] *info: use new DP (enabled)
[05/04 15:22:33    203s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/04 15:22:33    203s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:22:33    203s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:33    203s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:33    203s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:22:33    203s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:22:33    203s] *Info: 10 ununiquified hinsts
[05/04 15:22:33    203s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:22:33    203s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:22:33    203s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:23.6/0:03:58.4 (0.9), mem = 2222.3M
[05/04 15:22:33    203s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.6
[05/04 15:22:33    203s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:33    203s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=2222.3M
[05/04 15:22:33    203s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:22:33    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:2222.3M, EPOCH TIME: 1714850553.455883
[05/04 15:22:33    203s] Processing tracks to init pin-track alignment.
[05/04 15:22:33    203s] z: 2, totalTracks: 1
[05/04 15:22:33    203s] z: 4, totalTracks: 1
[05/04 15:22:33    203s] z: 6, totalTracks: 1
[05/04 15:22:33    203s] z: 8, totalTracks: 1
[05/04 15:22:33    203s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:33    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2222.3M, EPOCH TIME: 1714850553.471590
[05/04 15:22:33    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:33    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:33    203s] OPERPROF:     Starting CMU at level 3, MEM:2222.3M, EPOCH TIME: 1714850553.498018
[05/04 15:22:33    203s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:2222.3M, EPOCH TIME: 1714850553.500847
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:33    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:2222.3M, EPOCH TIME: 1714850553.503448
[05/04 15:22:33    203s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2222.3M, EPOCH TIME: 1714850553.503521
[05/04 15:22:33    203s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1714850553.503846
[05/04 15:22:33    203s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2222.3MB).
[05/04 15:22:33    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:2222.3M, EPOCH TIME: 1714850553.506862
[05/04 15:22:33    203s] TotalInstCnt at PhyDesignMc Initialization: 13916
[05/04 15:22:33    203s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=2222.3M
[05/04 15:22:33    203s] ### Creating RouteCongInterface, started
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] Creating Lib Analyzer ...
[05/04 15:22:33    203s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:22:33    203s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:22:33    203s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:22:33    203s] 
[05/04 15:22:33    203s] {RT typical_rc 0 3 3 0}
[05/04 15:22:34    204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:24 mem=2222.3M
[05/04 15:22:34    204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:24 mem=2222.3M
[05/04 15:22:34    204s] Creating Lib Analyzer, finished. 
[05/04 15:22:34    204s] 
[05/04 15:22:34    204s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:22:34    204s] 
[05/04 15:22:34    204s] #optDebug: {0, 1.000}
[05/04 15:22:34    204s] ### Creating RouteCongInterface, finished
[05/04 15:22:34    204s] *info: 65 clock nets excluded
[05/04 15:22:34    204s] *info: 1 ideal net excluded from IPO operation.
[05/04 15:22:34    204s] *info: 1337 no-driver nets excluded.
[05/04 15:22:34    204s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:34    204s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:34    204s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:22:34    204s] Type 'man IMPOPT-3213' for more detail.
[05/04 15:22:34    204s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:34    204s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:34    204s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:22:34    204s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:22:34    204s] *Info: 10 ununiquified hinsts
[05/04 15:22:34    205s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2241.3M, EPOCH TIME: 1714850554.886317
[05/04 15:22:34    205s] Found 0 hard placement blockage before merging.
[05/04 15:22:34    205s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2241.3M, EPOCH TIME: 1714850554.887287
[05/04 15:22:35    205s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/04 15:22:35    205s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/04 15:22:35    205s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/04 15:22:35    205s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/04 15:22:35    205s] |   0.000|   0.000|   31.54%|   0:00:00.0| 2241.3M|   typical|       NA| NA                                                 |
[05/04 15:22:35    205s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2241.3M) ***
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2241.3M) ***
[05/04 15:22:35    205s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:22:35    205s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/04 15:22:35    205s] Total-nets :: 14384, Stn-nets :: 812, ratio :: 5.64516 %, Total-len 705904, Stn-len 29183.6
[05/04 15:22:35    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2222.3M, EPOCH TIME: 1714850555.467183
[05/04 15:22:35    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13916).
[05/04 15:22:35    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:35    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:35    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:35    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.043, MEM:2182.3M, EPOCH TIME: 1714850555.510025
[05/04 15:22:35    205s] TotalInstCnt at PhyDesignMc Destruction: 13916
[05/04 15:22:35    205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.6
[05/04 15:22:35    205s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:03:25.6/0:04:00.4 (0.9), mem = 2182.3M
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s] =============================================================================================
[05/04 15:22:35    205s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.16-s078_1
[05/04 15:22:35    205s] =============================================================================================
[05/04 15:22:35    205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:35    205s] ---------------------------------------------------------------------------------------------
[05/04 15:22:35    205s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:22:35    205s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  32.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:35    205s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:35    205s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:22:35    205s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:22:35    205s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:35    205s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:35    205s] [ TransformInit          ]      1   0:00:00.5  (  26.5 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:22:35    205s] [ MISC                   ]          0:00:00.5  (  23.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:22:35    205s] ---------------------------------------------------------------------------------------------
[05/04 15:22:35    205s]  GlobalOpt #1 TOTAL                 0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/04 15:22:35    205s] ---------------------------------------------------------------------------------------------
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s] End: GigaOpt Global Optimization
[05/04 15:22:35    205s] *** Timing Is met
[05/04 15:22:35    205s] *** Check timing (0:00:00.0)
[05/04 15:22:35    205s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:22:35    205s] Deleting Lib Analyzer.
[05/04 15:22:35    205s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/04 15:22:35    205s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:22:35    205s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:22:35    205s] Type 'man IMPECO-560' for more detail.
[05/04 15:22:35    205s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:22:35    205s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:22:35    205s] *Info: 10 ununiquified hinsts
[05/04 15:22:35    205s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:22:35    205s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:22:35    205s] ### Creating LA Mngr. totSessionCpu=0:03:26 mem=2182.3M
[05/04 15:22:35    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=2182.3M
[05/04 15:22:35    205s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/04 15:22:35    205s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:22:35    205s] ### Creating PhyDesignMc. totSessionCpu=0:03:26 mem=2239.5M
[05/04 15:22:35    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:2239.5M, EPOCH TIME: 1714850555.589421
[05/04 15:22:35    205s] Processing tracks to init pin-track alignment.
[05/04 15:22:35    205s] z: 2, totalTracks: 1
[05/04 15:22:35    205s] z: 4, totalTracks: 1
[05/04 15:22:35    205s] z: 6, totalTracks: 1
[05/04 15:22:35    205s] z: 8, totalTracks: 1
[05/04 15:22:35    205s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:35    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2239.5M, EPOCH TIME: 1714850555.605857
[05/04 15:22:35    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:35    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:35    205s] OPERPROF:     Starting CMU at level 3, MEM:2239.5M, EPOCH TIME: 1714850555.632035
[05/04 15:22:35    205s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2239.5M, EPOCH TIME: 1714850555.633269
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:22:35    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2239.5M, EPOCH TIME: 1714850555.635653
[05/04 15:22:35    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2239.5M, EPOCH TIME: 1714850555.635719
[05/04 15:22:35    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2239.5M, EPOCH TIME: 1714850555.636014
[05/04 15:22:35    205s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2239.5MB).
[05/04 15:22:35    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.049, REAL:0.049, MEM:2239.5M, EPOCH TIME: 1714850555.638867
[05/04 15:22:35    205s] TotalInstCnt at PhyDesignMc Initialization: 13916
[05/04 15:22:35    205s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:26 mem=2239.5M
[05/04 15:22:35    205s] Begin: Area Reclaim Optimization
[05/04 15:22:35    205s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:25.9/0:04:00.6 (0.9), mem = 2239.5M
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s] Creating Lib Analyzer ...
[05/04 15:22:35    205s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:22:35    205s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:22:35    205s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:22:35    205s] 
[05/04 15:22:35    205s] {RT typical_rc 0 3 3 0}
[05/04 15:22:36    206s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:27 mem=2241.5M
[05/04 15:22:36    206s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:27 mem=2241.5M
[05/04 15:22:36    206s] Creating Lib Analyzer, finished. 
[05/04 15:22:36    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.7
[05/04 15:22:36    206s] ### Creating RouteCongInterface, started
[05/04 15:22:36    206s] 
[05/04 15:22:36    206s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:22:36    206s] 
[05/04 15:22:36    206s] #optDebug: {0, 1.000}
[05/04 15:22:36    206s] ### Creating RouteCongInterface, finished
[05/04 15:22:36    206s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2241.5M, EPOCH TIME: 1714850556.669389
[05/04 15:22:36    206s] Found 0 hard placement blockage before merging.
[05/04 15:22:36    206s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2241.5M, EPOCH TIME: 1714850556.670084
[05/04 15:22:36    206s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 31.54
[05/04 15:22:36    206s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:36    206s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:22:36    206s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:36    206s] |   31.54%|        -|   0.000|   0.000|   0:00:00.0| 2241.5M|
[05/04 15:22:37    207s] |   31.54%|        5|   0.000|   0.000|   0:00:01.0| 2266.6M|
[05/04 15:22:37    208s] |   31.54%|        1|   0.000|   0.000|   0:00:00.0| 2266.6M|
[05/04 15:22:37    208s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:22:37    208s] |   31.54%|        0|   0.000|   0.000|   0:00:00.0| 2266.6M|
[05/04 15:22:45    215s] |   31.49%|       42|   0.000|   0.000|   0:00:08.0| 2266.6M|
[05/04 15:22:49    219s] |   30.43%|      742|   0.000|   0.000|   0:00:04.0| 2266.6M|
[05/04 15:22:49    219s] |   30.43%|        1|   0.000|   0.000|   0:00:00.0| 2266.6M|
[05/04 15:22:49    219s] |   30.43%|        0|   0.000|   0.000|   0:00:00.0| 2266.6M|
[05/04 15:22:49    219s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:22:49    219s] |   30.43%|        0|   0.000|   0.000|   0:00:00.0| 2266.6M|
[05/04 15:22:49    219s] +---------+---------+--------+--------+------------+--------+
[05/04 15:22:49    219s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.43
[05/04 15:22:49    219s] 
[05/04 15:22:49    219s] ** Summary: Restruct = 6 Buffer Deletion = 30 Declone = 20 Resize = 743 **
[05/04 15:22:49    219s] --------------------------------------------------------------
[05/04 15:22:49    219s] |                                   | Total     | Sequential |
[05/04 15:22:49    219s] --------------------------------------------------------------
[05/04 15:22:49    219s] | Num insts resized                 |     742  |       0    |
[05/04 15:22:49    219s] | Num insts undone                  |       0  |       0    |
[05/04 15:22:49    219s] | Num insts Downsized               |     742  |       0    |
[05/04 15:22:49    219s] | Num insts Samesized               |       0  |       0    |
[05/04 15:22:49    219s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:22:49    219s] | Num multiple commits+uncommits    |       1  |       -    |
[05/04 15:22:49    219s] --------------------------------------------------------------
[05/04 15:22:49    219s] 
[05/04 15:22:49    219s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/04 15:22:49    219s] End: Core Area Reclaim Optimization (cpu = 0:00:13.7) (real = 0:00:14.0) **
[05/04 15:22:49    219s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:22:49    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.7
[05/04 15:22:49    219s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:13.7/0:00:13.8 (1.0), totSession cpu/real = 0:03:39.6/0:04:14.4 (0.9), mem = 2266.6M
[05/04 15:22:49    219s] 
[05/04 15:22:49    219s] =============================================================================================
[05/04 15:22:49    219s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.16-s078_1
[05/04 15:22:49    219s] =============================================================================================
[05/04 15:22:49    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:22:49    219s] ---------------------------------------------------------------------------------------------
[05/04 15:22:49    219s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:22:49    219s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:22:49    219s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:49    219s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:22:49    219s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:22:49    219s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:49    219s] [ OptimizationStep       ]      1   0:00:00.4  (   2.9 % )     0:00:12.7 /  0:00:12.7    1.0
[05/04 15:22:49    219s] [ OptSingleIteration     ]      8   0:00:00.2  (   1.3 % )     0:00:12.3 /  0:00:12.3    1.0
[05/04 15:22:49    219s] [ OptGetWeight           ]    819   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:22:49    219s] [ OptEval                ]    819   0:00:07.9  (  57.6 % )     0:00:07.9 /  0:00:07.9    1.0
[05/04 15:22:49    219s] [ OptCommit              ]    819   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:22:49    219s] [ PostCommitDelayUpdate  ]    819   0:00:00.2  (   1.2 % )     0:00:03.1 /  0:00:03.1    1.0
[05/04 15:22:49    219s] [ IncrDelayCalc          ]    316   0:00:02.9  (  21.0 % )     0:00:02.9 /  0:00:02.9    1.0
[05/04 15:22:49    219s] [ IncrTimingUpdate       ]     80   0:00:01.1  (   7.8 % )     0:00:01.1 /  0:00:01.0    1.0
[05/04 15:22:49    219s] [ MISC                   ]          0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    0.9
[05/04 15:22:49    219s] ---------------------------------------------------------------------------------------------
[05/04 15:22:49    219s]  AreaOpt #2 TOTAL                   0:00:13.8  ( 100.0 % )     0:00:13.8 /  0:00:13.7    1.0
[05/04 15:22:49    219s] ---------------------------------------------------------------------------------------------
[05/04 15:22:49    219s] 
[05/04 15:22:49    219s] Executing incremental physical updates
[05/04 15:22:49    219s] Executing incremental physical updates
[05/04 15:22:49    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2247.5M, EPOCH TIME: 1714850569.538062
[05/04 15:22:49    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13866).
[05/04 15:22:49    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:49    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:49    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:49    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.042, MEM:2185.5M, EPOCH TIME: 1714850569.579712
[05/04 15:22:49    219s] TotalInstCnt at PhyDesignMc Destruction: 13866
[05/04 15:22:49    219s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=2185.53M, totSessionCpu=0:03:40).
[05/04 15:22:49    219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2185.5M, EPOCH TIME: 1714850569.782178
[05/04 15:22:49    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:49    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:49    219s] 
[05/04 15:22:49    219s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:49    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.028, MEM:2185.5M, EPOCH TIME: 1714850569.810349
[05/04 15:22:49    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:49    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:49    219s] **INFO: Flow update: Design is easy to close.
[05/04 15:22:49    219s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:39.9/0:04:14.7 (0.9), mem = 2185.5M
[05/04 15:22:49    219s] 
[05/04 15:22:49    219s] *** Start incrementalPlace ***
[05/04 15:22:49    219s] User Input Parameters:
[05/04 15:22:49    219s] - Congestion Driven    : On
[05/04 15:22:49    219s] - Timing Driven        : On
[05/04 15:22:49    219s] - Area-Violation Based : On
[05/04 15:22:49    219s] - Start Rollback Level : -5
[05/04 15:22:49    219s] - Legalized            : On
[05/04 15:22:49    219s] - Window Based         : Off
[05/04 15:22:49    219s] - eDen incr mode       : Off
[05/04 15:22:49    219s] - Small incr mode      : Off
[05/04 15:22:49    219s] 
[05/04 15:22:49    219s] no activity file in design. spp won't run.
[05/04 15:22:49    219s] Effort level <high> specified for reg2reg path_group
[05/04 15:22:50    220s] Effort level <high> specified for reg2cgate path_group
[05/04 15:22:50    220s] No Views given, use default active views for adaptive view pruning
[05/04 15:22:50    220s] SKP will enable view:
[05/04 15:22:50    220s]   typical
[05/04 15:22:50    220s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2187.5M, EPOCH TIME: 1714850570.227334
[05/04 15:22:50    220s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:2187.5M, EPOCH TIME: 1714850570.235556
[05/04 15:22:50    220s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2187.5M, EPOCH TIME: 1714850570.235700
[05/04 15:22:50    220s] Starting Early Global Route congestion estimation: mem = 2187.5M
[05/04 15:22:50    220s] (I)      ==================== Layers =====================
[05/04 15:22:50    220s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:50    220s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:22:50    220s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:50    220s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:22:50    220s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:22:50    220s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:22:50    220s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:22:50    220s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:22:50    220s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:22:50    220s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:22:50    220s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:22:50    220s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:50    220s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:22:50    220s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:22:50    220s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:22:50    220s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:50    220s] (I)      Started Import and model ( Curr Mem: 2187.53 MB )
[05/04 15:22:50    220s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:22:50    220s] (I)      == Non-default Options ==
[05/04 15:22:50    220s] (I)      Maximum routing layer                              : 3
[05/04 15:22:50    220s] (I)      Number of threads                                  : 1
[05/04 15:22:50    220s] (I)      Use non-blocking free Dbs wires                    : false
[05/04 15:22:50    220s] (I)      Method to set GCell size                           : row
[05/04 15:22:50    220s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:22:50    220s] (I)      Use row-based GCell size
[05/04 15:22:50    220s] (I)      Use row-based GCell align
[05/04 15:22:50    220s] (I)      layer 0 area = 89000
[05/04 15:22:50    220s] (I)      layer 1 area = 120000
[05/04 15:22:50    220s] (I)      layer 2 area = 120000
[05/04 15:22:50    220s] (I)      GCell unit size   : 3600
[05/04 15:22:50    220s] (I)      GCell multiplier  : 1
[05/04 15:22:50    220s] (I)      GCell row height  : 3600
[05/04 15:22:50    220s] (I)      Actual row height : 3600
[05/04 15:22:50    220s] (I)      GCell align ref   : 8400 8400
[05/04 15:22:50    220s] [NR-eGR] Track table information for default rule: 
[05/04 15:22:50    220s] [NR-eGR] M1 has single uniform track structure
[05/04 15:22:50    220s] [NR-eGR] M2 has single uniform track structure
[05/04 15:22:50    220s] [NR-eGR] M3 has single uniform track structure
[05/04 15:22:50    220s] [NR-eGR] MQ has single uniform track structure
[05/04 15:22:50    220s] [NR-eGR] MG has single uniform track structure
[05/04 15:22:50    220s] [NR-eGR] LY has single uniform track structure
[05/04 15:22:50    220s] [NR-eGR] E1 has single uniform track structure
[05/04 15:22:50    220s] [NR-eGR] MA has single uniform track structure
[05/04 15:22:50    220s] (I)      ============== Default via ===============
[05/04 15:22:50    220s] (I)      +---+------------------+-----------------+
[05/04 15:22:50    220s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:22:50    220s] (I)      +---+------------------+-----------------+
[05/04 15:22:50    220s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:22:50    220s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:22:50    220s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:22:50    220s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:22:50    220s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:22:50    220s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:22:50    220s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:22:50    220s] (I)      +---+------------------+-----------------+
[05/04 15:22:50    220s] [NR-eGR] Read 103980 PG shapes
[05/04 15:22:50    220s] [NR-eGR] Read 0 clock shapes
[05/04 15:22:50    220s] [NR-eGR] Read 0 other shapes
[05/04 15:22:50    220s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:22:50    220s] [NR-eGR] #Instance Blockages : 0
[05/04 15:22:50    220s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:22:50    220s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:22:50    220s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:22:50    220s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:22:50    220s] [NR-eGR] #Other Blockages    : 0
[05/04 15:22:50    220s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:22:50    220s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:22:50    220s] [NR-eGR] Read 14334 nets ( ignored 0 )
[05/04 15:22:50    220s] (I)      early_global_route_priority property id does not exist.
[05/04 15:22:50    220s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:22:50    220s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:22:50    220s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:22:50    220s] (I)      Number of ignored nets                =      0
[05/04 15:22:50    220s] (I)      Number of connected nets              =      0
[05/04 15:22:50    220s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:22:50    220s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:22:50    220s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:22:50    220s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:22:50    220s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:22:50    220s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:22:50    220s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:22:50    220s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:22:50    220s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:22:50    220s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:22:50    220s] (I)      Ndr track 0 does not exist
[05/04 15:22:50    220s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:22:50    220s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:22:50    220s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:22:50    220s] (I)      Site width          :   400  (dbu)
[05/04 15:22:50    220s] (I)      Row height          :  3600  (dbu)
[05/04 15:22:50    220s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:22:50    220s] (I)      GCell width         :  3600  (dbu)
[05/04 15:22:50    220s] (I)      GCell height        :  3600  (dbu)
[05/04 15:22:50    220s] (I)      Grid                :   210   210     3
[05/04 15:22:50    220s] (I)      Layer numbers       :     1     2     3
[05/04 15:22:50    220s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:22:50    220s] (I)      Horizontal capacity :     0     0  3600
[05/04 15:22:50    220s] (I)      Default wire width  :   160   200   200
[05/04 15:22:50    220s] (I)      Default wire space  :   160   200   200
[05/04 15:22:50    220s] (I)      Default wire pitch  :   320   400   400
[05/04 15:22:50    220s] (I)      Default pitch size  :   320   400   400
[05/04 15:22:50    220s] (I)      First track coord   :   200   200   200
[05/04 15:22:50    220s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/04 15:22:50    220s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:22:50    220s] (I)      Num of masks        :     1     1     1
[05/04 15:22:50    220s] (I)      Num of trim masks   :     0     0     0
[05/04 15:22:50    220s] (I)      --------------------------------------------------------
[05/04 15:22:50    220s] 
[05/04 15:22:50    220s] [NR-eGR] ============ Routing rule table ============
[05/04 15:22:50    220s] [NR-eGR] Rule id: 0  Nets: 14334
[05/04 15:22:50    220s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:22:50    220s] (I)                    Layer    2    3 
[05/04 15:22:50    220s] (I)                    Pitch  400  400 
[05/04 15:22:50    220s] (I)             #Used tracks    1    1 
[05/04 15:22:50    220s] (I)       #Fully used tracks    1    1 
[05/04 15:22:50    220s] [NR-eGR] ========================================
[05/04 15:22:50    220s] [NR-eGR] 
[05/04 15:22:50    220s] (I)      =============== Blocked Tracks ===============
[05/04 15:22:50    220s] (I)      +-------+---------+----------+---------------+
[05/04 15:22:50    220s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:22:50    220s] (I)      +-------+---------+----------+---------------+
[05/04 15:22:50    220s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:22:50    220s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:22:50    220s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:22:50    220s] (I)      +-------+---------+----------+---------------+
[05/04 15:22:50    220s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2200.68 MB )
[05/04 15:22:50    220s] (I)      Reset routing kernel
[05/04 15:22:50    220s] (I)      Started Global Routing ( Curr Mem: 2200.68 MB )
[05/04 15:22:50    220s] (I)      totalPins=47606  totalGlobalPin=44239 (92.93%)
[05/04 15:22:50    220s] (I)      total 2D Cap : 572639 = (310330 H, 262309 V)
[05/04 15:22:50    220s] [NR-eGR] Layer group 1: route 14334 net(s) in layer range [2, 3]
[05/04 15:22:50    220s] (I)      
[05/04 15:22:50    220s] (I)      ============  Phase 1a Route ============
[05/04 15:22:50    220s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:22:50    220s] (I)      Usage: 187518 = (85372 H, 102146 V) = (27.51% H, 38.94% V) = (3.073e+05um H, 3.677e+05um V)
[05/04 15:22:50    220s] (I)      
[05/04 15:22:50    220s] (I)      ============  Phase 1b Route ============
[05/04 15:22:50    220s] (I)      Usage: 188097 = (85763 H, 102334 V) = (27.64% H, 39.01% V) = (3.087e+05um H, 3.684e+05um V)
[05/04 15:22:50    220s] (I)      Overflow of layer group 1: 0.74% H + 9.82% V. EstWL: 6.771492e+05um
[05/04 15:22:50    220s] (I)      Congestion metric : 0.74%H 9.82%V, 10.56%HV
[05/04 15:22:50    220s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:22:50    220s] (I)      
[05/04 15:22:50    220s] (I)      ============  Phase 1c Route ============
[05/04 15:22:50    220s] (I)      Level2 Grid: 42 x 42
[05/04 15:22:50    220s] (I)      Usage: 188114 = (85780 H, 102334 V) = (27.64% H, 39.01% V) = (3.088e+05um H, 3.684e+05um V)
[05/04 15:22:50    220s] (I)      
[05/04 15:22:50    220s] (I)      ============  Phase 1d Route ============
[05/04 15:22:50    220s] (I)      Usage: 188129 = (85795 H, 102334 V) = (27.65% H, 39.01% V) = (3.089e+05um H, 3.684e+05um V)
[05/04 15:22:50    220s] (I)      
[05/04 15:22:50    220s] (I)      ============  Phase 1e Route ============
[05/04 15:22:50    220s] (I)      Usage: 188129 = (85795 H, 102334 V) = (27.65% H, 39.01% V) = (3.089e+05um H, 3.684e+05um V)
[05/04 15:22:50    220s] [NR-eGR] Early Global Route overflow of layer group 1: 0.73% H + 9.64% V. EstWL: 6.772644e+05um
[05/04 15:22:50    220s] (I)      
[05/04 15:22:50    220s] (I)      ============  Phase 1l Route ============
[05/04 15:22:50    220s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:22:50    220s] (I)      Layer  2:     275437    120917      5385           0      395010    ( 0.00%) 
[05/04 15:22:50    220s] (I)      Layer  3:     325377     85732       286           0      395010    ( 0.00%) 
[05/04 15:22:50    220s] (I)      Total:        600814    206649      5671           0      790020    ( 0.00%) 
[05/04 15:22:50    220s] (I)      
[05/04 15:22:50    220s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:22:50    220s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/04 15:22:50    220s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:22:50    220s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[05/04 15:22:50    220s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:22:50    220s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:22:50    220s] [NR-eGR]      M2 ( 2)      2937( 6.69%)        88( 0.20%)         2( 0.00%)   ( 6.90%) 
[05/04 15:22:50    220s] [NR-eGR]      M3 ( 3)       178( 0.41%)         3( 0.01%)         0( 0.00%)   ( 0.41%) 
[05/04 15:22:50    220s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:22:50    220s] [NR-eGR]        Total      3115( 3.55%)        91( 0.10%)         2( 0.00%)   ( 3.65%) 
[05/04 15:22:50    220s] [NR-eGR] 
[05/04 15:22:50    220s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2203.68 MB )
[05/04 15:22:50    220s] (I)      total 2D Cap : 598383 = (327438 H, 270945 V)
[05/04 15:22:50    220s] [NR-eGR] Overflow after Early Global Route 0.41% H + 6.86% V
[05/04 15:22:50    220s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 2203.7M
[05/04 15:22:50    220s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.442, REAL:0.446, MEM:2203.7M, EPOCH TIME: 1714850570.681925
[05/04 15:22:50    220s] OPERPROF: Starting HotSpotCal at level 1, MEM:2203.7M, EPOCH TIME: 1714850570.681953
[05/04 15:22:50    220s] [hotspot] +------------+---------------+---------------+
[05/04 15:22:50    220s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:22:50    220s] [hotspot] +------------+---------------+---------------+
[05/04 15:22:50    220s] [hotspot] | normalized |         37.89 |        248.56 |
[05/04 15:22:50    220s] [hotspot] +------------+---------------+---------------+
[05/04 15:22:50    220s] Local HotSpot Analysis: normalized max congestion hotspot area = 37.89, normalized total congestion hotspot area = 248.56 (area is in unit of 4 std-cell row bins)
[05/04 15:22:50    220s] [hotspot] max/total 37.89/248.56, big hotspot (>10) total 136.11
[05/04 15:22:50    220s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:22:50    220s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:50    220s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:22:50    220s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:50    220s] [hotspot] |  1  |    15.60   390.00   116.40   591.60 |       46.33   |
[05/04 15:22:50    220s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:50    220s] [hotspot] |  2  |   188.40   433.20   246.00   591.60 |       26.00   |
[05/04 15:22:50    220s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:50    220s] [hotspot] |  3  |   476.40   519.60   534.00   620.40 |       16.78   |
[05/04 15:22:50    220s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:50    220s] [hotspot] |  4  |   274.80   447.60   318.00   548.40 |       14.89   |
[05/04 15:22:50    220s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:50    220s] [hotspot] |  5  |   490.80   130.80   548.40   217.20 |       14.56   |
[05/04 15:22:50    220s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:22:50    220s] Top 5 hotspots total area: 118.56
[05/04 15:22:50    220s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.009, MEM:2203.7M, EPOCH TIME: 1714850570.690637
[05/04 15:22:50    220s] 
[05/04 15:22:50    220s] === incrementalPlace Internal Loop 1 ===
[05/04 15:22:50    220s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/04 15:22:50    220s] OPERPROF: Starting IPInitSPData at level 1, MEM:2203.7M, EPOCH TIME: 1714850570.691356
[05/04 15:22:50    220s] Processing tracks to init pin-track alignment.
[05/04 15:22:50    220s] z: 2, totalTracks: 1
[05/04 15:22:50    220s] z: 4, totalTracks: 1
[05/04 15:22:50    220s] z: 6, totalTracks: 1
[05/04 15:22:50    220s] z: 8, totalTracks: 1
[05/04 15:22:50    220s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:22:50    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2203.7M, EPOCH TIME: 1714850570.707966
[05/04 15:22:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:22:50    220s] 
[05/04 15:22:50    220s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:22:50    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.027, MEM:2203.7M, EPOCH TIME: 1714850570.735047
[05/04 15:22:50    220s] OPERPROF:   Starting post-place ADS at level 2, MEM:2203.7M, EPOCH TIME: 1714850570.735170
[05/04 15:22:50    220s] ADSU 0.304 -> 0.304. site 378225.000 -> 378225.000. GS 28.800
[05/04 15:22:50    220s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.051, MEM:2203.7M, EPOCH TIME: 1714850570.785707
[05/04 15:22:50    220s] OPERPROF:   Starting spMPad at level 2, MEM:2197.7M, EPOCH TIME: 1714850570.786832
[05/04 15:22:50    220s] OPERPROF:     Starting spContextMPad at level 3, MEM:2197.7M, EPOCH TIME: 1714850570.788074
[05/04 15:22:50    220s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2197.7M, EPOCH TIME: 1714850570.788142
[05/04 15:22:50    220s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.010, MEM:2197.7M, EPOCH TIME: 1714850570.796932
[05/04 15:22:50    220s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2197.7M, EPOCH TIME: 1714850570.805696
[05/04 15:22:50    220s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.001, REAL:0.001, MEM:2197.7M, EPOCH TIME: 1714850570.807192
[05/04 15:22:50    220s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2197.7M, EPOCH TIME: 1714850570.809220
[05/04 15:22:50    220s] no activity file in design. spp won't run.
[05/04 15:22:50    220s] [spp] 0
[05/04 15:22:50    220s] [adp] 0:1:1:3
[05/04 15:22:50    220s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.006, REAL:0.006, MEM:2197.7M, EPOCH TIME: 1714850570.814836
[05/04 15:22:50    220s] SP #FI/SF FL/PI 0/0 13866/0
[05/04 15:22:50    220s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.126, REAL:0.127, MEM:2197.7M, EPOCH TIME: 1714850570.818100
[05/04 15:22:50    220s] PP off. flexM 0
[05/04 15:22:50    220s] OPERPROF: Starting CDPad at level 1, MEM:2197.7M, EPOCH TIME: 1714850570.834807
[05/04 15:22:50    220s] 3DP is on.
[05/04 15:22:50    220s] 3DP (1, 3) DPT Adjust 1. 0.801, 0.787, delta 0.013. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/04 15:22:51    221s] CDPadU 0.556 -> 0.652. R=0.304, N=13866, GS=3.600
[05/04 15:22:51    221s] OPERPROF: Finished CDPad at level 1, CPU:0.255, REAL:0.256, MEM:2199.7M, EPOCH TIME: 1714850571.090400
[05/04 15:22:51    221s] OPERPROF: Starting InitSKP at level 1, MEM:2199.7M, EPOCH TIME: 1714850571.090562
[05/04 15:22:51    221s] no activity file in design. spp won't run.
[05/04 15:22:51    221s] no activity file in design. spp won't run.
[05/04 15:22:53    223s] *** Finished SKP initialization (cpu=0:00:02.2, real=0:00:02.0)***
[05/04 15:22:53    223s] OPERPROF: Finished InitSKP at level 1, CPU:2.155, REAL:2.163, MEM:2209.6M, EPOCH TIME: 1714850573.254033
[05/04 15:22:53    223s] NP #FI/FS/SF FL/PI: 0/0/0 13866/0
[05/04 15:22:53    223s] no activity file in design. spp won't run.
[05/04 15:22:53    223s] 
[05/04 15:22:53    223s] AB Est...
[05/04 15:22:53    223s] OPERPROF: Starting npPlace at level 1, MEM:2214.0M, EPOCH TIME: 1714850573.324321
[05/04 15:22:53    223s] OPERPROF: Finished npPlace at level 1, CPU:0.069, REAL:0.069, MEM:2227.7M, EPOCH TIME: 1714850573.393402
[05/04 15:22:53    223s] Iteration  4: Skipped, with CDP Off
[05/04 15:22:53    223s] 
[05/04 15:22:53    223s] AB Est...
[05/04 15:22:53    223s] OPERPROF: Starting npPlace at level 1, MEM:2227.7M, EPOCH TIME: 1714850573.430523
[05/04 15:22:53    223s] OPERPROF: Finished npPlace at level 1, CPU:0.064, REAL:0.064, MEM:2227.7M, EPOCH TIME: 1714850573.494321
[05/04 15:22:53    223s] Iteration  5: Skipped, with CDP Off
[05/04 15:22:53    223s] 
[05/04 15:22:53    223s] AB Est...
[05/04 15:22:53    223s] OPERPROF: Starting npPlace at level 1, MEM:2227.7M, EPOCH TIME: 1714850573.531252
[05/04 15:22:53    223s] OPERPROF: Finished npPlace at level 1, CPU:0.066, REAL:0.066, MEM:2227.7M, EPOCH TIME: 1714850573.597047
[05/04 15:22:53    223s] Iteration  6: Skipped, with CDP Off
[05/04 15:22:53    223s] OPERPROF: Starting npPlace at level 1, MEM:2227.7M, EPOCH TIME: 1714850573.711074
[05/04 15:22:53    223s] Starting Early Global Route supply map. mem = 2239.1M
[05/04 15:22:53    223s] (I)      ==================== Layers =====================
[05/04 15:22:53    223s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:53    223s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:22:53    223s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:53    223s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:22:53    223s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:22:53    223s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:22:53    223s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:22:53    223s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:22:53    223s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:22:53    223s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:22:53    223s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:22:53    223s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:53    223s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:22:53    223s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:22:53    223s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:22:53    223s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:22:53    223s] Finished Early Global Route supply map. mem = 2239.1M
[05/04 15:23:20    250s] Iteration  7: Total net bbox = 7.084e+05 (3.05e+05 4.04e+05)
[05/04 15:23:20    250s]               Est.  stn bbox = 7.556e+05 (3.30e+05 4.26e+05)
[05/04 15:23:20    250s]               cpu = 0:00:27.1 real = 0:00:27.0 mem = 2275.2M
[05/04 15:23:20    250s] OPERPROF: Finished npPlace at level 1, CPU:27.126, REAL:27.226, MEM:2275.2M, EPOCH TIME: 1714850600.937182
[05/04 15:23:20    250s] no activity file in design. spp won't run.
[05/04 15:23:20    250s] NP #FI/FS/SF FL/PI: 0/0/0 13866/0
[05/04 15:23:21    250s] no activity file in design. spp won't run.
[05/04 15:23:21    251s] OPERPROF: Starting npPlace at level 1, MEM:2259.2M, EPOCH TIME: 1714850601.138135
[05/04 15:23:36    266s] Iteration  8: Total net bbox = 7.177e+05 (3.07e+05 4.11e+05)
[05/04 15:23:36    266s]               Est.  stn bbox = 7.657e+05 (3.33e+05 4.33e+05)
[05/04 15:23:36    266s]               cpu = 0:00:14.9 real = 0:00:15.0 mem = 2249.2M
[05/04 15:23:36    266s] OPERPROF: Finished npPlace at level 1, CPU:14.977, REAL:15.014, MEM:2249.2M, EPOCH TIME: 1714850616.151848
[05/04 15:23:36    266s] Legalizing MH Cells... 0 / 0 (level 6)
[05/04 15:23:36    266s] No instances found in the vector
[05/04 15:23:36    266s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2249.2M, DRC: 0)
[05/04 15:23:36    266s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:23:36    266s] no activity file in design. spp won't run.
[05/04 15:23:36    266s] NP #FI/FS/SF FL/PI: 0/0/0 13866/0
[05/04 15:23:36    266s] no activity file in design. spp won't run.
[05/04 15:23:36    266s] OPERPROF: Starting npPlace at level 1, MEM:2249.2M, EPOCH TIME: 1714850616.346387
[05/04 15:24:00    289s] Iteration  9: Total net bbox = 7.237e+05 (3.10e+05 4.13e+05)
[05/04 15:24:00    289s]               Est.  stn bbox = 7.719e+05 (3.36e+05 4.36e+05)
[05/04 15:24:00    289s]               cpu = 0:00:23.6 real = 0:00:24.0 mem = 2274.5M
[05/04 15:24:00    289s] OPERPROF: Finished npPlace at level 1, CPU:23.593, REAL:23.692, MEM:2274.5M, EPOCH TIME: 1714850640.038110
[05/04 15:24:00    289s] Legalizing MH Cells... 0 / 0 (level 7)
[05/04 15:24:00    289s] No instances found in the vector
[05/04 15:24:00    289s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2274.5M, DRC: 0)
[05/04 15:24:00    289s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:24:00    289s] no activity file in design. spp won't run.
[05/04 15:24:00    289s] NP #FI/FS/SF FL/PI: 0/0/0 13866/0
[05/04 15:24:00    289s] no activity file in design. spp won't run.
[05/04 15:24:00    289s] OPERPROF: Starting npPlace at level 1, MEM:2274.5M, EPOCH TIME: 1714850640.234195
[05/04 15:24:15    305s] Iteration 10: Total net bbox = 7.357e+05 (3.16e+05 4.20e+05)
[05/04 15:24:15    305s]               Est.  stn bbox = 7.844e+05 (3.42e+05 4.43e+05)
[05/04 15:24:15    305s]               cpu = 0:00:15.3 real = 0:00:15.0 mem = 2297.8M
[05/04 15:24:15    305s] OPERPROF: Finished npPlace at level 1, CPU:15.304, REAL:15.370, MEM:2297.8M, EPOCH TIME: 1714850655.604437
[05/04 15:24:15    305s] Legalizing MH Cells... 0 / 0 (level 8)
[05/04 15:24:15    305s] No instances found in the vector
[05/04 15:24:15    305s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2297.8M, DRC: 0)
[05/04 15:24:15    305s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:24:15    305s] no activity file in design. spp won't run.
[05/04 15:24:15    305s] NP #FI/FS/SF FL/PI: 0/0/0 13866/0
[05/04 15:24:15    305s] no activity file in design. spp won't run.
[05/04 15:24:15    305s] OPERPROF: Starting npPlace at level 1, MEM:2297.8M, EPOCH TIME: 1714850655.798777
[05/04 15:24:15    305s] GP RA stats: MHOnly 0 nrInst 13866 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/04 15:24:20    310s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2290.8M, EPOCH TIME: 1714850660.556695
[05/04 15:24:20    310s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2290.8M, EPOCH TIME: 1714850660.556845
[05/04 15:24:20    310s] Iteration 11: Total net bbox = 7.214e+05 (3.05e+05 4.17e+05)
[05/04 15:24:20    310s]               Est.  stn bbox = 7.688e+05 (3.29e+05 4.39e+05)
[05/04 15:24:20    310s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 2290.8M
[05/04 15:24:20    310s] OPERPROF: Finished npPlace at level 1, CPU:4.737, REAL:4.762, MEM:2290.8M, EPOCH TIME: 1714850660.561067
[05/04 15:24:20    310s] Legalizing MH Cells... 0 / 0 (level 9)
[05/04 15:24:20    310s] No instances found in the vector
[05/04 15:24:20    310s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2274.8M, DRC: 0)
[05/04 15:24:20    310s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:24:20    310s] Move report: Timing Driven Placement moves 13866 insts, mean move: 54.74 um, max move: 399.11 um 
[05/04 15:24:20    310s] 	Max move on inst (u_ibex_core/FE_OFC755_boot_addr_i_23): (204.40, 663.60) --> (10.49, 458.40)
[05/04 15:24:20    310s] no activity file in design. spp won't run.
[05/04 15:24:20    310s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2274.8M, EPOCH TIME: 1714850660.610152
[05/04 15:24:20    310s] Saved padding area to DB
[05/04 15:24:20    310s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2274.8M, EPOCH TIME: 1714850660.612059
[05/04 15:24:20    310s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.007, MEM:2274.8M, EPOCH TIME: 1714850660.618733
[05/04 15:24:20    310s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2274.8M, EPOCH TIME: 1714850660.624215
[05/04 15:24:20    310s] *Info(CAP): clkGateAware moves 7 insts, mean move: 26.90 um, max move: 67.03 um
[05/04 15:24:20    310s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate): (624.39, 605.98) --> (678.44, 593.00)
[05/04 15:24:20    310s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.009, REAL:0.009, MEM:2274.8M, EPOCH TIME: 1714850660.633057
[05/04 15:24:20    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:20    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:20    310s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2274.8M, EPOCH TIME: 1714850660.636123
[05/04 15:24:20    310s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2274.8M, EPOCH TIME: 1714850660.636268
[05/04 15:24:20    310s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.028, REAL:0.028, MEM:2274.8M, EPOCH TIME: 1714850660.638180
[05/04 15:24:20    310s] 
[05/04 15:24:20    310s] Finished Incremental Placement (cpu=0:01:30, real=0:01:30, mem=2274.8M)
[05/04 15:24:20    310s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/04 15:24:20    310s] Type 'man IMPSP-9025' for more detail.
[05/04 15:24:20    310s] CongRepair sets shifter mode to gplace
[05/04 15:24:20    310s] TDRefine: refinePlace mode is spiral
[05/04 15:24:20    310s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2274.8M, EPOCH TIME: 1714850660.641338
[05/04 15:24:20    310s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2274.8M, EPOCH TIME: 1714850660.641426
[05/04 15:24:20    310s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2274.8M, EPOCH TIME: 1714850660.641462
[05/04 15:24:20    310s] Processing tracks to init pin-track alignment.
[05/04 15:24:20    310s] z: 2, totalTracks: 1
[05/04 15:24:20    310s] z: 4, totalTracks: 1
[05/04 15:24:20    310s] z: 6, totalTracks: 1
[05/04 15:24:20    310s] z: 8, totalTracks: 1
[05/04 15:24:20    310s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:24:20    310s] All LLGs are deleted
[05/04 15:24:20    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:20    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:20    310s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2274.8M, EPOCH TIME: 1714850660.654620
[05/04 15:24:20    310s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2274.8M, EPOCH TIME: 1714850660.654829
[05/04 15:24:20    310s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2274.8M, EPOCH TIME: 1714850660.659059
[05/04 15:24:20    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:20    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:20    310s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2274.8M, EPOCH TIME: 1714850660.659848
[05/04 15:24:20    310s] Max number of tech site patterns supported in site array is 256.
[05/04 15:24:20    310s] Core basic site is IBM13SITE
[05/04 15:24:20    310s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2274.8M, EPOCH TIME: 1714850660.678884
[05/04 15:24:20    310s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:24:20    310s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:24:20    310s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.016, REAL:0.017, MEM:2274.8M, EPOCH TIME: 1714850660.695428
[05/04 15:24:20    310s] Fast DP-INIT is on for default
[05/04 15:24:20    310s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:24:20    310s] Atter site array init, number of instance map data is 0.
[05/04 15:24:20    310s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.044, REAL:0.044, MEM:2274.8M, EPOCH TIME: 1714850660.703895
[05/04 15:24:20    310s] 
[05/04 15:24:20    310s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:20    310s] OPERPROF:         Starting CMU at level 5, MEM:2274.8M, EPOCH TIME: 1714850660.707523
[05/04 15:24:20    310s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2274.8M, EPOCH TIME: 1714850660.708923
[05/04 15:24:20    310s] 
[05/04 15:24:20    310s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:24:20    310s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.052, REAL:0.052, MEM:2274.8M, EPOCH TIME: 1714850660.711311
[05/04 15:24:20    310s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2274.8M, EPOCH TIME: 1714850660.711374
[05/04 15:24:20    310s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2274.8M, EPOCH TIME: 1714850660.711651
[05/04 15:24:20    310s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2274.8MB).
[05/04 15:24:20    310s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.073, REAL:0.073, MEM:2274.8M, EPOCH TIME: 1714850660.714526
[05/04 15:24:20    310s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.073, REAL:0.073, MEM:2274.8M, EPOCH TIME: 1714850660.714547
[05/04 15:24:20    310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.3
[05/04 15:24:20    310s] OPERPROF:   Starting RefinePlace at level 2, MEM:2274.8M, EPOCH TIME: 1714850660.714579
[05/04 15:24:20    310s] *** Starting refinePlace (0:05:10 mem=2274.8M) ***
[05/04 15:24:20    310s] Total net bbox length = 7.324e+05 (3.130e+05 4.194e+05) (ext = 3.928e+04)
[05/04 15:24:20    310s] 
[05/04 15:24:20    310s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:20    310s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:24:20    310s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:20    310s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:20    310s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2274.8M, EPOCH TIME: 1714850660.749317
[05/04 15:24:20    310s] Starting refinePlace ...
[05/04 15:24:20    310s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:20    310s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:20    310s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2274.8M, EPOCH TIME: 1714850660.790632
[05/04 15:24:20    310s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:24:20    310s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2274.8M, EPOCH TIME: 1714850660.790732
[05/04 15:24:20    310s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2274.8M, EPOCH TIME: 1714850660.791019
[05/04 15:24:20    310s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2274.8M, EPOCH TIME: 1714850660.791077
[05/04 15:24:20    310s] DDP markSite nrRow 205 nrJob 205
[05/04 15:24:20    310s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.002, REAL:0.002, MEM:2274.8M, EPOCH TIME: 1714850660.792639
[05/04 15:24:20    310s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.002, MEM:2274.8M, EPOCH TIME: 1714850660.792696
[05/04 15:24:20    310s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/04 15:24:20    310s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2274.8M, EPOCH TIME: 1714850660.816957
[05/04 15:24:20    310s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2274.8M, EPOCH TIME: 1714850660.817024
[05/04 15:24:20    310s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.008, REAL:0.008, MEM:2274.8M, EPOCH TIME: 1714850660.824616
[05/04 15:24:20    310s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:24:20    310s]  ** Cut row section real time 0:00:00.0.
[05/04 15:24:20    310s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.008, REAL:0.008, MEM:2274.8M, EPOCH TIME: 1714850660.824801
[05/04 15:24:21    310s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:24:21    310s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2274.8MB) @(0:05:10 - 0:05:11).
[05/04 15:24:21    310s] Move report: preRPlace moves 13863 insts, mean move: 0.19 um, max move: 6.19 um 
[05/04 15:24:21    310s] 	Max move on inst (gen_regfile_ff_register_file_i/FE_OFC2129_n2420): (72.17, 216.02) --> (68.40, 213.60)
[05/04 15:24:21    310s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/04 15:24:21    310s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:24:21    310s] Placement tweakage begins.
[05/04 15:24:21    310s] wire length = 7.842e+05
[05/04 15:24:21    311s] wire length = 7.656e+05
[05/04 15:24:21    311s] Placement tweakage ends.
[05/04 15:24:21    311s] Move report: tweak moves 1418 insts, mean move: 5.29 um, max move: 40.00 um 
[05/04 15:24:21    311s] 	Max move on inst (u_ibex_core/id_stage_i/controller_i/U300): (631.20, 606.00) --> (591.20, 606.00)
[05/04 15:24:21    311s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=2280.6MB) @(0:05:11 - 0:05:12).
[05/04 15:24:21    311s] 
[05/04 15:24:21    311s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:24:22    312s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:24:22    312s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:24:22    312s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:24:22    312s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[05/04 15:24:22    312s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:24:22    312s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2248.6MB) @(0:05:12 - 0:05:13).
[05/04 15:24:22    312s] Move report: Detail placement moves 13864 insts, mean move: 0.71 um, max move: 39.98 um 
[05/04 15:24:22    312s] 	Max move on inst (u_ibex_core/id_stage_i/controller_i/U300): (631.18, 606.00) --> (591.20, 606.00)
[05/04 15:24:22    312s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2248.6MB
[05/04 15:24:22    312s] Statistics of distance of Instance movement in refine placement:
[05/04 15:24:22    312s]   maximum (X+Y) =        39.98 um
[05/04 15:24:22    312s]   inst (u_ibex_core/id_stage_i/controller_i/U300) with max move: (631.179, 606.001) -> (591.2, 606)
[05/04 15:24:22    312s]   mean    (X+Y) =         0.71 um
[05/04 15:24:22    312s] Total instances flipped for legalization: 2
[05/04 15:24:22    312s] Summary Report:
[05/04 15:24:22    312s] Instances move: 13864 (out of 13866 movable)
[05/04 15:24:22    312s] Instances flipped: 2
[05/04 15:24:22    312s] Mean displacement: 0.71 um
[05/04 15:24:22    312s] Max displacement: 39.98 um (Instance: u_ibex_core/id_stage_i/controller_i/U300) (631.179, 606.001) -> (591.2, 606)
[05/04 15:24:22    312s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: OA21X2TS
[05/04 15:24:22    312s] Total instances moved : 13864
[05/04 15:24:22    312s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.206, REAL:2.215, MEM:2248.6M, EPOCH TIME: 1714850662.963977
[05/04 15:24:22    312s] Total net bbox length = 7.174e+05 (2.987e+05 4.187e+05) (ext = 3.914e+04)
[05/04 15:24:22    312s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2248.6MB
[05/04 15:24:22    312s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2248.6MB) @(0:05:10 - 0:05:13).
[05/04 15:24:22    312s] *** Finished refinePlace (0:05:13 mem=2248.6M) ***
[05/04 15:24:22    312s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.3
[05/04 15:24:22    312s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.250, REAL:2.259, MEM:2248.6M, EPOCH TIME: 1714850662.973101
[05/04 15:24:22    312s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2248.6M, EPOCH TIME: 1714850662.973133
[05/04 15:24:22    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13866).
[05/04 15:24:22    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:23    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:23    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:23    312s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.048, REAL:0.048, MEM:2208.6M, EPOCH TIME: 1714850663.021520
[05/04 15:24:23    312s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.371, REAL:2.380, MEM:2208.6M, EPOCH TIME: 1714850663.021655
[05/04 15:24:23    312s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2208.6M, EPOCH TIME: 1714850663.022279
[05/04 15:24:23    312s] Starting Early Global Route congestion estimation: mem = 2208.6M
[05/04 15:24:23    312s] (I)      ==================== Layers =====================
[05/04 15:24:23    312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:23    312s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:24:23    312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:23    312s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:24:23    312s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:24:23    312s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:24:23    312s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:24:23    312s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:24:23    312s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:24:23    312s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:24:23    312s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:24:23    312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:23    312s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:24:23    312s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:24:23    312s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:24:23    312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:23    312s] (I)      Started Import and model ( Curr Mem: 2208.59 MB )
[05/04 15:24:23    312s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:23    312s] (I)      == Non-default Options ==
[05/04 15:24:23    312s] (I)      Maximum routing layer                              : 3
[05/04 15:24:23    312s] (I)      Number of threads                                  : 1
[05/04 15:24:23    312s] (I)      Use non-blocking free Dbs wires                    : false
[05/04 15:24:23    312s] (I)      Method to set GCell size                           : row
[05/04 15:24:23    312s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:24:23    312s] (I)      Use row-based GCell size
[05/04 15:24:23    312s] (I)      Use row-based GCell align
[05/04 15:24:23    312s] (I)      layer 0 area = 89000
[05/04 15:24:23    312s] (I)      layer 1 area = 120000
[05/04 15:24:23    312s] (I)      layer 2 area = 120000
[05/04 15:24:23    312s] (I)      GCell unit size   : 3600
[05/04 15:24:23    312s] (I)      GCell multiplier  : 1
[05/04 15:24:23    312s] (I)      GCell row height  : 3600
[05/04 15:24:23    312s] (I)      Actual row height : 3600
[05/04 15:24:23    312s] (I)      GCell align ref   : 8400 8400
[05/04 15:24:23    312s] [NR-eGR] Track table information for default rule: 
[05/04 15:24:23    312s] [NR-eGR] M1 has single uniform track structure
[05/04 15:24:23    312s] [NR-eGR] M2 has single uniform track structure
[05/04 15:24:23    312s] [NR-eGR] M3 has single uniform track structure
[05/04 15:24:23    312s] [NR-eGR] MQ has single uniform track structure
[05/04 15:24:23    312s] [NR-eGR] MG has single uniform track structure
[05/04 15:24:23    312s] [NR-eGR] LY has single uniform track structure
[05/04 15:24:23    312s] [NR-eGR] E1 has single uniform track structure
[05/04 15:24:23    312s] [NR-eGR] MA has single uniform track structure
[05/04 15:24:23    312s] (I)      ============== Default via ===============
[05/04 15:24:23    312s] (I)      +---+------------------+-----------------+
[05/04 15:24:23    312s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:24:23    312s] (I)      +---+------------------+-----------------+
[05/04 15:24:23    312s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:24:23    312s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:24:23    312s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:24:23    312s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:24:23    312s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:24:23    312s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:24:23    312s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:24:23    312s] (I)      +---+------------------+-----------------+
[05/04 15:24:23    312s] [NR-eGR] Read 103980 PG shapes
[05/04 15:24:23    312s] [NR-eGR] Read 0 clock shapes
[05/04 15:24:23    312s] [NR-eGR] Read 0 other shapes
[05/04 15:24:23    312s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:24:23    312s] [NR-eGR] #Instance Blockages : 0
[05/04 15:24:23    312s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:24:23    312s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:24:23    312s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:24:23    312s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:24:23    312s] [NR-eGR] #Other Blockages    : 0
[05/04 15:24:23    312s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:24:23    312s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:24:23    312s] [NR-eGR] Read 14334 nets ( ignored 0 )
[05/04 15:24:23    312s] (I)      early_global_route_priority property id does not exist.
[05/04 15:24:23    312s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:24:23    312s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:24:23    312s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:24:23    312s] (I)      Number of ignored nets                =      0
[05/04 15:24:23    312s] (I)      Number of connected nets              =      0
[05/04 15:24:23    312s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:24:23    312s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:24:23    312s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:24:23    312s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:24:23    312s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:24:23    312s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:24:23    312s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:24:23    312s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:24:23    312s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:24:23    312s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:24:23    312s] (I)      Ndr track 0 does not exist
[05/04 15:24:23    312s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:24:23    312s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:24:23    312s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:24:23    312s] (I)      Site width          :   400  (dbu)
[05/04 15:24:23    312s] (I)      Row height          :  3600  (dbu)
[05/04 15:24:23    312s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:24:23    312s] (I)      GCell width         :  3600  (dbu)
[05/04 15:24:23    312s] (I)      GCell height        :  3600  (dbu)
[05/04 15:24:23    312s] (I)      Grid                :   210   210     3
[05/04 15:24:23    312s] (I)      Layer numbers       :     1     2     3
[05/04 15:24:23    312s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:24:23    312s] (I)      Horizontal capacity :     0     0  3600
[05/04 15:24:23    312s] (I)      Default wire width  :   160   200   200
[05/04 15:24:23    312s] (I)      Default wire space  :   160   200   200
[05/04 15:24:23    312s] (I)      Default wire pitch  :   320   400   400
[05/04 15:24:23    312s] (I)      Default pitch size  :   320   400   400
[05/04 15:24:23    312s] (I)      First track coord   :   200   200   200
[05/04 15:24:23    312s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/04 15:24:23    312s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:24:23    312s] (I)      Num of masks        :     1     1     1
[05/04 15:24:23    312s] (I)      Num of trim masks   :     0     0     0
[05/04 15:24:23    312s] (I)      --------------------------------------------------------
[05/04 15:24:23    312s] 
[05/04 15:24:23    312s] [NR-eGR] ============ Routing rule table ============
[05/04 15:24:23    312s] [NR-eGR] Rule id: 0  Nets: 14334
[05/04 15:24:23    312s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:24:23    312s] (I)                    Layer    2    3 
[05/04 15:24:23    312s] (I)                    Pitch  400  400 
[05/04 15:24:23    312s] (I)             #Used tracks    1    1 
[05/04 15:24:23    312s] (I)       #Fully used tracks    1    1 
[05/04 15:24:23    312s] [NR-eGR] ========================================
[05/04 15:24:23    312s] [NR-eGR] 
[05/04 15:24:23    312s] (I)      =============== Blocked Tracks ===============
[05/04 15:24:23    312s] (I)      +-------+---------+----------+---------------+
[05/04 15:24:23    312s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:24:23    312s] (I)      +-------+---------+----------+---------------+
[05/04 15:24:23    312s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:24:23    312s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:24:23    312s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:24:23    312s] (I)      +-------+---------+----------+---------------+
[05/04 15:24:23    312s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2216.21 MB )
[05/04 15:24:23    312s] (I)      Reset routing kernel
[05/04 15:24:23    312s] (I)      Started Global Routing ( Curr Mem: 2216.21 MB )
[05/04 15:24:23    312s] (I)      totalPins=47606  totalGlobalPin=47176 (99.10%)
[05/04 15:24:23    312s] (I)      total 2D Cap : 572639 = (310330 H, 262309 V)
[05/04 15:24:23    312s] [NR-eGR] Layer group 1: route 14334 net(s) in layer range [2, 3]
[05/04 15:24:23    312s] (I)      
[05/04 15:24:23    312s] (I)      ============  Phase 1a Route ============
[05/04 15:24:23    312s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:24:23    312s] (I)      Usage: 207524 = (86572 H, 120952 V) = (27.90% H, 46.11% V) = (3.117e+05um H, 4.354e+05um V)
[05/04 15:24:23    312s] (I)      
[05/04 15:24:23    312s] (I)      ============  Phase 1b Route ============
[05/04 15:24:23    313s] (I)      Usage: 208004 = (86848 H, 121156 V) = (27.99% H, 46.19% V) = (3.127e+05um H, 4.362e+05um V)
[05/04 15:24:23    313s] (I)      Overflow of layer group 1: 0.02% H + 5.19% V. EstWL: 7.488144e+05um
[05/04 15:24:23    313s] (I)      Congestion metric : 0.02%H 5.19%V, 5.21%HV
[05/04 15:24:23    313s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:24:23    313s] (I)      
[05/04 15:24:23    313s] (I)      ============  Phase 1c Route ============
[05/04 15:24:23    313s] (I)      Level2 Grid: 42 x 42
[05/04 15:24:23    313s] (I)      Usage: 208004 = (86848 H, 121156 V) = (27.99% H, 46.19% V) = (3.127e+05um H, 4.362e+05um V)
[05/04 15:24:23    313s] (I)      
[05/04 15:24:23    313s] (I)      ============  Phase 1d Route ============
[05/04 15:24:23    313s] (I)      Usage: 208806 = (87580 H, 121226 V) = (28.22% H, 46.21% V) = (3.153e+05um H, 4.364e+05um V)
[05/04 15:24:23    313s] (I)      
[05/04 15:24:23    313s] (I)      ============  Phase 1e Route ============
[05/04 15:24:23    313s] (I)      Usage: 208806 = (87580 H, 121226 V) = (28.22% H, 46.21% V) = (3.153e+05um H, 4.364e+05um V)
[05/04 15:24:23    313s] [NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 4.59% V. EstWL: 7.517016e+05um
[05/04 15:24:23    313s] (I)      
[05/04 15:24:23    313s] (I)      ============  Phase 1l Route ============
[05/04 15:24:23    313s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:24:23    313s] (I)      Layer  2:     275437    136813      2440           0      395010    ( 0.00%) 
[05/04 15:24:23    313s] (I)      Layer  3:     325377     87521        28           0      395010    ( 0.00%) 
[05/04 15:24:23    313s] (I)      Total:        600814    224334      2468           0      790020    ( 0.00%) 
[05/04 15:24:23    313s] (I)      
[05/04 15:24:23    313s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:24:23    313s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/04 15:24:23    313s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:24:23    313s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/04 15:24:23    313s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:24:23    313s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:24:23    313s] [NR-eGR]      M2 ( 2)      1754( 4.00%)        96( 0.22%)         2( 0.00%)   ( 4.22%) 
[05/04 15:24:23    313s] [NR-eGR]      M3 ( 3)        26( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/04 15:24:23    313s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:24:23    313s] [NR-eGR]        Total      1780( 2.03%)        96( 0.11%)         2( 0.00%)   ( 2.14%) 
[05/04 15:24:23    313s] [NR-eGR] 
[05/04 15:24:23    313s] (I)      Finished Global Routing ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2230.21 MB )
[05/04 15:24:23    313s] (I)      total 2D Cap : 598383 = (327438 H, 270945 V)
[05/04 15:24:23    313s] [NR-eGR] Overflow after Early Global Route 0.06% H + 4.20% V
[05/04 15:24:23    313s] Early Global Route congestion estimation runtime: 0.64 seconds, mem = 2230.2M
[05/04 15:24:23    313s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.637, REAL:0.644, MEM:2230.2M, EPOCH TIME: 1714850663.666007
[05/04 15:24:23    313s] OPERPROF: Starting HotSpotCal at level 1, MEM:2230.2M, EPOCH TIME: 1714850663.666043
[05/04 15:24:23    313s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:23    313s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:24:23    313s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:23    313s] [hotspot] | normalized |          0.89 |         13.78 |
[05/04 15:24:23    313s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:23    313s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 13.78 (area is in unit of 4 std-cell row bins)
[05/04 15:24:23    313s] [hotspot] max/total 0.89/13.78, big hotspot (>10) total 0.00
[05/04 15:24:23    313s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:24:23    313s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:23    313s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:24:23    313s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:23    313s] [hotspot] |  1  |   519.60   447.60   548.40   476.40 |        0.89   |
[05/04 15:24:23    313s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:23    313s] [hotspot] |  2  |   202.80   462.00   231.60   490.80 |        0.89   |
[05/04 15:24:23    313s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:23    313s] [hotspot] |  3  |   332.40   490.80   361.20   519.60 |        0.89   |
[05/04 15:24:23    313s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:23    313s] [hotspot] |  4  |   505.20   505.20   534.00   534.00 |        0.89   |
[05/04 15:24:23    313s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:23    313s] [hotspot] |  5  |   706.80   562.80   735.60   591.60 |        0.89   |
[05/04 15:24:23    313s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:23    313s] Top 5 hotspots total area: 4.44
[05/04 15:24:23    313s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.009, MEM:2246.2M, EPOCH TIME: 1714850663.674981
[05/04 15:24:23    313s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2246.2M, EPOCH TIME: 1714850663.677221
[05/04 15:24:23    313s] Starting Early Global Route wiring: mem = 2246.2M
[05/04 15:24:23    313s] (I)      ============= Track Assignment ============
[05/04 15:24:23    313s] (I)      Started Track Assignment (1T) ( Curr Mem: 2246.21 MB )
[05/04 15:24:23    313s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/04 15:24:23    313s] (I)      Run Multi-thread track assignment
[05/04 15:24:23    313s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2246.21 MB )
[05/04 15:24:23    313s] (I)      Started Export ( Curr Mem: 2246.21 MB )
[05/04 15:24:23    313s] [NR-eGR]             Length (um)    Vias 
[05/04 15:24:23    313s] [NR-eGR] --------------------------------
[05/04 15:24:23    313s] [NR-eGR]  M1  (1H)             0   47199 
[05/04 15:24:23    313s] [NR-eGR]  M2  (2V)        446745   88929 
[05/04 15:24:23    313s] [NR-eGR]  M3  (3H)        337502       0 
[05/04 15:24:23    313s] [NR-eGR]  MQ  (4V)             0       0 
[05/04 15:24:23    313s] [NR-eGR]  MG  (5H)             0       0 
[05/04 15:24:23    313s] [NR-eGR]  LY  (6V)             0       0 
[05/04 15:24:23    313s] [NR-eGR]  E1  (7H)             0       0 
[05/04 15:24:23    313s] [NR-eGR]  MA  (8V)             0       0 
[05/04 15:24:23    313s] [NR-eGR] --------------------------------
[05/04 15:24:23    313s] [NR-eGR]      Total       784247  136128 
[05/04 15:24:23    313s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:24:23    313s] [NR-eGR] Total half perimeter of net bounding box: 717387um
[05/04 15:24:23    313s] [NR-eGR] Total length: 784247um, number of vias: 136128
[05/04 15:24:23    313s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:24:23    313s] [NR-eGR] Total eGR-routed clock nets wire length: 30314um, number of vias: 6684
[05/04 15:24:23    313s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:24:24    313s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2246.21 MB )
[05/04 15:24:24    313s] Early Global Route wiring runtime: 0.35 seconds, mem = 2246.2M
[05/04 15:24:24    313s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.351, REAL:0.354, MEM:2246.2M, EPOCH TIME: 1714850664.030745
[05/04 15:24:24    313s] 0 delay mode for cte disabled.
[05/04 15:24:24    313s] SKP cleared!
[05/04 15:24:24    313s] 
[05/04 15:24:24    313s] *** Finished incrementalPlace (cpu=0:01:34, real=0:01:35)***
[05/04 15:24:24    313s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2246.2M, EPOCH TIME: 1714850664.063781
[05/04 15:24:24    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:24    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:24    313s] All LLGs are deleted
[05/04 15:24:24    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:24    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:24    313s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2246.2M, EPOCH TIME: 1714850664.063933
[05/04 15:24:24    313s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2246.2M, EPOCH TIME: 1714850664.063970
[05/04 15:24:24    313s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:2203.2M, EPOCH TIME: 1714850664.067828
[05/04 15:24:24    313s] Start to check current routing status for nets...
[05/04 15:24:24    313s] All nets are already routed correctly.
[05/04 15:24:24    313s] End to check current routing status for nets (mem=2203.2M)
[05/04 15:24:24    313s] Extraction called for design 'ibex_top' of instances=13866 and nets=16581 using extraction engine 'preRoute' .
[05/04 15:24:24    313s] PreRoute RC Extraction called for design ibex_top.
[05/04 15:24:24    313s] RC Extraction called in multi-corner(1) mode.
[05/04 15:24:24    313s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:24:24    313s] Type 'man IMPEXT-6197' for more detail.
[05/04 15:24:24    313s] RCMode: PreRoute
[05/04 15:24:24    313s]       RC Corner Indexes            0   
[05/04 15:24:24    313s] Capacitance Scaling Factor   : 1.00000 
[05/04 15:24:24    313s] Resistance Scaling Factor    : 1.00000 
[05/04 15:24:24    313s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 15:24:24    313s] Clock Res. Scaling Factor    : 1.00000 
[05/04 15:24:24    313s] Shrink Factor                : 1.00000
[05/04 15:24:24    313s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:24:24    313s] 
[05/04 15:24:24    313s] Trim Metal Layers:
[05/04 15:24:24    313s] LayerId::1 widthSet size::1
[05/04 15:24:24    313s] LayerId::2 widthSet size::1
[05/04 15:24:24    313s] LayerId::3 widthSet size::1
[05/04 15:24:24    313s] LayerId::4 widthSet size::1
[05/04 15:24:24    313s] LayerId::5 widthSet size::1
[05/04 15:24:24    313s] LayerId::6 widthSet size::1
[05/04 15:24:24    313s] LayerId::7 widthSet size::1
[05/04 15:24:24    313s] LayerId::8 widthSet size::1
[05/04 15:24:24    313s] Updating RC grid for preRoute extraction ...
[05/04 15:24:24    313s] eee: pegSigSF::1.070000
[05/04 15:24:24    313s] Initializing multi-corner resistance tables ...
[05/04 15:24:24    313s] eee: l::1 avDens::0.107180 usedTrk::4253.973466 availTrk::39690.000000 sigTrk::4253.973466
[05/04 15:24:24    313s] eee: l::2 avDens::0.354881 usedTrk::12520.185218 availTrk::35280.000000 sigTrk::12520.185218
[05/04 15:24:24    313s] eee: l::3 avDens::0.259950 usedTrk::9498.564796 availTrk::36540.000000 sigTrk::9498.564796
[05/04 15:24:24    313s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:24:24    313s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:24:24    313s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:24:24    313s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:24:24    313s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:24:24    313s] {RT typical_rc 0 3 3 0}
[05/04 15:24:24    313s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:24:24    313s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2203.215M)
[05/04 15:24:24    314s] Compute RC Scale Done ...
[05/04 15:24:24    314s] **optDesign ... cpu = 0:02:25, real = 0:02:26, mem = 1850.5M, totSessionCpu=0:05:14 **
[05/04 15:24:24    314s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:24:24    314s] #################################################################################
[05/04 15:24:24    314s] # Design Stage: PreRoute
[05/04 15:24:24    314s] # Design Name: ibex_top
[05/04 15:24:24    314s] # Design Mode: 130nm
[05/04 15:24:24    314s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:24:24    314s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:24:24    314s] # Signoff Settings: SI Off 
[05/04 15:24:24    314s] #################################################################################
[05/04 15:24:25    314s] Calculate delays in Single mode...
[05/04 15:24:25    315s] Topological Sorting (REAL = 0:00:00.0, MEM = 2210.8M, InitMEM = 2210.8M)
[05/04 15:24:25    315s] Start delay calculation (fullDC) (1 T). (MEM=2210.83)
[05/04 15:24:25    315s] End AAE Lib Interpolated Model. (MEM=2210.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:24:27    317s] Total number of fetched objects 16150
[05/04 15:24:27    317s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:24:27    317s] End delay calculation. (MEM=2226.53 CPU=0:00:02.0 REAL=0:00:02.0)
[05/04 15:24:27    317s] End delay calculation (fullDC). (MEM=2226.53 CPU=0:00:02.4 REAL=0:00:02.0)
[05/04 15:24:27    317s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 2226.5M) ***
[05/04 15:24:28    317s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:38.1/0:01:38.4 (1.0), totSession cpu/real = 0:05:17.9/0:05:53.2 (0.9), mem = 2226.5M
[05/04 15:24:28    317s] 
[05/04 15:24:28    317s] =============================================================================================
[05/04 15:24:28    317s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.16-s078_1
[05/04 15:24:28    317s] =============================================================================================
[05/04 15:24:28    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:24:28    317s] ---------------------------------------------------------------------------------------------
[05/04 15:24:28    317s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:28    317s] [ ExtractRC              ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:24:28    317s] [ TimingUpdate           ]      4   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/04 15:24:28    317s] [ FullDelayCalc          ]      1   0:00:03.1  (   3.1 % )     0:00:03.1 /  0:00:03.1    1.0
[05/04 15:24:28    317s] [ MISC                   ]          0:01:34.1  (  95.6 % )     0:01:34.1 /  0:01:33.7    1.0
[05/04 15:24:28    317s] ---------------------------------------------------------------------------------------------
[05/04 15:24:28    317s]  IncrReplace #1 TOTAL               0:01:38.4  ( 100.0 % )     0:01:38.4 /  0:01:38.1    1.0
[05/04 15:24:28    317s] ---------------------------------------------------------------------------------------------
[05/04 15:24:28    317s] 
[05/04 15:24:28    318s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:28    318s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:24:28    318s] Deleting Lib Analyzer.
[05/04 15:24:28    318s] Begin: GigaOpt DRV Optimization
[05/04 15:24:28    318s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[05/04 15:24:28    318s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:18.3/0:05:53.6 (0.9), mem = 2226.5M
[05/04 15:24:28    318s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:24:28    318s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:28    318s] Type 'man IMPECO-560' for more detail.
[05/04 15:24:28    318s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:24:28    318s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:24:28    318s] *Info: 10 ununiquified hinsts
[05/04 15:24:28    318s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:24:28    318s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:24:28    318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.8
[05/04 15:24:28    318s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:24:28    318s] ### Creating PhyDesignMc. totSessionCpu=0:05:18 mem=2226.5M
[05/04 15:24:28    318s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:24:28    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.5M, EPOCH TIME: 1714850668.738680
[05/04 15:24:28    318s] Processing tracks to init pin-track alignment.
[05/04 15:24:28    318s] z: 2, totalTracks: 1
[05/04 15:24:28    318s] z: 4, totalTracks: 1
[05/04 15:24:28    318s] z: 6, totalTracks: 1
[05/04 15:24:28    318s] z: 8, totalTracks: 1
[05/04 15:24:28    318s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:24:28    318s] All LLGs are deleted
[05/04 15:24:28    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:28    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:28    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2226.5M, EPOCH TIME: 1714850668.751961
[05/04 15:24:28    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2226.5M, EPOCH TIME: 1714850668.752196
[05/04 15:24:28    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.5M, EPOCH TIME: 1714850668.756404
[05/04 15:24:28    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:28    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:28    318s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2226.5M, EPOCH TIME: 1714850668.757264
[05/04 15:24:28    318s] Max number of tech site patterns supported in site array is 256.
[05/04 15:24:28    318s] Core basic site is IBM13SITE
[05/04 15:24:28    318s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2226.5M, EPOCH TIME: 1714850668.776924
[05/04 15:24:28    318s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:24:28    318s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:24:28    318s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.018, REAL:0.020, MEM:2226.5M, EPOCH TIME: 1714850668.797113
[05/04 15:24:28    318s] Fast DP-INIT is on for default
[05/04 15:24:28    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:24:28    318s] Atter site array init, number of instance map data is 0.
[05/04 15:24:28    318s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.046, REAL:0.049, MEM:2226.5M, EPOCH TIME: 1714850668.805821
[05/04 15:24:28    318s] 
[05/04 15:24:28    318s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:28    318s] OPERPROF:     Starting CMU at level 3, MEM:2226.5M, EPOCH TIME: 1714850668.809499
[05/04 15:24:28    318s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2226.5M, EPOCH TIME: 1714850668.810710
[05/04 15:24:28    318s] 
[05/04 15:24:28    318s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:24:28    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.057, MEM:2226.5M, EPOCH TIME: 1714850668.813146
[05/04 15:24:28    318s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.5M, EPOCH TIME: 1714850668.813208
[05/04 15:24:28    318s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2242.5M, EPOCH TIME: 1714850668.813686
[05/04 15:24:28    318s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2242.5MB).
[05/04 15:24:28    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.078, MEM:2242.5M, EPOCH TIME: 1714850668.816643
[05/04 15:24:28    318s] TotalInstCnt at PhyDesignMc Initialization: 13866
[05/04 15:24:28    318s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:19 mem=2242.5M
[05/04 15:24:28    318s] ### Creating RouteCongInterface, started
[05/04 15:24:28    318s] 
[05/04 15:24:28    318s] Creating Lib Analyzer ...
[05/04 15:24:29    318s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:24:29    318s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:24:29    318s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:24:29    318s] 
[05/04 15:24:29    318s] {RT typical_rc 0 3 3 0}
[05/04 15:24:29    319s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:19 mem=2242.5M
[05/04 15:24:29    319s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:19 mem=2242.5M
[05/04 15:24:29    319s] Creating Lib Analyzer, finished. 
[05/04 15:24:29    319s] 
[05/04 15:24:29    319s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/04 15:24:29    319s] 
[05/04 15:24:29    319s] #optDebug: {0, 1.000}
[05/04 15:24:29    319s] ### Creating RouteCongInterface, finished
[05/04 15:24:29    319s] ### Creating LA Mngr. totSessionCpu=0:05:19 mem=2242.5M
[05/04 15:24:29    319s] ### Creating LA Mngr, finished. totSessionCpu=0:05:19 mem=2242.5M
[05/04 15:24:30    319s] [GPS-DRV] Optimizer parameters ============================= 
[05/04 15:24:30    319s] [GPS-DRV] maxDensity (design): 0.95
[05/04 15:24:30    319s] [GPS-DRV] maxLocalDensity: 1.2
[05/04 15:24:30    319s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/04 15:24:30    319s] [GPS-DRV] All active and enabled setup views
[05/04 15:24:30    319s] [GPS-DRV]     typical
[05/04 15:24:30    319s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:24:30    319s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:24:30    319s] [GPS-DRV] maxFanoutLoad on
[05/04 15:24:30    319s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/04 15:24:30    319s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/04 15:24:30    319s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/04 15:24:30    319s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2261.6M, EPOCH TIME: 1714850670.144619
[05/04 15:24:30    319s] Found 0 hard placement blockage before merging.
[05/04 15:24:30    319s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2261.6M, EPOCH TIME: 1714850670.145222
[05/04 15:24:30    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:30    319s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:24:30    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:30    319s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:24:30    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:30    320s] Info: violation cost 167.134705 (cap = 34.210854, tran = 114.673912, len = 0.000000, fanout load = 18.250000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:24:30    320s] |   259|   701|    -1.82|    90|    90|    -0.01|    11|    11|     0|     0|    12.11|     0.00|       0|       0|       0| 30.43%|          |         |
[05/04 15:24:33    322s] Info: violation cost 4.869669 (cap = 0.369669, tran = 0.000000, len = 0.000000, fanout load = 4.500000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:24:33    323s] |     0|     0|     0.00|     7|     7|    -0.00|     7|     7|     0|     0|    12.19|     0.00|     188|       0|     193| 30.66%| 0:00:03.0|  2304.7M|
[05/04 15:24:33    323s] Info: violation cost 1.119669 (cap = 0.369669, tran = 0.000000, len = 0.000000, fanout load = 0.750000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:24:33    323s] |     0|     0|     0.00|     7|     7|    -0.00|     2|     2|     0|     0|    12.19|     0.00|       8|       0|       3| 30.67%| 0:00:00.0|  2304.7M|
[05/04 15:24:33    323s] Info: violation cost 0.369669 (cap = 0.369669, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:24:33    323s] |     0|     0|     0.00|     7|     7|    -0.00|     0|     0|     0|     0|    12.19|     0.00|       2|       0|       0| 30.67%| 0:00:00.0|  2304.7M|
[05/04 15:24:33    323s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s] ###############################################################################
[05/04 15:24:33    323s] #
[05/04 15:24:33    323s] #  Large fanout net report:  
[05/04 15:24:33    323s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/04 15:24:33    323s] #     - current density: 30.67
[05/04 15:24:33    323s] #
[05/04 15:24:33    323s] #  List of high fanout nets:
[05/04 15:24:33    323s] #
[05/04 15:24:33    323s] ###############################################################################
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s] =======================================================================
[05/04 15:24:33    323s]                 Reasons for remaining drv violations
[05/04 15:24:33    323s] =======================================================================
[05/04 15:24:33    323s] *info: Total 7 net(s) have violations which can't be fixed by DRV optimization.
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s] MultiBuffering failure reasons
[05/04 15:24:33    323s] ------------------------------------------------
[05/04 15:24:33    323s] *info:     7 net(s): Could not be fixed because the gain is not enough.
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s] *** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=2304.7M) ***
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2304.7M, EPOCH TIME: 1714850673.747384
[05/04 15:24:33    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14064).
[05/04 15:24:33    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:33    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:33    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:33    323s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.046, REAL:0.047, MEM:2299.7M, EPOCH TIME: 1714850673.794041
[05/04 15:24:33    323s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2299.7M, EPOCH TIME: 1714850673.800515
[05/04 15:24:33    323s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2299.7M, EPOCH TIME: 1714850673.800648
[05/04 15:24:33    323s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2299.7M, EPOCH TIME: 1714850673.817603
[05/04 15:24:33    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:33    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:33    323s] OPERPROF:       Starting CMU at level 4, MEM:2299.7M, EPOCH TIME: 1714850673.844071
[05/04 15:24:33    323s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:2299.7M, EPOCH TIME: 1714850673.845636
[05/04 15:24:33    323s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2299.7M, EPOCH TIME: 1714850673.848151
[05/04 15:24:33    323s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2299.7M, EPOCH TIME: 1714850673.848246
[05/04 15:24:33    323s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2299.7M, EPOCH TIME: 1714850673.848588
[05/04 15:24:33    323s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2299.7M, EPOCH TIME: 1714850673.851468
[05/04 15:24:33    323s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2299.7M, EPOCH TIME: 1714850673.851918
[05/04 15:24:33    323s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.051, REAL:0.051, MEM:2299.7M, EPOCH TIME: 1714850673.851989
[05/04 15:24:33    323s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.051, REAL:0.051, MEM:2299.7M, EPOCH TIME: 1714850673.852009
[05/04 15:24:33    323s] TDRefine: refinePlace mode is spiral
[05/04 15:24:33    323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.4
[05/04 15:24:33    323s] OPERPROF: Starting RefinePlace at level 1, MEM:2299.7M, EPOCH TIME: 1714850673.852048
[05/04 15:24:33    323s] *** Starting refinePlace (0:05:23 mem=2299.7M) ***
[05/04 15:24:33    323s] Total net bbox length = 7.180e+05 (2.989e+05 4.190e+05) (ext = 3.820e+04)
[05/04 15:24:33    323s] 
[05/04 15:24:33    323s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:33    323s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:24:33    323s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:33    323s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:33    323s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2299.7M, EPOCH TIME: 1714850673.879999
[05/04 15:24:33    323s] Starting refinePlace ...
[05/04 15:24:33    323s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:33    323s] One DDP V2 for no tweak run.
[05/04 15:24:33    323s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:33    323s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2299.7M, EPOCH TIME: 1714850673.923560
[05/04 15:24:33    323s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:24:33    323s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2299.7M, EPOCH TIME: 1714850673.923689
[05/04 15:24:33    323s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2299.7M, EPOCH TIME: 1714850673.923970
[05/04 15:24:33    323s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2299.7M, EPOCH TIME: 1714850673.924005
[05/04 15:24:33    323s] DDP markSite nrRow 205 nrJob 205
[05/04 15:24:33    323s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2299.7M, EPOCH TIME: 1714850673.925500
[05/04 15:24:33    323s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.002, MEM:2299.7M, EPOCH TIME: 1714850673.925553
[05/04 15:24:33    323s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/04 15:24:33    323s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2301.6M, EPOCH TIME: 1714850673.950786
[05/04 15:24:33    323s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2301.6M, EPOCH TIME: 1714850673.950857
[05/04 15:24:33    323s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.007, REAL:0.007, MEM:2301.6M, EPOCH TIME: 1714850673.958294
[05/04 15:24:33    323s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:24:33    323s]  ** Cut row section real time 0:00:00.0.
[05/04 15:24:33    323s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.008, REAL:0.008, MEM:2301.6M, EPOCH TIME: 1714850673.958464
[05/04 15:24:34    323s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:24:34    323s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2301.6MB) @(0:05:24 - 0:05:24).
[05/04 15:24:34    323s] Move report: preRPlace moves 266 insts, mean move: 0.83 um, max move: 6.80 um 
[05/04 15:24:34    323s] 	Max move on inst (u_ibex_core/load_store_unit_i/FE_OFC4704_data_rdata_i_1): (404.40, 742.80) --> (407.60, 739.20)
[05/04 15:24:34    323s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/04 15:24:34    323s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:24:34    323s] 
[05/04 15:24:34    323s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:24:35    324s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:24:35    324s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:24:35    324s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:24:35    324s] [CPU] RefinePlace/Spiral (cpu=0:00:00.6, real=0:00:01.0)
[05/04 15:24:35    324s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:24:35    324s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2285.6MB) @(0:05:24 - 0:05:25).
[05/04 15:24:35    324s] Move report: Detail placement moves 266 insts, mean move: 0.83 um, max move: 6.80 um 
[05/04 15:24:35    324s] 	Max move on inst (u_ibex_core/load_store_unit_i/FE_OFC4704_data_rdata_i_1): (404.40, 742.80) --> (407.60, 739.20)
[05/04 15:24:35    324s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2285.6MB
[05/04 15:24:35    324s] Statistics of distance of Instance movement in refine placement:
[05/04 15:24:35    324s]   maximum (X+Y) =         6.80 um
[05/04 15:24:35    324s]   inst (u_ibex_core/load_store_unit_i/FE_OFC4704_data_rdata_i_1) with max move: (404.4, 742.8) -> (407.6, 739.2)
[05/04 15:24:35    324s]   mean    (X+Y) =         0.83 um
[05/04 15:24:35    324s] Summary Report:
[05/04 15:24:35    324s] Instances move: 266 (out of 14064 movable)
[05/04 15:24:35    324s] Instances flipped: 0
[05/04 15:24:35    324s] Mean displacement: 0.83 um
[05/04 15:24:35    324s] Max displacement: 6.80 um (Instance: u_ibex_core/load_store_unit_i/FE_OFC4704_data_rdata_i_1) (404.4, 742.8) -> (407.6, 739.2)
[05/04 15:24:35    324s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/04 15:24:35    324s] Total instances moved : 266
[05/04 15:24:35    324s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.483, REAL:1.492, MEM:2285.6M, EPOCH TIME: 1714850675.372245
[05/04 15:24:35    325s] Total net bbox length = 7.182e+05 (2.991e+05 4.190e+05) (ext = 3.823e+04)
[05/04 15:24:35    325s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2285.6MB
[05/04 15:24:35    325s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=2285.6MB) @(0:05:23 - 0:05:25).
[05/04 15:24:35    325s] *** Finished refinePlace (0:05:25 mem=2285.6M) ***
[05/04 15:24:35    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.4
[05/04 15:24:35    325s] OPERPROF: Finished RefinePlace at level 1, CPU:1.521, REAL:1.530, MEM:2285.6M, EPOCH TIME: 1714850675.382057
[05/04 15:24:35    325s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.6M, EPOCH TIME: 1714850675.436821
[05/04 15:24:35    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14064).
[05/04 15:24:35    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.047, REAL:0.047, MEM:2285.6M, EPOCH TIME: 1714850675.483909
[05/04 15:24:35    325s] *** maximum move = 6.80 um ***
[05/04 15:24:35    325s] *** Finished re-routing un-routed nets (2285.6M) ***
[05/04 15:24:35    325s] OPERPROF: Starting DPlace-Init at level 1, MEM:2285.6M, EPOCH TIME: 1714850675.538643
[05/04 15:24:35    325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2285.6M, EPOCH TIME: 1714850675.556422
[05/04 15:24:35    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] 
[05/04 15:24:35    325s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:35    325s] OPERPROF:     Starting CMU at level 3, MEM:2285.6M, EPOCH TIME: 1714850675.583345
[05/04 15:24:35    325s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2285.6M, EPOCH TIME: 1714850675.584566
[05/04 15:24:35    325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.031, MEM:2285.6M, EPOCH TIME: 1714850675.587128
[05/04 15:24:35    325s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2285.6M, EPOCH TIME: 1714850675.587200
[05/04 15:24:35    325s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2301.6M, EPOCH TIME: 1714850675.587719
[05/04 15:24:35    325s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2301.6M, EPOCH TIME: 1714850675.590680
[05/04 15:24:35    325s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2301.6M, EPOCH TIME: 1714850675.591150
[05/04 15:24:35    325s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.053, MEM:2301.6M, EPOCH TIME: 1714850675.591220
[05/04 15:24:35    325s] 
[05/04 15:24:35    325s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2301.6M) ***
[05/04 15:24:35    325s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:24:35    325s] Total-nets :: 14532, Stn-nets :: 30, ratio :: 0.206441 %, Total-len 784269, Stn-len 822
[05/04 15:24:35    325s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2282.5M, EPOCH TIME: 1714850675.819462
[05/04 15:24:35    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.043, MEM:2221.5M, EPOCH TIME: 1714850675.862263
[05/04 15:24:35    325s] TotalInstCnt at PhyDesignMc Destruction: 14064
[05/04 15:24:35    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.8
[05/04 15:24:35    325s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:05:25.5/0:06:00.8 (0.9), mem = 2221.5M
[05/04 15:24:35    325s] 
[05/04 15:24:35    325s] =============================================================================================
[05/04 15:24:35    325s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.16-s078_1
[05/04 15:24:35    325s] =============================================================================================
[05/04 15:24:35    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:24:35    325s] ---------------------------------------------------------------------------------------------
[05/04 15:24:35    325s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:24:35    325s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   9.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:24:35    325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:35    325s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:24:35    325s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:24:35    325s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:24:35    325s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:35    325s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:03.5 /  0:00:03.4    1.0
[05/04 15:24:35    325s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:03.3 /  0:00:03.3    1.0
[05/04 15:24:35    325s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:35    325s] [ OptEval                ]      6   0:00:01.8  (  25.3 % )     0:00:01.8 /  0:00:01.8    1.0
[05/04 15:24:35    325s] [ OptCommit              ]      6   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:24:35    325s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:24:35    325s] [ IncrDelayCalc          ]     53   0:00:00.8  (  11.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:24:35    325s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:24:35    325s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:24:35    325s] [ RefinePlace            ]      1   0:00:01.9  (  26.8 % )     0:00:02.0 /  0:00:01.9    1.0
[05/04 15:24:35    325s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:24:35    325s] [ IncrTimingUpdate       ]      6   0:00:00.4  (   6.2 % )     0:00:00.4 /  0:00:00.5    1.0
[05/04 15:24:35    325s] [ MISC                   ]          0:00:00.6  (   7.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:24:35    325s] ---------------------------------------------------------------------------------------------
[05/04 15:24:35    325s]  DrvOpt #3 TOTAL                    0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.2    1.0
[05/04 15:24:35    325s] ---------------------------------------------------------------------------------------------
[05/04 15:24:35    325s] 
[05/04 15:24:35    325s] End: GigaOpt DRV Optimization
[05/04 15:24:35    325s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/04 15:24:35    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2221.5M, EPOCH TIME: 1714850675.881914
[05/04 15:24:35    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] 
[05/04 15:24:35    325s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:35    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2221.5M, EPOCH TIME: 1714850675.910894
[05/04 15:24:35    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:35    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:36    325s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:36    325s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:24:36    325s] 
------------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=2221.5M)
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 12.195  | 12.195  | 48.177  | 39.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3975   |  1938   |   64    |  3651   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     63 (63)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:24:36    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2269.7M, EPOCH TIME: 1714850676.331069
[05/04 15:24:36    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:36    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:36    325s] 
[05/04 15:24:36    325s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:36    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2269.7M, EPOCH TIME: 1714850676.359737
[05/04 15:24:36    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:36    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:36    325s] Density: 30.667%
Routing Overflow: 0.06% H and 4.20% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:37, real = 0:02:38, mem = 1882.4M, totSessionCpu=0:05:26 **
[05/04 15:24:36    326s] *** Timing Is met
[05/04 15:24:36    326s] *** Check timing (0:00:00.0)
[05/04 15:24:36    326s] *** Timing Is met
[05/04 15:24:36    326s] *** Check timing (0:00:00.0)
[05/04 15:24:36    326s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/04 15:24:36    326s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:24:36    326s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:36    326s] Type 'man IMPECO-560' for more detail.
[05/04 15:24:36    326s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:24:36    326s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:24:36    326s] *Info: 10 ununiquified hinsts
[05/04 15:24:36    326s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:24:36    326s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:24:36    326s] ### Creating LA Mngr. totSessionCpu=0:05:26 mem=2220.7M
[05/04 15:24:36    326s] ### Creating LA Mngr, finished. totSessionCpu=0:05:26 mem=2220.7M
[05/04 15:24:36    326s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:24:36    326s] ### Creating PhyDesignMc. totSessionCpu=0:05:26 mem=2277.9M
[05/04 15:24:36    326s] OPERPROF: Starting DPlace-Init at level 1, MEM:2277.9M, EPOCH TIME: 1714850676.579537
[05/04 15:24:36    326s] Processing tracks to init pin-track alignment.
[05/04 15:24:36    326s] z: 2, totalTracks: 1
[05/04 15:24:36    326s] z: 4, totalTracks: 1
[05/04 15:24:36    326s] z: 6, totalTracks: 1
[05/04 15:24:36    326s] z: 8, totalTracks: 1
[05/04 15:24:36    326s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:24:36    326s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2277.9M, EPOCH TIME: 1714850676.596786
[05/04 15:24:36    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:36    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:36    326s] 
[05/04 15:24:36    326s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:36    326s] OPERPROF:     Starting CMU at level 3, MEM:2277.9M, EPOCH TIME: 1714850676.623478
[05/04 15:24:36    326s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2277.9M, EPOCH TIME: 1714850676.624717
[05/04 15:24:36    326s] 
[05/04 15:24:36    326s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:24:36    326s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2277.9M, EPOCH TIME: 1714850676.627175
[05/04 15:24:36    326s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2277.9M, EPOCH TIME: 1714850676.627266
[05/04 15:24:36    326s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2277.9M, EPOCH TIME: 1714850676.627581
[05/04 15:24:36    326s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2277.9MB).
[05/04 15:24:36    326s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:2277.9M, EPOCH TIME: 1714850676.630586
[05/04 15:24:36    326s] TotalInstCnt at PhyDesignMc Initialization: 14064
[05/04 15:24:36    326s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:26 mem=2277.9M
[05/04 15:24:36    326s] Begin: Area Reclaim Optimization
[05/04 15:24:36    326s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:26.3/0:06:01.6 (0.9), mem = 2277.9M
[05/04 15:24:36    326s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.9
[05/04 15:24:36    326s] ### Creating RouteCongInterface, started
[05/04 15:24:36    326s] 
[05/04 15:24:36    326s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:24:36    326s] 
[05/04 15:24:36    326s] #optDebug: {0, 1.000}
[05/04 15:24:36    326s] ### Creating RouteCongInterface, finished
[05/04 15:24:36    326s] ### Creating LA Mngr. totSessionCpu=0:05:26 mem=2277.9M
[05/04 15:24:36    326s] ### Creating LA Mngr, finished. totSessionCpu=0:05:26 mem=2277.9M
[05/04 15:24:37    326s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2277.9M, EPOCH TIME: 1714850677.006894
[05/04 15:24:37    326s] Found 0 hard placement blockage before merging.
[05/04 15:24:37    326s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2277.9M, EPOCH TIME: 1714850677.007648
[05/04 15:24:37    326s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.67
[05/04 15:24:37    326s] +---------+---------+--------+--------+------------+--------+
[05/04 15:24:37    326s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:24:37    326s] +---------+---------+--------+--------+------------+--------+
[05/04 15:24:37    326s] |   30.67%|        -|   0.000|   0.000|   0:00:00.0| 2277.9M|
[05/04 15:24:37    326s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:24:37    326s] |   30.67%|        0|   0.000|   0.000|   0:00:00.0| 2277.9M|
[05/04 15:24:45    334s] |   30.52%|      137|   0.000|   0.000|   0:00:08.0| 2301.5M|
[05/04 15:24:46    336s] |   30.51%|       42|   0.000|   0.000|   0:00:01.0| 2301.5M|
[05/04 15:24:46    336s] |   30.51%|        1|   0.000|   0.000|   0:00:00.0| 2301.5M|
[05/04 15:24:46    336s] |   30.51%|        0|   0.000|   0.000|   0:00:00.0| 2301.5M|
[05/04 15:24:46    336s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:24:46    336s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[05/04 15:24:46    336s] |   30.51%|        0|   0.000|   0.000|   0:00:00.0| 2301.5M|
[05/04 15:24:46    336s] +---------+---------+--------+--------+------------+--------+
[05/04 15:24:46    336s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.51
[05/04 15:24:46    336s] 
[05/04 15:24:46    336s] ** Summary: Restruct = 0 Buffer Deletion = 130 Declone = 7 Resize = 43 **
[05/04 15:24:46    336s] --------------------------------------------------------------
[05/04 15:24:46    336s] |                                   | Total     | Sequential |
[05/04 15:24:46    336s] --------------------------------------------------------------
[05/04 15:24:46    336s] | Num insts resized                 |      43  |       0    |
[05/04 15:24:46    336s] | Num insts undone                  |       0  |       0    |
[05/04 15:24:46    336s] | Num insts Downsized               |      43  |       0    |
[05/04 15:24:46    336s] | Num insts Samesized               |       0  |       0    |
[05/04 15:24:46    336s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:24:46    336s] | Num multiple commits+uncommits    |       0  |       -    |
[05/04 15:24:46    336s] --------------------------------------------------------------
[05/04 15:24:46    336s] 
[05/04 15:24:46    336s] Number of times islegalLocAvaiable called = 44 skipped = 0, called in commitmove = 43, skipped in commitmove = 0
[05/04 15:24:46    336s] End: Core Area Reclaim Optimization (cpu = 0:00:10.2) (real = 0:00:10.0) **
[05/04 15:24:46    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2301.5M, EPOCH TIME: 1714850686.957689
[05/04 15:24:46    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13927).
[05/04 15:24:46    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:47    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:47    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:47    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.046, REAL:0.047, MEM:2301.5M, EPOCH TIME: 1714850687.004359
[05/04 15:24:47    336s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2301.5M, EPOCH TIME: 1714850687.011280
[05/04 15:24:47    336s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2301.5M, EPOCH TIME: 1714850687.011444
[05/04 15:24:47    336s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2301.5M, EPOCH TIME: 1714850687.027932
[05/04 15:24:47    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:47    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:47    336s] 
[05/04 15:24:47    336s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:47    336s] OPERPROF:       Starting CMU at level 4, MEM:2301.5M, EPOCH TIME: 1714850687.054762
[05/04 15:24:47    336s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2301.5M, EPOCH TIME: 1714850687.056008
[05/04 15:24:47    336s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2301.5M, EPOCH TIME: 1714850687.058446
[05/04 15:24:47    336s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2301.5M, EPOCH TIME: 1714850687.058514
[05/04 15:24:47    336s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2301.5M, EPOCH TIME: 1714850687.058845
[05/04 15:24:47    336s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2301.5M, EPOCH TIME: 1714850687.061758
[05/04 15:24:47    336s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2301.5M, EPOCH TIME: 1714850687.062241
[05/04 15:24:47    336s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.051, REAL:0.051, MEM:2301.5M, EPOCH TIME: 1714850687.062317
[05/04 15:24:47    336s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.051, REAL:0.051, MEM:2301.5M, EPOCH TIME: 1714850687.062337
[05/04 15:24:47    336s] TDRefine: refinePlace mode is spiral
[05/04 15:24:47    336s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.5
[05/04 15:24:47    336s] OPERPROF: Starting RefinePlace at level 1, MEM:2301.5M, EPOCH TIME: 1714850687.062376
[05/04 15:24:47    336s] *** Starting refinePlace (0:05:37 mem=2301.5M) ***
[05/04 15:24:47    336s] Total net bbox length = 7.186e+05 (2.992e+05 4.194e+05) (ext = 3.885e+04)
[05/04 15:24:47    336s] 
[05/04 15:24:47    336s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:47    336s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:24:47    336s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:47    336s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:47    336s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2301.5M, EPOCH TIME: 1714850687.090248
[05/04 15:24:47    336s] Starting refinePlace ...
[05/04 15:24:47    336s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:47    336s] One DDP V2 for no tweak run.
[05/04 15:24:47    336s] 
[05/04 15:24:47    336s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:24:48    337s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:24:48    337s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:24:48    337s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:24:48    337s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[05/04 15:24:48    337s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:24:48    337s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2285.5MB) @(0:05:37 - 0:05:38).
[05/04 15:24:48    337s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:24:48    337s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2285.5MB
[05/04 15:24:48    337s] Statistics of distance of Instance movement in refine placement:
[05/04 15:24:48    337s]   maximum (X+Y) =         0.00 um
[05/04 15:24:48    337s]   mean    (X+Y) =         0.00 um
[05/04 15:24:48    337s] Summary Report:
[05/04 15:24:48    337s] Instances move: 0 (out of 13927 movable)
[05/04 15:24:48    337s] Instances flipped: 0
[05/04 15:24:48    337s] Mean displacement: 0.00 um
[05/04 15:24:48    337s] Max displacement: 0.00 um 
[05/04 15:24:48    337s] Total instances moved : 0
[05/04 15:24:48    337s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.140, REAL:1.142, MEM:2285.5M, EPOCH TIME: 1714850688.232626
[05/04 15:24:48    337s] Total net bbox length = 7.186e+05 (2.992e+05 4.194e+05) (ext = 3.885e+04)
[05/04 15:24:48    337s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2285.5MB
[05/04 15:24:48    337s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2285.5MB) @(0:05:37 - 0:05:38).
[05/04 15:24:48    337s] *** Finished refinePlace (0:05:38 mem=2285.5M) ***
[05/04 15:24:48    337s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.5
[05/04 15:24:48    337s] OPERPROF: Finished RefinePlace at level 1, CPU:1.177, REAL:1.180, MEM:2285.5M, EPOCH TIME: 1714850688.242293
[05/04 15:24:48    337s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2285.5M, EPOCH TIME: 1714850688.296948
[05/04 15:24:48    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13927).
[05/04 15:24:48    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    337s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.047, REAL:0.047, MEM:2285.5M, EPOCH TIME: 1714850688.343698
[05/04 15:24:48    337s] *** maximum move = 0.00 um ***
[05/04 15:24:48    337s] *** Finished re-routing un-routed nets (2285.5M) ***
[05/04 15:24:48    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:2285.5M, EPOCH TIME: 1714850688.395522
[05/04 15:24:48    337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2285.5M, EPOCH TIME: 1714850688.413066
[05/04 15:24:48    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    337s] 
[05/04 15:24:48    337s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:48    337s] OPERPROF:     Starting CMU at level 3, MEM:2285.5M, EPOCH TIME: 1714850688.439821
[05/04 15:24:48    337s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2285.5M, EPOCH TIME: 1714850688.441114
[05/04 15:24:48    337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2285.5M, EPOCH TIME: 1714850688.443561
[05/04 15:24:48    337s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2285.5M, EPOCH TIME: 1714850688.443638
[05/04 15:24:48    337s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2301.5M, EPOCH TIME: 1714850688.444566
[05/04 15:24:48    337s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2301.5M, EPOCH TIME: 1714850688.447609
[05/04 15:24:48    337s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2301.5M, EPOCH TIME: 1714850688.448071
[05/04 15:24:48    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.053, MEM:2301.5M, EPOCH TIME: 1714850688.448172
[05/04 15:24:48    338s] 
[05/04 15:24:48    338s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=2301.5M) ***
[05/04 15:24:48    338s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:24:48    338s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.9
[05/04 15:24:48    338s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 0:05:38.1/0:06:13.5 (0.9), mem = 2301.5M
[05/04 15:24:48    338s] 
[05/04 15:24:48    338s] =============================================================================================
[05/04 15:24:48    338s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.16-s078_1
[05/04 15:24:48    338s] =============================================================================================
[05/04 15:24:48    338s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:24:48    338s] ---------------------------------------------------------------------------------------------
[05/04 15:24:48    338s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:24:48    338s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:48    338s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.0
[05/04 15:24:48    338s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:24:48    338s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:48    338s] [ OptimizationStep       ]      1   0:00:00.3  (   2.9 % )     0:00:09.8 /  0:00:09.7    1.0
[05/04 15:24:48    338s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.0 % )     0:00:09.5 /  0:00:09.4    1.0
[05/04 15:24:48    338s] [ OptGetWeight           ]    493   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:48    338s] [ OptEval                ]    493   0:00:07.5  (  63.2 % )     0:00:07.5 /  0:00:07.4    1.0
[05/04 15:24:48    338s] [ OptCommit              ]    493   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/04 15:24:48    338s] [ PostCommitDelayUpdate  ]    493   0:00:00.0  (   0.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/04 15:24:48    338s] [ IncrDelayCalc          ]    199   0:00:01.4  (  12.1 % )     0:00:01.4 /  0:00:01.5    1.0
[05/04 15:24:48    338s] [ RefinePlace            ]      1   0:00:01.6  (  13.3 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:24:48    338s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:24:48    338s] [ IncrTimingUpdate       ]     61   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:24:48    338s] [ MISC                   ]          0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/04 15:24:48    338s] ---------------------------------------------------------------------------------------------
[05/04 15:24:48    338s]  AreaOpt #3 TOTAL                   0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:11.8    1.0
[05/04 15:24:48    338s] ---------------------------------------------------------------------------------------------
[05/04 15:24:48    338s] 
[05/04 15:24:48    338s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2282.5M, EPOCH TIME: 1714850688.565202
[05/04 15:24:48    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    338s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.043, MEM:2218.5M, EPOCH TIME: 1714850688.608289
[05/04 15:24:48    338s] TotalInstCnt at PhyDesignMc Destruction: 13927
[05/04 15:24:48    338s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=2218.46M, totSessionCpu=0:05:38).
[05/04 15:24:48    338s] **INFO: Flow update: Design timing is met.
[05/04 15:24:48    338s] OPTC: user 20.0
[05/04 15:24:48    338s] Begin: GigaOpt postEco DRV Optimization
[05/04 15:24:48    338s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[05/04 15:24:48    338s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:38.3/0:06:13.7 (0.9), mem = 2218.5M
[05/04 15:24:48    338s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:24:48    338s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:48    338s] Type 'man IMPECO-560' for more detail.
[05/04 15:24:48    338s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:24:48    338s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:24:48    338s] *Info: 10 ununiquified hinsts
[05/04 15:24:48    338s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:24:48    338s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:24:48    338s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.10
[05/04 15:24:48    338s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:24:48    338s] ### Creating PhyDesignMc. totSessionCpu=0:05:38 mem=2218.5M
[05/04 15:24:48    338s] OPERPROF: Starting DPlace-Init at level 1, MEM:2218.5M, EPOCH TIME: 1714850688.808741
[05/04 15:24:48    338s] Processing tracks to init pin-track alignment.
[05/04 15:24:48    338s] z: 2, totalTracks: 1
[05/04 15:24:48    338s] z: 4, totalTracks: 1
[05/04 15:24:48    338s] z: 6, totalTracks: 1
[05/04 15:24:48    338s] z: 8, totalTracks: 1
[05/04 15:24:48    338s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:24:48    338s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2218.5M, EPOCH TIME: 1714850688.825066
[05/04 15:24:48    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:48    338s] 
[05/04 15:24:48    338s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:48    338s] OPERPROF:     Starting CMU at level 3, MEM:2218.5M, EPOCH TIME: 1714850688.852128
[05/04 15:24:48    338s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2218.5M, EPOCH TIME: 1714850688.853425
[05/04 15:24:48    338s] 
[05/04 15:24:48    338s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:24:48    338s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.031, MEM:2218.5M, EPOCH TIME: 1714850688.855880
[05/04 15:24:48    338s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2218.5M, EPOCH TIME: 1714850688.855948
[05/04 15:24:48    338s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2218.5M, EPOCH TIME: 1714850688.856266
[05/04 15:24:48    338s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2218.5MB).
[05/04 15:24:48    338s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2218.5M, EPOCH TIME: 1714850688.859178
[05/04 15:24:48    338s] TotalInstCnt at PhyDesignMc Initialization: 13927
[05/04 15:24:48    338s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:39 mem=2218.5M
[05/04 15:24:48    338s] ### Creating RouteCongInterface, started
[05/04 15:24:49    338s] 
[05/04 15:24:49    338s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/04 15:24:49    338s] 
[05/04 15:24:49    338s] #optDebug: {0, 1.000}
[05/04 15:24:49    338s] ### Creating RouteCongInterface, finished
[05/04 15:24:49    338s] ### Creating LA Mngr. totSessionCpu=0:05:39 mem=2218.5M
[05/04 15:24:49    338s] ### Creating LA Mngr, finished. totSessionCpu=0:05:39 mem=2218.5M
[05/04 15:24:49    338s] [GPS-DRV] Optimizer parameters ============================= 
[05/04 15:24:49    338s] [GPS-DRV] maxDensity (design): 0.95
[05/04 15:24:49    338s] [GPS-DRV] maxLocalDensity: 0.98
[05/04 15:24:49    338s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/04 15:24:49    338s] [GPS-DRV] All active and enabled setup views
[05/04 15:24:49    338s] [GPS-DRV]     typical
[05/04 15:24:49    338s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:24:49    338s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:24:49    338s] [GPS-DRV] maxFanoutLoad on
[05/04 15:24:49    338s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/04 15:24:49    338s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/04 15:24:49    338s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/04 15:24:49    338s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2275.7M, EPOCH TIME: 1714850689.457360
[05/04 15:24:49    338s] Found 0 hard placement blockage before merging.
[05/04 15:24:49    338s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2275.7M, EPOCH TIME: 1714850689.457958
[05/04 15:24:49    339s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:49    339s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:24:49    339s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:49    339s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:24:49    339s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:49    339s] Info: violation cost 0.297609 (cap = 0.297609, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:24:49    339s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|    12.19|     0.00|       0|       0|       0| 30.51%|          |         |
[05/04 15:24:49    339s] Info: violation cost 0.297609 (cap = 0.297609, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:24:49    339s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|    12.19|     0.00|       0|       0|       0| 30.51%| 0:00:00.0|  2294.8M|
[05/04 15:24:49    339s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] ###############################################################################
[05/04 15:24:49    339s] #
[05/04 15:24:49    339s] #  Large fanout net report:  
[05/04 15:24:49    339s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/04 15:24:49    339s] #     - current density: 30.51
[05/04 15:24:49    339s] #
[05/04 15:24:49    339s] #  List of high fanout nets:
[05/04 15:24:49    339s] #
[05/04 15:24:49    339s] ###############################################################################
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] =======================================================================
[05/04 15:24:49    339s]                 Reasons for remaining drv violations
[05/04 15:24:49    339s] =======================================================================
[05/04 15:24:49    339s] *info: Total 5 net(s) have violations which can't be fixed by DRV optimization.
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] MultiBuffering failure reasons
[05/04 15:24:49    339s] ------------------------------------------------
[05/04 15:24:49    339s] *info:     5 net(s): Could not be fixed because the gain is not enough.
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2294.8M) ***
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:24:49    339s] Total-nets :: 14395, Stn-nets :: 162, ratio :: 1.12539 %, Total-len 784251, Stn-len 16695.6
[05/04 15:24:49    339s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2275.7M, EPOCH TIME: 1714850689.777312
[05/04 15:24:49    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13927).
[05/04 15:24:49    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:49    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:49    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:49    339s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.046, REAL:0.046, MEM:2218.7M, EPOCH TIME: 1714850689.823389
[05/04 15:24:49    339s] TotalInstCnt at PhyDesignMc Destruction: 13927
[05/04 15:24:49    339s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.10
[05/04 15:24:49    339s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:05:39.4/0:06:14.7 (0.9), mem = 2218.7M
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] =============================================================================================
[05/04 15:24:49    339s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.16-s078_1
[05/04 15:24:49    339s] =============================================================================================
[05/04 15:24:49    339s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:24:49    339s] ---------------------------------------------------------------------------------------------
[05/04 15:24:49    339s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:24:49    339s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:49    339s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  14.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:24:49    339s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    1.0
[05/04 15:24:49    339s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:24:49    339s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:49    339s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:24:49    339s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:24:49    339s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:49    339s] [ OptEval                ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:24:49    339s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:49    339s] [ DrvFindVioNets         ]      2   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:24:49    339s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.9
[05/04 15:24:49    339s] [ MISC                   ]          0:00:00.6  (  51.6 % )     0:00:00.6 /  0:00:00.5    1.0
[05/04 15:24:49    339s] ---------------------------------------------------------------------------------------------
[05/04 15:24:49    339s]  DrvOpt #4 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/04 15:24:49    339s] ---------------------------------------------------------------------------------------------
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] End: GigaOpt postEco DRV Optimization
[05/04 15:24:49    339s] **INFO: Flow update: Design timing is met.
[05/04 15:24:49    339s] Running refinePlace -preserveRouting true -hardFence false
[05/04 15:24:49    339s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2218.7M, EPOCH TIME: 1714850689.833384
[05/04 15:24:49    339s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2218.7M, EPOCH TIME: 1714850689.833474
[05/04 15:24:49    339s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2218.7M, EPOCH TIME: 1714850689.833508
[05/04 15:24:49    339s] Processing tracks to init pin-track alignment.
[05/04 15:24:49    339s] z: 2, totalTracks: 1
[05/04 15:24:49    339s] z: 4, totalTracks: 1
[05/04 15:24:49    339s] z: 6, totalTracks: 1
[05/04 15:24:49    339s] z: 8, totalTracks: 1
[05/04 15:24:49    339s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:24:49    339s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2218.7M, EPOCH TIME: 1714850689.851552
[05/04 15:24:49    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:49    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:49    339s] OPERPROF:         Starting CMU at level 5, MEM:2218.7M, EPOCH TIME: 1714850689.879815
[05/04 15:24:49    339s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2218.7M, EPOCH TIME: 1714850689.881040
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:24:49    339s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.032, REAL:0.032, MEM:2218.7M, EPOCH TIME: 1714850689.883491
[05/04 15:24:49    339s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2218.7M, EPOCH TIME: 1714850689.883560
[05/04 15:24:49    339s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2218.7M, EPOCH TIME: 1714850689.883912
[05/04 15:24:49    339s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2218.7MB).
[05/04 15:24:49    339s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.053, REAL:0.053, MEM:2218.7M, EPOCH TIME: 1714850689.886826
[05/04 15:24:49    339s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.053, REAL:0.053, MEM:2218.7M, EPOCH TIME: 1714850689.886849
[05/04 15:24:49    339s] TDRefine: refinePlace mode is spiral
[05/04 15:24:49    339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.6
[05/04 15:24:49    339s] OPERPROF:   Starting RefinePlace at level 2, MEM:2218.7M, EPOCH TIME: 1714850689.886884
[05/04 15:24:49    339s] *** Starting refinePlace (0:05:39 mem=2218.7M) ***
[05/04 15:24:49    339s] Total net bbox length = 7.186e+05 (2.992e+05 4.194e+05) (ext = 3.885e+04)
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:49    339s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:49    339s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] Starting Small incrNP...
[05/04 15:24:49    339s] User Input Parameters:
[05/04 15:24:49    339s] - Congestion Driven    : Off
[05/04 15:24:49    339s] - Timing Driven        : Off
[05/04 15:24:49    339s] - Area-Violation Based : Off
[05/04 15:24:49    339s] - Start Rollback Level : -5
[05/04 15:24:49    339s] - Legalized            : On
[05/04 15:24:49    339s] - Window Based         : Off
[05/04 15:24:49    339s] - eDen incr mode       : Off
[05/04 15:24:49    339s] - Small incr mode      : On
[05/04 15:24:49    339s] 
[05/04 15:24:49    339s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2218.7M, EPOCH TIME: 1714850689.923826
[05/04 15:24:49    339s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2218.7M, EPOCH TIME: 1714850689.927551
[05/04 15:24:49    339s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.005, REAL:0.005, MEM:2218.7M, EPOCH TIME: 1714850689.932109
[05/04 15:24:49    339s] default core: bins with density > 0.750 =  0.23 % ( 1 / 441 )
[05/04 15:24:49    339s] Density distribution unevenness ratio = 27.601%
[05/04 15:24:49    339s] Density distribution unevenness ratio (U70) = 0.168%
[05/04 15:24:49    339s] Density distribution unevenness ratio (U80) = 0.000%
[05/04 15:24:49    339s] Density distribution unevenness ratio (U90) = 0.000%
[05/04 15:24:49    339s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.009, REAL:0.009, MEM:2218.7M, EPOCH TIME: 1714850689.933170
[05/04 15:24:49    339s] cost 0.751111, thresh 1.000000
[05/04 15:24:49    339s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2218.7M)
[05/04 15:24:49    339s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:24:49    339s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2218.7M, EPOCH TIME: 1714850689.934354
[05/04 15:24:49    339s] Starting refinePlace ...
[05/04 15:24:49    339s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:49    339s] One DDP V2 for no tweak run.
[05/04 15:24:49    339s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:49    339s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2218.7M, EPOCH TIME: 1714850689.977536
[05/04 15:24:49    339s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:24:49    339s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2218.7M, EPOCH TIME: 1714850689.977656
[05/04 15:24:49    339s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2218.7M, EPOCH TIME: 1714850689.977945
[05/04 15:24:49    339s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2218.7M, EPOCH TIME: 1714850689.977971
[05/04 15:24:49    339s] DDP markSite nrRow 205 nrJob 205
[05/04 15:24:49    339s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.002, REAL:0.002, MEM:2218.7M, EPOCH TIME: 1714850689.979491
[05/04 15:24:49    339s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.002, MEM:2218.7M, EPOCH TIME: 1714850689.979555
[05/04 15:24:50    339s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:24:50    339s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=2220.6MB) @(0:05:39 - 0:05:40).
[05/04 15:24:50    339s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:24:50    339s] wireLenOptFixPriorityInst 1993 inst fixed
[05/04 15:24:50    339s] 
[05/04 15:24:50    339s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:24:51    340s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:24:51    340s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:24:51    340s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:24:51    340s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[05/04 15:24:51    340s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:24:51    340s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2188.6MB) @(0:05:40 - 0:05:41).
[05/04 15:24:51    340s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:24:51    340s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2188.6MB
[05/04 15:24:51    340s] Statistics of distance of Instance movement in refine placement:
[05/04 15:24:51    340s]   maximum (X+Y) =         0.00 um
[05/04 15:24:51    340s]   mean    (X+Y) =         0.00 um
[05/04 15:24:51    340s] Summary Report:
[05/04 15:24:51    340s] Instances move: 0 (out of 13927 movable)
[05/04 15:24:51    340s] Instances flipped: 0
[05/04 15:24:51    340s] Mean displacement: 0.00 um
[05/04 15:24:51    340s] Max displacement: 0.00 um 
[05/04 15:24:51    340s] Total instances moved : 0
[05/04 15:24:51    340s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.214, REAL:1.219, MEM:2188.6M, EPOCH TIME: 1714850691.153467
[05/04 15:24:51    340s] Total net bbox length = 7.186e+05 (2.992e+05 4.194e+05) (ext = 3.885e+04)
[05/04 15:24:51    340s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2188.6MB
[05/04 15:24:51    340s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=2188.6MB) @(0:05:39 - 0:05:41).
[05/04 15:24:51    340s] *** Finished refinePlace (0:05:41 mem=2188.6M) ***
[05/04 15:24:51    340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.6
[05/04 15:24:51    340s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.270, REAL:1.276, MEM:2188.6M, EPOCH TIME: 1714850691.162991
[05/04 15:24:51    340s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2188.6M, EPOCH TIME: 1714850691.163020
[05/04 15:24:51    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13927).
[05/04 15:24:51    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:51    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:51    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:51    340s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.046, REAL:0.046, MEM:2186.6M, EPOCH TIME: 1714850691.209489
[05/04 15:24:51    340s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.370, REAL:1.376, MEM:2186.6M, EPOCH TIME: 1714850691.209613
[05/04 15:24:51    340s] **INFO: Flow update: Design timing is met.
[05/04 15:24:51    340s] **INFO: Flow update: Design timing is met.
[05/04 15:24:51    340s] **INFO: Flow update: Design timing is met.
[05/04 15:24:51    340s] Register exp ratio and priority group on 0 nets on 14460 nets : 
[05/04 15:24:51    340s] 
[05/04 15:24:51    340s] Active setup views:
[05/04 15:24:51    340s]  typical
[05/04 15:24:51    340s]   Dominating endpoints: 0
[05/04 15:24:51    340s]   Dominating TNS: -0.000
[05/04 15:24:51    340s] 
[05/04 15:24:51    341s] Extraction called for design 'ibex_top' of instances=13927 and nets=16644 using extraction engine 'preRoute' .
[05/04 15:24:51    341s] PreRoute RC Extraction called for design ibex_top.
[05/04 15:24:51    341s] RC Extraction called in multi-corner(1) mode.
[05/04 15:24:51    341s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:24:51    341s] Type 'man IMPEXT-6197' for more detail.
[05/04 15:24:51    341s] RCMode: PreRoute
[05/04 15:24:51    341s]       RC Corner Indexes            0   
[05/04 15:24:51    341s] Capacitance Scaling Factor   : 1.00000 
[05/04 15:24:51    341s] Resistance Scaling Factor    : 1.00000 
[05/04 15:24:51    341s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 15:24:51    341s] Clock Res. Scaling Factor    : 1.00000 
[05/04 15:24:51    341s] Shrink Factor                : 1.00000
[05/04 15:24:51    341s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:24:51    341s] RC Grid backup saved.
[05/04 15:24:51    341s] 
[05/04 15:24:51    341s] Trim Metal Layers:
[05/04 15:24:51    341s] LayerId::1 widthSet size::1
[05/04 15:24:51    341s] LayerId::2 widthSet size::1
[05/04 15:24:51    341s] LayerId::3 widthSet size::1
[05/04 15:24:51    341s] LayerId::4 widthSet size::1
[05/04 15:24:51    341s] LayerId::5 widthSet size::1
[05/04 15:24:51    341s] LayerId::6 widthSet size::1
[05/04 15:24:51    341s] LayerId::7 widthSet size::1
[05/04 15:24:51    341s] LayerId::8 widthSet size::1
[05/04 15:24:51    341s] Skipped RC grid update for preRoute extraction.
[05/04 15:24:51    341s] eee: pegSigSF::1.070000
[05/04 15:24:51    341s] Initializing multi-corner resistance tables ...
[05/04 15:24:51    341s] eee: l::1 avDens::0.107180 usedTrk::4253.973466 availTrk::39690.000000 sigTrk::4253.973466
[05/04 15:24:51    341s] eee: l::2 avDens::0.354881 usedTrk::12520.185218 availTrk::35280.000000 sigTrk::12520.185218
[05/04 15:24:51    341s] eee: l::3 avDens::0.259950 usedTrk::9498.564796 availTrk::36540.000000 sigTrk::9498.564796
[05/04 15:24:51    341s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:24:51    341s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:24:51    341s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:24:51    341s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:24:51    341s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:24:51    341s] {RT typical_rc 0 3 3 0}
[05/04 15:24:51    341s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:24:51    341s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2247.254M)
[05/04 15:24:51    341s] Skewing Data Summary (End_of_FINAL)
[05/04 15:24:52    341s] --------------------------------------------------
[05/04 15:24:52    341s]  Total skewed count:0
[05/04 15:24:52    341s] --------------------------------------------------
[05/04 15:24:52    341s] Starting delay calculation for Setup views
[05/04 15:24:52    341s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/04 15:24:52    341s] #################################################################################
[05/04 15:24:52    341s] # Design Stage: PreRoute
[05/04 15:24:52    341s] # Design Name: ibex_top
[05/04 15:24:52    341s] # Design Mode: 130nm
[05/04 15:24:52    341s] # Analysis Mode: MMMC Non-OCV 
[05/04 15:24:52    341s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:24:52    341s] # Signoff Settings: SI Off 
[05/04 15:24:52    341s] #################################################################################
[05/04 15:24:52    342s] Calculate delays in Single mode...
[05/04 15:24:52    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 2248.8M, InitMEM = 2248.8M)
[05/04 15:24:52    342s] Start delay calculation (fullDC) (1 T). (MEM=2248.77)
[05/04 15:24:52    342s] End AAE Lib Interpolated Model. (MEM=2248.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:24:55    344s] Total number of fetched objects 16211
[05/04 15:24:55    344s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:24:55    344s] End delay calculation. (MEM=2235.85 CPU=0:00:02.0 REAL=0:00:02.0)
[05/04 15:24:55    344s] End delay calculation (fullDC). (MEM=2235.85 CPU=0:00:02.4 REAL=0:00:03.0)
[05/04 15:24:55    344s] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 2235.8M) ***
[05/04 15:24:55    345s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:05:45 mem=2235.8M)
[05/04 15:24:55    345s] OPTC: user 20.0
[05/04 15:24:55    345s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2235.85 MB )
[05/04 15:24:55    345s] (I)      ==================== Layers =====================
[05/04 15:24:55    345s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:55    345s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:24:55    345s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:55    345s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:24:55    345s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:24:55    345s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:24:55    345s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:24:55    345s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:24:55    345s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:24:55    345s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:24:55    345s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:24:55    345s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:55    345s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:24:55    345s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:24:55    345s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:24:55    345s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:24:55    345s] (I)      Started Import and model ( Curr Mem: 2235.85 MB )
[05/04 15:24:55    345s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:24:55    345s] (I)      == Non-default Options ==
[05/04 15:24:55    345s] (I)      Build term to term wires                           : false
[05/04 15:24:55    345s] (I)      Maximum routing layer                              : 3
[05/04 15:24:55    345s] (I)      Number of threads                                  : 1
[05/04 15:24:55    345s] (I)      Method to set GCell size                           : row
[05/04 15:24:55    345s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:24:55    345s] (I)      Use row-based GCell size
[05/04 15:24:55    345s] (I)      Use row-based GCell align
[05/04 15:24:55    345s] (I)      layer 0 area = 89000
[05/04 15:24:55    345s] (I)      layer 1 area = 120000
[05/04 15:24:55    345s] (I)      layer 2 area = 120000
[05/04 15:24:55    345s] (I)      GCell unit size   : 3600
[05/04 15:24:55    345s] (I)      GCell multiplier  : 1
[05/04 15:24:55    345s] (I)      GCell row height  : 3600
[05/04 15:24:55    345s] (I)      Actual row height : 3600
[05/04 15:24:55    345s] (I)      GCell align ref   : 8400 8400
[05/04 15:24:55    345s] [NR-eGR] Track table information for default rule: 
[05/04 15:24:55    345s] [NR-eGR] M1 has single uniform track structure
[05/04 15:24:55    345s] [NR-eGR] M2 has single uniform track structure
[05/04 15:24:55    345s] [NR-eGR] M3 has single uniform track structure
[05/04 15:24:55    345s] [NR-eGR] MQ has single uniform track structure
[05/04 15:24:55    345s] [NR-eGR] MG has single uniform track structure
[05/04 15:24:55    345s] [NR-eGR] LY has single uniform track structure
[05/04 15:24:55    345s] [NR-eGR] E1 has single uniform track structure
[05/04 15:24:55    345s] [NR-eGR] MA has single uniform track structure
[05/04 15:24:55    345s] (I)      ============== Default via ===============
[05/04 15:24:55    345s] (I)      +---+------------------+-----------------+
[05/04 15:24:55    345s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:24:55    345s] (I)      +---+------------------+-----------------+
[05/04 15:24:55    345s] (I)      | 1 |    2  V1_V       |   11  V1_2CUT_W |
[05/04 15:24:55    345s] (I)      | 2 |    3  V2_H       |   16  V2_2CUT_N |
[05/04 15:24:55    345s] (I)      | 3 |    4  VL_H       |   19  VL_2CUT_W |
[05/04 15:24:55    345s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:24:55    345s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:24:55    345s] (I)      | 6 |   30  FT_2CUT_E  |   32  FT_2CUT_N |
[05/04 15:24:55    345s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:24:55    345s] (I)      +---+------------------+-----------------+
[05/04 15:24:55    345s] [NR-eGR] Read 103980 PG shapes
[05/04 15:24:55    345s] [NR-eGR] Read 0 clock shapes
[05/04 15:24:55    345s] [NR-eGR] Read 0 other shapes
[05/04 15:24:55    345s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:24:55    345s] [NR-eGR] #Instance Blockages : 0
[05/04 15:24:55    345s] [NR-eGR] #PG Blockages       : 103980
[05/04 15:24:55    345s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:24:55    345s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:24:55    345s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:24:55    345s] [NR-eGR] #Other Blockages    : 0
[05/04 15:24:55    345s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:24:55    345s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:24:55    345s] [NR-eGR] Read 14395 nets ( ignored 0 )
[05/04 15:24:55    345s] (I)      early_global_route_priority property id does not exist.
[05/04 15:24:55    345s] (I)      Read Num Blocks=103980  Num Prerouted Wires=0  Num CS=0
[05/04 15:24:55    345s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:24:55    345s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:24:55    345s] (I)      Number of ignored nets                =      0
[05/04 15:24:55    345s] (I)      Number of connected nets              =      0
[05/04 15:24:55    345s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:24:55    345s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:24:55    345s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:24:55    345s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:24:55    345s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:24:55    345s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:24:55    345s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:24:55    345s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:24:55    345s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:24:55    345s] [NR-eGR] There are 65 clock nets ( 0 with NDR ).
[05/04 15:24:55    345s] (I)      Ndr track 0 does not exist
[05/04 15:24:55    345s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:24:55    345s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:24:55    345s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:24:55    345s] (I)      Site width          :   400  (dbu)
[05/04 15:24:55    345s] (I)      Row height          :  3600  (dbu)
[05/04 15:24:55    345s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:24:55    345s] (I)      GCell width         :  3600  (dbu)
[05/04 15:24:55    345s] (I)      GCell height        :  3600  (dbu)
[05/04 15:24:55    345s] (I)      Grid                :   210   210     3
[05/04 15:24:55    345s] (I)      Layer numbers       :     1     2     3
[05/04 15:24:55    345s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:24:55    345s] (I)      Horizontal capacity :     0     0  3600
[05/04 15:24:55    345s] (I)      Default wire width  :   160   200   200
[05/04 15:24:55    345s] (I)      Default wire space  :   160   200   200
[05/04 15:24:55    345s] (I)      Default wire pitch  :   320   400   400
[05/04 15:24:55    345s] (I)      Default pitch size  :   320   400   400
[05/04 15:24:55    345s] (I)      First track coord   :   200   200   200
[05/04 15:24:55    345s] (I)      Num tracks per GCell: 11.25  9.00  9.00
[05/04 15:24:55    345s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:24:55    345s] (I)      Num of masks        :     1     1     1
[05/04 15:24:55    345s] (I)      Num of trim masks   :     0     0     0
[05/04 15:24:55    345s] (I)      --------------------------------------------------------
[05/04 15:24:55    345s] 
[05/04 15:24:55    345s] [NR-eGR] ============ Routing rule table ============
[05/04 15:24:55    345s] [NR-eGR] Rule id: 0  Nets: 14395
[05/04 15:24:55    345s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:24:55    345s] (I)                    Layer    2    3 
[05/04 15:24:55    345s] (I)                    Pitch  400  400 
[05/04 15:24:55    345s] (I)             #Used tracks    1    1 
[05/04 15:24:55    345s] (I)       #Fully used tracks    1    1 
[05/04 15:24:55    345s] [NR-eGR] ========================================
[05/04 15:24:55    345s] [NR-eGR] 
[05/04 15:24:55    345s] (I)      =============== Blocked Tracks ===============
[05/04 15:24:55    345s] (I)      +-------+---------+----------+---------------+
[05/04 15:24:55    345s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:24:55    345s] (I)      +-------+---------+----------+---------------+
[05/04 15:24:55    345s] (I)      |     1 |       0 |        0 |         0.00% |
[05/04 15:24:55    345s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:24:55    345s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:24:55    345s] (I)      +-------+---------+----------+---------------+
[05/04 15:24:55    345s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2235.85 MB )
[05/04 15:24:55    345s] (I)      Reset routing kernel
[05/04 15:24:55    345s] (I)      Started Global Routing ( Curr Mem: 2235.85 MB )
[05/04 15:24:55    345s] (I)      totalPins=47728  totalGlobalPin=47197 (98.89%)
[05/04 15:24:55    345s] (I)      total 2D Cap : 572639 = (310330 H, 262309 V)
[05/04 15:24:55    345s] [NR-eGR] Layer group 1: route 14395 net(s) in layer range [2, 3]
[05/04 15:24:55    345s] (I)      
[05/04 15:24:55    345s] (I)      ============  Phase 1a Route ============
[05/04 15:24:55    345s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:24:55    345s] (I)      Usage: 207801 = (86704 H, 121097 V) = (27.94% H, 46.17% V) = (3.121e+05um H, 4.359e+05um V)
[05/04 15:24:55    345s] (I)      
[05/04 15:24:55    345s] (I)      ============  Phase 1b Route ============
[05/04 15:24:56    345s] (I)      Usage: 208282 = (86997 H, 121285 V) = (28.03% H, 46.24% V) = (3.132e+05um H, 4.366e+05um V)
[05/04 15:24:56    345s] (I)      Overflow of layer group 1: 0.01% H + 5.16% V. EstWL: 7.498152e+05um
[05/04 15:24:56    345s] (I)      Congestion metric : 0.01%H 5.16%V, 5.18%HV
[05/04 15:24:56    345s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:24:56    345s] (I)      
[05/04 15:24:56    345s] (I)      ============  Phase 1c Route ============
[05/04 15:24:56    345s] (I)      Level2 Grid: 42 x 42
[05/04 15:24:56    345s] (I)      Usage: 208282 = (86997 H, 121285 V) = (28.03% H, 46.24% V) = (3.132e+05um H, 4.366e+05um V)
[05/04 15:24:56    345s] (I)      
[05/04 15:24:56    345s] (I)      ============  Phase 1d Route ============
[05/04 15:24:56    345s] (I)      Usage: 209115 = (87703 H, 121412 V) = (28.26% H, 46.29% V) = (3.157e+05um H, 4.371e+05um V)
[05/04 15:24:56    345s] (I)      
[05/04 15:24:56    345s] (I)      ============  Phase 1e Route ============
[05/04 15:24:56    345s] (I)      Usage: 209115 = (87703 H, 121412 V) = (28.26% H, 46.29% V) = (3.157e+05um H, 4.371e+05um V)
[05/04 15:24:56    345s] [NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 4.53% V. EstWL: 7.528140e+05um
[05/04 15:24:56    345s] (I)      
[05/04 15:24:56    345s] (I)      ============  Phase 1l Route ============
[05/04 15:24:56    345s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:24:56    345s] (I)      Layer  2:     275437    137112      2442           0      395010    ( 0.00%) 
[05/04 15:24:56    345s] (I)      Layer  3:     325377     87638        15           0      395010    ( 0.00%) 
[05/04 15:24:56    345s] (I)      Total:        600814    224750      2457           0      790020    ( 0.00%) 
[05/04 15:24:56    345s] (I)      
[05/04 15:24:56    345s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:24:56    345s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/04 15:24:56    345s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:24:56    345s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/04 15:24:56    345s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:24:56    345s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/04 15:24:56    345s] [NR-eGR]      M2 ( 2)      1795( 4.09%)        81( 0.18%)         1( 0.00%)   ( 4.28%) 
[05/04 15:24:56    345s] [NR-eGR]      M3 ( 3)        13( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/04 15:24:56    345s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:24:56    345s] [NR-eGR]        Total      1808( 2.06%)        81( 0.09%)         1( 0.00%)   ( 2.15%) 
[05/04 15:24:56    345s] [NR-eGR] 
[05/04 15:24:56    345s] (I)      Finished Global Routing ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 2243.85 MB )
[05/04 15:24:56    345s] (I)      total 2D Cap : 598383 = (327438 H, 270945 V)
[05/04 15:24:56    345s] [NR-eGR] Overflow after Early Global Route 0.03% H + 4.26% V
[05/04 15:24:56    345s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.63 sec, Real: 0.63 sec, Curr Mem: 2243.85 MB )
[05/04 15:24:56    345s] (I)      ======================================== Runtime Summary ========================================
[05/04 15:24:56    345s] (I)       Step                                              %       Start      Finish      Real       CPU 
[05/04 15:24:56    345s] (I)      -------------------------------------------------------------------------------------------------
[05/04 15:24:56    345s] (I)       Early Global Route kernel                   100.00%  285.14 sec  285.77 sec  0.63 sec  0.63 sec 
[05/04 15:24:56    345s] (I)       +-Import and model                           22.14%  285.14 sec  285.28 sec  0.14 sec  0.14 sec 
[05/04 15:24:56    345s] (I)       | +-Create place DB                          10.23%  285.14 sec  285.21 sec  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)       | | +-Import place data                      10.22%  285.14 sec  285.21 sec  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)       | | | +-Read instances and placement          2.41%  285.14 sec  285.16 sec  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)       | | | +-Read nets                             7.78%  285.16 sec  285.21 sec  0.05 sec  0.05 sec 
[05/04 15:24:56    345s] (I)       | +-Create route DB                          10.82%  285.21 sec  285.28 sec  0.07 sec  0.07 sec 
[05/04 15:24:56    345s] (I)       | | +-Import route data (1T)                 10.77%  285.21 sec  285.28 sec  0.07 sec  0.07 sec 
[05/04 15:24:56    345s] (I)       | | | +-Read blockages ( Layer 2-3 )          3.09%  285.22 sec  285.24 sec  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Read routing blockages              0.00%  285.22 sec  285.22 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Read instance blockages             0.56%  285.22 sec  285.22 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Read PG blockages                   2.32%  285.22 sec  285.24 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Read clock blockages                0.00%  285.24 sec  285.24 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Read other blockages                0.00%  285.24 sec  285.24 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Read halo blockages                 0.13%  285.24 sec  285.24 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Read boundary cut boxes             0.00%  285.24 sec  285.24 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | +-Read blackboxes                       0.00%  285.24 sec  285.24 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | +-Read prerouted                        1.56%  285.24 sec  285.25 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | +-Read unlegalized nets                 0.59%  285.25 sec  285.25 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | +-Read nets                             1.00%  285.25 sec  285.26 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | +-Set up via pillars                    0.04%  285.26 sec  285.26 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | +-Initialize 3D grid graph              0.05%  285.26 sec  285.26 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | | +-Model blockage capacity               2.31%  285.26 sec  285.27 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Initialize 3D capacity              2.17%  285.26 sec  285.27 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | +-Read aux data                             0.00%  285.28 sec  285.28 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | +-Others data preparation                   0.21%  285.28 sec  285.28 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | +-Create route kernel                       0.47%  285.28 sec  285.28 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       +-Global Routing                             76.27%  285.28 sec  285.77 sec  0.48 sec  0.48 sec 
[05/04 15:24:56    345s] (I)       | +-Initialization                            1.25%  285.28 sec  285.29 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | +-Net group 1                              74.30%  285.29 sec  285.76 sec  0.47 sec  0.47 sec 
[05/04 15:24:56    345s] (I)       | | +-Generate topology                       2.41%  285.29 sec  285.31 sec  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)       | | +-Phase 1a                               12.51%  285.32 sec  285.40 sec  0.08 sec  0.08 sec 
[05/04 15:24:56    345s] (I)       | | | +-Pattern routing (1T)                  8.93%  285.32 sec  285.37 sec  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.03%  285.38 sec  285.39 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | +-Add via demand to 2D                  1.40%  285.39 sec  285.40 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | +-Phase 1b                               10.36%  285.40 sec  285.46 sec  0.07 sec  0.07 sec 
[05/04 15:24:56    345s] (I)       | | | +-Monotonic routing (1T)               10.26%  285.40 sec  285.46 sec  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)       | | +-Phase 1c                                2.50%  285.46 sec  285.48 sec  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)       | | | +-Two level Routing                     2.48%  285.46 sec  285.48 sec  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Two Level Routing (Regular)         2.18%  285.46 sec  285.48 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  285.48 sec  285.48 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       | | +-Phase 1d                               29.63%  285.48 sec  285.67 sec  0.19 sec  0.19 sec 
[05/04 15:24:56    345s] (I)       | | | +-Detoured routing (1T)                29.60%  285.48 sec  285.67 sec  0.19 sec  0.19 sec 
[05/04 15:24:56    345s] (I)       | | +-Phase 1e                                1.69%  285.67 sec  285.68 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | +-Route legalization                    1.63%  285.67 sec  285.68 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | | | +-Legalize Blockage Violations        1.62%  285.67 sec  285.68 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | | +-Phase 1l                               13.32%  285.68 sec  285.76 sec  0.08 sec  0.08 sec 
[05/04 15:24:56    345s] (I)       | | | +-Layer assignment (1T)                12.88%  285.68 sec  285.76 sec  0.08 sec  0.08 sec 
[05/04 15:24:56    345s] (I)       | +-Clean cong LA                             0.00%  285.76 sec  285.76 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)       +-Export 3D cong map                          0.90%  285.77 sec  285.77 sec  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)       | +-Export 2D cong map                        0.27%  285.77 sec  285.77 sec  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)      ======================= Summary by functions ========================
[05/04 15:24:56    345s] (I)       Lv  Step                                      %      Real       CPU 
[05/04 15:24:56    345s] (I)      ---------------------------------------------------------------------
[05/04 15:24:56    345s] (I)        0  Early Global Route kernel           100.00%  0.63 sec  0.63 sec 
[05/04 15:24:56    345s] (I)        1  Global Routing                       76.27%  0.48 sec  0.48 sec 
[05/04 15:24:56    345s] (I)        1  Import and model                     22.14%  0.14 sec  0.14 sec 
[05/04 15:24:56    345s] (I)        1  Export 3D cong map                    0.90%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        2  Net group 1                          74.30%  0.47 sec  0.47 sec 
[05/04 15:24:56    345s] (I)        2  Create route DB                      10.82%  0.07 sec  0.07 sec 
[05/04 15:24:56    345s] (I)        2  Create place DB                      10.23%  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)        2  Initialization                        1.25%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        2  Create route kernel                   0.47%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        2  Export 2D cong map                    0.27%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        2  Others data preparation               0.21%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        3  Phase 1d                             29.63%  0.19 sec  0.19 sec 
[05/04 15:24:56    345s] (I)        3  Phase 1l                             13.32%  0.08 sec  0.08 sec 
[05/04 15:24:56    345s] (I)        3  Phase 1a                             12.51%  0.08 sec  0.08 sec 
[05/04 15:24:56    345s] (I)        3  Import route data (1T)               10.77%  0.07 sec  0.07 sec 
[05/04 15:24:56    345s] (I)        3  Phase 1b                             10.36%  0.07 sec  0.07 sec 
[05/04 15:24:56    345s] (I)        3  Import place data                    10.22%  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)        3  Phase 1c                              2.50%  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)        3  Generate topology                     2.41%  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)        3  Phase 1e                              1.69%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        4  Detoured routing (1T)                29.60%  0.19 sec  0.19 sec 
[05/04 15:24:56    345s] (I)        4  Layer assignment (1T)                12.88%  0.08 sec  0.08 sec 
[05/04 15:24:56    345s] (I)        4  Monotonic routing (1T)               10.26%  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)        4  Pattern routing (1T)                  8.93%  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)        4  Read nets                             8.78%  0.06 sec  0.06 sec 
[05/04 15:24:56    345s] (I)        4  Read blockages ( Layer 2-3 )          3.09%  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)        4  Two level Routing                     2.48%  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)        4  Read instances and placement          2.41%  0.02 sec  0.02 sec 
[05/04 15:24:56    345s] (I)        4  Model blockage capacity               2.31%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        4  Pattern Routing Avoiding Blockages    2.03%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        4  Route legalization                    1.63%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        4  Read prerouted                        1.56%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        4  Add via demand to 2D                  1.40%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        4  Read unlegalized nets                 0.59%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        5  Read PG blockages                     2.32%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        5  Two Level Routing (Regular)           2.18%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        5  Initialize 3D capacity                2.17%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        5  Legalize Blockage Violations          1.62%  0.01 sec  0.01 sec 
[05/04 15:24:56    345s] (I)        5  Read instance blockages               0.56%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        5  Read halo blockages                   0.13%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/04 15:24:56    345s] OPERPROF: Starting HotSpotCal at level 1, MEM:2243.8M, EPOCH TIME: 1714850696.325365
[05/04 15:24:56    345s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:56    345s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:24:56    345s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:56    345s] [hotspot] | normalized |          3.11 |         18.22 |
[05/04 15:24:56    345s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:56    345s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.11, normalized total congestion hotspot area = 18.22 (area is in unit of 4 std-cell row bins)
[05/04 15:24:56    345s] [hotspot] max/total 3.11/18.22, big hotspot (>10) total 0.00
[05/04 15:24:56    345s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  1  |   174.00   447.60   202.80   476.40 |        3.11   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  2  |   548.40   332.40   577.20   361.20 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  3  |    58.80   490.80    87.60   519.60 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  4  |   174.00   519.60   202.80   548.40 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  5  |   634.80   591.60   663.60   620.40 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] Top 5 hotspots total area: 6.67
[05/04 15:24:56    345s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.009, MEM:2259.8M, EPOCH TIME: 1714850696.334713
[05/04 15:24:56    345s] [hotspot] Hotspot report including placement blocked areas
[05/04 15:24:56    345s] OPERPROF: Starting HotSpotCal at level 1, MEM:2259.8M, EPOCH TIME: 1714850696.334945
[05/04 15:24:56    345s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:56    345s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:24:56    345s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:56    345s] [hotspot] | normalized |          3.11 |         18.22 |
[05/04 15:24:56    345s] [hotspot] +------------+---------------+---------------+
[05/04 15:24:56    345s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.11, normalized total congestion hotspot area = 18.22 (area is in unit of 4 std-cell row bins)
[05/04 15:24:56    345s] [hotspot] max/total 3.11/18.22, big hotspot (>10) total 0.00
[05/04 15:24:56    345s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  1  |   174.00   447.60   202.80   476.40 |        3.11   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  2  |   548.40   332.40   577.20   361.20 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  3  |    58.80   490.80    87.60   519.60 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  4  |   174.00   519.60   202.80   548.40 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] [hotspot] |  5  |   634.80   591.60   663.60   620.40 |        0.89   |
[05/04 15:24:56    345s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:24:56    345s] Top 5 hotspots total area: 6.67
[05/04 15:24:56    345s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.009, MEM:2259.8M, EPOCH TIME: 1714850696.343791
[05/04 15:24:56    345s] Reported timing to dir ./timingReports
[05/04 15:24:56    345s] **optDesign ... cpu = 0:02:57, real = 0:02:58, mem = 1881.0M, totSessionCpu=0:05:46 **
[05/04 15:24:56    345s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2202.8M, EPOCH TIME: 1714850696.374783
[05/04 15:24:56    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:56    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:56    345s] 
[05/04 15:24:56    345s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:56    345s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2202.8M, EPOCH TIME: 1714850696.404031
[05/04 15:24:56    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:56    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:57    346s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:57    346s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:24:58    347s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:58    347s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:24:58    347s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:58    347s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:24:58    347s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:24:58    347s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:24:59    347s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 12.195  | 12.195  | 48.081  | 39.661  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3975   |  1938   |   64    |  3651   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     63 (63)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2203.0M, EPOCH TIME: 1714850699.266739
[05/04 15:24:59    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:59    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.030, MEM:2203.0M, EPOCH TIME: 1714850699.296282
[05/04 15:24:59    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] Density: 30.506%
Routing Overflow: 0.03% H and 4.26% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2203.0M, EPOCH TIME: 1714850699.325115
[05/04 15:24:59    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:24:59    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2203.0M, EPOCH TIME: 1714850699.353923
[05/04 15:24:59    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] **optDesign ... cpu = 0:02:58, real = 0:03:01, mem = 1884.2M, totSessionCpu=0:05:48 **
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:24:59    347s] Deleting Lib Analyzer.
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s] TimeStamp Deleting Cell Server End ...
[05/04 15:24:59    347s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/04 15:24:59    347s] Type 'man IMPOPT-3195' for more detail.
[05/04 15:24:59    347s] *** Finished optDesign ***
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:05 real=  0:03:07)
[05/04 15:24:59    347s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[05/04 15:24:59    347s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:30.2 real=0:00:30.4)
[05/04 15:24:59    347s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[05/04 15:24:59    347s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:34 real=  0:01:35)
[05/04 15:24:59    347s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[05/04 15:24:59    347s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:24:59    347s] clean pInstBBox. size 0
[05/04 15:24:59    347s] All LLGs are deleted
[05/04 15:24:59    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:24:59    347s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2203.0M, EPOCH TIME: 1714850699.461271
[05/04 15:24:59    347s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2203.0M, EPOCH TIME: 1714850699.461392
[05/04 15:24:59    347s] Info: pop threads available for lower-level modules during optimization.
[05/04 15:24:59    347s] Disable CTE adjustment.
[05/04 15:24:59    347s] #optDebug: fT-D <X 1 0 0 0>
[05/04 15:24:59    347s] VSMManager cleared!
[05/04 15:24:59    347s] **place_opt_design ... cpu = 0:02:59, real = 0:03:01, mem = 2176.0M **
[05/04 15:24:59    347s] *** Finished GigaPlace ***
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:24:59    347s] Severity  ID               Count  Summary                                  
[05/04 15:24:59    347s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[05/04 15:24:59    347s] WARNING   IMPECO-560          20  The netlist is not unique, because the m...
[05/04 15:24:59    347s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/04 15:24:59    347s] WARNING   IMPOPT-3115         10  Netlist is not uniquified, optimization ...
[05/04 15:24:59    347s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/04 15:24:59    347s] WARNING   IMPOPT-3213          9  The netlist contains multi-instanciated ...
[05/04 15:24:59    347s] WARNING   IMPOPT-7098         65  WARNING: %s is an undriven net with %d f...
[05/04 15:24:59    347s] *** Message Summary: 110 warning(s), 0 error(s)
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s] *** place_opt_design #1 [finish] : cpu/real = 0:02:58.8/0:03:00.9 (1.0), totSession cpu/real = 0:05:47.7/0:06:24.4 (0.9), mem = 2176.0M
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s] =============================================================================================
[05/04 15:24:59    347s]  Final TAT Report : place_opt_design #1                                         21.16-s078_1
[05/04 15:24:59    347s] =============================================================================================
[05/04 15:24:59    347s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:24:59    347s] ---------------------------------------------------------------------------------------------
[05/04 15:24:59    347s] [ InitOpt                ]      1   0:00:01.9  (   1.1 % )     0:00:06.7 /  0:00:06.7    1.0
[05/04 15:24:59    347s] [ GlobalOpt              ]      1   0:00:02.1  (   1.1 % )     0:00:02.1 /  0:00:02.1    1.0
[05/04 15:24:59    347s] [ DrvOpt                 ]      4   0:00:26.5  (  14.7 % )     0:00:28.5 /  0:00:28.4    1.0
[05/04 15:24:59    347s] [ SimplifyNetlist        ]      1   0:00:01.7  (   0.9 % )     0:00:01.7 /  0:00:01.7    1.0
[05/04 15:24:59    347s] [ SkewPreCTSReport       ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:24:59    347s] [ AreaOpt                ]      3   0:00:28.0  (  15.5 % )     0:00:29.6 /  0:00:29.4    1.0
[05/04 15:24:59    347s] [ ViewPruning            ]      8   0:00:00.3  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:24:59    347s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.2 % )     0:00:07.3 /  0:00:06.0    0.8
[05/04 15:24:59    347s] [ DrvReport              ]      3   0:00:02.2  (   1.2 % )     0:00:02.2 /  0:00:00.9    0.4
[05/04 15:24:59    347s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:24:59    347s] [ SlackTraversorInit     ]      5   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:24:59    347s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:59    347s] [ PlacerInterfaceInit    ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:24:59    347s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:24:59    347s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:24:59    347s] [ IncrReplace            ]      1   0:01:34.1  (  52.0 % )     0:01:38.4 /  0:01:38.1    1.0
[05/04 15:24:59    347s] [ RefinePlace            ]      3   0:00:04.9  (   2.7 % )     0:00:05.0 /  0:00:04.9    1.0
[05/04 15:24:59    347s] [ EarlyGlobalRoute       ]      2   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.5    1.0
[05/04 15:24:59    347s] [ ExtractRC              ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:24:59    347s] [ TimingUpdate           ]     31   0:00:03.4  (   1.9 % )     0:00:09.0 /  0:00:09.0    1.0
[05/04 15:24:59    347s] [ FullDelayCalc          ]      3   0:00:08.7  (   4.8 % )     0:00:08.7 /  0:00:08.8    1.0
[05/04 15:24:59    347s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:24:59    347s] [ GenerateReports        ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    0.9
[05/04 15:24:59    347s] [ MISC                   ]          0:00:02.0  (   1.1 % )     0:00:02.0 /  0:00:01.9    1.0
[05/04 15:24:59    347s] ---------------------------------------------------------------------------------------------
[05/04 15:24:59    347s]  place_opt_design #1 TOTAL          0:03:00.9  ( 100.0 % )     0:03:00.9 /  0:02:58.8    1.0
[05/04 15:24:59    347s] ---------------------------------------------------------------------------------------------
[05/04 15:24:59    347s] 
[05/04 15:24:59    347s] <CMD> redraw
[05/04 15:24:59    347s] <CMD> saveDesign ibex_top.placed.enc
[05/04 15:24:59    347s] #% Begin save design ... (date=05/04 15:24:59, mem=1851.3M)
[05/04 15:24:59    347s] % Begin Save ccopt configuration ... (date=05/04 15:24:59, mem=1851.3M)
[05/04 15:24:59    347s] % End Save ccopt configuration ... (date=05/04 15:24:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.3M, current mem=1851.3M)
[05/04 15:24:59    347s] % Begin Save netlist data ... (date=05/04 15:24:59, mem=1851.3M)
[05/04 15:24:59    347s] Writing Binary DB to ibex_top.placed.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/04 15:24:59    347s] % End Save netlist data ... (date=05/04 15:24:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1851.3M, current mem=1851.3M)
[05/04 15:24:59    347s] Saving symbol-table file ...
[05/04 15:24:59    347s] Saving congestion map file ibex_top.placed.enc.dat/ibex_top.route.congmap.gz ...
[05/04 15:25:00    347s] % Begin Save AAE data ... (date=05/04 15:25:00, mem=1851.3M)
[05/04 15:25:00    347s] Saving AAE Data ...
[05/04 15:25:00    347s] % End Save AAE data ... (date=05/04 15:25:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.3M, current mem=1851.3M)
[05/04 15:25:00    348s] Saving preference file ibex_top.placed.enc.dat/gui.pref.tcl ...
[05/04 15:25:00    348s] Saving mode setting ...
[05/04 15:25:00    348s] Saving global file ...
[05/04 15:25:00    348s] % Begin Save floorplan data ... (date=05/04 15:25:00, mem=1851.9M)
[05/04 15:25:00    348s] Saving floorplan file ...
[05/04 15:25:01    348s] % End Save floorplan data ... (date=05/04 15:25:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=1851.9M, current mem=1851.9M)
[05/04 15:25:01    348s] Saving PG file ibex_top.placed.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Sat May  4 15:25:01 2024)
[05/04 15:25:01    348s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2176.5M) ***
[05/04 15:25:01    348s] Saving Drc markers ...
[05/04 15:25:01    348s] ... No Drc file written since there is no markers found.
[05/04 15:25:01    348s] % Begin Save placement data ... (date=05/04 15:25:01, mem=1852.1M)
[05/04 15:25:01    348s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 15:25:01    348s] Save Adaptive View Pruning View Names to Binary file
[05/04 15:25:01    348s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2179.5M) ***
[05/04 15:25:01    348s] % End Save placement data ... (date=05/04 15:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1852.1M, current mem=1852.1M)
[05/04 15:25:01    348s] % Begin Save routing data ... (date=05/04 15:25:01, mem=1852.1M)
[05/04 15:25:01    348s] Saving route file ...
[05/04 15:25:01    348s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2176.5M) ***
[05/04 15:25:01    348s] % End Save routing data ... (date=05/04 15:25:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1852.2M, current mem=1852.2M)
[05/04 15:25:01    348s] Saving property file ibex_top.placed.enc.dat/ibex_top.prop
[05/04 15:25:01    348s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2179.5M) ***
[05/04 15:25:01    348s] Saving rc congestion map ibex_top.placed.enc.dat/ibex_top.congmap.gz ...
[05/04 15:25:01    348s] % Begin Save power constraints data ... (date=05/04 15:25:01, mem=1852.2M)
[05/04 15:25:01    348s] % End Save power constraints data ... (date=05/04 15:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1852.2M, current mem=1852.2M)
[05/04 15:25:02    348s] Generated self-contained design ibex_top.placed.enc.dat
[05/04 15:25:02    348s] #% End save design ... (date=05/04 15:25:02, total cpu=0:00:01.1, real=0:00:03.0, peak res=1852.4M, current mem=1852.4M)
[05/04 15:25:02    348s] *** Message Summary: 0 warning(s), 0 error(s)
[05/04 15:25:02    348s] 
[05/04 15:25:02    348s] ############################
[05/04 15:25:02    348s] ###
[05/04 15:25:02    348s] ### Clock Tree Synthesis ...
[05/04 15:25:02    348s] ###
[05/04 15:25:02    348s] ############################
[05/04 15:25:02    348s] <CMD> setAnalysisMode -cppr both
[05/04 15:25:02    348s] <CMD> setAnalysisMode -analysisType bcwc
[05/04 15:25:02    348s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
[05/04 15:25:02    348s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/04 15:25:02    348s] <CMD> create_route_type -name top -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/04 15:25:02    348s] <CMD> create_route_type -name trunk -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/04 15:25:02    348s] <CMD> create_route_type -name leaf -preferred_routing_layer_effort medium -top_preferred_layer 3 -bottom_preferred_layer 2
[05/04 15:25:02    348s] <CMD> set_ccopt_property route_type -net_type top top
[05/04 15:25:02    348s] <CMD> set_ccopt_property route_type -net_type trunk trunk
[05/04 15:25:02    348s] <CMD> set_ccopt_property route_type -net_type leaf leaf
[05/04 15:25:02    348s] <CMD> set_ccopt_property inverter_cells {CLKINVX1TS CLKINVX2TS CLKINVX3TS CLKINVX4TS CLKINVX6TS CLKINVX8TS CLKINVX12TS CLKINVX16TS CLKINVX20TS}
[05/04 15:25:02    348s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS}
[05/04 15:25:02    348s] <CMD> set_ccopt_property use_inverters true
[05/04 15:25:02    348s] <CMD> set_ccopt_property target_max_trans 500ps
[05/04 15:25:02    348s] <CMD> set_ccopt_property target_skew 300ps
[05/04 15:25:02    348s] <CMD> create_ccopt_clock_tree_spec -file ccopt_clock_tree.spec
[05/04 15:25:02    348s] Creating clock tree spec for modes (timing configs): typical_constraint
[05/04 15:25:02    348s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/04 15:25:02    348s] 
[05/04 15:25:02    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 15:25:02    348s] Summary for sequential cells identification: 
[05/04 15:25:02    348s]   Identified SBFF number: 120
[05/04 15:25:02    348s]   Identified MBFF number: 0
[05/04 15:25:02    348s]   Identified SB Latch number: 0
[05/04 15:25:02    348s]   Identified MB Latch number: 0
[05/04 15:25:02    348s]   Not identified SBFF number: 0
[05/04 15:25:02    348s]   Not identified MBFF number: 0
[05/04 15:25:02    348s]   Not identified SB Latch number: 0
[05/04 15:25:02    348s]   Not identified MB Latch number: 0
[05/04 15:25:02    348s]   Number of sequential cells which are not FFs: 34
[05/04 15:25:02    348s]  Visiting view : typical
[05/04 15:25:02    348s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:25:02    348s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:25:02    348s]  Visiting view : typical
[05/04 15:25:02    348s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:25:02    348s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:25:02    348s] TLC MultiMap info (StdDelay):
[05/04 15:25:02    348s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 15:25:02    348s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 15:25:02    348s]  Setting StdDelay to: 55.8ps
[05/04 15:25:02    348s] 
[05/04 15:25:02    348s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 15:25:02    348s] Reset timing graph...
[05/04 15:25:02    348s] Ignoring AAE DB Resetting ...
[05/04 15:25:02    348s] Reset timing graph done.
[05/04 15:25:02    349s] Ignoring AAE DB Resetting ...
[05/04 15:25:03    349s] Analyzing clock structure...
[05/04 15:25:03    349s] Analyzing clock structure done.
[05/04 15:25:03    349s] Reset timing graph...
[05/04 15:25:03    349s] Ignoring AAE DB Resetting ...
[05/04 15:25:03    349s] Reset timing graph done.
[05/04 15:25:03    349s] Wrote: ccopt_clock_tree.spec
[05/04 15:25:03    349s] <CMD> get_ccopt_clock_trees
[05/04 15:25:03    349s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/04 15:25:03    349s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk_i true
[05/04 15:25:03    349s] <CMD> create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
[05/04 15:25:03    349s] Extracting original clock gating for clk_i...
[05/04 15:25:03    349s]   clock_tree clk_i contains 1995 sinks and 64 clock gates.
[05/04 15:25:03    349s] Extracting original clock gating for clk_i done.
[05/04 15:25:03    349s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -early -clock_tree clk_i 0.020
[05/04 15:25:03    349s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner typical_dly -late -clock_tree clk_i 0.020
[05/04 15:25:03    349s] <CMD> set_ccopt_property source_driver -clock_tree clk_i {INVX1TS/A INVX1TS/Y}
[05/04 15:25:03    349s] <CMD> set_ccopt_property source_max_capacitance -clock_tree clk_i 0.005
[05/04 15:25:03    349s] <CMD> set_ccopt_property clock_period -pin clk_i 100
[05/04 15:25:03    349s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/04 15:25:03    349s] <CMD> create_ccopt_skew_group -name clk_i/typical_constraint -sources clk_i -auto_sinks
[05/04 15:25:03    349s] The skew group clk_i/typical_constraint was created. It contains 1995 sinks and 1 sources.
[05/04 15:25:03    349s] <CMD> set_ccopt_property include_source_latency -skew_group clk_i/typical_constraint true
[05/04 15:25:03    349s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/typical_constraint clk_i
[05/04 15:25:03    349s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/typical_constraint typical_constraint
[05/04 15:25:03    349s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/typical_constraint typical_dly
[05/04 15:25:03    349s] <CMD> set_ccopt_property ideal_net -net clk_i true
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin clk_i 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin clk_i 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin clk_i 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin clk_i 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_clock_gate_i/U2/B 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_clock_gate_i/U2/B 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_clock_gate_i/U2/B 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_clock_gate_i/U2/B 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_busy_q_reg_0_/CK 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_busy_q_reg_0_/CK 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_busy_q_reg_0_/CK 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_busy_q_reg_0_/CK 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -rise -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -early -fall -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -rise -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/04 15:25:03    349s] <CMD> set_ccopt_property annotated_transition -delay_corner typical_dly -late -fall -pin core_clock_gate_i/en_latch_reg/GN 0.000
[05/04 15:25:03    349s] <CMD> check_ccopt_clock_tree_convergence
[05/04 15:25:03    349s] Checking clock tree convergence...
[05/04 15:25:03    349s] Checking clock tree convergence done.
[05/04 15:25:03    349s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/04 15:25:03    349s] <CMD> ccopt_design
[05/04 15:25:03    349s] #% Begin ccopt_design (date=05/04 15:25:03, mem=1803.2M)
[05/04 15:25:03    349s] Turning off fast DC mode.
[05/04 15:25:03    349s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:05:50.0/0:06:28.7 (0.9), mem = 2122.4M
[05/04 15:25:03    349s] Runtime...
[05/04 15:25:03    349s] **INFO: User's settings:
[05/04 15:25:03    349s] setNanoRouteMode -extractThirdPartyCompatible  false
[05/04 15:25:03    349s] setNanoRouteMode -grouteExpTdStdDelay          55.8
[05/04 15:25:03    349s] setNanoRouteMode -routeTopRoutingLayer         3
[05/04 15:25:03    349s] setDesignMode -flowEffort                      standard
[05/04 15:25:03    349s] setDesignMode -process                         130
[05/04 15:25:03    349s] setDesignMode -topRoutingLayer                 M3
[05/04 15:25:03    349s] setExtractRCMode -coupling_c_th                0.4
[05/04 15:25:03    349s] setExtractRCMode -engine                       preRoute
[05/04 15:25:03    349s] setExtractRCMode -relative_c_th                1
[05/04 15:25:03    349s] setExtractRCMode -total_c_th                   0
[05/04 15:25:03    350s] setDelayCalMode -enable_high_fanout            true
[05/04 15:25:03    350s] setDelayCalMode -engine                        aae
[05/04 15:25:03    350s] setDelayCalMode -ignoreNetLoad                 false
[05/04 15:25:03    350s] setDelayCalMode -socv_accuracy_mode            low
[05/04 15:25:03    350s] setOptMode -activeHoldViews                    { typical }
[05/04 15:25:03    350s] setOptMode -activeSetupViews                   { typical }
[05/04 15:25:03    350s] setOptMode -autoSetupViews                     { typical}
[05/04 15:25:03    350s] setOptMode -autoTDGRSetupViews                 { typical}
[05/04 15:25:03    350s] setOptMode -drcMargin                          0
[05/04 15:25:03    350s] setOptMode -effort                             high
[05/04 15:25:03    350s] setOptMode -fixDrc                             true
[05/04 15:25:03    350s] setOptMode -fixFanoutLoad                      true
[05/04 15:25:03    350s] setOptMode -moveInst                           true
[05/04 15:25:03    350s] setOptMode -optimizeFF                         true
[05/04 15:25:03    350s] setOptMode -preserveAllSequential              true
[05/04 15:25:03    350s] setOptMode -reclaimArea                        true
[05/04 15:25:03    350s] setOptMode -setupTargetSlack                   0
[05/04 15:25:03    350s] setPlaceMode -place_global_cong_effort         high
[05/04 15:25:03    350s] setPlaceMode -timingDriven                     true
[05/04 15:25:03    350s] setRouteMode -earlyGlobalMaxRouteLayer         3
[05/04 15:25:03    350s] 
[05/04 15:25:03    350s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/04 15:25:03    350s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/04 15:25:03    350s] Set place::cacheFPlanSiteMark to 1
[05/04 15:25:03    350s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/04 15:25:03    350s] Using CCOpt effort standard.
[05/04 15:25:03    350s] CCOpt::Phase::Initialization...
[05/04 15:25:03    350s] Check Prerequisites...
[05/04 15:25:03    350s] Leaving CCOpt scope - CheckPlace...
[05/04 15:25:03    350s] OPERPROF: Starting checkPlace at level 1, MEM:2122.4M, EPOCH TIME: 1714850703.826108
[05/04 15:25:03    350s] Processing tracks to init pin-track alignment.
[05/04 15:25:03    350s] z: 2, totalTracks: 1
[05/04 15:25:03    350s] z: 4, totalTracks: 1
[05/04 15:25:03    350s] z: 6, totalTracks: 1
[05/04 15:25:03    350s] z: 8, totalTracks: 1
[05/04 15:25:03    350s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:25:03    350s] All LLGs are deleted
[05/04 15:25:03    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:25:03    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:25:03    350s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2122.4M, EPOCH TIME: 1714850703.837053
[05/04 15:25:03    350s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2122.4M, EPOCH TIME: 1714850703.837251
[05/04 15:25:03    350s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2122.4M, EPOCH TIME: 1714850703.837939
[05/04 15:25:03    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:25:03    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:25:03    350s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2122.4M, EPOCH TIME: 1714850703.838615
[05/04 15:25:03    350s] Max number of tech site patterns supported in site array is 256.
[05/04 15:25:03    350s] Core basic site is IBM13SITE
[05/04 15:25:03    350s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2122.4M, EPOCH TIME: 1714850703.839809
[05/04 15:25:03    350s] After signature check, allow fast init is false, keep pre-filter is true.
[05/04 15:25:03    350s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/04 15:25:03    350s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.017, REAL:0.017, MEM:2122.4M, EPOCH TIME: 1714850703.856786
[05/04 15:25:03    350s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 15:25:03    350s] SiteArray: use 2,101,248 bytes
[05/04 15:25:03    350s] SiteArray: current memory after site array memory allocation 2122.4M
[05/04 15:25:03    350s] SiteArray: FP blocked sites are writable
[05/04 15:25:03    350s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 15:25:03    350s] Atter site array init, number of instance map data is 0.
[05/04 15:25:03    350s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2122.4M, EPOCH TIME: 1714850703.869519
[05/04 15:25:03    350s] 
[05/04 15:25:03    350s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:25:03    350s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.034, MEM:2122.4M, EPOCH TIME: 1714850703.872026
[05/04 15:25:03    350s] Begin checking placement ... (start mem=2122.4M, init mem=2122.4M)
[05/04 15:25:03    350s] Begin checking exclusive groups violation ...
[05/04 15:25:03    350s] There are 0 groups to check, max #box is 0, total #box is 0
[05/04 15:25:03    350s] Finished checking exclusive groups violations. Found 0 Vio.
[05/04 15:25:03    350s] 
[05/04 15:25:03    350s] Running CheckPlace using 1 thread in normal mode...
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] ...checkPlace normal is done!
[05/04 15:25:04    350s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2122.4M, EPOCH TIME: 1714850704.021132
[05/04 15:25:04    350s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.009, REAL:0.009, MEM:2122.4M, EPOCH TIME: 1714850704.030080
[05/04 15:25:04    350s] *info: Placed = 13927         
[05/04 15:25:04    350s] *info: Unplaced = 0           
[05/04 15:25:04    350s] Placement Density:30.51%(166150/544644)
[05/04 15:25:04    350s] Placement Density (including fixed std cells):30.51%(166150/544644)
[05/04 15:25:04    350s] All LLGs are deleted
[05/04 15:25:04    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13927).
[05/04 15:25:04    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:25:04    350s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2122.4M, EPOCH TIME: 1714850704.039292
[05/04 15:25:04    350s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2122.4M, EPOCH TIME: 1714850704.039459
[05/04 15:25:04    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:25:04    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:25:04    350s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=2122.4M)
[05/04 15:25:04    350s] OPERPROF: Finished checkPlace at level 1, CPU:0.213, REAL:0.215, MEM:2122.4M, EPOCH TIME: 1714850704.041278
[05/04 15:25:04    350s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:25:04    350s] Innovus will update I/O latencies
[05/04 15:25:04    350s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:25:04    350s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/04 15:25:04    350s] Info: 1 threads available for lower-level modules during optimization.
[05/04 15:25:04    350s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:25:04    350s] Type 'man IMPECO-560' for more detail.
[05/04 15:25:04    350s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before synthesizing clock trees.

[05/04 15:25:04    350s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:25:04    350s] Severity  ID               Count  Summary                                  
[05/04 15:25:04    350s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[05/04 15:25:04    350s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before synthe...
[05/04 15:25:04    350s] WARNING   NRIF-91              2  Option setNanoRouteMode -routeTopRouting...
[05/04 15:25:04    350s] *** Message Summary: 3 warning(s), 1 error(s)
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:05:50.3/0:06:29.0 (0.9), mem = 2126.4M
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] =============================================================================================
[05/04 15:25:04    350s]  Final TAT Report : ccopt_design #1                                             21.16-s078_1
[05/04 15:25:04    350s] =============================================================================================
[05/04 15:25:04    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:25:04    350s] ---------------------------------------------------------------------------------------------
[05/04 15:25:04    350s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:25:04    350s] [ MISC                   ]          0:00:00.3  (  99.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:25:04    350s] ---------------------------------------------------------------------------------------------
[05/04 15:25:04    350s]  ccopt_design #1 TOTAL              0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:25:04    350s] ---------------------------------------------------------------------------------------------
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] #% End ccopt_design (date=05/04 15:25:04, total cpu=0:00:00.3, real=0:00:01.0, peak res=1811.9M, current mem=1811.9M)
[05/04 15:25:04    350s] 
[05/04 15:25:04    350s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/04 15:25:04    350s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/04 15:25:04    350s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/04 15:25:04    350s] 0 new pwr-pin connection was made to global net 'VDD'.
[05/04 15:25:04    350s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/04 15:25:04    350s] 0 new gnd-pin connection was made to global net 'VSS'.
[05/04 15:25:04    350s] <CMD> redraw
[05/04 15:25:04    350s] <CMD> saveDesign ibex_top.clock.enc
[05/04 15:25:04    350s] #% Begin save design ... (date=05/04 15:25:04, mem=1811.9M)
[05/04 15:25:04    350s] % Begin Save ccopt configuration ... (date=05/04 15:25:04, mem=1811.9M)
[05/04 15:25:04    350s] % End Save ccopt configuration ... (date=05/04 15:25:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1812.8M, current mem=1812.8M)
[05/04 15:25:04    350s] % Begin Save netlist data ... (date=05/04 15:25:04, mem=1812.8M)
[05/04 15:25:04    350s] Writing Binary DB to ibex_top.clock.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/04 15:25:04    350s] % End Save netlist data ... (date=05/04 15:25:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1812.9M, current mem=1812.9M)
[05/04 15:25:04    350s] Saving symbol-table file ...
[05/04 15:25:04    350s] Saving congestion map file ibex_top.clock.enc.dat/ibex_top.route.congmap.gz ...
[05/04 15:25:04    350s] % Begin Save AAE data ... (date=05/04 15:25:04, mem=1812.9M)
[05/04 15:25:04    350s] Saving AAE Data ...
[05/04 15:25:04    350s] AAE DB initialization (MEM=2135.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/04 15:25:04    350s] % End Save AAE data ... (date=05/04 15:25:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1816.6M, current mem=1816.6M)
[05/04 15:25:05    350s] Saving preference file ibex_top.clock.enc.dat/gui.pref.tcl ...
[05/04 15:25:05    350s] Saving mode setting ...
[05/04 15:25:05    350s] Saving global file ...
[05/04 15:25:05    350s] % Begin Save floorplan data ... (date=05/04 15:25:05, mem=1816.7M)
[05/04 15:25:05    350s] Saving floorplan file ...
[05/04 15:25:05    350s] % End Save floorplan data ... (date=05/04 15:25:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1816.7M, current mem=1816.7M)
[05/04 15:25:05    350s] Saving PG file ibex_top.clock.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Sat May  4 15:25:05 2024)
[05/04 15:25:05    350s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2135.5M) ***
[05/04 15:25:05    351s] Saving Drc markers ...
[05/04 15:25:05    351s] ... No Drc file written since there is no markers found.
[05/04 15:25:05    351s] % Begin Save placement data ... (date=05/04 15:25:05, mem=1816.7M)
[05/04 15:25:05    351s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 15:25:05    351s] Save Adaptive View Pruning View Names to Binary file
[05/04 15:25:05    351s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2138.5M) ***
[05/04 15:25:05    351s] % End Save placement data ... (date=05/04 15:25:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.7M, current mem=1816.7M)
[05/04 15:25:05    351s] % Begin Save routing data ... (date=05/04 15:25:05, mem=1816.7M)
[05/04 15:25:05    351s] Saving route file ...
[05/04 15:25:06    351s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2135.5M) ***
[05/04 15:25:06    351s] % End Save routing data ... (date=05/04 15:25:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=1816.8M, current mem=1816.8M)
[05/04 15:25:06    351s] Saving property file ibex_top.clock.enc.dat/ibex_top.prop
[05/04 15:25:06    351s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2138.5M) ***
[05/04 15:25:06    351s] Saving rc congestion map ibex_top.clock.enc.dat/ibex_top.congmap.gz ...
[05/04 15:25:06    351s] % Begin Save power constraints data ... (date=05/04 15:25:06, mem=1816.8M)
[05/04 15:25:06    351s] % End Save power constraints data ... (date=05/04 15:25:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1816.8M, current mem=1816.8M)
[05/04 15:25:06    351s] Generated self-contained design ibex_top.clock.enc.dat
[05/04 15:25:07    351s] #% End save design ... (date=05/04 15:25:07, total cpu=0:00:01.1, real=0:00:03.0, peak res=1816.9M, current mem=1816.9M)
[05/04 15:25:07    351s] *** Message Summary: 0 warning(s), 0 error(s)
[05/04 15:25:07    351s] 
[05/04 15:25:07    351s] Save Adaptive View Pruning View Names to Text file
[05/04 15:25:07    351s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2135.5M) ***
[05/04 15:25:07    351s] ###################################
[05/04 15:25:07    351s] ###
[05/04 15:25:07    351s] ### Route Critical Signal First ...
[05/04 15:25:07    351s] ###
[05/04 15:25:07    351s] ###################################
[05/04 15:25:07    351s] <CMD> getPlaceMode -doneQuickCTS -quiet
[05/04 15:25:07    351s] 
[05/04 15:25:07    351s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/04 15:25:07    351s] *** Changed status on (0) nets in Clock.
[05/04 15:25:07    351s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2135.5M) ***
[05/04 15:25:07    351s] <CMD> setAttribute -net rst_ni -weight 5 -avoid_detour true -preferred_extra_space 2 -bottom_preferred_routing_layer 2 -top_preferred_routing_layer 3
[05/04 15:25:07    351s] <CMD> selectNet rst_ni
[05/04 15:25:07    351s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/04 15:25:07    351s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly true
[05/04 15:25:07    351s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 3
[05/04 15:25:07    351s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/04 15:25:07    351s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[05/04 15:25:07    351s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[05/04 15:25:07    351s] <CMD> globalDetailRoute
[05/04 15:25:07    351s] #% Begin globalDetailRoute (date=05/04 15:25:07, mem=1816.9M)
[05/04 15:25:07    351s] 
[05/04 15:25:07    351s] globalDetailRoute
[05/04 15:25:07    351s] 
[05/04 15:25:07    351s] #Start globalDetailRoute on Sat May  4 15:25:07 2024
[05/04 15:25:07    351s] #
[05/04 15:25:07    351s] ### Time Record (globalDetailRoute) is installed.
[05/04 15:25:07    351s] ### Time Record (Pre Callback) is installed.
[05/04 15:25:07    351s] ### Time Record (Pre Callback) is uninstalled.
[05/04 15:25:07    351s] ### Time Record (DB Import) is installed.
[05/04 15:25:07    351s] ### Time Record (Timing Data Generation) is installed.
[05/04 15:25:07    351s] #Generating timing data, please wait...
[05/04 15:25:07    351s] #14460 total nets, 14395 already routed, 14395 will ignore in trialRoute
[05/04 15:25:07    351s] ### run_trial_route starts on Sat May  4 15:25:07 2024 with memory = 1816.91 (MB), peak = 1976.71 (MB)
[05/04 15:25:07    351s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:25:07    351s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:25:07    351s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:07    351s] ### dump_timing_file starts on Sat May  4 15:25:07 2024 with memory = 1809.96 (MB), peak = 1976.71 (MB)
[05/04 15:25:07    351s] ### extractRC starts on Sat May  4 15:25:07 2024 with memory = 1809.96 (MB), peak = 1976.71 (MB)
[05/04 15:25:07    351s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:25:07    351s] {RT typical_rc 0 3 3 0}
[05/04 15:25:07    352s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:07    352s] #Dump tif for version 2.1
[05/04 15:25:08    352s] Start AAE Lib Loading. (MEM=2147.53)
[05/04 15:25:08    352s] End AAE Lib Loading. (MEM=2166.61 CPU=0:00:00.0 Real=0:00:00.0)
[05/04 15:25:08    353s] End AAE Lib Interpolated Model. (MEM=2166.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:25:11    355s] Total number of fetched objects 16211
[05/04 15:25:11    355s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:25:11    355s] End delay calculation. (MEM=2220.36 CPU=0:00:02.3 REAL=0:00:02.0)
[05/04 15:25:13    357s] #Current view: typical 
[05/04 15:25:13    357s] #Current enabled view: typical 
[05/04 15:25:13    357s] #Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1847.15 (MB), peak = 1976.71 (MB)
[05/04 15:25:13    357s] ### dump_timing_file cpu:00:00:06, real:00:00:06, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:13    357s] #Done generating timing data.
[05/04 15:25:13    357s] ### Time Record (Timing Data Generation) is uninstalled.
[05/04 15:25:13    357s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/04 15:25:13    357s] ### Net info: total nets: 16644
[05/04 15:25:13    357s] ### Net info: dirty nets: 188
[05/04 15:25:13    357s] ### Net info: marked as disconnected nets: 0
[05/04 15:25:13    357s] #num needed restored net=0
[05/04 15:25:13    357s] #need_extraction net=0 (total=16644)
[05/04 15:25:13    357s] ### Net info: fully routed nets: 0
[05/04 15:25:13    357s] ### Net info: trivial (< 2 pins) nets: 2248
[05/04 15:25:13    357s] ### Net info: unrouted nets: 14396
[05/04 15:25:13    357s] ### Net info: re-extraction nets: 0
[05/04 15:25:13    357s] ### Net info: selected nets: 1
[05/04 15:25:13    357s] ### Net info: ignored nets: 0
[05/04 15:25:13    357s] ### Net info: skip routing nets: 0
[05/04 15:25:13    357s] #Start reading timing information from file .timing_file_1690631.tif.gz ...
[05/04 15:25:13    357s] #Read in timing information for 655 ports, 13927 instances from timing file .timing_file_1690631.tif.gz.
[05/04 15:25:13    357s] ### import design signature (8): route=730169038 fixed_route=730169038 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1146308713 dirty_area=0 del_dirty_area=0 cell=1180274950 placement=1246134278 pin_access=1 inst_pattern=1 via=1912239594 routing_via=1
[05/04 15:25:13    357s] ### Time Record (DB Import) is uninstalled.
[05/04 15:25:13    357s] #NanoRoute Version 21.16-s078_1 NR221206-1807/21_16-UB
[05/04 15:25:13    357s] #RTESIG:78da95d0b10ac230100660679fe2880e15ace6ae6d92ae82ab8aa8ab449b4aa14da14907
[05/04 15:25:13    357s] #       df5ec549a9556fbd8f9fff6e343e2cb7c008672842c7a53a22acb644485c84a8b89c131e
[05/04 15:25:13    357s] #       efabfd820d47e3f56647690ab92e9d81e054d7e514b2abd5557186cce4ba2d3d38e37d61
[05/04 15:25:13    357s] #       2f932747cee5ab6f9d69de114604be697fcdc458fec593bfd21389902433c51f03415ed6
[05/04 15:25:13    357s] #       da77d716187fbf4d48f11d4925012128ac3717d3741ba52260ce6b9be926631018db569f
[05/04 15:25:13    357s] #       640cccd6d6f42942142f6fe9342285a8bf17614a3d39831b0bd2ba22
[05/04 15:25:13    357s] #
[05/04 15:25:13    357s] ### Time Record (Data Preparation) is installed.
[05/04 15:25:13    357s] #RTESIG:78da95d03d4fc330100660667ec52bb74390dae2bb24b6b356620554016be512a78a943a
[05/04 15:25:13    357s] #       92ed0cfc7b024c4521a5b7dea3f73e16cbb7871d04d386d43a4a6df684c71d33b1546b32
[05/04 15:25:13    357s] #       52df33edc7d6eb56dc2e964fcf2f5c55686c171db243df772bd41fde9eda77d4aeb14397
[05/04 15:25:13    357s] #       105d4aad3fdefd7092529ffb21baf01b51ce4861f86f2615fa2a5e5e955e6a42596e8cfc
[05/04 15:25:13    357s] #       2a644dd7db34bdb6a2e2f26d4aabcb481b0d42d6fae48e2e4c1b63728898acaf6da80532
[05/04 15:25:13    357s] #       e787d35fb280f0bd77b3aa6205f1bdd9c8620a636b1232913afbdfa45115f2f903789c38
[05/04 15:25:13    357s] #       9373f309e634c6d8
[05/04 15:25:13    357s] #
[05/04 15:25:13    357s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:25:13    357s] ### Time Record (Global Routing) is installed.
[05/04 15:25:13    357s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:25:13    357s] #Total number of trivial nets (e.g. < 2 pins) = 2248 (skipped).
[05/04 15:25:13    357s] #Total number of selected nets for routing = 1.
[05/04 15:25:13    357s] #Total number of unselected nets (but routable) for routing = 14395 (skipped).
[05/04 15:25:13    357s] #Total number of nets in the design = 16644.
[05/04 15:25:13    357s] #1 routable net do not has any wires.
[05/04 15:25:13    357s] #14395 skipped nets do not have any wires.
[05/04 15:25:13    357s] #1 net will be global routed.
[05/04 15:25:13    357s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:25:13    357s] ### Time Record (Data Preparation) is installed.
[05/04 15:25:13    357s] #Start routing data preparation on Sat May  4 15:25:13 2024
[05/04 15:25:13    357s] #
[05/04 15:25:13    358s] #Minimum voltage of a net in the design = 0.000.
[05/04 15:25:13    358s] #Maximum voltage of a net in the design = 1.200.
[05/04 15:25:13    358s] #Voltage range [0.000 - 0.000] has 652 nets.
[05/04 15:25:13    358s] #Voltage range [0.000 - 1.200] has 15977 nets.
[05/04 15:25:13    358s] #Voltage range [1.200 - 1.200] has 15 nets.
[05/04 15:25:13    358s] #Build and mark too close pins for the same net.
[05/04 15:25:13    358s] ### Time Record (Cell Pin Access) is installed.
[05/04 15:25:13    358s] #Initial pin access analysis.
[05/04 15:25:14    359s] #Detail pin access analysis.
[05/04 15:25:14    359s] ### Time Record (Cell Pin Access) is uninstalled.
[05/04 15:25:15    359s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/04 15:25:15    359s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/04 15:25:15    359s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/04 15:25:15    359s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/04 15:25:15    359s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/04 15:25:15    359s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/04 15:25:15    359s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/04 15:25:15    359s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/04 15:25:15    359s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/04 15:25:15    359s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[05/04 15:25:15    359s] #pin_access_rlayer=2(M2)
[05/04 15:25:15    359s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/04 15:25:15    359s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/04 15:25:15    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1853.65 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] #Regenerating Ggrids automatically.
[05/04 15:25:15    359s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/04 15:25:15    359s] #Using automatically generated G-grids.
[05/04 15:25:15    359s] #Done routing data preparation.
[05/04 15:25:15    359s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1856.97 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Connectivity extraction summary:
[05/04 15:25:15    359s] #1 (0.04%) nets are without wires.
[05/04 15:25:15    359s] #2248 nets are fixed|skipped|trivial (not extracted).
[05/04 15:25:15    359s] #Total number of nets = 2249.
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Finished routing data preparation on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Cpu time = 00:00:02
[05/04 15:25:15    359s] #Elapsed time = 00:00:02
[05/04 15:25:15    359s] #Increased memory = 9.07 (MB)
[05/04 15:25:15    359s] #Total memory = 1856.97 (MB)
[05/04 15:25:15    359s] #Peak memory = 1976.71 (MB)
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:25:15    359s] ### Time Record (Global Routing) is installed.
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Start global routing on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Start global routing initialization on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Number of eco nets is 0
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Start global routing data preparation on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] ### build_merged_routing_blockage_rect_list starts on Sat May  4 15:25:15 2024 with memory = 1856.97 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] #Start routing resource analysis on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] ### init_is_bin_blocked starts on Sat May  4 15:25:15 2024 with memory = 1856.97 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  4 15:25:15 2024 with memory = 1857.34 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### adjust_flow_cap starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### adjust_flow_per_partial_route_obs starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### set_via_blocked starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### copy_flow starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] #Routing resource analysis is done on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] ### report_flow_cap starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] #  Resource Analysis:
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/04 15:25:15    359s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/04 15:25:15    359s] #  --------------------------------------------------------------
[05/04 15:25:15    359s] #  M1             H         490        1397        8836    37.45%
[05/04 15:25:15    359s] #  M2             V         272        1615        8836     0.00%
[05/04 15:25:15    359s] #  M3             H        1420         467        8836     0.00%
[05/04 15:25:15    359s] #  --------------------------------------------------------------
[05/04 15:25:15    359s] #  Total                   2183      61.44%       26508    12.48%
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #  1 nets (0.01%) with 2 preferred extra spacing.
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### analyze_m2_tracks starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### report_initial_resource starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### mark_pg_pins_accessibility starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### set_net_region starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Global routing data preparation is done on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] ### prepare_level starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### init level 1 starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### Level 1 hgrid = 94 X 94
[05/04 15:25:15    359s] ### prepare_level_flow starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #Global routing initialization is done on Sat May  4 15:25:15 2024
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #start global routing iteration 1...
[05/04 15:25:15    359s] ### init_flow_edge starts on Sat May  4 15:25:15 2024 with memory = 1858.36 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### routing at level 1 (topmost level) iter 0
[05/04 15:25:15    359s] ### measure_qor starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### measure_congestion starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    359s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    359s] #
[05/04 15:25:15    359s] #start global routing iteration 2...
[05/04 15:25:15    359s] ### routing at level 1 (topmost level) iter 1
[05/04 15:25:15    360s] ### measure_qor starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### measure_congestion starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #start global routing iteration 3...
[05/04 15:25:15    360s] ### routing at level 1 (topmost level) iter 2
[05/04 15:25:15    360s] ### measure_qor starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### measure_congestion starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] ### route_end starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #Total number of trivial nets (e.g. < 2 pins) = 2248 (skipped).
[05/04 15:25:15    360s] #Total number of selected nets for routing = 1.
[05/04 15:25:15    360s] #Total number of unselected nets (but routable) for routing = 14395 (skipped).
[05/04 15:25:15    360s] #Total number of nets in the design = 16644.
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #14395 skipped nets do not have any wires.
[05/04 15:25:15    360s] #1 routable net has routed wires.
[05/04 15:25:15    360s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #Routed net constraints summary:
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #        Rules   Pref Extra Space   Unconstrained  
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #      Default                  1               0  
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #        Total                  1               0  
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #Routing constraints summary of the whole design:
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #        Rules   Pref Extra Space   Unconstrained  
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #      Default                  1           14395  
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #        Total                  1           14395  
[05/04 15:25:15    360s] #------------------------------------------------
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] ### adjust_flow_per_partial_route_obs starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### cal_base_flow starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### init_flow_edge starts on Sat May  4 15:25:15 2024 with memory = 1860.82 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### cal_flow starts on Sat May  4 15:25:15 2024 with memory = 1861.53 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### report_overcon starts on Sat May  4 15:25:15 2024 with memory = 1861.53 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #                 OverCon          
[05/04 15:25:15    360s] #                  #Gcell    %Gcell
[05/04 15:25:15    360s] #     Layer           (1)   OverCon  Flow/Cap
[05/04 15:25:15    360s] #  ----------------------------------------------
[05/04 15:25:15    360s] #  M1            0(0.00%)   (0.00%)     0.70  
[05/04 15:25:15    360s] #  M2            0(0.00%)   (0.00%)     0.85  
[05/04 15:25:15    360s] #  M3            0(0.00%)   (0.00%)     0.23  
[05/04 15:25:15    360s] #  ----------------------------------------------
[05/04 15:25:15    360s] #     Total      0(0.00%)   (0.00%)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/04 15:25:15    360s] #  Overflow after GR: 0.00% H + 0.00% V
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### cal_base_flow starts on Sat May  4 15:25:15 2024 with memory = 1861.53 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### init_flow_edge starts on Sat May  4 15:25:15 2024 with memory = 1861.53 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### cal_flow starts on Sat May  4 15:25:15 2024 with memory = 1861.54 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### generate_cong_map_content starts on Sat May  4 15:25:15 2024 with memory = 1861.54 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### update starts on Sat May  4 15:25:15 2024 with memory = 1861.54 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] #Complete Global Routing.
[05/04 15:25:15    360s] #Total number of nets with non-default rule or having extra spacing = 1
[05/04 15:25:15    360s] #Total wire length = 8 um.
[05/04 15:25:15    360s] #Total half perimeter of net bounding box = 12 um.
[05/04 15:25:15    360s] #Total wire length on LAYER M1 = 0 um.
[05/04 15:25:15    360s] #Total wire length on LAYER M2 = 0 um.
[05/04 15:25:15    360s] #Total wire length on LAYER M3 = 8 um.
[05/04 15:25:15    360s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:25:15    360s] #Total wire length on LAYER MG = 0 um.
[05/04 15:25:15    360s] #Total wire length on LAYER LY = 0 um.
[05/04 15:25:15    360s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:25:15    360s] #Total wire length on LAYER MA = 0 um.
[05/04 15:25:15    360s] #Total number of vias = 3
[05/04 15:25:15    360s] #Up-Via Summary (total 3):
[05/04 15:25:15    360s] #           
[05/04 15:25:15    360s] #-----------------------
[05/04 15:25:15    360s] # M1                  1
[05/04 15:25:15    360s] # M2                  2
[05/04 15:25:15    360s] #-----------------------
[05/04 15:25:15    360s] #                     3 
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### report_overcon starts on Sat May  4 15:25:15 2024 with memory = 1861.54 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### report_overcon starts on Sat May  4 15:25:15 2024 with memory = 1861.54 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] #Max overcon = 0 track.
[05/04 15:25:15    360s] #Total overcon = 0.00%.
[05/04 15:25:15    360s] #Worst layer Gcell overcon rate = 0.00%.
[05/04 15:25:15    360s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### global_route design signature (11): route=548940074 net_attr=1621198162
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #Global routing statistics:
[05/04 15:25:15    360s] #Cpu time = 00:00:01
[05/04 15:25:15    360s] #Elapsed time = 00:00:01
[05/04 15:25:15    360s] #Increased memory = 4.56 (MB)
[05/04 15:25:15    360s] #Total memory = 1861.54 (MB)
[05/04 15:25:15    360s] #Peak memory = 1976.71 (MB)
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #Finished global routing on Sat May  4 15:25:15 2024
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] #
[05/04 15:25:15    360s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:25:15    360s] ### Time Record (Data Preparation) is installed.
[05/04 15:25:15    360s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:25:15    360s] ### track-assign external-init starts on Sat May  4 15:25:15 2024 with memory = 1861.19 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### Time Record (Track Assignment) is installed.
[05/04 15:25:15    360s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:25:15    360s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.19 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### track-assign engine-init starts on Sat May  4 15:25:15 2024 with memory = 1861.19 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] ### Time Record (Track Assignment) is installed.
[05/04 15:25:15    360s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:15    360s] ### track-assign core-engine starts on Sat May  4 15:25:15 2024 with memory = 1861.19 (MB), peak = 1976.71 (MB)
[05/04 15:25:15    360s] #Start Track Assignment.
[05/04 15:25:15    360s] #Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/04 15:25:16    360s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/04 15:25:16    360s] #Complete Track Assignment.
[05/04 15:25:16    360s] #Total number of nets with non-default rule or having extra spacing = 1
[05/04 15:25:16    360s] #Total wire length = 8 um.
[05/04 15:25:16    360s] #Total half perimeter of net bounding box = 12 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M2 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M3 = 8 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MG = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER LY = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MA = 0 um.
[05/04 15:25:16    360s] #Total number of vias = 3
[05/04 15:25:16    360s] #Up-Via Summary (total 3):
[05/04 15:25:16    360s] #           
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] # M1                  1
[05/04 15:25:16    360s] # M2                  2
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] #                     3 
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] ### track_assign design signature (14): route=959095516
[05/04 15:25:16    360s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/04 15:25:16    360s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:25:16    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.74 (MB), peak = 1976.71 (MB)
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/04 15:25:16    360s] #Cpu time = 00:00:02
[05/04 15:25:16    360s] #Elapsed time = 00:00:02
[05/04 15:25:16    360s] #Increased memory = 19.84 (MB)
[05/04 15:25:16    360s] #Total memory = 1867.74 (MB)
[05/04 15:25:16    360s] #Peak memory = 1976.71 (MB)
[05/04 15:25:16    360s] ### Time Record (Detail Routing) is installed.
[05/04 15:25:16    360s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #Start Detail Routing..
[05/04 15:25:16    360s] #start initial detail routing ...
[05/04 15:25:16    360s] ### Design has 0 dirty nets
[05/04 15:25:16    360s] ### Routing stats: routing = 0.55% drc-check-only = 0.48%
[05/04 15:25:16    360s] #   number of violations = 0
[05/04 15:25:16    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.29 (MB), peak = 1976.71 (MB)
[05/04 15:25:16    360s] #Complete Detail Routing.
[05/04 15:25:16    360s] #Total number of nets with non-default rule or having extra spacing = 1
[05/04 15:25:16    360s] #Total wire length = 11 um.
[05/04 15:25:16    360s] #Total half perimeter of net bounding box = 12 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M2 = 2 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M3 = 9 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MG = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER LY = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MA = 0 um.
[05/04 15:25:16    360s] #Total number of vias = 3
[05/04 15:25:16    360s] #Up-Via Summary (total 3):
[05/04 15:25:16    360s] #           
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] # M1                  1
[05/04 15:25:16    360s] # M2                  2
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] #                     3 
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #Total number of DRC violations = 0
[05/04 15:25:16    360s] ### Time Record (Detail Routing) is uninstalled.
[05/04 15:25:16    360s] #Cpu time = 00:00:00
[05/04 15:25:16    360s] #Elapsed time = 00:00:00
[05/04 15:25:16    360s] #Increased memory = 6.55 (MB)
[05/04 15:25:16    360s] #Total memory = 1874.29 (MB)
[05/04 15:25:16    360s] #Peak memory = 1976.71 (MB)
[05/04 15:25:16    360s] ### Time Record (Antenna Fixing) is installed.
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #start routing for process antenna violation fix ...
[05/04 15:25:16    360s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/04 15:25:16    360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.29 (MB), peak = 1976.71 (MB)
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #Total number of nets with non-default rule or having extra spacing = 1
[05/04 15:25:16    360s] #Total wire length = 11 um.
[05/04 15:25:16    360s] #Total half perimeter of net bounding box = 12 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M2 = 2 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M3 = 9 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MG = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER LY = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MA = 0 um.
[05/04 15:25:16    360s] #Total number of vias = 3
[05/04 15:25:16    360s] #Up-Via Summary (total 3):
[05/04 15:25:16    360s] #           
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] # M1                  1
[05/04 15:25:16    360s] # M2                  2
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] #                     3 
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #Total number of DRC violations = 0
[05/04 15:25:16    360s] #Total number of process antenna violations = 0
[05/04 15:25:16    360s] #Total number of net violated process antenna rule = 0
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #Total number of nets with non-default rule or having extra spacing = 1
[05/04 15:25:16    360s] #Total wire length = 11 um.
[05/04 15:25:16    360s] #Total half perimeter of net bounding box = 12 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M2 = 2 um.
[05/04 15:25:16    360s] #Total wire length on LAYER M3 = 9 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MG = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER LY = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:25:16    360s] #Total wire length on LAYER MA = 0 um.
[05/04 15:25:16    360s] #Total number of vias = 3
[05/04 15:25:16    360s] #Up-Via Summary (total 3):
[05/04 15:25:16    360s] #           
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] # M1                  1
[05/04 15:25:16    360s] # M2                  2
[05/04 15:25:16    360s] #-----------------------
[05/04 15:25:16    360s] #                     3 
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #Total number of DRC violations = 0
[05/04 15:25:16    360s] #Total number of process antenna violations = 0
[05/04 15:25:16    360s] #Total number of net violated process antenna rule = 0
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] ### Time Record (Antenna Fixing) is uninstalled.
[05/04 15:25:16    360s] #detailRoute Statistics:
[05/04 15:25:16    360s] #Cpu time = 00:00:00
[05/04 15:25:16    360s] #Elapsed time = 00:00:00
[05/04 15:25:16    360s] #Increased memory = 6.55 (MB)
[05/04 15:25:16    360s] #Total memory = 1874.29 (MB)
[05/04 15:25:16    360s] #Peak memory = 1976.71 (MB)
[05/04 15:25:16    360s] ### global_detail_route design signature (23): route=1406697952 flt_obj=0 vio=1905142130 shield_wire=1
[05/04 15:25:16    360s] ### Time Record (DB Export) is installed.
[05/04 15:25:16    360s] ### export design design signature (24): route=1406697952 fixed_route=730169038 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1270001579 dirty_area=0 del_dirty_area=0 cell=1180274950 placement=1246134278 pin_access=1842770665 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 15:25:16    360s] ### Time Record (DB Export) is uninstalled.
[05/04 15:25:16    360s] ### Time Record (Post Callback) is installed.
[05/04 15:25:16    360s] ### Time Record (Post Callback) is uninstalled.
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] #globalDetailRoute statistics:
[05/04 15:25:16    360s] #Cpu time = 00:00:09
[05/04 15:25:16    360s] #Elapsed time = 00:00:09
[05/04 15:25:16    360s] #Increased memory = 32.00 (MB)
[05/04 15:25:16    360s] #Total memory = 1848.91 (MB)
[05/04 15:25:16    360s] #Peak memory = 1976.71 (MB)
[05/04 15:25:16    360s] #Number of warnings = 1
[05/04 15:25:16    360s] #Total number of warnings = 5
[05/04 15:25:16    360s] #Number of fails = 0
[05/04 15:25:16    360s] #Total number of fails = 0
[05/04 15:25:16    360s] #Complete globalDetailRoute on Sat May  4 15:25:16 2024
[05/04 15:25:16    360s] #
[05/04 15:25:16    360s] ### import design signature (25): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1842770665 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 15:25:16    360s] ### Time Record (globalDetailRoute) is uninstalled.
[05/04 15:25:16    360s] ### 
[05/04 15:25:16    360s] ###   Scalability Statistics
[05/04 15:25:16    360s] ### 
[05/04 15:25:16    360s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:25:16    360s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/04 15:25:16    360s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:25:16    360s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   Timing Data Generation        |        00:00:06|        00:00:06|             1.0|
[05/04 15:25:16    360s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[05/04 15:25:16    360s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/04 15:25:16    360s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[05/04 15:25:16    360s] ###   Entire Command                |        00:00:09|        00:00:09|             1.0|
[05/04 15:25:16    360s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:25:16    360s] ### 
[05/04 15:25:16    360s] #% End globalDetailRoute (date=05/04 15:25:16, total cpu=0:00:09.4, real=0:00:09.0, peak res=1848.7M, current mem=1848.7M)
[05/04 15:25:16    360s] <CMD> redraw
[05/04 15:25:33    361s] <CMD> verify_drc
[05/04 15:25:33    361s] #-check_same_via_cell true               # bool, default=false, user setting
[05/04 15:25:33    361s]  *** Starting Verify DRC (MEM: 2388.3) ***
[05/04 15:25:33    361s] 
[05/04 15:25:33    361s]   VERIFY DRC ...... Starting Verification
[05/04 15:25:33    361s]   VERIFY DRC ...... Initializing
[05/04 15:25:33    361s]   VERIFY DRC ...... Deleting Existing Violations
[05/04 15:25:33    361s]   VERIFY DRC ...... Creating Sub-Areas
[05/04 15:25:33    361s]   VERIFY DRC ...... Using new threading
[05/04 15:25:33    361s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 151.040} 1 of 25
[05/04 15:25:33    361s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/04 15:25:33    361s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 151.040} 2 of 25
[05/04 15:25:33    362s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/04 15:25:33    362s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 151.040} 3 of 25
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 151.040} 4 of 25
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 151.040} 5 of 25
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area: {0.000 151.040 151.040 302.080} 6 of 25
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area: {151.040 151.040 302.080 302.080} 7 of 25
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area: {302.080 151.040 453.120 302.080} 8 of 25
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area: {453.120 151.040 604.160 302.080} 9 of 25
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/04 15:25:34    362s]   VERIFY DRC ...... Sub-Area: {604.160 151.040 754.800 302.080} 10 of 25
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area: {0.000 302.080 151.040 453.120} 11 of 25
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area: {151.040 302.080 302.080 453.120} 12 of 25
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area: {302.080 302.080 453.120 453.120} 13 of 25
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area: {453.120 302.080 604.160 453.120} 14 of 25
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area: {604.160 302.080 754.800 453.120} 15 of 25
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area: {0.000 453.120 151.040 604.160} 16 of 25
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/04 15:25:35    363s]   VERIFY DRC ...... Sub-Area: {151.040 453.120 302.080 604.160} 17 of 25
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area: {302.080 453.120 453.120 604.160} 18 of 25
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area: {453.120 453.120 604.160 604.160} 19 of 25
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area: {604.160 453.120 754.800 604.160} 20 of 25
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area: {0.000 604.160 151.040 754.800} 21 of 25
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area: {151.040 604.160 302.080 754.800} 22 of 25
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area: {302.080 604.160 453.120 754.800} 23 of 25
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/04 15:25:36    364s]   VERIFY DRC ...... Sub-Area: {453.120 604.160 604.160 754.800} 24 of 25
[05/04 15:25:36    365s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/04 15:25:36    365s]   VERIFY DRC ...... Sub-Area: {604.160 604.160 754.800 754.800} 25 of 25
[05/04 15:25:37    365s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/04 15:25:37    365s] 
[05/04 15:25:37    365s]   Verification Complete : 0 Viols.
[05/04 15:25:37    365s] 
[05/04 15:25:37    365s]  *** End Verify DRC (CPU: 0:00:03.3  ELAPSED TIME: 4.00  MEM: 256.1M) ***
[05/04 15:25:37    365s] 
[05/04 15:25:39    365s] <CMD> deselectAll
[05/04 15:25:49    365s] ###########################
[05/04 15:25:49    365s] ###
[05/04 15:25:49    365s] ### Route Other Signals ...
[05/04 15:25:49    365s] ###
[05/04 15:25:49    365s] ###########################
[05/04 15:25:49    365s] <CMD> setAttribute -net * -weight 5 -avoid_detour true -preferred_extra_space 1 -bottom_preferred_routing_layer 1 -top_preferred_routing_layer 3
[05/04 15:25:50    366s] <CMD> selectNet *
[05/04 15:25:50    366s] <CMD> deselectNet VDD
[05/04 15:25:50    366s] <CMD> deselectNet VSS
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeSiLengthLimit 200
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeSiEffort high
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -routeWithViaOnlyForStandardCellPin false
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia none
[05/04 15:25:50    366s] #WARNING (NRIF-83) When droutePostRouteSwapVia is set to 'none', the post route via swapping step will be skipped in all scenarios.
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort high
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[05/04 15:25:50    366s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/04 15:25:50    366s] <CMD> setNanoRouteMode -routeBottomRoutingLayer 1
[05/04 15:25:50    366s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[05/04 15:25:50    366s] <CMD> globalDetailRoute
[05/04 15:25:50    366s] #% Begin globalDetailRoute (date=05/04 15:25:50, mem=1923.1M)
[05/04 15:25:50    366s] 
[05/04 15:25:50    366s] globalDetailRoute
[05/04 15:25:50    366s] 
[05/04 15:25:50    366s] #Start globalDetailRoute on Sat May  4 15:25:50 2024
[05/04 15:25:50    366s] #
[05/04 15:25:50    366s] ### Time Record (globalDetailRoute) is installed.
[05/04 15:25:50    366s] ### Time Record (Pre Callback) is installed.
[05/04 15:25:50    366s] ### Time Record (Pre Callback) is uninstalled.
[05/04 15:25:50    366s] ### Time Record (DB Import) is installed.
[05/04 15:25:50    366s] ### Time Record (Timing Data Generation) is installed.
[05/04 15:25:50    366s] #Generating timing data, please wait...
[05/04 15:25:50    366s] #14460 total nets, 1 already routed, 1 will ignore in trialRoute
[05/04 15:25:50    366s] ### run_trial_route starts on Sat May  4 15:25:50 2024 with memory = 1920.43 (MB), peak = 1976.71 (MB)
[05/04 15:25:50    366s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:25:51    367s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:25:51    367s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:1.9 GB
[05/04 15:25:51    367s] ### dump_timing_file starts on Sat May  4 15:25:51 2024 with memory = 1920.73 (MB), peak = 1976.71 (MB)
[05/04 15:25:51    367s] ### extractRC starts on Sat May  4 15:25:51 2024 with memory = 1920.73 (MB), peak = 1976.71 (MB)
[05/04 15:25:51    367s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:25:51    367s] {RT typical_rc 0 3 3 0}
[05/04 15:25:51    367s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[05/04 15:25:51    367s] #Dump tif for version 2.1
[05/04 15:25:52    368s] End AAE Lib Interpolated Model. (MEM=2412.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:25:54    371s] Total number of fetched objects 16211
[05/04 15:25:55    371s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/04 15:25:55    371s] End delay calculation. (MEM=2456.74 CPU=0:00:02.1 REAL=0:00:03.0)
[05/04 15:25:56    373s] #Current view: typical 
[05/04 15:25:56    373s] #Current enabled view: typical 
[05/04 15:25:56    373s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1962.47 (MB), peak = 1976.71 (MB)
[05/04 15:25:56    373s] ### dump_timing_file cpu:00:00:05, real:00:00:05, mem:1.9 GB, peak:1.9 GB
[05/04 15:25:56    373s] #Done generating timing data.
[05/04 15:25:56    373s] ### Time Record (Timing Data Generation) is uninstalled.
[05/04 15:25:56    373s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/04 15:25:57    373s] ### Net info: total nets: 16644
[05/04 15:25:57    373s] ### Net info: dirty nets: 0
[05/04 15:25:57    373s] ### Net info: marked as disconnected nets: 0
[05/04 15:25:57    373s] #num needed restored net=0
[05/04 15:25:57    373s] #need_extraction net=0 (total=16644)
[05/04 15:25:57    373s] ### Net info: fully routed nets: 1
[05/04 15:25:57    373s] ### Net info: trivial (< 2 pins) nets: 2248
[05/04 15:25:57    373s] ### Net info: unrouted nets: 14395
[05/04 15:25:57    373s] ### Net info: re-extraction nets: 0
[05/04 15:25:57    373s] ### Net info: ignored nets: 0
[05/04 15:25:57    373s] ### Net info: skip routing nets: 0
[05/04 15:25:57    373s] #Start reading timing information from file .timing_file_1690631.tif.gz ...
[05/04 15:25:57    373s] #Read in timing information for 655 ports, 13927 instances from timing file .timing_file_1690631.tif.gz.
[05/04 15:25:57    373s] ### import design signature (26): route=1785831659 fixed_route=730169038 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1184747353 dirty_area=0 del_dirty_area=0 cell=1180274950 placement=1246134278 pin_access=1842770665 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 15:25:57    373s] ### Time Record (DB Import) is uninstalled.
[05/04 15:25:57    373s] #NanoRoute Version 21.16-s078_1 NR221206-1807/21_16-UB
[05/04 15:25:57    373s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430557f35edb24bd0a5e55867a1d994dbb429742
[05/04 15:25:57    373s] #       9a1ef6edcd14069376d972cd8f97f77f4916cbaf973530c214c56ae0526d105ed744485c
[05/04 15:25:57    373s] #       ac5071f944b8095b9fcfec7eb17c7bffa0b2845a77838164dbf7dd235407abf7ed3754a6
[05/04 15:25:57    373s] #       d663e76130deb7b679f8e32227f06e3ce97130ee1f915c00b3bd350c92c1bbb031cd720e
[05/04 15:25:57    373s] #       4c8fbe0fcc1b67b53bcc3802b66b9bdde572c8b93c0f3285303b6fff7258c45cdec48b9b
[05/04 15:25:57    373s] #       aa1712a12852c58f0b92baebb59f6e5b601ecf26a48823a9242024adf5a6316eda289501
[05/04 15:25:57    373s] #       1bbcb695765598bab1e37e4ee6a7ab9e5584186f2c3c5071cd35072781384f79746a8459
[05/04 15:25:57    373s] #       c8f17b70ac665e00f2cb532114256431a3cad8ef202ce90a53003ba258e3a58a25bcfb01
[05/04 15:25:57    373s] #       32b53e83
[05/04 15:25:57    373s] #
[05/04 15:25:57    373s] ### Time Record (Data Preparation) is installed.
[05/04 15:25:57    373s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430537f35edb24bd0a5e55867a1d994db7429742
[05/04 15:25:57    373s] #       9a1ef6edcd140693b6e97acd8ff0ffbfbc2e965f2f1b60846b14ab8e4bb54578dd102171
[05/04 15:25:57    373s] #       b142c5e513e1361c7d3eb3fbc5f2edfd838a022add7406925ddb368f509eac3ed6df509a
[05/04 15:25:57    373s] #       4af78d87ce785fdbfdc31f17198177fd45f79d71ff88e402986dad619074de8583619671
[05/04 15:25:57    373s] #       60baf76d60de38abdd69c411b043bd3f4c5f879ccbeb224308d3ebf8d36511337913cf6f
[05/04 15:25:57    373s] #       ba3d970879be56fcfc415235adf6c3b10566f16e428a38924a0242525b6ff6c60d1ba552
[05/04 15:25:57    373s] #       609dd7b6d4ae0c5337b63f8ec9ecf2d4e3aaa0b010bfc9a69f9010e30dc2268b39fb109c
[05/04 15:25:57    373s] #       04e27ccda3e3254cd39901b31c904f8f8f501490c68c2a62bf1185b9cd3039b0338a052f
[05/04 15:25:57    373s] #       54ace1dd0f93204b39
[05/04 15:25:57    373s] #
[05/04 15:25:57    373s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:25:57    373s] ### Time Record (Global Routing) is installed.
[05/04 15:25:57    373s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:25:57    373s] #Total number of trivial nets (e.g. < 2 pins) = 2248 (skipped).
[05/04 15:25:57    373s] #Total number of routable nets = 14396.
[05/04 15:25:57    373s] #Total number of nets in the design = 16644.
[05/04 15:25:57    373s] #14395 routable nets do not have any wires.
[05/04 15:25:57    373s] #1 routable net has routed wires.
[05/04 15:25:57    373s] #14395 nets will be global routed.
[05/04 15:25:57    373s] #14395 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:25:57    373s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:25:57    373s] ### Time Record (Data Preparation) is installed.
[05/04 15:25:57    373s] #Start routing data preparation on Sat May  4 15:25:57 2024
[05/04 15:25:57    373s] #
[05/04 15:25:57    373s] #Minimum voltage of a net in the design = 0.000.
[05/04 15:25:57    373s] #Maximum voltage of a net in the design = 1.200.
[05/04 15:25:57    373s] #Voltage range [0.000 - 0.000] has 652 nets.
[05/04 15:25:57    373s] #Voltage range [0.000 - 1.200] has 15977 nets.
[05/04 15:25:57    373s] #Voltage range [1.200 - 1.200] has 15 nets.
[05/04 15:25:57    373s] #Build and mark too close pins for the same net.
[05/04 15:25:57    373s] ### Time Record (Cell Pin Access) is installed.
[05/04 15:25:57    373s] #Rebuild pin access data for option change.
[05/04 15:25:57    373s] #Initial pin access analysis.
[05/04 15:25:58    374s] #Detail pin access analysis.
[05/04 15:25:58    374s] ### Time Record (Cell Pin Access) is uninstalled.
[05/04 15:25:58    374s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/04 15:25:58    374s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/04 15:25:58    374s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/04 15:25:58    374s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/04 15:25:58    374s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/04 15:25:58    374s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/04 15:25:58    374s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/04 15:25:58    374s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/04 15:25:58    374s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/04 15:25:58    374s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[05/04 15:25:58    374s] #pin_access_rlayer=2(M2)
[05/04 15:25:58    374s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/04 15:25:58    374s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/04 15:25:58    374s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1967.82 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    374s] #Regenerating Ggrids automatically.
[05/04 15:25:58    374s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/04 15:25:58    374s] #Using automatically generated G-grids.
[05/04 15:25:58    374s] #Done routing data preparation.
[05/04 15:25:58    374s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1969.10 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #Connectivity extraction summary:
[05/04 15:25:58    374s] #1 routed net(s) are imported.
[05/04 15:25:58    374s] #14395 (86.49%) nets are without wires.
[05/04 15:25:58    374s] #2248 nets are fixed|skipped|trivial (not extracted).
[05/04 15:25:58    374s] #Total number of nets = 16644.
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #Finished routing data preparation on Sat May  4 15:25:58 2024
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #Cpu time = 00:00:01
[05/04 15:25:58    374s] #Elapsed time = 00:00:01
[05/04 15:25:58    374s] #Increased memory = 5.50 (MB)
[05/04 15:25:58    374s] #Total memory = 1969.10 (MB)
[05/04 15:25:58    374s] #Peak memory = 2001.21 (MB)
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:25:58    374s] ### Time Record (Global Routing) is installed.
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #Start global routing on Sat May  4 15:25:58 2024
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #Start global routing initialization on Sat May  4 15:25:58 2024
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #Number of eco nets is 0
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] #Start global routing data preparation on Sat May  4 15:25:58 2024
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] ### build_merged_routing_blockage_rect_list starts on Sat May  4 15:25:58 2024 with memory = 1969.10 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    374s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    374s] #Start routing resource analysis on Sat May  4 15:25:58 2024
[05/04 15:25:58    374s] #
[05/04 15:25:58    374s] ### init_is_bin_blocked starts on Sat May  4 15:25:58 2024 with memory = 1969.10 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    374s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    374s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    375s] ### adjust_flow_cap starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    375s] ### adjust_flow_per_partial_route_obs starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    375s] ### set_via_blocked starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    375s] ### copy_flow starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    375s] #Routing resource analysis is done on Sat May  4 15:25:58 2024
[05/04 15:25:58    375s] #
[05/04 15:25:58    375s] ### report_flow_cap starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] #  Resource Analysis:
[05/04 15:25:58    375s] #
[05/04 15:25:58    375s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/04 15:25:58    375s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/04 15:25:58    375s] #  --------------------------------------------------------------
[05/04 15:25:58    375s] #  M1             H         490        1397        8836    37.45%
[05/04 15:25:58    375s] #  M2             V         272        1615        8836     0.00%
[05/04 15:25:58    375s] #  M3             H        1420         467        8836     0.00%
[05/04 15:25:58    375s] #  --------------------------------------------------------------
[05/04 15:25:58    375s] #  Total                   2183      61.44%       26508    12.48%
[05/04 15:25:58    375s] #
[05/04 15:25:58    375s] #  16644 nets (100.00%) with 1 preferred extra spacing.
[05/04 15:25:58    375s] #WARNING (NRGR-7) There are too many nets (100.00%) with extra spacing. This may later cause serious detour problem.
[05/04 15:25:58    375s] #
[05/04 15:25:58    375s] #
[05/04 15:25:58    375s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    375s] ### analyze_m2_tracks starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:58    375s] ### report_initial_resource starts on Sat May  4 15:25:58 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:58    375s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### mark_pg_pins_accessibility starts on Sat May  4 15:25:59 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### set_net_region starts on Sat May  4 15:25:59 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] #
[05/04 15:25:59    375s] #Global routing data preparation is done on Sat May  4 15:25:59 2024
[05/04 15:25:59    375s] #
[05/04 15:25:59    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] #
[05/04 15:25:59    375s] ### prepare_level starts on Sat May  4 15:25:59 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init level 1 starts on Sat May  4 15:25:59 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### Level 1 hgrid = 94 X 94
[05/04 15:25:59    375s] ### init level 2 starts on Sat May  4 15:25:59 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### Level 2 hgrid = 24 X 24  (large_net only)
[05/04 15:25:59    375s] ### prepare_level_flow starts on Sat May  4 15:25:59 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init_flow_edge starts on Sat May  4 15:25:59 2024 with memory = 1969.62 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### init_flow_edge starts on Sat May  4 15:25:59 2024 with memory = 1970.13 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] #
[05/04 15:25:59    375s] #Global routing initialization is done on Sat May  4 15:25:59 2024
[05/04 15:25:59    375s] #
[05/04 15:25:59    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1970.13 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] #
[05/04 15:25:59    375s] ### routing large nets 
[05/04 15:25:59    375s] #start global routing iteration 1...
[05/04 15:25:59    375s] ### init_flow_edge starts on Sat May  4 15:25:59 2024 with memory = 1970.13 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### routing at level 2 (topmost level) iter 0
[05/04 15:25:59    375s] ### Uniform Hboxes (6x6)
[05/04 15:25:59    375s] ### routing at level 1 iter 0 for 0 hboxes
[05/04 15:25:59    375s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1983.06 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] #
[05/04 15:25:59    375s] #start global routing iteration 2...
[05/04 15:25:59    375s] ### init_flow_edge starts on Sat May  4 15:25:59 2024 with memory = 1983.06 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### cal_flow starts on Sat May  4 15:25:59 2024 with memory = 1983.06 (MB), peak = 2001.21 (MB)
[05/04 15:25:59    375s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/04 15:25:59    375s] ### routing at level 1 (topmost level) iter 0
[05/04 15:26:11    387s] ### measure_qor starts on Sat May  4 15:26:11 2024 with memory = 2014.00 (MB), peak = 2014.00 (MB)
[05/04 15:26:11    387s] ### measure_congestion starts on Sat May  4 15:26:11 2024 with memory = 2014.00 (MB), peak = 2014.00 (MB)
[05/04 15:26:11    387s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:11    387s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:11    387s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2002.89 (MB), peak = 2014.09 (MB)
[05/04 15:26:11    387s] #
[05/04 15:26:11    387s] #start global routing iteration 3...
[05/04 15:26:11    387s] ### routing at level 1 (topmost level) iter 1
[05/04 15:26:23    399s] ### measure_qor starts on Sat May  4 15:26:23 2024 with memory = 2012.94 (MB), peak = 2014.09 (MB)
[05/04 15:26:23    399s] ### measure_congestion starts on Sat May  4 15:26:23 2024 with memory = 2012.94 (MB), peak = 2014.09 (MB)
[05/04 15:26:23    399s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:23    399s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:23    399s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2011.36 (MB), peak = 2014.09 (MB)
[05/04 15:26:23    399s] #
[05/04 15:26:23    399s] #start global routing iteration 4...
[05/04 15:26:23    399s] ### routing at level 1 (topmost level) iter 2
[05/04 15:26:35    411s] ### measure_qor starts on Sat May  4 15:26:35 2024 with memory = 2012.39 (MB), peak = 2014.09 (MB)
[05/04 15:26:35    411s] ### measure_congestion starts on Sat May  4 15:26:35 2024 with memory = 2012.39 (MB), peak = 2014.09 (MB)
[05/04 15:26:35    411s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:35    411s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:35    411s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2011.14 (MB), peak = 2014.09 (MB)
[05/04 15:26:35    411s] #
[05/04 15:26:35    411s] #start global routing iteration 5...
[05/04 15:26:35    411s] ### routing at level 1 (topmost level) iter 3
[05/04 15:26:47    423s] ### measure_qor starts on Sat May  4 15:26:47 2024 with memory = 2012.16 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### measure_congestion starts on Sat May  4 15:26:47 2024 with memory = 2012.16 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] ### route_end starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #Total number of trivial nets (e.g. < 2 pins) = 2248 (skipped).
[05/04 15:26:47    423s] #Total number of routable nets = 14396.
[05/04 15:26:47    423s] #Total number of nets in the design = 16644.
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #14396 routable nets have routed wires.
[05/04 15:26:47    423s] #14395 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:26:47    423s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #Routed net constraints summary:
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #        Rules   Pref Extra Space   Unconstrained  
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #      Default              14395               0  
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #        Total              14395               0  
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #Routing constraints summary of the whole design:
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #        Rules   Pref Extra Space   Unconstrained  
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #      Default              14396               0  
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #        Total              14396               0  
[05/04 15:26:47    423s] #------------------------------------------------
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] ### adjust_flow_per_partial_route_obs starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### cal_base_flow starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### init_flow_edge starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### cal_flow starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### report_overcon starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #                 OverCon       OverCon       OverCon       OverCon          
[05/04 15:26:47    423s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/04 15:26:47    423s] #     Layer         (1-5)        (6-11)       (12-17)       (18-23)   OverCon  Flow/Cap
[05/04 15:26:47    423s] #  ----------------------------------------------------------------------------------------
[05/04 15:26:47    423s] #  M1          322(4.16%)      0(0.00%)      0(0.00%)      0(0.00%)   (4.16%)     0.73  
[05/04 15:26:47    423s] #  M2         1351(15.3%)   4267(48.3%)   1487(16.8%)     67(0.76%)   (81.2%)     1.34  
[05/04 15:26:47    423s] #  M3           32(0.36%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.36%)     0.61  
[05/04 15:26:47    423s] #  ----------------------------------------------------------------------------------------
[05/04 15:26:47    423s] #     Total   1705(6.71%)   4267(16.8%)   1487(5.85%)     67(0.26%)   (29.6%)
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 23
[05/04 15:26:47    423s] #  Overflow after GR: 1.39% H + 28.21% V
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### cal_base_flow starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### init_flow_edge starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### cal_flow starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### generate_cong_map_content starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### update starts on Sat May  4 15:26:47 2024 with memory = 2010.81 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] #Complete Global Routing.
[05/04 15:26:47    423s] #Total number of nets with non-default rule or having extra spacing = 16644
[05/04 15:26:47    423s] #Total wire length = 812955 um.
[05/04 15:26:47    423s] #Total half perimeter of net bounding box = 748545 um.
[05/04 15:26:47    423s] #Total wire length on LAYER M1 = 28677 um.
[05/04 15:26:47    423s] #Total wire length on LAYER M2 = 413937 um.
[05/04 15:26:47    423s] #Total wire length on LAYER M3 = 370340 um.
[05/04 15:26:47    423s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:26:47    423s] #Total wire length on LAYER MG = 0 um.
[05/04 15:26:47    423s] #Total wire length on LAYER LY = 0 um.
[05/04 15:26:47    423s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:26:47    423s] #Total wire length on LAYER MA = 0 um.
[05/04 15:26:47    423s] #Total number of vias = 80571
[05/04 15:26:47    423s] #Up-Via Summary (total 80571):
[05/04 15:26:47    423s] #           
[05/04 15:26:47    423s] #-----------------------
[05/04 15:26:47    423s] # M1              51411
[05/04 15:26:47    423s] # M2              29160
[05/04 15:26:47    423s] #-----------------------
[05/04 15:26:47    423s] #                 80571 
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### report_overcon starts on Sat May  4 15:26:47 2024 with memory = 2010.88 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### report_overcon starts on Sat May  4 15:26:47 2024 with memory = 2010.88 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] #Max overcon = 45 tracks.
[05/04 15:26:47    423s] #Total overcon = 47.94%.
[05/04 15:26:47    423s] #Worst layer Gcell overcon rate = 47.31%.
[05/04 15:26:47    423s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### global_route design signature (29): route=1147771743 net_attr=2101670992
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #Global routing statistics:
[05/04 15:26:47    423s] #Cpu time = 00:00:49
[05/04 15:26:47    423s] #Elapsed time = 00:00:49
[05/04 15:26:47    423s] #Increased memory = 41.78 (MB)
[05/04 15:26:47    423s] #Total memory = 2010.88 (MB)
[05/04 15:26:47    423s] #Peak memory = 2014.09 (MB)
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #Finished global routing on Sat May  4 15:26:47 2024
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] #
[05/04 15:26:47    423s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:26:47    423s] ### Time Record (Data Preparation) is installed.
[05/04 15:26:47    423s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:26:47    423s] ### track-assign external-init starts on Sat May  4 15:26:47 2024 with memory = 2010.52 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### Time Record (Track Assignment) is installed.
[05/04 15:26:47    423s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:26:47    423s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2010.52 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### track-assign engine-init starts on Sat May  4 15:26:47 2024 with memory = 2010.52 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] ### Time Record (Track Assignment) is installed.
[05/04 15:26:47    423s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:47    423s] ### track-assign core-engine starts on Sat May  4 15:26:47 2024 with memory = 2010.52 (MB), peak = 2014.09 (MB)
[05/04 15:26:47    423s] #Start Track Assignment.
[05/04 15:26:50    426s] #Done with 19193 horizontal wires in 3 hboxes and 19800 vertical wires in 3 hboxes.
[05/04 15:26:53    429s] #Done with 4587 horizontal wires in 3 hboxes and 6804 vertical wires in 3 hboxes.
[05/04 15:26:54    430s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[05/04 15:26:54    430s] #
[05/04 15:26:54    430s] #Track assignment summary:
[05/04 15:26:54    430s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/04 15:26:54    430s] #------------------------------------------------------------------------
[05/04 15:26:54    430s] # M1         28112.58 	  5.36%  	  0.00% 	  5.11%
[05/04 15:26:54    430s] # M2        413004.82 	  9.27%  	  3.02% 	  0.00%
[05/04 15:26:54    430s] # M3        363405.86 	  0.58%  	  0.00% 	  0.00%
[05/04 15:26:54    430s] #------------------------------------------------------------------------
[05/04 15:26:54    430s] # All      804523.26  	  5.21% 	  1.55% 	  0.00%
[05/04 15:26:54    430s] #Complete Track Assignment.
[05/04 15:26:54    430s] #Total number of nets with non-default rule or having extra spacing = 16644
[05/04 15:26:54    430s] #Total wire length = 804496 um.
[05/04 15:26:54    430s] #Total half perimeter of net bounding box = 748545 um.
[05/04 15:26:54    430s] #Total wire length on LAYER M1 = 28006 um.
[05/04 15:26:54    430s] #Total wire length on LAYER M2 = 412650 um.
[05/04 15:26:54    430s] #Total wire length on LAYER M3 = 363840 um.
[05/04 15:26:54    430s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:26:54    430s] #Total wire length on LAYER MG = 0 um.
[05/04 15:26:54    430s] #Total wire length on LAYER LY = 0 um.
[05/04 15:26:54    430s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:26:54    430s] #Total wire length on LAYER MA = 0 um.
[05/04 15:26:54    430s] #Total number of vias = 80571
[05/04 15:26:54    430s] #Up-Via Summary (total 80571):
[05/04 15:26:54    430s] #           
[05/04 15:26:54    430s] #-----------------------
[05/04 15:26:54    430s] # M1              51411
[05/04 15:26:54    430s] # M2              29160
[05/04 15:26:54    430s] #-----------------------
[05/04 15:26:54    430s] #                 80571 
[05/04 15:26:54    430s] #
[05/04 15:26:54    430s] ### track_assign design signature (32): route=321022165
[05/04 15:26:54    430s] ### track-assign core-engine cpu:00:00:07, real:00:00:07, mem:2.0 GB, peak:2.0 GB
[05/04 15:26:54    430s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:26:54    430s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2010.44 (MB), peak = 2014.09 (MB)
[05/04 15:26:54    430s] #
[05/04 15:26:54    430s] #number of short segments in preferred routing layers
[05/04 15:26:54    430s] #	M1        M2        M3        Total 
[05/04 15:26:54    430s] #	317       11761     11692     23770     
[05/04 15:26:54    430s] #
[05/04 15:26:54    430s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/04 15:26:54    430s] #Cpu time = 00:00:57
[05/04 15:26:54    430s] #Elapsed time = 00:00:57
[05/04 15:26:54    430s] #Increased memory = 47.09 (MB)
[05/04 15:26:54    430s] #Total memory = 2010.70 (MB)
[05/04 15:26:54    430s] #Peak memory = 2014.09 (MB)
[05/04 15:26:54    430s] ### Time Record (Detail Routing) is installed.
[05/04 15:26:54    430s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/04 15:26:54    430s] #
[05/04 15:26:54    430s] #Start Detail Routing..
[05/04 15:26:54    430s] #start initial detail routing ...
[05/04 15:26:54    430s] ### Design has 0 dirty nets, 14512 dirty-areas), has valid drcs
[05/04 15:39:41   1195s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:39:41   1195s] #   number of violations = 912
[05/04 15:39:41   1195s] #
[05/04 15:39:41   1195s] #    By Layer and Type :
[05/04 15:39:41   1195s] #	         MetSpc    Short   MinEnc     Loop   CutSpc ViaInPin   Totals
[05/04 15:39:41   1195s] #	M1            1       11       14       10       38       40      114
[05/04 15:39:41   1195s] #	M2            0      220        0        4       42        0      266
[05/04 15:39:41   1195s] #	M3            0      524        0        8        0        0      532
[05/04 15:39:41   1195s] #	Totals        1      755       14       22       80       40      912
[05/04 15:39:41   1195s] #cpu time = 00:12:45, elapsed time = 00:12:47, memory = 2125.11 (MB), peak = 2295.05 (MB)
[05/04 15:39:43   1197s] #start 1st optimization iteration ...
[05/04 15:40:35   1249s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:40:35   1249s] #   number of violations = 52
[05/04 15:40:35   1249s] #
[05/04 15:40:35   1249s] #    By Layer and Type :
[05/04 15:40:35   1249s] #	          Short     Loop   CutSpc ViaInPin   Totals
[05/04 15:40:35   1249s] #	M1            0        0        1        5        6
[05/04 15:40:35   1249s] #	M2           12        0        0        0       12
[05/04 15:40:35   1249s] #	M3           33        1        0        0       34
[05/04 15:40:35   1249s] #	Totals       45        1        1        5       52
[05/04 15:40:35   1249s] #    number of process antenna violations = 180
[05/04 15:40:35   1249s] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 2122.99 (MB), peak = 2295.05 (MB)
[05/04 15:40:36   1249s] #start 2nd optimization iteration ...
[05/04 15:40:44   1257s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:40:44   1257s] #   number of violations = 9
[05/04 15:40:44   1257s] #
[05/04 15:40:44   1257s] #    By Layer and Type :
[05/04 15:40:44   1257s] #	          Short   Totals
[05/04 15:40:44   1257s] #	M1            0        0
[05/04 15:40:44   1257s] #	M2            1        1
[05/04 15:40:44   1257s] #	M3            8        8
[05/04 15:40:44   1257s] #	Totals        9        9
[05/04 15:40:44   1257s] #    number of process antenna violations = 172
[05/04 15:40:44   1257s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2122.14 (MB), peak = 2295.05 (MB)
[05/04 15:40:44   1257s] #start 3rd optimization iteration ...
[05/04 15:40:51   1264s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:40:51   1264s] #   number of violations = 5
[05/04 15:40:51   1264s] #
[05/04 15:40:51   1264s] #    By Layer and Type :
[05/04 15:40:51   1264s] #	          Short   Totals
[05/04 15:40:51   1264s] #	M1            0        0
[05/04 15:40:51   1264s] #	M2            1        1
[05/04 15:40:51   1264s] #	M3            4        4
[05/04 15:40:51   1264s] #	Totals        5        5
[05/04 15:40:51   1264s] #    number of process antenna violations = 176
[05/04 15:40:51   1264s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2120.22 (MB), peak = 2295.05 (MB)
[05/04 15:40:51   1264s] #start 4th optimization iteration ...
[05/04 15:41:01   1274s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:41:01   1274s] #   number of violations = 4
[05/04 15:41:01   1274s] #
[05/04 15:41:01   1274s] #    By Layer and Type :
[05/04 15:41:01   1274s] #	          Short   Totals
[05/04 15:41:01   1274s] #	M1            0        0
[05/04 15:41:01   1274s] #	M2            1        1
[05/04 15:41:01   1274s] #	M3            3        3
[05/04 15:41:01   1274s] #	Totals        4        4
[05/04 15:41:01   1274s] #    number of process antenna violations = 176
[05/04 15:41:01   1274s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2120.73 (MB), peak = 2295.05 (MB)
[05/04 15:41:01   1274s] #start 5th optimization iteration ...
[05/04 15:41:02   1275s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:41:02   1275s] #   number of violations = 3
[05/04 15:41:02   1275s] #
[05/04 15:41:02   1275s] #    By Layer and Type :
[05/04 15:41:02   1275s] #	          Short   Totals
[05/04 15:41:02   1275s] #	M1            0        0
[05/04 15:41:02   1275s] #	M2            0        0
[05/04 15:41:02   1275s] #	M3            3        3
[05/04 15:41:02   1275s] #	Totals        3        3
[05/04 15:41:02   1275s] #    number of process antenna violations = 176
[05/04 15:41:02   1275s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2120.35 (MB), peak = 2295.05 (MB)
[05/04 15:41:02   1275s] #start 6th optimization iteration ...
[05/04 15:41:03   1276s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:41:03   1276s] #   number of violations = 2
[05/04 15:41:03   1276s] #
[05/04 15:41:03   1276s] #    By Layer and Type :
[05/04 15:41:03   1276s] #	          Short   Totals
[05/04 15:41:03   1276s] #	M1            0        0
[05/04 15:41:03   1276s] #	M2            0        0
[05/04 15:41:03   1276s] #	M3            2        2
[05/04 15:41:03   1276s] #	Totals        2        2
[05/04 15:41:03   1276s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2118.98 (MB), peak = 2295.05 (MB)
[05/04 15:41:03   1276s] #start 7th optimization iteration ...
[05/04 15:41:03   1277s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:41:03   1277s] #   number of violations = 2
[05/04 15:41:03   1277s] #
[05/04 15:41:03   1277s] #    By Layer and Type :
[05/04 15:41:03   1277s] #	          Short   Totals
[05/04 15:41:03   1277s] #	M1            0        0
[05/04 15:41:03   1277s] #	M2            0        0
[05/04 15:41:03   1277s] #	M3            2        2
[05/04 15:41:03   1277s] #	Totals        2        2
[05/04 15:41:03   1277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2116.84 (MB), peak = 2295.05 (MB)
[05/04 15:41:03   1277s] #start 8th optimization iteration ...
[05/04 15:41:04   1277s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:41:04   1277s] #   number of violations = 1
[05/04 15:41:04   1277s] #
[05/04 15:41:04   1277s] #    By Layer and Type :
[05/04 15:41:04   1277s] #	          Short   Totals
[05/04 15:41:04   1277s] #	M1            0        0
[05/04 15:41:04   1277s] #	M2            0        0
[05/04 15:41:04   1277s] #	M3            1        1
[05/04 15:41:04   1277s] #	Totals        1        1
[05/04 15:41:04   1277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2117.51 (MB), peak = 2295.05 (MB)
[05/04 15:41:04   1277s] #start 9th optimization iteration ...
[05/04 15:41:04   1277s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:41:04   1277s] #   number of violations = 1
[05/04 15:41:04   1277s] #
[05/04 15:41:04   1277s] #    By Layer and Type :
[05/04 15:41:04   1277s] #	          Short   Totals
[05/04 15:41:04   1277s] #	M1            0        0
[05/04 15:41:04   1277s] #	M2            0        0
[05/04 15:41:04   1277s] #	M3            1        1
[05/04 15:41:04   1277s] #	Totals        1        1
[05/04 15:41:04   1277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2117.42 (MB), peak = 2295.05 (MB)
[05/04 15:41:04   1277s] #start 10th optimization iteration ...
[05/04 15:41:04   1278s] ### Routing stats: routing = 100.00% dirty-area = 93.04%
[05/04 15:41:04   1278s] #   number of violations = 0
[05/04 15:41:04   1278s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2116.27 (MB), peak = 2295.05 (MB)
[05/04 15:41:05   1278s] #Complete Detail Routing.
[05/04 15:41:05   1278s] #Total number of nets with non-default rule or having extra spacing = 16644
[05/04 15:41:05   1278s] #Total wire length = 934445 um.
[05/04 15:41:05   1278s] #Total half perimeter of net bounding box = 748545 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER M1 = 114808 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER M2 = 436852 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER M3 = 382786 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER MG = 0 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER LY = 0 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:41:05   1278s] #Total wire length on LAYER MA = 0 um.
[05/04 15:41:05   1278s] #Total number of vias = 200080
[05/04 15:41:05   1278s] #Total number of multi-cut vias = 165173 ( 82.6%)
[05/04 15:41:05   1278s] #Total number of single cut vias = 34907 ( 17.4%)
[05/04 15:41:05   1278s] #Up-Via Summary (total 200080):
[05/04 15:41:05   1278s] #                   single-cut          multi-cut      Total
[05/04 15:41:05   1278s] #-----------------------------------------------------------
[05/04 15:41:05   1278s] # M1             30965 ( 30.6%)     70146 ( 69.4%)     101111
[05/04 15:41:05   1278s] # M2              3942 (  4.0%)     95027 ( 96.0%)      98969
[05/04 15:41:05   1278s] #-----------------------------------------------------------
[05/04 15:41:05   1278s] #                34907 ( 17.4%)    165173 ( 82.6%)     200080 
[05/04 15:41:05   1278s] #
[05/04 15:41:05   1278s] #Total number of DRC violations = 0
[05/04 15:41:05   1278s] ### Time Record (Detail Routing) is uninstalled.
[05/04 15:41:05   1278s] #Cpu time = 00:14:08
[05/04 15:41:05   1278s] #Elapsed time = 00:14:11
[05/04 15:41:05   1278s] #Increased memory = 105.58 (MB)
[05/04 15:41:05   1278s] #Total memory = 2116.27 (MB)
[05/04 15:41:05   1278s] #Peak memory = 2295.05 (MB)
[05/04 15:41:05   1278s] ### Time Record (Antenna Fixing) is installed.
[05/04 15:41:05   1278s] #
[05/04 15:41:05   1278s] #start routing for process antenna violation fix ...
[05/04 15:41:05   1278s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/04 15:41:09   1282s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2117.07 (MB), peak = 2295.05 (MB)
[05/04 15:41:09   1282s] #
[05/04 15:41:09   1282s] #Total number of nets with non-default rule or having extra spacing = 16644
[05/04 15:41:09   1282s] #Total wire length = 934539 um.
[05/04 15:41:09   1282s] #Total half perimeter of net bounding box = 748545 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER M1 = 114810 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER M2 = 436826 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER M3 = 382903 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER MG = 0 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER LY = 0 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:41:09   1282s] #Total wire length on LAYER MA = 0 um.
[05/04 15:41:09   1282s] #Total number of vias = 200508
[05/04 15:41:09   1282s] #Total number of multi-cut vias = 165172 ( 82.4%)
[05/04 15:41:09   1282s] #Total number of single cut vias = 35336 ( 17.6%)
[05/04 15:41:09   1282s] #Up-Via Summary (total 200508):
[05/04 15:41:09   1282s] #                   single-cut          multi-cut      Total
[05/04 15:41:09   1282s] #-----------------------------------------------------------
[05/04 15:41:09   1282s] # M1             30968 ( 30.6%)     70145 ( 69.4%)     101113
[05/04 15:41:09   1282s] # M2              4368 (  4.4%)     95027 ( 95.6%)      99395
[05/04 15:41:09   1282s] #-----------------------------------------------------------
[05/04 15:41:09   1282s] #                35336 ( 17.6%)    165172 ( 82.4%)     200508 
[05/04 15:41:09   1282s] #
[05/04 15:41:09   1282s] #Total number of DRC violations = 0
[05/04 15:41:09   1282s] #Total number of process antenna violations = 1
[05/04 15:41:09   1282s] #Total number of net violated process antenna rule = 1
[05/04 15:41:09   1282s] #
[05/04 15:41:09   1282s] #
[05/04 15:41:09   1282s] #start delete and reroute for process antenna violation fix ...
[05/04 15:41:18   1291s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2117.07 (MB), peak = 2295.05 (MB)
[05/04 15:41:18   1291s] #Total number of nets with non-default rule or having extra spacing = 16644
[05/04 15:41:18   1291s] #Total wire length = 934539 um.
[05/04 15:41:18   1291s] #Total half perimeter of net bounding box = 748545 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER M1 = 114810 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER M2 = 436826 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER M3 = 382903 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER MG = 0 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER LY = 0 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:41:18   1291s] #Total wire length on LAYER MA = 0 um.
[05/04 15:41:18   1291s] #Total number of vias = 200508
[05/04 15:41:18   1291s] #Total number of multi-cut vias = 165172 ( 82.4%)
[05/04 15:41:18   1291s] #Total number of single cut vias = 35336 ( 17.6%)
[05/04 15:41:18   1291s] #Up-Via Summary (total 200508):
[05/04 15:41:18   1291s] #                   single-cut          multi-cut      Total
[05/04 15:41:18   1291s] #-----------------------------------------------------------
[05/04 15:41:18   1291s] # M1             30968 ( 30.6%)     70145 ( 69.4%)     101113
[05/04 15:41:18   1291s] # M2              4368 (  4.4%)     95027 ( 95.6%)      99395
[05/04 15:41:18   1291s] #-----------------------------------------------------------
[05/04 15:41:18   1291s] #                35336 ( 17.6%)    165172 ( 82.4%)     200508 
[05/04 15:41:18   1291s] #
[05/04 15:41:18   1291s] #Total number of DRC violations = 0
[05/04 15:41:18   1291s] #Total number of process antenna violations = 1
[05/04 15:41:18   1291s] #Total number of net violated process antenna rule = 1
[05/04 15:41:18   1291s] #
[05/04 15:41:19   1292s] #
[05/04 15:41:19   1293s] #Total number of nets with non-default rule or having extra spacing = 16644
[05/04 15:41:19   1293s] #Total wire length = 934539 um.
[05/04 15:41:19   1293s] #Total half perimeter of net bounding box = 748545 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER M1 = 114810 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER M2 = 436826 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER M3 = 382903 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER MG = 0 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER LY = 0 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:41:19   1293s] #Total wire length on LAYER MA = 0 um.
[05/04 15:41:19   1293s] #Total number of vias = 200508
[05/04 15:41:19   1293s] #Total number of multi-cut vias = 165172 ( 82.4%)
[05/04 15:41:19   1293s] #Total number of single cut vias = 35336 ( 17.6%)
[05/04 15:41:19   1293s] #Up-Via Summary (total 200508):
[05/04 15:41:19   1293s] #                   single-cut          multi-cut      Total
[05/04 15:41:19   1293s] #-----------------------------------------------------------
[05/04 15:41:19   1293s] # M1             30968 ( 30.6%)     70145 ( 69.4%)     101113
[05/04 15:41:19   1293s] # M2              4368 (  4.4%)     95027 ( 95.6%)      99395
[05/04 15:41:19   1293s] #-----------------------------------------------------------
[05/04 15:41:19   1293s] #                35336 ( 17.6%)    165172 ( 82.4%)     200508 
[05/04 15:41:19   1293s] #
[05/04 15:41:19   1293s] #Total number of DRC violations = 0
[05/04 15:41:19   1293s] #Total number of process antenna violations = 1
[05/04 15:41:19   1293s] #Total number of net violated process antenna rule = 1
[05/04 15:41:19   1293s] #
[05/04 15:41:19   1293s] ### Time Record (Antenna Fixing) is uninstalled.
[05/04 15:41:19   1293s] #detailRoute Statistics:
[05/04 15:41:19   1293s] #Cpu time = 00:14:23
[05/04 15:41:19   1293s] #Elapsed time = 00:14:25
[05/04 15:41:19   1293s] #Increased memory = 106.38 (MB)
[05/04 15:41:19   1293s] #Total memory = 2117.07 (MB)
[05/04 15:41:19   1293s] #Peak memory = 2295.05 (MB)
[05/04 15:41:19   1293s] ### global_detail_route design signature (73): route=172592985 flt_obj=0 vio=1781219568 shield_wire=1
[05/04 15:41:19   1293s] ### Time Record (DB Export) is installed.
[05/04 15:41:20   1293s] ### export design design signature (74): route=172592985 fixed_route=730169038 flt_obj=0 vio=1781219568 swire=282492057 shield_wire=1 net_attr=799012059 dirty_area=0 del_dirty_area=0 cell=1180274950 placement=1246134278 pin_access=1312918418 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 15:41:20   1293s] ### Time Record (DB Export) is uninstalled.
[05/04 15:41:20   1293s] ### Time Record (Post Callback) is installed.
[05/04 15:41:20   1293s] ### Time Record (Post Callback) is uninstalled.
[05/04 15:41:20   1293s] #
[05/04 15:41:20   1293s] #globalDetailRoute statistics:
[05/04 15:41:20   1293s] #Cpu time = 00:15:27
[05/04 15:41:20   1293s] #Elapsed time = 00:15:30
[05/04 15:41:20   1293s] #Increased memory = 147.93 (MB)
[05/04 15:41:20   1293s] #Total memory = 2071.03 (MB)
[05/04 15:41:20   1293s] #Peak memory = 2295.05 (MB)
[05/04 15:41:20   1293s] #Number of warnings = 2
[05/04 15:41:20   1293s] #Total number of warnings = 10
[05/04 15:41:20   1293s] #Number of fails = 0
[05/04 15:41:20   1293s] #Total number of fails = 0
[05/04 15:41:20   1293s] #Complete globalDetailRoute on Sat May  4 15:41:20 2024
[05/04 15:41:20   1293s] #
[05/04 15:41:20   1293s] ### import design signature (75): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1312918418 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 15:41:20   1293s] ### Time Record (globalDetailRoute) is uninstalled.
[05/04 15:41:20   1293s] ### 
[05/04 15:41:20   1293s] ###   Scalability Statistics
[05/04 15:41:20   1293s] ### 
[05/04 15:41:20   1293s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:41:20   1293s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/04 15:41:20   1293s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:41:20   1293s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/04 15:41:20   1293s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/04 15:41:20   1293s] ###   Timing Data Generation        |        00:00:06|        00:00:06|             1.0|
[05/04 15:41:20   1293s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/04 15:41:20   1293s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/04 15:41:20   1293s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[05/04 15:41:20   1293s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/04 15:41:20   1293s] ###   Global Routing                |        00:00:49|        00:00:49|             1.0|
[05/04 15:41:20   1293s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[05/04 15:41:20   1293s] ###   Detail Routing                |        00:14:08|        00:14:11|             1.0|
[05/04 15:41:20   1293s] ###   Antenna Fixing                |        00:00:15|        00:00:15|             1.0|
[05/04 15:41:20   1293s] ###   Entire Command                |        00:15:27|        00:15:30|             1.0|
[05/04 15:41:20   1293s] ### --------------------------------+----------------+----------------+----------------+
[05/04 15:41:20   1293s] ### 
[05/04 15:41:20   1293s] #% End globalDetailRoute (date=05/04 15:41:20, total cpu=0:15:27, real=0:15:30, peak res=2295.1M, current mem=2064.6M)
[05/04 15:41:20   1293s] <CMD> redraw
[05/04 15:41:29   1295s] <CMD> verify_drc
[05/04 15:41:29   1295s] #-check_same_via_cell true               # bool, default=false, user setting
[05/04 15:41:29   1295s]  *** Starting Verify DRC (MEM: 2582.5) ***
[05/04 15:41:29   1295s] 
[05/04 15:41:29   1295s]   VERIFY DRC ...... Starting Verification
[05/04 15:41:29   1295s]   VERIFY DRC ...... Initializing
[05/04 15:41:29   1295s] **WARN: (IMPVFG-1076):	Unable to create a report file. verify_drc report will not be generated.
[05/04 15:41:29   1295s]   VERIFY DRC ...... Deleting Existing Violations
[05/04 15:41:29   1295s]   VERIFY DRC ...... Creating Sub-Areas
[05/04 15:41:29   1295s]   VERIFY DRC ...... Using new threading
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 151.040} 1 of 25
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 151.040} 2 of 25
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 151.040} 3 of 25
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 151.040} 4 of 25
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 151.040} 5 of 25
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/04 15:41:29   1295s]   VERIFY DRC ...... Sub-Area: {0.000 151.040 151.040 302.080} 6 of 25
[05/04 15:41:30   1295s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/04 15:41:30   1295s]   VERIFY DRC ...... Sub-Area: {151.040 151.040 302.080 302.080} 7 of 25
[05/04 15:41:30   1296s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/04 15:41:30   1296s]   VERIFY DRC ...... Sub-Area: {302.080 151.040 453.120 302.080} 8 of 25
[05/04 15:41:30   1296s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/04 15:41:30   1296s]   VERIFY DRC ...... Sub-Area: {453.120 151.040 604.160 302.080} 9 of 25
[05/04 15:41:31   1297s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/04 15:41:31   1297s]   VERIFY DRC ...... Sub-Area: {604.160 151.040 754.800 302.080} 10 of 25
[05/04 15:41:31   1297s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/04 15:41:31   1297s]   VERIFY DRC ...... Sub-Area: {0.000 302.080 151.040 453.120} 11 of 25
[05/04 15:41:32   1297s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/04 15:41:32   1297s]   VERIFY DRC ...... Sub-Area: {151.040 302.080 302.080 453.120} 12 of 25
[05/04 15:41:32   1298s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/04 15:41:32   1298s]   VERIFY DRC ...... Sub-Area: {302.080 302.080 453.120 453.120} 13 of 25
[05/04 15:41:32   1298s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/04 15:41:32   1298s]   VERIFY DRC ...... Sub-Area: {453.120 302.080 604.160 453.120} 14 of 25
[05/04 15:41:33   1299s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/04 15:41:33   1299s]   VERIFY DRC ...... Sub-Area: {604.160 302.080 754.800 453.120} 15 of 25
[05/04 15:41:33   1299s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/04 15:41:33   1299s]   VERIFY DRC ...... Sub-Area: {0.000 453.120 151.040 604.160} 16 of 25
[05/04 15:41:34   1300s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/04 15:41:34   1300s]   VERIFY DRC ...... Sub-Area: {151.040 453.120 302.080 604.160} 17 of 25
[05/04 15:41:34   1300s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/04 15:41:34   1300s]   VERIFY DRC ...... Sub-Area: {302.080 453.120 453.120 604.160} 18 of 25
[05/04 15:41:34   1300s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/04 15:41:34   1300s]   VERIFY DRC ...... Sub-Area: {453.120 453.120 604.160 604.160} 19 of 25
[05/04 15:41:35   1301s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/04 15:41:35   1301s]   VERIFY DRC ...... Sub-Area: {604.160 453.120 754.800 604.160} 20 of 25
[05/04 15:41:35   1301s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/04 15:41:35   1301s]   VERIFY DRC ...... Sub-Area: {0.000 604.160 151.040 754.800} 21 of 25
[05/04 15:41:36   1301s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/04 15:41:36   1301s]   VERIFY DRC ...... Sub-Area: {151.040 604.160 302.080 754.800} 22 of 25
[05/04 15:41:36   1302s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/04 15:41:36   1302s]   VERIFY DRC ...... Sub-Area: {302.080 604.160 453.120 754.800} 23 of 25
[05/04 15:41:36   1302s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/04 15:41:36   1302s]   VERIFY DRC ...... Sub-Area: {453.120 604.160 604.160 754.800} 24 of 25
[05/04 15:41:37   1303s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/04 15:41:37   1303s]   VERIFY DRC ...... Sub-Area: {604.160 604.160 754.800 754.800} 25 of 25
[05/04 15:41:37   1303s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/04 15:41:37   1303s] 
[05/04 15:41:37   1303s]   Verification Complete : 0 Viols.
[05/04 15:41:37   1303s] 
[05/04 15:41:37   1303s]  *** End Verify DRC (CPU: 0:00:08.5  ELAPSED TIME: 8.00  MEM: 256.1M) ***
[05/04 15:41:37   1303s] 
[05/04 15:41:54   1305s] ######################################
[05/04 15:41:54   1305s] ###
[05/04 15:41:54   1305s] ### RC Extraction and Optimization ...
[05/04 15:41:54   1305s] ###
[05/04 15:41:54   1305s] ######################################
[05/04 15:41:54   1305s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true
[05/04 15:41:54   1305s] <CMD> extractRC
[05/04 15:41:54   1305s] Extraction called for design 'ibex_top' of instances=13927 and nets=16644 using extraction engine 'postRoute' at effort level 'low' .
[05/04 15:41:54   1305s] PostRoute (effortLevel low) RC Extraction called for design ibex_top.
[05/04 15:41:54   1305s] RC Extraction called in multi-corner(1) mode.
[05/04 15:41:54   1305s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:41:54   1305s] Type 'man IMPEXT-6197' for more detail.
[05/04 15:41:54   1305s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/04 15:41:54   1305s] * Layer Id             : 1 - M1
[05/04 15:41:54   1305s]       Thickness        : 0.34
[05/04 15:41:54   1305s]       Min Width        : 0.16
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] * Layer Id             : 2 - M2
[05/04 15:41:54   1305s]       Thickness        : 0.37
[05/04 15:41:54   1305s]       Min Width        : 0.2
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] * Layer Id             : 3 - M3
[05/04 15:41:54   1305s]       Thickness        : 0.37
[05/04 15:41:54   1305s]       Min Width        : 0.2
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] * Layer Id             : 4 - M4
[05/04 15:41:54   1305s]       Thickness        : 0.66
[05/04 15:41:54   1305s]       Min Width        : 0.4
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] * Layer Id             : 5 - M5
[05/04 15:41:54   1305s]       Thickness        : 0.66
[05/04 15:41:54   1305s]       Min Width        : 0.4
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] * Layer Id             : 6 - M6
[05/04 15:41:54   1305s]       Thickness        : 0.53
[05/04 15:41:54   1305s]       Min Width        : 0.6
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] * Layer Id             : 7 - M7
[05/04 15:41:54   1305s]       Thickness        : 0.35
[05/04 15:41:54   1305s]       Min Width        : 1.5
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] * Layer Id             : 8 - M8
[05/04 15:41:54   1305s]       Thickness        : 0.45
[05/04 15:41:54   1305s]       Min Width        : 4
[05/04 15:41:54   1305s]       Layer Dielectric : 4.1
[05/04 15:41:54   1305s] extractDetailRC Option : -outfile /tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb.d  -basic
[05/04 15:41:54   1305s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/04 15:41:54   1305s]       RC Corner Indexes            0   
[05/04 15:41:54   1305s] Capacitance Scaling Factor   : 1.00000 
[05/04 15:41:54   1305s] Coupling Cap. Scaling Factor : 1.00000 
[05/04 15:41:54   1305s] Resistance Scaling Factor    : 1.00000 
[05/04 15:41:54   1305s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 15:41:54   1305s] Clock Res. Scaling Factor    : 1.00000 
[05/04 15:41:54   1305s] Shrink Factor                : 1.00000
[05/04 15:41:55   1305s] 
[05/04 15:41:55   1305s] Trim Metal Layers:
[05/04 15:41:55   1305s] LayerId::1 widthSet size::1
[05/04 15:41:55   1305s] LayerId::2 widthSet size::1
[05/04 15:41:55   1305s] LayerId::3 widthSet size::1
[05/04 15:41:55   1305s] LayerId::4 widthSet size::1
[05/04 15:41:55   1305s] LayerId::5 widthSet size::1
[05/04 15:41:55   1305s] LayerId::6 widthSet size::1
[05/04 15:41:55   1305s] LayerId::7 widthSet size::1
[05/04 15:41:55   1305s] LayerId::8 widthSet size::1
[05/04 15:41:55   1305s] eee: pegSigSF::1.070000
[05/04 15:41:55   1305s] Initializing multi-corner resistance tables ...
[05/04 15:41:55   1305s] eee: l::1 avDens::0.187191 usedTrk::7429.592044 availTrk::39690.000000 sigTrk::7429.592044
[05/04 15:41:55   1305s] eee: l::2 avDens::0.324065 usedTrk::12045.492314 availTrk::37170.000000 sigTrk::12045.492314
[05/04 15:41:55   1305s] eee: l::3 avDens::0.279760 usedTrk::10725.999448 availTrk::38340.000000 sigTrk::10725.999448
[05/04 15:41:55   1305s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:41:55   1305s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:41:55   1305s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:41:55   1305s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:41:55   1305s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:41:55   1305s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:41:55   1305s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2838.6M)
[05/04 15:41:55   1305s] Creating parasitic data file '/tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb.d' for storing RC.
[05/04 15:41:55   1306s] Extracted 10.0007% (CPU Time= 0:00:00.6  MEM= 2886.6M)
[05/04 15:41:55   1306s] Extracted 20.0007% (CPU Time= 0:00:00.7  MEM= 2886.6M)
[05/04 15:41:55   1306s] Extracted 30.0007% (CPU Time= 0:00:00.9  MEM= 2886.6M)
[05/04 15:41:56   1306s] Extracted 40.0007% (CPU Time= 0:00:01.1  MEM= 2886.6M)
[05/04 15:41:56   1306s] Extracted 50.0007% (CPU Time= 0:00:01.5  MEM= 2886.6M)
[05/04 15:41:56   1307s] Extracted 60.0007% (CPU Time= 0:00:01.9  MEM= 2886.6M)
[05/04 15:41:57   1307s] Extracted 70.0007% (CPU Time= 0:00:02.1  MEM= 2886.6M)
[05/04 15:41:57   1307s] Extracted 80.0007% (CPU Time= 0:00:02.2  MEM= 2886.6M)
[05/04 15:41:57   1307s] Extracted 90.0007% (CPU Time= 0:00:02.4  MEM= 2886.6M)
[05/04 15:41:58   1308s] Extracted 100% (CPU Time= 0:00:03.0  MEM= 2886.6M)
[05/04 15:41:58   1308s] Number of Extracted Resistors     : 463356
[05/04 15:41:58   1308s] Number of Extracted Ground Cap.   : 477458
[05/04 15:41:58   1308s] Number of Extracted Coupling Cap. : 1187144
[05/04 15:41:58   1308s] Opening parasitic data file '/tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb.d' for reading (mem: 2862.559M)
[05/04 15:41:58   1308s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/04 15:41:58   1308s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2862.6M)
[05/04 15:41:58   1308s] Creating parasitic data file '/tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb_Filter.rcdb.d' for storing RC.
[05/04 15:41:58   1309s] Closing parasitic data file '/tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb.d': 14395 access done (mem: 2862.559M)
[05/04 15:41:58   1309s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2862.559M)
[05/04 15:41:58   1309s] Opening parasitic data file '/tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb.d' for reading (mem: 2862.559M)
[05/04 15:41:58   1309s] processing rcdb (/tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb.d) for hinst (top) of cell (ibex_top);
[05/04 15:41:59   1309s] Closing parasitic data file '/tmp/innovus_temp_1690631_micro27_ym3000_oeukSY/ibex_top_1690631_6eca7o.rcdb.d': 0 access done (mem: 2862.559M)
[05/04 15:41:59   1309s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2862.559M)
[05/04 15:41:59   1309s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.4  Real Time: 0:00:05.0  MEM: 2862.559M)
[05/04 15:41:59   1309s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/04 15:41:59   1309s] <CMD> setOptMode -yieldEffort none
[05/04 15:41:59   1309s] <CMD> setOptMode -effort high
[05/04 15:41:59   1309s] <CMD> setOptMode -drcMargin 0.0
[05/04 15:41:59   1309s] <CMD> setOptMode -holdTargetSlack 0.2 -setupTargetSlack 0.0
[05/04 15:41:59   1309s] <CMD> setOptMode -simplifyNetlist false
[05/04 15:41:59   1309s] <CMD> setOptMode -usefulSkew false
[05/04 15:41:59   1309s] <CMD> setOptMode -moveInst true
[05/04 15:41:59   1309s] <CMD> setOptMode -reclaimArea true
[05/04 15:41:59   1309s] <CMD> setOptMode -fixDRC true
[05/04 15:41:59   1309s] <CMD> setOptMode -fixCap true
[05/04 15:41:59   1309s] <CMD> optDesign
[05/04 15:41:59   1309s] Executing: place_opt_design -opt
[05/04 15:41:59   1309s] **INFO: User settings:
[05/04 15:41:59   1309s] setDesignMode -flowEffort               standard
[05/04 15:41:59   1309s] setDesignMode -process                  130
[05/04 15:41:59   1309s] setDesignMode -topRoutingLayer          M3
[05/04 15:41:59   1309s] setExtractRCMode -basic                 true
[05/04 15:41:59   1309s] setExtractRCMode -coupled               true
[05/04 15:41:59   1309s] setExtractRCMode -coupling_c_th         0.4
[05/04 15:41:59   1309s] setExtractRCMode -effortLevel           low
[05/04 15:41:59   1309s] setExtractRCMode -engine                postRoute
[05/04 15:41:59   1309s] setExtractRCMode -extended              false
[05/04 15:41:59   1309s] setExtractRCMode -relative_c_th         1
[05/04 15:41:59   1309s] setExtractRCMode -total_c_th            0
[05/04 15:41:59   1309s] setDelayCalMode -enable_high_fanout     true
[05/04 15:41:59   1309s] setDelayCalMode -engine                 aae
[05/04 15:41:59   1309s] setDelayCalMode -ignoreNetLoad          false
[05/04 15:41:59   1309s] setDelayCalMode -socv_accuracy_mode     low
[05/04 15:41:59   1309s] setOptMode -activeHoldViews             { typical }
[05/04 15:41:59   1309s] setOptMode -activeSetupViews            { typical }
[05/04 15:41:59   1309s] setOptMode -autoSetupViews              { typical}
[05/04 15:41:59   1309s] setOptMode -autoTDGRSetupViews          { typical}
[05/04 15:41:59   1309s] setOptMode -drcMargin                   0
[05/04 15:41:59   1309s] setOptMode -effort                      high
[05/04 15:41:59   1309s] setOptMode -fixCap                      true
[05/04 15:41:59   1309s] setOptMode -fixDrc                      true
[05/04 15:41:59   1309s] setOptMode -fixFanoutLoad               true
[05/04 15:41:59   1309s] setOptMode -holdTargetSlack             0.2
[05/04 15:41:59   1309s] setOptMode -moveInst                    true
[05/04 15:41:59   1309s] setOptMode -optimizeFF                  true
[05/04 15:41:59   1309s] setOptMode -preserveAllSequential       false
[05/04 15:41:59   1309s] setOptMode -reclaimArea                 true
[05/04 15:41:59   1309s] setOptMode -setupTargetSlack            0
[05/04 15:41:59   1309s] setOptMode -simplifyNetlist             false
[05/04 15:41:59   1309s] setOptMode -usefulSkew                  false
[05/04 15:41:59   1309s] setOptMode -yieldEffort                 none
[05/04 15:41:59   1309s] setPlaceMode -place_global_cong_effort  high
[05/04 15:41:59   1309s] setPlaceMode -timingDriven              true
[05/04 15:41:59   1309s] setAnalysisMode -analysisType           onChipVariation
[05/04 15:41:59   1309s] setAnalysisMode -checkType              setup
[05/04 15:41:59   1309s] setAnalysisMode -clkSrcPath             true
[05/04 15:41:59   1309s] setAnalysisMode -clockPropagation       forcedIdeal
[05/04 15:41:59   1309s] setAnalysisMode -cppr                   both
[05/04 15:41:59   1309s] setAnalysisMode -usefulSkew             true
[05/04 15:41:59   1309s] setAnalysisMode -virtualIPO             false
[05/04 15:41:59   1309s] setRouteMode -earlyGlobalMaxRouteLayer  3
[05/04 15:41:59   1309s] setRouteMode -earlyGlobalRouteSecondPG  false
[05/04 15:41:59   1309s] 
[05/04 15:41:59   1309s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:21:49.5/0:23:24.0 (0.9), mem = 2833.9M
[05/04 15:41:59   1309s] *** Starting GigaPlace ***
[05/04 15:41:59   1309s] #optDebug: fT-E <X 2 3 1 0>
[05/04 15:41:59   1309s] OPERPROF: Starting DPlace-Init at level 1, MEM:2833.9M, EPOCH TIME: 1714851719.116665
[05/04 15:41:59   1309s] Processing tracks to init pin-track alignment.
[05/04 15:41:59   1309s] z: 2, totalTracks: 1
[05/04 15:41:59   1309s] z: 4, totalTracks: 1
[05/04 15:41:59   1309s] z: 6, totalTracks: 1
[05/04 15:41:59   1309s] z: 8, totalTracks: 1
[05/04 15:41:59   1309s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:41:59   1309s] All LLGs are deleted
[05/04 15:41:59   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2833.9M, EPOCH TIME: 1714851719.128956
[05/04 15:41:59   1309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2831.9M, EPOCH TIME: 1714851719.129225
[05/04 15:41:59   1309s] # Building ibex_top llgBox search-tree.
[05/04 15:41:59   1309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2831.9M, EPOCH TIME: 1714851719.133914
[05/04 15:41:59   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2831.9M, EPOCH TIME: 1714851719.134886
[05/04 15:41:59   1309s] Max number of tech site patterns supported in site array is 256.
[05/04 15:41:59   1309s] Core basic site is IBM13SITE
[05/04 15:41:59   1309s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2831.9M, EPOCH TIME: 1714851719.155238
[05/04 15:41:59   1309s] After signature check, allow fast init is false, keep pre-filter is true.
[05/04 15:41:59   1309s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/04 15:41:59   1309s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.017, REAL:0.018, MEM:2831.9M, EPOCH TIME: 1714851719.173187
[05/04 15:41:59   1309s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 15:41:59   1309s] SiteArray: use 2,101,248 bytes
[05/04 15:41:59   1309s] SiteArray: current memory after site array memory allocation 2833.9M
[05/04 15:41:59   1309s] SiteArray: FP blocked sites are writable
[05/04 15:41:59   1309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:41:59   1309s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2833.9M, EPOCH TIME: 1714851719.181678
[05/04 15:41:59   1309s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.190, REAL:0.190, MEM:2833.9M, EPOCH TIME: 1714851719.371905
[05/04 15:41:59   1309s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 15:41:59   1309s] Atter site array init, number of instance map data is 0.
[05/04 15:41:59   1309s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.240, REAL:0.242, MEM:2833.9M, EPOCH TIME: 1714851719.376565
[05/04 15:41:59   1309s] 
[05/04 15:41:59   1309s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:41:59   1309s] OPERPROF:     Starting CMU at level 3, MEM:2833.9M, EPOCH TIME: 1714851719.380723
[05/04 15:41:59   1309s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:2833.9M, EPOCH TIME: 1714851719.386053
[05/04 15:41:59   1309s] 
[05/04 15:41:59   1309s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:41:59   1309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.253, REAL:0.255, MEM:2833.9M, EPOCH TIME: 1714851719.388829
[05/04 15:41:59   1309s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2833.9M, EPOCH TIME: 1714851719.388900
[05/04 15:41:59   1309s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2833.9M, EPOCH TIME: 1714851719.389837
[05/04 15:41:59   1309s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2833.9MB).
[05/04 15:41:59   1309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.281, REAL:0.283, MEM:2833.9M, EPOCH TIME: 1714851719.400158
[05/04 15:41:59   1309s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2833.9M, EPOCH TIME: 1714851719.400182
[05/04 15:41:59   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.089, REAL:0.090, MEM:2564.9M, EPOCH TIME: 1714851719.490036
[05/04 15:41:59   1309s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:21:49.9/0:23:24.4 (0.9), mem = 2564.9M
[05/04 15:41:59   1309s] VSMManager cleared!
[05/04 15:41:59   1309s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:49.9/0:23:24.4 (0.9), mem = 2564.9M
[05/04 15:41:59   1309s] 
[05/04 15:41:59   1309s] =============================================================================================
[05/04 15:41:59   1309s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.16-s078_1
[05/04 15:41:59   1309s] =============================================================================================
[05/04 15:41:59   1309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:41:59   1309s] ---------------------------------------------------------------------------------------------
[05/04 15:41:59   1309s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:41:59   1309s] ---------------------------------------------------------------------------------------------
[05/04 15:41:59   1309s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:41:59   1309s] ---------------------------------------------------------------------------------------------
[05/04 15:41:59   1309s] 
[05/04 15:41:59   1309s] Enable CTE adjustment.
[05/04 15:41:59   1309s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2060.9M, totSessionCpu=0:21:50 **
[05/04 15:41:59   1309s] GigaOpt running with 1 threads.
[05/04 15:41:59   1309s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:21:49.9/0:23:24.4 (0.9), mem = 2564.9M
[05/04 15:41:59   1309s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/04 15:41:59   1309s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:41:59   1309s] Type 'man IMPECO-560' for more detail.
[05/04 15:41:59   1309s] OPERPROF: Starting DPlace-Init at level 1, MEM:2564.9M, EPOCH TIME: 1714851719.532540
[05/04 15:41:59   1309s] Processing tracks to init pin-track alignment.
[05/04 15:41:59   1309s] z: 2, totalTracks: 1
[05/04 15:41:59   1309s] z: 4, totalTracks: 1
[05/04 15:41:59   1309s] z: 6, totalTracks: 1
[05/04 15:41:59   1309s] z: 8, totalTracks: 1
[05/04 15:41:59   1309s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:41:59   1309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2564.9M, EPOCH TIME: 1714851719.549159
[05/04 15:41:59   1309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1310s] 
[05/04 15:41:59   1310s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:41:59   1310s] OPERPROF:     Starting CMU at level 3, MEM:2564.9M, EPOCH TIME: 1714851719.576038
[05/04 15:41:59   1310s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2564.9M, EPOCH TIME: 1714851719.577319
[05/04 15:41:59   1310s] 
[05/04 15:41:59   1310s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:41:59   1310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.031, MEM:2564.9M, EPOCH TIME: 1714851719.579880
[05/04 15:41:59   1310s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2564.9M, EPOCH TIME: 1714851719.579950
[05/04 15:41:59   1310s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2564.9M, EPOCH TIME: 1714851719.580274
[05/04 15:41:59   1310s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2564.9MB).
[05/04 15:41:59   1310s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.058, MEM:2564.9M, EPOCH TIME: 1714851719.590909
[05/04 15:41:59   1310s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2564.9M, EPOCH TIME: 1714851719.591036
[05/04 15:41:59   1310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:41:59   1310s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.088, REAL:0.089, MEM:2564.9M, EPOCH TIME: 1714851719.679792
[05/04 15:41:59   1310s] 
[05/04 15:41:59   1310s] Trim Metal Layers:
[05/04 15:41:59   1310s] LayerId::1 widthSet size::1
[05/04 15:41:59   1310s] LayerId::2 widthSet size::1
[05/04 15:41:59   1310s] LayerId::3 widthSet size::1
[05/04 15:41:59   1310s] LayerId::4 widthSet size::1
[05/04 15:41:59   1310s] LayerId::5 widthSet size::1
[05/04 15:41:59   1310s] LayerId::6 widthSet size::1
[05/04 15:41:59   1310s] LayerId::7 widthSet size::1
[05/04 15:41:59   1310s] LayerId::8 widthSet size::1
[05/04 15:41:59   1310s] eee: pegSigSF::1.070000
[05/04 15:41:59   1310s] Initializing multi-corner resistance tables ...
[05/04 15:41:59   1310s] eee: l::1 avDens::0.187191 usedTrk::7429.592044 availTrk::39690.000000 sigTrk::7429.592044
[05/04 15:41:59   1310s] eee: l::2 avDens::0.324065 usedTrk::12045.492314 availTrk::37170.000000 sigTrk::12045.492314
[05/04 15:41:59   1310s] eee: l::3 avDens::0.279760 usedTrk::10725.999448 availTrk::38340.000000 sigTrk::10725.999448
[05/04 15:41:59   1310s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:41:59   1310s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:41:59   1310s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:41:59   1310s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:41:59   1310s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:41:59   1310s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:41:59   1310s] 
[05/04 15:41:59   1310s] Creating Lib Analyzer ...
[05/04 15:42:00   1310s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:42:00   1310s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX3TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS CLKINVX16TS INVX20TS CLKINVX20TS)
[05/04 15:42:00   1310s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:42:00   1310s] 
[05/04 15:42:00   1310s] {RT typical_rc 0 3 3 0}
[05/04 15:42:00   1311s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:51 mem=2571.0M
[05/04 15:42:00   1311s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:51 mem=2571.0M
[05/04 15:42:00   1311s] Creating Lib Analyzer, finished. 
[05/04 15:42:00   1311s] AAE DB initialization (MEM=2580.5 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/04 15:42:00   1311s] #optDebug: fT-S <1 2 3 1 0>
[05/04 15:42:00   1311s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2067.7M, totSessionCpu=0:21:51 **
[05/04 15:42:00   1311s] setExtractRCMode -engine preRoute
[05/04 15:42:00   1311s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/04 15:42:00   1311s] Type 'man IMPEXT-3493' for more detail.
[05/04 15:42:00   1311s] *** optDesign -preCTS ***
[05/04 15:42:00   1311s] DRC Margin: user margin 0.0; extra margin 0.2
[05/04 15:42:00   1311s] Setup Target Slack: user slack 0; extra slack 0.0
[05/04 15:42:00   1311s] Hold Target Slack: user slack 0.2
[05/04 15:42:00   1311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2580.5M, EPOCH TIME: 1714851720.748283
[05/04 15:42:00   1311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:00   1311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:00   1311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.028, MEM:2580.5M, EPOCH TIME: 1714851720.776708
[05/04 15:42:00   1311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:00   1311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:42:00   1311s] Deleting Lib Analyzer.
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Deleting Cell Server End ...
[05/04 15:42:00   1311s] Multi-VT timing optimization disabled based on library information.
[05/04 15:42:00   1311s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 15:42:00   1311s] Summary for sequential cells identification: 
[05/04 15:42:00   1311s]   Identified SBFF number: 120
[05/04 15:42:00   1311s]   Identified MBFF number: 0
[05/04 15:42:00   1311s]   Identified SB Latch number: 0
[05/04 15:42:00   1311s]   Identified MB Latch number: 0
[05/04 15:42:00   1311s]   Not identified SBFF number: 0
[05/04 15:42:00   1311s]   Not identified MBFF number: 0
[05/04 15:42:00   1311s]   Not identified SB Latch number: 0
[05/04 15:42:00   1311s]   Not identified MB Latch number: 0
[05/04 15:42:00   1311s]   Number of sequential cells which are not FFs: 34
[05/04 15:42:00   1311s]  Visiting view : typical
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:42:00   1311s]  Visiting view : typical
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:42:00   1311s] TLC MultiMap info (StdDelay):
[05/04 15:42:00   1311s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 15:42:00   1311s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 15:42:00   1311s]  Setting StdDelay to: 55.8ps
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Deleting Cell Server End ...
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] Creating Lib Analyzer ...
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 15:42:00   1311s] Summary for sequential cells identification: 
[05/04 15:42:00   1311s]   Identified SBFF number: 120
[05/04 15:42:00   1311s]   Identified MBFF number: 0
[05/04 15:42:00   1311s]   Identified SB Latch number: 0
[05/04 15:42:00   1311s]   Identified MB Latch number: 0
[05/04 15:42:00   1311s]   Not identified SBFF number: 0
[05/04 15:42:00   1311s]   Not identified MBFF number: 0
[05/04 15:42:00   1311s]   Not identified SB Latch number: 0
[05/04 15:42:00   1311s]   Not identified MB Latch number: 0
[05/04 15:42:00   1311s]   Number of sequential cells which are not FFs: 34
[05/04 15:42:00   1311s]  Visiting view : typical
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:42:00   1311s]  Visiting view : typical
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 15:42:00   1311s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 15:42:00   1311s] TLC MultiMap info (StdDelay):
[05/04 15:42:00   1311s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 15:42:00   1311s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 15:42:00   1311s]  Setting StdDelay to: 55.8ps
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 15:42:00   1311s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:42:00   1311s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:42:00   1311s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:42:00   1311s] 
[05/04 15:42:00   1311s] {RT typical_rc 0 3 3 0}
[05/04 15:42:01   1311s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:52 mem=2580.5M
[05/04 15:42:01   1311s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:52 mem=2580.5M
[05/04 15:42:01   1311s] Creating Lib Analyzer, finished. 
[05/04 15:42:01   1311s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2580.5M, EPOCH TIME: 1714851721.551133
[05/04 15:42:01   1311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:01   1311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:01   1311s] All LLGs are deleted
[05/04 15:42:01   1311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:01   1311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:01   1311s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2580.5M, EPOCH TIME: 1714851721.551210
[05/04 15:42:01   1311s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2580.5M, EPOCH TIME: 1714851721.551255
[05/04 15:42:01   1311s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2580.5M, EPOCH TIME: 1714851721.551434
[05/04 15:42:01   1312s] {MMLU 14460 14460 14460}
[05/04 15:42:01   1312s] ### Creating LA Mngr. totSessionCpu=0:21:52 mem=2580.5M
[05/04 15:42:01   1312s] ### Creating LA Mngr, finished. totSessionCpu=0:21:52 mem=2580.5M
[05/04 15:42:01   1312s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:42:01   1312s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2580.50 MB )
[05/04 15:42:01   1312s] (I)      ==================== Layers =====================
[05/04 15:42:01   1312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:01   1312s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:42:01   1312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:01   1312s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:42:01   1312s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:42:01   1312s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:42:01   1312s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:42:01   1312s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:42:01   1312s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:42:01   1312s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:42:01   1312s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:42:01   1312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:01   1312s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:42:01   1312s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:42:01   1312s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:42:01   1312s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:01   1312s] (I)      Started Import and model ( Curr Mem: 2580.50 MB )
[05/04 15:42:01   1312s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:42:01   1312s] (I)      Number of ignored instance 0
[05/04 15:42:01   1312s] (I)      Number of inbound cells 0
[05/04 15:42:01   1312s] (I)      Number of opened ILM blockages 0
[05/04 15:42:01   1312s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/04 15:42:01   1312s] (I)      numMoveCells=13927, numMacros=0  numPads=655  numMultiRowHeightInsts=0
[05/04 15:42:01   1312s] (I)      cell height: 3600, count: 13927
[05/04 15:42:01   1312s] (I)      Number of nets = 14395 ( 65 ignored )
[05/04 15:42:01   1312s] (I)      Read rows... (mem=2584.6M)
[05/04 15:42:01   1312s] (I)      Done Read rows (cpu=0.000s, mem=2584.6M)
[05/04 15:42:01   1312s] (I)      Identified Clock instances: Flop 1995, Clock buffer/inverter 0, Gate 0, Logic 64
[05/04 15:42:01   1312s] (I)      Read module constraints... (mem=2584.6M)
[05/04 15:42:01   1312s] (I)      Done Read module constraints (cpu=0.000s, mem=2584.6M)
[05/04 15:42:01   1312s] (I)      == Non-default Options ==
[05/04 15:42:01   1312s] (I)      Maximum routing layer                              : 3
[05/04 15:42:01   1312s] (I)      Minimum routing layer                              : 1
[05/04 15:42:01   1312s] (I)      Buffering-aware routing                            : true
[05/04 15:42:01   1312s] (I)      Spread congestion away from blockages              : true
[05/04 15:42:01   1312s] (I)      Number of threads                                  : 1
[05/04 15:42:01   1312s] (I)      Overflow penalty cost                              : 10
[05/04 15:42:01   1312s] (I)      Source-to-sink ratio                               : 0.300000
[05/04 15:42:01   1312s] (I)      Method to set GCell size                           : row
[05/04 15:42:01   1312s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:42:01   1312s] (I)      Use row-based GCell size
[05/04 15:42:01   1312s] (I)      Use row-based GCell align
[05/04 15:42:01   1312s] (I)      layer 0 area = 89000
[05/04 15:42:01   1312s] (I)      layer 1 area = 120000
[05/04 15:42:01   1312s] (I)      layer 2 area = 120000
[05/04 15:42:01   1312s] (I)      GCell unit size   : 3600
[05/04 15:42:01   1312s] (I)      GCell multiplier  : 1
[05/04 15:42:01   1312s] (I)      GCell row height  : 3600
[05/04 15:42:01   1312s] (I)      Actual row height : 3600
[05/04 15:42:01   1312s] (I)      GCell align ref   : 8400 8400
[05/04 15:42:01   1312s] [NR-eGR] Track table information for default rule: 
[05/04 15:42:01   1312s] [NR-eGR] M1 has single uniform track structure
[05/04 15:42:01   1312s] [NR-eGR] M2 has single uniform track structure
[05/04 15:42:01   1312s] [NR-eGR] M3 has single uniform track structure
[05/04 15:42:01   1312s] [NR-eGR] MQ has single uniform track structure
[05/04 15:42:01   1312s] [NR-eGR] MG has single uniform track structure
[05/04 15:42:01   1312s] [NR-eGR] LY has single uniform track structure
[05/04 15:42:01   1312s] [NR-eGR] E1 has single uniform track structure
[05/04 15:42:01   1312s] [NR-eGR] MA has single uniform track structure
[05/04 15:42:01   1312s] (I)      ============== Default via ===============
[05/04 15:42:01   1312s] (I)      +---+------------------+-----------------+
[05/04 15:42:01   1312s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:42:01   1312s] (I)      +---+------------------+-----------------+
[05/04 15:42:01   1312s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/04 15:42:01   1312s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/04 15:42:01   1312s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/04 15:42:01   1312s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:42:01   1312s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:42:01   1312s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/04 15:42:01   1312s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:42:01   1312s] (I)      +---+------------------+-----------------+
[05/04 15:42:01   1312s] [NR-eGR] Read 130039 PG shapes
[05/04 15:42:01   1312s] [NR-eGR] Read 0 clock shapes
[05/04 15:42:01   1312s] [NR-eGR] Read 0 other shapes
[05/04 15:42:01   1312s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:42:01   1312s] [NR-eGR] #Instance Blockages : 501812
[05/04 15:42:01   1312s] [NR-eGR] #PG Blockages       : 130039
[05/04 15:42:01   1312s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:42:01   1312s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:42:01   1312s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:42:01   1312s] [NR-eGR] #Other Blockages    : 0
[05/04 15:42:01   1312s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:42:01   1312s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:42:01   1312s] [NR-eGR] Read 14395 nets ( ignored 0 )
[05/04 15:42:01   1312s] (I)      early_global_route_priority property id does not exist.
[05/04 15:42:01   1312s] (I)      Read Num Blocks=631851  Num Prerouted Wires=0  Num CS=0
[05/04 15:42:01   1312s] (I)      Layer 0 (H) : #blockages 527871 : #preroutes 0
[05/04 15:42:01   1312s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:42:01   1312s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:42:01   1312s] (I)      Number of ignored nets                =      0
[05/04 15:42:01   1312s] (I)      Number of connected nets              =      0
[05/04 15:42:01   1312s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:42:01   1312s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:42:01   1312s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:42:01   1312s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:42:01   1312s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:42:01   1312s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:42:01   1312s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:42:01   1312s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:42:01   1312s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:42:01   1312s] (I)      Constructing bin map
[05/04 15:42:01   1312s] (I)      Initialize bin information with width=7200 height=7200
[05/04 15:42:01   1312s] (I)      Done constructing bin map
[05/04 15:42:01   1312s] [NR-eGR] There are 65 clock nets ( 65 with NDR ).
[05/04 15:42:01   1312s] (I)      Ndr track 0 does not exist
[05/04 15:42:01   1312s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:42:01   1312s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:42:01   1312s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:42:01   1312s] (I)      Site width          :   400  (dbu)
[05/04 15:42:01   1312s] (I)      Row height          :  3600  (dbu)
[05/04 15:42:01   1312s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:42:01   1312s] (I)      GCell width         :  3600  (dbu)
[05/04 15:42:01   1312s] (I)      GCell height        :  3600  (dbu)
[05/04 15:42:01   1312s] (I)      Grid                :   210   210     3
[05/04 15:42:01   1312s] (I)      Layer numbers       :     1     2     3
[05/04 15:42:01   1312s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:42:01   1312s] (I)      Horizontal capacity :  3600     0  3600
[05/04 15:42:01   1312s] (I)      Default wire width  :   160   200   200
[05/04 15:42:01   1312s] (I)      Default wire space  :   160   200   200
[05/04 15:42:01   1312s] (I)      Default wire pitch  :   320   400   400
[05/04 15:42:01   1312s] (I)      Default pitch size  :   400   400   400
[05/04 15:42:01   1312s] (I)      First track coord   :   200   200   200
[05/04 15:42:01   1312s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/04 15:42:01   1312s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:42:01   1312s] (I)      Num of masks        :     1     1     1
[05/04 15:42:01   1312s] (I)      Num of trim masks   :     0     0     0
[05/04 15:42:01   1312s] (I)      --------------------------------------------------------
[05/04 15:42:01   1312s] 
[05/04 15:42:01   1312s] [NR-eGR] ============ Routing rule table ============
[05/04 15:42:01   1312s] [NR-eGR] Rule id: 0  Nets: 14395
[05/04 15:42:01   1312s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/04 15:42:01   1312s] (I)                    Layer    1    2    3 
[05/04 15:42:01   1312s] (I)                    Pitch  800  800  800 
[05/04 15:42:01   1312s] (I)             #Used tracks    2    2    2 
[05/04 15:42:01   1312s] (I)       #Fully used tracks    1    1    1 
[05/04 15:42:01   1312s] [NR-eGR] ========================================
[05/04 15:42:01   1312s] [NR-eGR] 
[05/04 15:42:01   1312s] (I)      =============== Blocked Tracks ===============
[05/04 15:42:01   1312s] (I)      +-------+---------+----------+---------------+
[05/04 15:42:01   1312s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:42:01   1312s] (I)      +-------+---------+----------+---------------+
[05/04 15:42:01   1312s] (I)      |     1 |  396270 |   287350 |        72.51% |
[05/04 15:42:01   1312s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:42:01   1312s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:42:01   1312s] (I)      +-------+---------+----------+---------------+
[05/04 15:42:01   1312s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2622.12 MB )
[05/04 15:42:01   1312s] (I)      Reset routing kernel
[05/04 15:42:01   1312s] (I)      Started Global Routing ( Curr Mem: 2622.12 MB )
[05/04 15:42:01   1312s] (I)      totalPins=47728  totalGlobalPin=47197 (98.89%)
[05/04 15:42:01   1312s] (I)      total 2D Cap : 694771 = (432462 H, 262309 V)
[05/04 15:42:01   1312s] (I)      #blocked areas for congestion spreading : 21
[05/04 15:42:01   1312s] [NR-eGR] Layer group 1: route 14395 net(s) in layer range [1, 3]
[05/04 15:42:01   1312s] (I)      
[05/04 15:42:01   1312s] (I)      ============  Phase 1a Route ============
[05/04 15:42:01   1312s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:42:01   1312s] (I)      Usage: 208181 = (87321 H, 120860 V) = (20.19% H, 46.08% V) = (3.144e+05um H, 4.351e+05um V)
[05/04 15:42:01   1312s] (I)      
[05/04 15:42:01   1312s] (I)      ============  Phase 1b Route ============
[05/04 15:42:02   1312s] (I)      Usage: 209359 = (88226 H, 121133 V) = (20.40% H, 46.18% V) = (3.176e+05um H, 4.361e+05um V)
[05/04 15:42:02   1312s] (I)      Overflow of layer group 1: 15.15% H + 73.95% V. EstWL: 7.536924e+05um
[05/04 15:42:02   1312s] (I)      Congestion metric : 15.15%H 73.95%V, 89.10%HV
[05/04 15:42:02   1312s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:42:02   1312s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 15.15% H + 73.95% V. 
[05/04 15:42:02   1312s] (I)      
[05/04 15:42:02   1312s] (I)      ============  Phase 1c Route ============
[05/04 15:42:02   1312s] (I)      Level2 Grid: 42 x 42
[05/04 15:42:02   1312s] (I)      Usage: 209359 = (88226 H, 121133 V) = (20.40% H, 46.18% V) = (3.176e+05um H, 4.361e+05um V)
[05/04 15:42:02   1312s] (I)      
[05/04 15:42:02   1312s] (I)      ============  Phase 1d Route ============
[05/04 15:42:02   1312s] (I)      Usage: 209359 = (88226 H, 121133 V) = (20.40% H, 46.18% V) = (3.176e+05um H, 4.361e+05um V)
[05/04 15:42:02   1312s] (I)      
[05/04 15:42:02   1312s] (I)      ============  Phase 1e Route ============
[05/04 15:42:02   1312s] (I)      Usage: 209359 = (88226 H, 121133 V) = (20.40% H, 46.18% V) = (3.176e+05um H, 4.361e+05um V)
[05/04 15:42:02   1312s] [NR-eGR] Early Global Route overflow of layer group 1: 15.15% H + 73.95% V. EstWL: 7.536924e+05um
[05/04 15:42:02   1312s] (I)      
[05/04 15:42:02   1312s] (I)      ============  Phase 1l Route ============
[05/04 15:42:02   1312s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:42:02   1312s] (I)      Layer  1:     121614      1118       335      173061      221949    (43.81%) 
[05/04 15:42:02   1312s] (I)      Layer  2:     275437    254428     63160           0      395010    ( 0.00%) 
[05/04 15:42:02   1312s] (I)      Layer  3:     325379    169388      9045           0      395010    ( 0.00%) 
[05/04 15:42:02   1312s] (I)      Total:        722430    424934     72540      173061     1011969    (14.60%) 
[05/04 15:42:02   1312s] (I)      
[05/04 15:42:02   1312s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:42:02   1312s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/04 15:42:02   1312s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:42:02   1312s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[05/04 15:42:02   1312s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:42:02   1312s] [NR-eGR]      M1 ( 1)       206( 0.84%)         0( 0.00%)         0( 0.00%)   ( 0.84%) 
[05/04 15:42:02   1312s] [NR-eGR]      M2 ( 2)     16863(38.42%)      3635( 8.28%)        61( 0.14%)   (46.84%) 
[05/04 15:42:02   1312s] [NR-eGR]      M3 ( 3)      4401(10.03%)       182( 0.41%)         1( 0.00%)   (10.44%) 
[05/04 15:42:02   1312s] [NR-eGR] --------------------------------------------------------------------------------
[05/04 15:42:02   1312s] [NR-eGR]        Total     21470(19.09%)      3817( 3.39%)        62( 0.06%)   (22.54%) 
[05/04 15:42:02   1312s] [NR-eGR] 
[05/04 15:42:02   1312s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2622.12 MB )
[05/04 15:42:02   1312s] (I)      total 2D Cap : 722035 = (451090 H, 270945 V)
[05/04 15:42:02   1312s] [NR-eGR] Overflow after Early Global Route 6.57% H + 46.62% V
[05/04 15:42:02   1312s] (I)      ============= Track Assignment ============
[05/04 15:42:02   1312s] (I)      Started Track Assignment (1T) ( Curr Mem: 2622.12 MB )
[05/04 15:42:02   1312s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/04 15:42:02   1312s] (I)      Run Multi-thread track assignment
[05/04 15:42:02   1312s] (I)      Finished Track Assignment (1T) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2622.12 MB )
[05/04 15:42:02   1312s] (I)      Started Export ( Curr Mem: 2622.12 MB )
[05/04 15:42:02   1312s] [NR-eGR]             Length (um)   Vias 
[05/04 15:42:02   1312s] [NR-eGR] -------------------------------
[05/04 15:42:02   1312s] [NR-eGR]  M1  (1H)         42300  48125 
[05/04 15:42:02   1312s] [NR-eGR]  M2  (2V)        442098  39638 
[05/04 15:42:02   1312s] [NR-eGR]  M3  (3H)        302364      0 
[05/04 15:42:02   1312s] [NR-eGR]  MQ  (4V)             0      0 
[05/04 15:42:02   1312s] [NR-eGR]  MG  (5H)             0      0 
[05/04 15:42:02   1312s] [NR-eGR]  LY  (6V)             0      0 
[05/04 15:42:02   1312s] [NR-eGR]  E1  (7H)             0      0 
[05/04 15:42:02   1312s] [NR-eGR]  MA  (8V)             0      0 
[05/04 15:42:02   1312s] [NR-eGR] -------------------------------
[05/04 15:42:02   1312s] [NR-eGR]      Total       786761  87763 
[05/04 15:42:02   1312s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:42:02   1312s] [NR-eGR] Total half perimeter of net bounding box: 718644um
[05/04 15:42:02   1312s] [NR-eGR] Total length: 786761um, number of vias: 87763
[05/04 15:42:02   1312s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:42:02   1312s] [NR-eGR] Total eGR-routed clock nets wire length: 31345um, number of vias: 4789
[05/04 15:42:02   1312s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:42:02   1312s] (I)      Finished Export ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2622.12 MB )
[05/04 15:42:02   1312s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.93 sec, Curr Mem: 2622.12 MB )
[05/04 15:42:02   1312s] (I)      ============================================ Runtime Summary =============================================
[05/04 15:42:02   1312s] (I)       Step                                                     %        Start       Finish      Real       CPU 
[05/04 15:42:02   1312s] (I)      ----------------------------------------------------------------------------------------------------------
[05/04 15:42:02   1312s] (I)       Early Global Route kernel                          100.00%  1311.08 sec  1312.01 sec  0.93 sec  0.92 sec 
[05/04 15:42:02   1312s] (I)       +-Import and model                                  24.74%  1311.08 sec  1311.31 sec  0.23 sec  0.23 sec 
[05/04 15:42:02   1312s] (I)       | +-Create place DB                                  8.32%  1311.08 sec  1311.16 sec  0.08 sec  0.08 sec 
[05/04 15:42:02   1312s] (I)       | | +-Import place data                              8.31%  1311.08 sec  1311.16 sec  0.08 sec  0.08 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Read instances and placement                 1.75%  1311.08 sec  1311.10 sec  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Read nets                                    5.51%  1311.10 sec  1311.15 sec  0.05 sec  0.05 sec 
[05/04 15:42:02   1312s] (I)       | +-Create route DB                                 15.13%  1311.16 sec  1311.30 sec  0.14 sec  0.14 sec 
[05/04 15:42:02   1312s] (I)       | | +-Import route data (1T)                        15.09%  1311.16 sec  1311.30 sec  0.14 sec  0.14 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Read blockages ( Layer 1-3 )                 6.99%  1311.17 sec  1311.23 sec  0.06 sec  0.06 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Read routing blockages                     0.00%  1311.17 sec  1311.17 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Read instance blockages                    4.28%  1311.17 sec  1311.21 sec  0.04 sec  0.04 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Read PG blockages                          2.56%  1311.21 sec  1311.23 sec  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Read clock blockages                       0.00%  1311.23 sec  1311.23 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Read other blockages                       0.00%  1311.23 sec  1311.23 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Read halo blockages                        0.09%  1311.23 sec  1311.23 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Read boundary cut boxes                    0.00%  1311.23 sec  1311.23 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Read blackboxes                              0.00%  1311.23 sec  1311.23 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Read prerouted                               0.23%  1311.23 sec  1311.23 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Read unlegalized nets                        0.38%  1311.23 sec  1311.24 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Read nets                                    0.61%  1311.24 sec  1311.24 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Set up via pillars                           0.02%  1311.24 sec  1311.25 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Initialize 3D grid graph                     0.05%  1311.25 sec  1311.25 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Model blockage capacity                      5.31%  1311.25 sec  1311.30 sec  0.05 sec  0.05 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Initialize 3D capacity                     5.02%  1311.25 sec  1311.29 sec  0.05 sec  0.05 sec 
[05/04 15:42:02   1312s] (I)       | +-Read aux data                                    0.49%  1311.30 sec  1311.30 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | +-Others data preparation                          0.13%  1311.30 sec  1311.30 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | +-Create route kernel                              0.38%  1311.30 sec  1311.31 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       +-Global Routing                                    38.19%  1311.31 sec  1311.66 sec  0.35 sec  0.35 sec 
[05/04 15:42:02   1312s] (I)       | +-Initialization                                   1.01%  1311.31 sec  1311.32 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | +-Net group 1                                     36.43%  1311.32 sec  1311.66 sec  0.34 sec  0.34 sec 
[05/04 15:42:02   1312s] (I)       | | +-Generate topology                              1.84%  1311.32 sec  1311.34 sec  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)       | | +-Phase 1a                                       8.61%  1311.35 sec  1311.43 sec  0.08 sec  0.08 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Pattern routing (1T)                         6.22%  1311.35 sec  1311.41 sec  0.06 sec  0.06 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.41%  1311.41 sec  1311.42 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Add via demand to 2D                         0.88%  1311.42 sec  1311.43 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | | +-Phase 1b                                      10.18%  1311.43 sec  1311.52 sec  0.09 sec  0.09 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Monotonic routing (1T)                      10.06%  1311.43 sec  1311.52 sec  0.09 sec  0.09 sec 
[05/04 15:42:02   1312s] (I)       | | +-Phase 1c                                       1.93%  1311.52 sec  1311.54 sec  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Two level Routing                            1.92%  1311.52 sec  1311.54 sec  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Two Level Routing (Regular)                1.57%  1311.52 sec  1311.54 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Two Level Routing (Strong)                 0.15%  1311.54 sec  1311.54 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.11%  1311.54 sec  1311.54 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | +-Phase 1d                                       0.00%  1311.54 sec  1311.54 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | +-Phase 1e                                       1.35%  1311.54 sec  1311.55 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Route legalization                           1.33%  1311.54 sec  1311.55 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Legalize Blockage Violations               1.16%  1311.54 sec  1311.55 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | | | | +-Legalize Reach Aware Violations            0.15%  1311.55 sec  1311.55 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | | +-Phase 1l                                      11.00%  1311.55 sec  1311.66 sec  0.10 sec  0.10 sec 
[05/04 15:42:02   1312s] (I)       | | | +-Layer assignment (1T)                       10.58%  1311.56 sec  1311.66 sec  0.10 sec  0.10 sec 
[05/04 15:42:02   1312s] (I)       | +-Clean cong LA                                    0.00%  1311.66 sec  1311.66 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       +-Export 3D cong map                                 0.73%  1311.66 sec  1311.67 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       | +-Export 2D cong map                               0.18%  1311.67 sec  1311.67 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       +-Extract Global 3D Wires                            0.71%  1311.67 sec  1311.68 sec  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)       +-Track Assignment (1T)                             21.15%  1311.68 sec  1311.87 sec  0.20 sec  0.20 sec 
[05/04 15:42:02   1312s] (I)       | +-Initialization                                   0.07%  1311.68 sec  1311.68 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       | +-Track Assignment Kernel                         20.82%  1311.68 sec  1311.87 sec  0.19 sec  0.19 sec 
[05/04 15:42:02   1312s] (I)       | +-Free Memory                                      0.01%  1311.87 sec  1311.87 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       +-Export                                            13.82%  1311.87 sec  1312.00 sec  0.13 sec  0.13 sec 
[05/04 15:42:02   1312s] (I)       | +-Export DB wires                                  7.35%  1311.87 sec  1311.94 sec  0.07 sec  0.07 sec 
[05/04 15:42:02   1312s] (I)       | | +-Export all nets                                5.28%  1311.88 sec  1311.93 sec  0.05 sec  0.05 sec 
[05/04 15:42:02   1312s] (I)       | | +-Set wire vias                                  1.69%  1311.93 sec  1311.94 sec  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)       | +-Report wirelength                                2.97%  1311.94 sec  1311.97 sec  0.03 sec  0.03 sec 
[05/04 15:42:02   1312s] (I)       | +-Update net boxes                                 3.46%  1311.97 sec  1312.00 sec  0.03 sec  0.03 sec 
[05/04 15:42:02   1312s] (I)       | +-Update timing                                    0.00%  1312.00 sec  1312.00 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)       +-Postprocess design                                 0.02%  1312.00 sec  1312.00 sec  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)      ========================== Summary by functions ==========================
[05/04 15:42:02   1312s] (I)       Lv  Step                                           %      Real       CPU 
[05/04 15:42:02   1312s] (I)      --------------------------------------------------------------------------
[05/04 15:42:02   1312s] (I)        0  Early Global Route kernel                100.00%  0.93 sec  0.92 sec 
[05/04 15:42:02   1312s] (I)        1  Global Routing                            38.19%  0.35 sec  0.35 sec 
[05/04 15:42:02   1312s] (I)        1  Import and model                          24.74%  0.23 sec  0.23 sec 
[05/04 15:42:02   1312s] (I)        1  Track Assignment (1T)                     21.15%  0.20 sec  0.20 sec 
[05/04 15:42:02   1312s] (I)        1  Export                                    13.82%  0.13 sec  0.13 sec 
[05/04 15:42:02   1312s] (I)        1  Export 3D cong map                         0.73%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        1  Extract Global 3D Wires                    0.71%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        1  Postprocess design                         0.02%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        2  Net group 1                               36.43%  0.34 sec  0.34 sec 
[05/04 15:42:02   1312s] (I)        2  Track Assignment Kernel                   20.82%  0.19 sec  0.19 sec 
[05/04 15:42:02   1312s] (I)        2  Create route DB                           15.13%  0.14 sec  0.14 sec 
[05/04 15:42:02   1312s] (I)        2  Create place DB                            8.32%  0.08 sec  0.08 sec 
[05/04 15:42:02   1312s] (I)        2  Export DB wires                            7.35%  0.07 sec  0.07 sec 
[05/04 15:42:02   1312s] (I)        2  Update net boxes                           3.46%  0.03 sec  0.03 sec 
[05/04 15:42:02   1312s] (I)        2  Report wirelength                          2.97%  0.03 sec  0.03 sec 
[05/04 15:42:02   1312s] (I)        2  Initialization                             1.08%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        2  Read aux data                              0.49%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        2  Create route kernel                        0.38%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        2  Export 2D cong map                         0.18%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        2  Others data preparation                    0.13%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        3  Import route data (1T)                    15.09%  0.14 sec  0.14 sec 
[05/04 15:42:02   1312s] (I)        3  Phase 1l                                  11.00%  0.10 sec  0.10 sec 
[05/04 15:42:02   1312s] (I)        3  Phase 1b                                  10.18%  0.09 sec  0.09 sec 
[05/04 15:42:02   1312s] (I)        3  Phase 1a                                   8.61%  0.08 sec  0.08 sec 
[05/04 15:42:02   1312s] (I)        3  Import place data                          8.31%  0.08 sec  0.08 sec 
[05/04 15:42:02   1312s] (I)        3  Export all nets                            5.28%  0.05 sec  0.05 sec 
[05/04 15:42:02   1312s] (I)        3  Phase 1c                                   1.93%  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)        3  Generate topology                          1.84%  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)        3  Set wire vias                              1.69%  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)        3  Phase 1e                                   1.35%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        3  Phase 1d                                   0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        4  Layer assignment (1T)                     10.58%  0.10 sec  0.10 sec 
[05/04 15:42:02   1312s] (I)        4  Monotonic routing (1T)                    10.06%  0.09 sec  0.09 sec 
[05/04 15:42:02   1312s] (I)        4  Read blockages ( Layer 1-3 )               6.99%  0.06 sec  0.06 sec 
[05/04 15:42:02   1312s] (I)        4  Pattern routing (1T)                       6.22%  0.06 sec  0.06 sec 
[05/04 15:42:02   1312s] (I)        4  Read nets                                  6.13%  0.06 sec  0.06 sec 
[05/04 15:42:02   1312s] (I)        4  Model blockage capacity                    5.31%  0.05 sec  0.05 sec 
[05/04 15:42:02   1312s] (I)        4  Two level Routing                          1.92%  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)        4  Read instances and placement               1.75%  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)        4  Pattern Routing Avoiding Blockages         1.41%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        4  Route legalization                         1.33%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        4  Add via demand to 2D                       0.88%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        4  Read unlegalized nets                      0.38%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        4  Read prerouted                             0.23%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        4  Initialize 3D grid graph                   0.05%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        4  Set up via pillars                         0.02%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Initialize 3D capacity                     5.02%  0.05 sec  0.05 sec 
[05/04 15:42:02   1312s] (I)        5  Read instance blockages                    4.28%  0.04 sec  0.04 sec 
[05/04 15:42:02   1312s] (I)        5  Read PG blockages                          2.56%  0.02 sec  0.02 sec 
[05/04 15:42:02   1312s] (I)        5  Two Level Routing (Regular)                1.57%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        5  Legalize Blockage Violations               1.16%  0.01 sec  0.01 sec 
[05/04 15:42:02   1312s] (I)        5  Legalize Reach Aware Violations            0.15%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Two Level Routing (Strong)                 0.15%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.11%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Read halo blockages                        0.09%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[05/04 15:42:02   1312s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:42:02   1312s] {MMLU 0 14460 14460}
[05/04 15:42:02   1312s] ### Creating LA Mngr. totSessionCpu=0:21:53 mem=2622.1M
[05/04 15:42:02   1312s] 
[05/04 15:42:02   1312s] Trim Metal Layers:
[05/04 15:42:02   1313s] LayerId::1 widthSet size::1
[05/04 15:42:02   1313s] LayerId::2 widthSet size::1
[05/04 15:42:02   1313s] LayerId::3 widthSet size::1
[05/04 15:42:02   1313s] LayerId::4 widthSet size::1
[05/04 15:42:02   1313s] LayerId::5 widthSet size::1
[05/04 15:42:02   1313s] LayerId::6 widthSet size::1
[05/04 15:42:02   1313s] LayerId::7 widthSet size::1
[05/04 15:42:02   1313s] LayerId::8 widthSet size::1
[05/04 15:42:02   1313s] Updating RC grid for preRoute extraction ...
[05/04 15:42:02   1313s] eee: pegSigSF::1.070000
[05/04 15:42:02   1313s] Initializing multi-corner resistance tables ...
[05/04 15:42:02   1313s] eee: l::1 avDens::0.136882 usedTrk::5432.857499 availTrk::39690.000000 sigTrk::5432.857499
[05/04 15:42:02   1313s] eee: l::2 avDens::0.350297 usedTrk::12390.003457 availTrk::35370.000000 sigTrk::12390.003457
[05/04 15:42:02   1313s] eee: l::3 avDens::0.233712 usedTrk::8518.807590 availTrk::36450.000000 sigTrk::8518.807590
[05/04 15:42:02   1313s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:42:02   1313s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:42:02   1313s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:42:02   1313s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:42:02   1313s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:42:02   1313s] {RT typical_rc 0 3 3 0}
[05/04 15:42:02   1313s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:42:02   1313s] ### Creating LA Mngr, finished. totSessionCpu=0:21:53 mem=2622.1M
[05/04 15:42:02   1313s] Extraction called for design 'ibex_top' of instances=13927 and nets=16644 using extraction engine 'preRoute' .
[05/04 15:42:02   1313s] PreRoute RC Extraction called for design ibex_top.
[05/04 15:42:02   1313s] RC Extraction called in multi-corner(1) mode.
[05/04 15:42:02   1313s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:42:02   1313s] Type 'man IMPEXT-6197' for more detail.
[05/04 15:42:02   1313s] RCMode: PreRoute
[05/04 15:42:02   1313s]       RC Corner Indexes            0   
[05/04 15:42:02   1313s] Capacitance Scaling Factor   : 1.00000 
[05/04 15:42:02   1313s] Resistance Scaling Factor    : 1.00000 
[05/04 15:42:02   1313s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 15:42:02   1313s] Clock Res. Scaling Factor    : 1.00000 
[05/04 15:42:02   1313s] Shrink Factor                : 1.00000
[05/04 15:42:02   1313s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:42:02   1313s] 
[05/04 15:42:02   1313s] Trim Metal Layers:
[05/04 15:42:02   1313s] LayerId::1 widthSet size::1
[05/04 15:42:02   1313s] LayerId::2 widthSet size::1
[05/04 15:42:02   1313s] LayerId::3 widthSet size::1
[05/04 15:42:02   1313s] LayerId::4 widthSet size::1
[05/04 15:42:02   1313s] LayerId::5 widthSet size::1
[05/04 15:42:02   1313s] LayerId::6 widthSet size::1
[05/04 15:42:02   1313s] LayerId::7 widthSet size::1
[05/04 15:42:02   1313s] LayerId::8 widthSet size::1
[05/04 15:42:02   1313s] Updating RC grid for preRoute extraction ...
[05/04 15:42:02   1313s] eee: pegSigSF::1.070000
[05/04 15:42:02   1313s] Initializing multi-corner resistance tables ...
[05/04 15:42:02   1313s] eee: l::1 avDens::0.136882 usedTrk::5432.857499 availTrk::39690.000000 sigTrk::5432.857499
[05/04 15:42:02   1313s] eee: l::2 avDens::0.350297 usedTrk::12390.003457 availTrk::35370.000000 sigTrk::12390.003457
[05/04 15:42:02   1313s] eee: l::3 avDens::0.233712 usedTrk::8518.807590 availTrk::36450.000000 sigTrk::8518.807590
[05/04 15:42:02   1313s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:42:02   1313s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:42:02   1313s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:42:02   1313s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:42:02   1313s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:42:02   1313s] {RT typical_rc 0 3 3 0}
[05/04 15:42:02   1313s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:42:02   1313s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2622.121M)
[05/04 15:42:02   1313s] All LLGs are deleted
[05/04 15:42:02   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:02   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:02   1313s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2622.1M, EPOCH TIME: 1714851722.827840
[05/04 15:42:02   1313s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2622.1M, EPOCH TIME: 1714851722.828007
[05/04 15:42:02   1313s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2622.1M, EPOCH TIME: 1714851722.832569
[05/04 15:42:02   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:02   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:02   1313s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2622.1M, EPOCH TIME: 1714851722.833502
[05/04 15:42:02   1313s] Max number of tech site patterns supported in site array is 256.
[05/04 15:42:02   1313s] Core basic site is IBM13SITE
[05/04 15:42:02   1313s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2622.1M, EPOCH TIME: 1714851722.853122
[05/04 15:42:02   1313s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:42:02   1313s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:42:02   1313s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.017, REAL:0.018, MEM:2622.1M, EPOCH TIME: 1714851722.870677
[05/04 15:42:02   1313s] Fast DP-INIT is on for default
[05/04 15:42:02   1313s] Atter site array init, number of instance map data is 0.
[05/04 15:42:02   1313s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.046, REAL:0.046, MEM:2622.1M, EPOCH TIME: 1714851722.879366
[05/04 15:42:02   1313s] 
[05/04 15:42:02   1313s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:02   1313s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.053, REAL:0.053, MEM:2622.1M, EPOCH TIME: 1714851722.885591
[05/04 15:42:02   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:02   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:02   1313s] Starting delay calculation for Setup views
[05/04 15:42:03   1313s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/04 15:42:03   1313s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/04 15:42:03   1313s] AAE DB initialization (MEM=2620.12 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/04 15:42:03   1313s] #################################################################################
[05/04 15:42:03   1313s] # Design Stage: PostRoute
[05/04 15:42:03   1313s] # Design Name: ibex_top
[05/04 15:42:03   1313s] # Design Mode: 130nm
[05/04 15:42:03   1313s] # Analysis Mode: MMMC OCV 
[05/04 15:42:03   1313s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:42:03   1313s] # Signoff Settings: SI Off 
[05/04 15:42:03   1313s] #################################################################################
[05/04 15:42:03   1313s] Calculate early delays in OCV mode...
[05/04 15:42:03   1314s] Calculate late delays in OCV mode...
[05/04 15:42:03   1314s] Topological Sorting (REAL = 0:00:00.0, MEM = 2631.7M, InitMEM = 2631.7M)
[05/04 15:42:03   1314s] Start delay calculation (fullDC) (1 T). (MEM=2631.73)
[05/04 15:42:03   1314s] Start AAE Lib Loading. (MEM=2639.85)
[05/04 15:42:03   1314s] End AAE Lib Loading. (MEM=2658.93 CPU=0:00:00.0 Real=0:00:00.0)
[05/04 15:42:03   1314s] End AAE Lib Interpolated Model. (MEM=2658.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:42:06   1316s] Total number of fetched objects 16211
[05/04 15:42:06   1316s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:42:06   1316s] End delay calculation. (MEM=2663.54 CPU=0:00:02.2 REAL=0:00:02.0)
[05/04 15:42:06   1316s] End delay calculation (fullDC). (MEM=2663.54 CPU=0:00:02.7 REAL=0:00:03.0)
[05/04 15:42:06   1316s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 2663.5M) ***
[05/04 15:42:06   1317s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:21:57 mem=2663.5M)
[05/04 15:42:07   1317s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:07   1317s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:42:07   1317s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 14.712  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3975   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     63 (63)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2679.5M, EPOCH TIME: 1714851727.202993
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] 
[05/04 15:42:07   1317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:07   1317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2679.5M, EPOCH TIME: 1714851727.232008
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] Density: 30.506%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2116.0M, totSessionCpu=0:21:58 **
[05/04 15:42:07   1317s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:07.7/0:00:07.7 (1.0), totSession cpu/real = 0:21:57.7/0:23:32.1 (0.9), mem = 2626.5M
[05/04 15:42:07   1317s] 
[05/04 15:42:07   1317s] =============================================================================================
[05/04 15:42:07   1317s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.16-s078_1
[05/04 15:42:07   1317s] =============================================================================================
[05/04 15:42:07   1317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:42:07   1317s] ---------------------------------------------------------------------------------------------
[05/04 15:42:07   1317s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:07   1317s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:04.4 /  0:00:04.5    1.0
[05/04 15:42:07   1317s] [ DrvReport              ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:42:07   1317s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/04 15:42:07   1317s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  17.8 % )     0:00:01.4 /  0:00:01.4    1.0
[05/04 15:42:07   1317s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:07   1317s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:07   1317s] [ EarlyGlobalRoute       ]      1   0:00:00.9  (  12.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/04 15:42:07   1317s] [ ExtractRC              ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:42:07   1317s] [ TimingUpdate           ]      1   0:00:00.7  (   9.3 % )     0:00:04.0 /  0:00:04.0    1.0
[05/04 15:42:07   1317s] [ FullDelayCalc          ]      1   0:00:03.3  (  42.4 % )     0:00:03.3 /  0:00:03.3    1.0
[05/04 15:42:07   1317s] [ TimingReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:42:07   1317s] [ MISC                   ]          0:00:00.8  (  10.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:42:07   1317s] ---------------------------------------------------------------------------------------------
[05/04 15:42:07   1317s]  InitOpt #1 TOTAL                   0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:07.7    1.0
[05/04 15:42:07   1317s] ---------------------------------------------------------------------------------------------
[05/04 15:42:07   1317s] 
[05/04 15:42:07   1317s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/04 15:42:07   1317s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:42:07   1317s] ### Creating PhyDesignMc. totSessionCpu=0:21:58 mem=2626.5M
[05/04 15:42:07   1317s] OPERPROF: Starting DPlace-Init at level 1, MEM:2626.5M, EPOCH TIME: 1714851727.249112
[05/04 15:42:07   1317s] Processing tracks to init pin-track alignment.
[05/04 15:42:07   1317s] z: 2, totalTracks: 1
[05/04 15:42:07   1317s] z: 4, totalTracks: 1
[05/04 15:42:07   1317s] z: 6, totalTracks: 1
[05/04 15:42:07   1317s] z: 8, totalTracks: 1
[05/04 15:42:07   1317s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:42:07   1317s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2626.5M, EPOCH TIME: 1714851727.265500
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] 
[05/04 15:42:07   1317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:07   1317s] OPERPROF:     Starting CMU at level 3, MEM:2626.5M, EPOCH TIME: 1714851727.292316
[05/04 15:42:07   1317s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2626.5M, EPOCH TIME: 1714851727.293560
[05/04 15:42:07   1317s] 
[05/04 15:42:07   1317s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:42:07   1317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2626.5M, EPOCH TIME: 1714851727.295959
[05/04 15:42:07   1317s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2626.5M, EPOCH TIME: 1714851727.296031
[05/04 15:42:07   1317s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2626.5M, EPOCH TIME: 1714851727.296361
[05/04 15:42:07   1317s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2626.5MB).
[05/04 15:42:07   1317s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2626.5M, EPOCH TIME: 1714851727.299261
[05/04 15:42:07   1317s] TotalInstCnt at PhyDesignMc Initialization: 13927
[05/04 15:42:07   1317s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:58 mem=2626.5M
[05/04 15:42:07   1317s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2626.5M, EPOCH TIME: 1714851727.323676
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.039, REAL:0.039, MEM:2626.5M, EPOCH TIME: 1714851727.362511
[05/04 15:42:07   1317s] TotalInstCnt at PhyDesignMc Destruction: 13927
[05/04 15:42:07   1317s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:42:07   1317s] ### Creating PhyDesignMc. totSessionCpu=0:21:58 mem=2626.5M
[05/04 15:42:07   1317s] OPERPROF: Starting DPlace-Init at level 1, MEM:2626.5M, EPOCH TIME: 1714851727.362979
[05/04 15:42:07   1317s] Processing tracks to init pin-track alignment.
[05/04 15:42:07   1317s] z: 2, totalTracks: 1
[05/04 15:42:07   1317s] z: 4, totalTracks: 1
[05/04 15:42:07   1317s] z: 6, totalTracks: 1
[05/04 15:42:07   1317s] z: 8, totalTracks: 1
[05/04 15:42:07   1317s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:42:07   1317s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2626.5M, EPOCH TIME: 1714851727.378895
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] 
[05/04 15:42:07   1317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:07   1317s] OPERPROF:     Starting CMU at level 3, MEM:2626.5M, EPOCH TIME: 1714851727.405287
[05/04 15:42:07   1317s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2626.5M, EPOCH TIME: 1714851727.406561
[05/04 15:42:07   1317s] 
[05/04 15:42:07   1317s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:42:07   1317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2626.5M, EPOCH TIME: 1714851727.408993
[05/04 15:42:07   1317s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2626.5M, EPOCH TIME: 1714851727.409067
[05/04 15:42:07   1317s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2626.5M, EPOCH TIME: 1714851727.409372
[05/04 15:42:07   1317s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2626.5MB).
[05/04 15:42:07   1317s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.049, REAL:0.049, MEM:2626.5M, EPOCH TIME: 1714851727.412237
[05/04 15:42:07   1317s] TotalInstCnt at PhyDesignMc Initialization: 13927
[05/04 15:42:07   1317s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:58 mem=2626.5M
[05/04 15:42:07   1317s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2626.5M, EPOCH TIME: 1714851727.436608
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:07   1317s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2626.5M, EPOCH TIME: 1714851727.476843
[05/04 15:42:07   1317s] TotalInstCnt at PhyDesignMc Destruction: 13927
[05/04 15:42:07   1317s] *** Starting optimizing excluded clock nets MEM= 2626.5M) ***
[05/04 15:42:07   1317s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2626.5M) ***
[05/04 15:42:07   1317s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/04 15:42:07   1317s] Begin: GigaOpt Route Type Constraints Refinement
[05/04 15:42:07   1317s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:21:57.9/0:23:32.4 (0.9), mem = 2626.5M
[05/04 15:42:07   1317s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.11
[05/04 15:42:07   1317s] ### Creating RouteCongInterface, started
[05/04 15:42:07   1317s] #optDebug: Start CG creation (mem=2626.5M)
[05/04 15:42:07   1317s]  ...initializing CG  maxDriveDist 2414.966000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 241.496000 
[05/04 15:42:07   1318s] (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s]  ...processing cgPrt (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s]  ...processing cgEgp (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s]  ...processing cgPbk (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s]  ...processing cgNrb(cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s]  ...processing cgObs (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s]  ...processing cgCon (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s]  ...processing cgPdm (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2681.2M)
[05/04 15:42:07   1318s] 
[05/04 15:42:07   1318s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:42:07   1318s] 
[05/04 15:42:07   1318s] #optDebug: {0, 1.000}
[05/04 15:42:07   1318s] ### Creating RouteCongInterface, finished
[05/04 15:42:07   1318s] Updated routing constraints on 0 nets.
[05/04 15:42:07   1318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.11
[05/04 15:42:07   1318s] Bottom Preferred Layer:
[05/04 15:42:07   1318s] +-----------+------------+------------+----------+
[05/04 15:42:07   1318s] |   Layer   |     DB     |    CLK     |   Rule   |
[05/04 15:42:07   1318s] +-----------+------------+------------+----------+
[05/04 15:42:07   1318s] | M1 (z=1)  |      14331 |         65 | default  |
[05/04 15:42:07   1318s] +-----------+------------+------------+----------+
[05/04 15:42:07   1318s] Via Pillar Rule:
[05/04 15:42:07   1318s]     None
[05/04 15:42:07   1318s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:21:58.1/0:23:32.5 (0.9), mem = 2681.2M
[05/04 15:42:07   1318s] 
[05/04 15:42:07   1318s] =============================================================================================
[05/04 15:42:07   1318s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.16-s078_1
[05/04 15:42:07   1318s] =============================================================================================
[05/04 15:42:07   1318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:42:07   1318s] ---------------------------------------------------------------------------------------------
[05/04 15:42:07   1318s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  85.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:42:07   1318s] [ MISC                   ]          0:00:00.0  (  15.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:42:07   1318s] ---------------------------------------------------------------------------------------------
[05/04 15:42:07   1318s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:42:07   1318s] ---------------------------------------------------------------------------------------------
[05/04 15:42:07   1318s] 
[05/04 15:42:07   1318s] End: GigaOpt Route Type Constraints Refinement
[05/04 15:42:08   1318s] The useful skew maximum allowed delay is: 0.3
[05/04 15:42:08   1318s] Deleting Lib Analyzer.
[05/04 15:42:08   1318s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/04 15:42:08   1318s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:42:08   1318s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:08   1318s] Type 'man IMPECO-560' for more detail.
[05/04 15:42:08   1318s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:42:08   1318s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:42:08   1318s] *Info: 10 ununiquified hinsts
[05/04 15:42:08   1318s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:42:08   1318s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:42:08   1319s] ### Creating LA Mngr. totSessionCpu=0:21:59 mem=2681.2M
[05/04 15:42:08   1319s] ### Creating LA Mngr, finished. totSessionCpu=0:21:59 mem=2681.2M
[05/04 15:42:08   1319s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/04 15:42:08   1319s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:42:08   1319s] ### Creating PhyDesignMc. totSessionCpu=0:21:59 mem=2719.4M
[05/04 15:42:08   1319s] OPERPROF: Starting DPlace-Init at level 1, MEM:2719.4M, EPOCH TIME: 1714851728.626019
[05/04 15:42:08   1319s] Processing tracks to init pin-track alignment.
[05/04 15:42:08   1319s] z: 2, totalTracks: 1
[05/04 15:42:08   1319s] z: 4, totalTracks: 1
[05/04 15:42:08   1319s] z: 6, totalTracks: 1
[05/04 15:42:08   1319s] z: 8, totalTracks: 1
[05/04 15:42:08   1319s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:42:08   1319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2719.4M, EPOCH TIME: 1714851728.642523
[05/04 15:42:08   1319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:08   1319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:08   1319s] 
[05/04 15:42:08   1319s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:08   1319s] OPERPROF:     Starting CMU at level 3, MEM:2719.4M, EPOCH TIME: 1714851728.669098
[05/04 15:42:08   1319s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2719.4M, EPOCH TIME: 1714851728.670342
[05/04 15:42:08   1319s] 
[05/04 15:42:08   1319s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:42:08   1319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2719.4M, EPOCH TIME: 1714851728.672768
[05/04 15:42:08   1319s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2719.4M, EPOCH TIME: 1714851728.672837
[05/04 15:42:08   1319s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2735.4M, EPOCH TIME: 1714851728.673356
[05/04 15:42:08   1319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2735.4MB).
[05/04 15:42:08   1319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2735.4M, EPOCH TIME: 1714851728.676399
[05/04 15:42:08   1319s] TotalInstCnt at PhyDesignMc Initialization: 13927
[05/04 15:42:08   1319s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:59 mem=2735.4M
[05/04 15:42:08   1319s] Begin: Area Reclaim Optimization
[05/04 15:42:08   1319s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:21:59.2/0:23:33.7 (0.9), mem = 2735.4M
[05/04 15:42:08   1319s] 
[05/04 15:42:08   1319s] Creating Lib Analyzer ...
[05/04 15:42:08   1319s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:42:08   1319s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:42:08   1319s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:42:08   1319s] 
[05/04 15:42:08   1319s] {RT typical_rc 0 3 3 0}
[05/04 15:42:09   1319s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:00 mem=2735.4M
[05/04 15:42:09   1319s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:00 mem=2735.4M
[05/04 15:42:09   1319s] Creating Lib Analyzer, finished. 
[05/04 15:42:09   1319s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.12
[05/04 15:42:09   1319s] ### Creating RouteCongInterface, started
[05/04 15:42:09   1319s] 
[05/04 15:42:09   1319s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:42:09   1319s] 
[05/04 15:42:09   1319s] #optDebug: {0, 1.000}
[05/04 15:42:09   1319s] ### Creating RouteCongInterface, finished
[05/04 15:42:09   1320s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2735.4M, EPOCH TIME: 1714851729.745613
[05/04 15:42:09   1320s] Found 0 hard placement blockage before merging.
[05/04 15:42:09   1320s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2735.4M, EPOCH TIME: 1714851729.746314
[05/04 15:42:09   1320s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.51
[05/04 15:42:09   1320s] +---------+---------+--------+--------+------------+--------+
[05/04 15:42:09   1320s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:42:09   1320s] +---------+---------+--------+--------+------------+--------+
[05/04 15:42:09   1320s] |   30.51%|        -|   0.000|   0.000|   0:00:00.0| 2735.4M|
[05/04 15:42:10   1321s] |   30.51%|        2|   0.000|   0.000|   0:00:01.0| 2754.5M|
[05/04 15:42:10   1321s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:42:17   1328s] |   30.36%|      138|   0.000|   0.000|   0:00:07.0| 2754.5M|
[05/04 15:42:20   1331s] |   30.31%|      180|   0.000|   0.000|   0:00:03.0| 2762.5M|
[05/04 15:42:20   1331s] |   30.31%|        1|   0.000|   0.000|   0:00:00.0| 2762.5M|
[05/04 15:42:20   1331s] |   30.31%|        0|   0.000|   0.000|   0:00:00.0| 2762.5M|
[05/04 15:42:20   1331s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:42:20   1331s] +---------+---------+--------+--------+------------+--------+
[05/04 15:42:20   1331s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.31
[05/04 15:42:20   1331s] 
[05/04 15:42:20   1331s] ** Summary: Restruct = 2 Buffer Deletion = 127 Declone = 11 Resize = 181 **
[05/04 15:42:20   1331s] --------------------------------------------------------------
[05/04 15:42:20   1331s] |                                   | Total     | Sequential |
[05/04 15:42:20   1331s] --------------------------------------------------------------
[05/04 15:42:20   1331s] | Num insts resized                 |     181  |       0    |
[05/04 15:42:20   1331s] | Num insts undone                  |       0  |       0    |
[05/04 15:42:20   1331s] | Num insts Downsized               |     181  |       0    |
[05/04 15:42:20   1331s] | Num insts Samesized               |       0  |       0    |
[05/04 15:42:20   1331s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:42:20   1331s] | Num multiple commits+uncommits    |       0  |       -    |
[05/04 15:42:20   1331s] --------------------------------------------------------------
[05/04 15:42:20   1331s] 
[05/04 15:42:20   1331s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/04 15:42:20   1331s] End: Core Area Reclaim Optimization (cpu = 0:00:12.1) (real = 0:00:12.0) **
[05/04 15:42:20   1331s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:42:20   1331s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.12
[05/04 15:42:20   1331s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:12.1/0:00:12.2 (1.0), totSession cpu/real = 0:22:11.3/0:23:45.9 (0.9), mem = 2762.5M
[05/04 15:42:20   1331s] 
[05/04 15:42:20   1331s] =============================================================================================
[05/04 15:42:20   1331s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.16-s078_1
[05/04 15:42:20   1331s] =============================================================================================
[05/04 15:42:20   1331s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:42:20   1331s] ---------------------------------------------------------------------------------------------
[05/04 15:42:20   1331s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:42:20   1331s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   5.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:42:20   1331s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:20   1331s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:42:20   1331s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:42:20   1331s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:20   1331s] [ OptimizationStep       ]      1   0:00:00.3  (   2.1 % )     0:00:11.1 /  0:00:11.0    1.0
[05/04 15:42:20   1331s] [ OptSingleIteration     ]      5   0:00:00.2  (   1.5 % )     0:00:10.8 /  0:00:10.8    1.0
[05/04 15:42:20   1331s] [ OptGetWeight           ]    772   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:42:20   1331s] [ OptEval                ]    772   0:00:06.7  (  54.9 % )     0:00:06.7 /  0:00:06.6    1.0
[05/04 15:42:20   1331s] [ OptCommit              ]    772   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/04 15:42:20   1331s] [ PostCommitDelayUpdate  ]    772   0:00:00.1  (   0.8 % )     0:00:03.2 /  0:00:03.1    1.0
[05/04 15:42:20   1331s] [ IncrDelayCalc          ]    422   0:00:03.1  (  25.3 % )     0:00:03.1 /  0:00:03.0    1.0
[05/04 15:42:20   1331s] [ IncrTimingUpdate       ]    118   0:00:00.6  (   5.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:42:20   1331s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:42:20   1331s] ---------------------------------------------------------------------------------------------
[05/04 15:42:20   1331s]  AreaOpt #1 TOTAL                   0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:12.1    1.0
[05/04 15:42:20   1331s] ---------------------------------------------------------------------------------------------
[05/04 15:42:20   1331s] 
[05/04 15:42:20   1331s] Executing incremental physical updates
[05/04 15:42:20   1331s] Executing incremental physical updates
[05/04 15:42:20   1331s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2743.4M, EPOCH TIME: 1714851740.976684
[05/04 15:42:20   1331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13789).
[05/04 15:42:20   1331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:21   1331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:21   1331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:21   1331s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.043, MEM:2676.4M, EPOCH TIME: 1714851741.019563
[05/04 15:42:21   1331s] TotalInstCnt at PhyDesignMc Destruction: 13789
[05/04 15:42:21   1331s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=2676.39M, totSessionCpu=0:22:11).
[05/04 15:42:21   1331s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:21   1331s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:42:21   1331s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:21   1331s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:42:21   1331s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:21   1331s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:42:21   1331s] 
[05/04 15:42:21   1331s] Active setup views:
[05/04 15:42:21   1331s]  typical
[05/04 15:42:21   1331s]   Dominating endpoints: 0
[05/04 15:42:21   1331s]   Dominating TNS: -0.000
[05/04 15:42:21   1331s] 
[05/04 15:42:21   1331s] Deleting Lib Analyzer.
[05/04 15:42:21   1331s] Begin: GigaOpt Global Optimization
[05/04 15:42:21   1331s] *info: use new DP (enabled)
[05/04 15:42:21   1331s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/04 15:42:21   1331s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:42:21   1331s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:21   1331s] Type 'man IMPECO-560' for more detail.
[05/04 15:42:21   1331s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:42:21   1331s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:42:21   1331s] *Info: 10 ununiquified hinsts
[05/04 15:42:21   1332s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:42:21   1332s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:42:21   1332s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:22:12.0/0:23:46.5 (0.9), mem = 2714.5M
[05/04 15:42:21   1332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.13
[05/04 15:42:21   1332s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:42:21   1332s] ### Creating PhyDesignMc. totSessionCpu=0:22:12 mem=2714.5M
[05/04 15:42:21   1332s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:42:21   1332s] OPERPROF: Starting DPlace-Init at level 1, MEM:2714.5M, EPOCH TIME: 1714851741.647820
[05/04 15:42:21   1332s] Processing tracks to init pin-track alignment.
[05/04 15:42:21   1332s] z: 2, totalTracks: 1
[05/04 15:42:21   1332s] z: 4, totalTracks: 1
[05/04 15:42:21   1332s] z: 6, totalTracks: 1
[05/04 15:42:21   1332s] z: 8, totalTracks: 1
[05/04 15:42:21   1332s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:42:21   1332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2714.5M, EPOCH TIME: 1714851741.664066
[05/04 15:42:21   1332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:21   1332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:21   1332s] 
[05/04 15:42:21   1332s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:21   1332s] OPERPROF:     Starting CMU at level 3, MEM:2714.5M, EPOCH TIME: 1714851741.691304
[05/04 15:42:21   1332s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2714.5M, EPOCH TIME: 1714851741.692689
[05/04 15:42:21   1332s] 
[05/04 15:42:21   1332s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:42:21   1332s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.031, MEM:2714.5M, EPOCH TIME: 1714851741.695104
[05/04 15:42:21   1332s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2714.5M, EPOCH TIME: 1714851741.695173
[05/04 15:42:21   1332s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2714.5M, EPOCH TIME: 1714851741.695484
[05/04 15:42:21   1332s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2714.5MB).
[05/04 15:42:21   1332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2714.5M, EPOCH TIME: 1714851741.698437
[05/04 15:42:21   1332s] TotalInstCnt at PhyDesignMc Initialization: 13789
[05/04 15:42:21   1332s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:12 mem=2714.5M
[05/04 15:42:21   1332s] ### Creating RouteCongInterface, started
[05/04 15:42:21   1332s] 
[05/04 15:42:21   1332s] Creating Lib Analyzer ...
[05/04 15:42:21   1332s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:42:21   1332s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:42:21   1332s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:42:21   1332s] 
[05/04 15:42:21   1332s] {RT typical_rc 0 3 3 0}
[05/04 15:42:22   1332s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:13 mem=2714.5M
[05/04 15:42:22   1332s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:13 mem=2714.5M
[05/04 15:42:22   1332s] Creating Lib Analyzer, finished. 
[05/04 15:42:22   1332s] 
[05/04 15:42:22   1332s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:42:22   1332s] 
[05/04 15:42:22   1332s] #optDebug: {0, 1.000}
[05/04 15:42:22   1332s] ### Creating RouteCongInterface, finished
[05/04 15:42:22   1333s] *info: 65 clock nets excluded
[05/04 15:42:22   1333s] *info: 1 ideal net excluded from IPO operation.
[05/04 15:42:22   1333s] *info: 1360 no-driver nets excluded.
[05/04 15:42:22   1333s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:22   1333s] Type 'man IMPECO-560' for more detail.
[05/04 15:42:22   1333s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:42:22   1333s] Type 'man IMPOPT-3213' for more detail.
[05/04 15:42:22   1333s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:22   1333s] Type 'man IMPECO-560' for more detail.
[05/04 15:42:22   1333s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:42:22   1333s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:42:22   1333s] *Info: 10 ununiquified hinsts
[05/04 15:42:23   1333s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2733.6M, EPOCH TIME: 1714851743.100385
[05/04 15:42:23   1333s] Found 0 hard placement blockage before merging.
[05/04 15:42:23   1333s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1714851743.101359
[05/04 15:42:23   1333s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/04 15:42:23   1334s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/04 15:42:23   1334s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/04 15:42:23   1334s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/04 15:42:23   1334s] |   0.000|   0.000|   30.31%|   0:00:00.0| 2733.6M|   typical|       NA| NA                                                 |
[05/04 15:42:23   1334s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/04 15:42:23   1334s] 
[05/04 15:42:23   1334s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2733.6M) ***
[05/04 15:42:23   1334s] 
[05/04 15:42:23   1334s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2733.6M) ***
[05/04 15:42:23   1334s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:42:23   1334s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/04 15:42:23   1334s] Total-nets :: 14257, Stn-nets :: 151, ratio :: 1.05913 %, Total-len 787032, Stn-len 24749.4
[05/04 15:42:23   1334s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2714.5M, EPOCH TIME: 1714851743.680181
[05/04 15:42:23   1334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13789).
[05/04 15:42:23   1334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:23   1334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:23   1334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:23   1334s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.043, MEM:2674.5M, EPOCH TIME: 1714851743.723585
[05/04 15:42:23   1334s] TotalInstCnt at PhyDesignMc Destruction: 13789
[05/04 15:42:23   1334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.13
[05/04 15:42:23   1334s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:22:14.1/0:23:48.6 (0.9), mem = 2674.5M
[05/04 15:42:23   1334s] 
[05/04 15:42:23   1334s] =============================================================================================
[05/04 15:42:23   1334s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.16-s078_1
[05/04 15:42:23   1334s] =============================================================================================
[05/04 15:42:23   1334s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:42:23   1334s] ---------------------------------------------------------------------------------------------
[05/04 15:42:23   1334s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:42:23   1334s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  33.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:42:23   1334s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:23   1334s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:42:23   1334s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:42:23   1334s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:42:23   1334s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:23   1334s] [ TransformInit          ]      1   0:00:00.5  (  26.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:42:23   1334s] [ MISC                   ]          0:00:00.5  (  23.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:42:23   1334s] ---------------------------------------------------------------------------------------------
[05/04 15:42:23   1334s]  GlobalOpt #1 TOTAL                 0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/04 15:42:23   1334s] ---------------------------------------------------------------------------------------------
[05/04 15:42:23   1334s] 
[05/04 15:42:23   1334s] End: GigaOpt Global Optimization
[05/04 15:42:23   1334s] *** Timing Is met
[05/04 15:42:23   1334s] *** Check timing (0:00:00.0)
[05/04 15:42:23   1334s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:42:23   1334s] Deleting Lib Analyzer.
[05/04 15:42:23   1334s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/04 15:42:23   1334s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:42:23   1334s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:42:23   1334s] Type 'man IMPECO-560' for more detail.
[05/04 15:42:23   1334s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:42:23   1334s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:42:23   1334s] *Info: 10 ununiquified hinsts
[05/04 15:42:23   1334s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:42:23   1334s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:42:23   1334s] ### Creating LA Mngr. totSessionCpu=0:22:14 mem=2674.5M
[05/04 15:42:23   1334s] ### Creating LA Mngr, finished. totSessionCpu=0:22:14 mem=2674.5M
[05/04 15:42:23   1334s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/04 15:42:23   1334s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:42:23   1334s] ### Creating PhyDesignMc. totSessionCpu=0:22:14 mem=2731.8M
[05/04 15:42:23   1334s] OPERPROF: Starting DPlace-Init at level 1, MEM:2731.8M, EPOCH TIME: 1714851743.800460
[05/04 15:42:23   1334s] Processing tracks to init pin-track alignment.
[05/04 15:42:23   1334s] z: 2, totalTracks: 1
[05/04 15:42:23   1334s] z: 4, totalTracks: 1
[05/04 15:42:23   1334s] z: 6, totalTracks: 1
[05/04 15:42:23   1334s] z: 8, totalTracks: 1
[05/04 15:42:23   1334s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:42:23   1334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2731.8M, EPOCH TIME: 1714851743.816682
[05/04 15:42:23   1334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:23   1334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:23   1334s] 
[05/04 15:42:23   1334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:23   1334s] OPERPROF:     Starting CMU at level 3, MEM:2731.8M, EPOCH TIME: 1714851743.843699
[05/04 15:42:23   1334s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2731.8M, EPOCH TIME: 1714851743.844917
[05/04 15:42:23   1334s] 
[05/04 15:42:23   1334s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:42:23   1334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2731.8M, EPOCH TIME: 1714851743.847320
[05/04 15:42:23   1334s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2731.8M, EPOCH TIME: 1714851743.847389
[05/04 15:42:23   1334s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2731.8M, EPOCH TIME: 1714851743.847702
[05/04 15:42:23   1334s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2731.8MB).
[05/04 15:42:23   1334s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2731.8M, EPOCH TIME: 1714851743.850506
[05/04 15:42:23   1334s] TotalInstCnt at PhyDesignMc Initialization: 13789
[05/04 15:42:23   1334s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:14 mem=2731.8M
[05/04 15:42:23   1334s] Begin: Area Reclaim Optimization
[05/04 15:42:23   1334s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:22:14.3/0:23:48.9 (0.9), mem = 2731.8M
[05/04 15:42:23   1334s] 
[05/04 15:42:23   1334s] Creating Lib Analyzer ...
[05/04 15:42:24   1334s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:42:24   1334s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:42:24   1334s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:42:24   1334s] 
[05/04 15:42:24   1334s] {RT typical_rc 0 3 3 0}
[05/04 15:42:24   1335s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:15 mem=2733.8M
[05/04 15:42:24   1335s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:15 mem=2733.8M
[05/04 15:42:24   1335s] Creating Lib Analyzer, finished. 
[05/04 15:42:24   1335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.14
[05/04 15:42:24   1335s] ### Creating RouteCongInterface, started
[05/04 15:42:24   1335s] 
[05/04 15:42:24   1335s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:42:24   1335s] 
[05/04 15:42:24   1335s] #optDebug: {0, 1.000}
[05/04 15:42:24   1335s] ### Creating RouteCongInterface, finished
[05/04 15:42:24   1335s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2733.8M, EPOCH TIME: 1714851744.939818
[05/04 15:42:24   1335s] Found 0 hard placement blockage before merging.
[05/04 15:42:24   1335s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2733.8M, EPOCH TIME: 1714851744.940499
[05/04 15:42:25   1335s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.31
[05/04 15:42:25   1335s] +---------+---------+--------+--------+------------+--------+
[05/04 15:42:25   1335s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:42:25   1335s] +---------+---------+--------+--------+------------+--------+
[05/04 15:42:25   1335s] |   30.31%|        -|   0.000|   0.000|   0:00:00.0| 2733.8M|
[05/04 15:42:25   1336s] |   30.31%|        0|   0.000|   0.000|   0:00:00.0| 2757.4M|
[05/04 15:42:25   1336s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:42:25   1336s] |   30.31%|        0|   0.000|   0.000|   0:00:00.0| 2757.4M|
[05/04 15:42:31   1341s] |   30.30%|        1|   0.000|   0.000|   0:00:06.0| 2757.4M|
[05/04 15:42:31   1342s] |   30.30%|        0|   0.000|   0.000|   0:00:00.0| 2757.4M|
[05/04 15:42:31   1342s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:42:31   1342s] |   30.30%|        0|   0.000|   0.000|   0:00:00.0| 2757.4M|
[05/04 15:42:32   1342s] +---------+---------+--------+--------+------------+--------+
[05/04 15:42:32   1342s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.30
[05/04 15:42:32   1342s] 
[05/04 15:42:32   1342s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[05/04 15:42:32   1342s] --------------------------------------------------------------
[05/04 15:42:32   1342s] |                                   | Total     | Sequential |
[05/04 15:42:32   1342s] --------------------------------------------------------------
[05/04 15:42:32   1342s] | Num insts resized                 |       0  |       0    |
[05/04 15:42:32   1342s] | Num insts undone                  |       0  |       0    |
[05/04 15:42:32   1342s] | Num insts Downsized               |       0  |       0    |
[05/04 15:42:32   1342s] | Num insts Samesized               |       0  |       0    |
[05/04 15:42:32   1342s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:42:32   1342s] | Num multiple commits+uncommits    |       0  |       -    |
[05/04 15:42:32   1342s] --------------------------------------------------------------
[05/04 15:42:32   1342s] 
[05/04 15:42:32   1342s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/04 15:42:32   1342s] End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:09.0) **
[05/04 15:42:32   1342s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:42:32   1342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.14
[05/04 15:42:32   1342s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:08.0/0:00:08.1 (1.0), totSession cpu/real = 0:22:22.3/0:23:56.9 (0.9), mem = 2757.4M
[05/04 15:42:32   1342s] 
[05/04 15:42:32   1342s] =============================================================================================
[05/04 15:42:32   1342s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.16-s078_1
[05/04 15:42:32   1342s] =============================================================================================
[05/04 15:42:32   1342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:42:32   1342s] ---------------------------------------------------------------------------------------------
[05/04 15:42:32   1342s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/04 15:42:32   1342s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   9.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:42:32   1342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:32   1342s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:42:32   1342s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:42:32   1342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:32   1342s] [ OptimizationStep       ]      1   0:00:00.3  (   3.8 % )     0:00:06.9 /  0:00:06.9    1.0
[05/04 15:42:32   1342s] [ OptSingleIteration     ]      5   0:00:00.1  (   1.6 % )     0:00:06.6 /  0:00:06.6    1.0
[05/04 15:42:32   1342s] [ OptGetWeight           ]    648   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:32   1342s] [ OptEval                ]    648   0:00:06.5  (  80.1 % )     0:00:06.5 /  0:00:06.4    1.0
[05/04 15:42:32   1342s] [ OptCommit              ]    648   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.9
[05/04 15:42:32   1342s] [ PostCommitDelayUpdate  ]    648   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:42:32   1342s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:42:32   1342s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:42:32   1342s] [ MISC                   ]          0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:42:32   1342s] ---------------------------------------------------------------------------------------------
[05/04 15:42:32   1342s]  AreaOpt #2 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.0    1.0
[05/04 15:42:32   1342s] ---------------------------------------------------------------------------------------------
[05/04 15:42:32   1342s] 
[05/04 15:42:32   1342s] Executing incremental physical updates
[05/04 15:42:32   1342s] Executing incremental physical updates
[05/04 15:42:32   1342s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2738.3M, EPOCH TIME: 1714851752.015093
[05/04 15:42:32   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13788).
[05/04 15:42:32   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:32   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:32   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:32   1342s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.042, REAL:0.043, MEM:2677.3M, EPOCH TIME: 1714851752.057624
[05/04 15:42:32   1342s] TotalInstCnt at PhyDesignMc Destruction: 13788
[05/04 15:42:32   1342s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=2677.31M, totSessionCpu=0:22:22).
[05/04 15:42:32   1342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2677.3M, EPOCH TIME: 1714851752.238282
[05/04 15:42:32   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:32   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:32   1342s] 
[05/04 15:42:32   1342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:32   1342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2677.3M, EPOCH TIME: 1714851752.266981
[05/04 15:42:32   1342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:32   1342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:32   1342s] **INFO: Flow update: Design is easy to close.
[05/04 15:42:32   1342s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:22:22.6/0:23:57.2 (0.9), mem = 2677.3M
[05/04 15:42:32   1342s] 
[05/04 15:42:32   1342s] *** Start incrementalPlace ***
[05/04 15:42:32   1342s] User Input Parameters:
[05/04 15:42:32   1342s] - Congestion Driven    : On
[05/04 15:42:32   1342s] - Timing Driven        : On
[05/04 15:42:32   1342s] - Area-Violation Based : On
[05/04 15:42:32   1342s] - Start Rollback Level : -5
[05/04 15:42:32   1342s] - Legalized            : On
[05/04 15:42:32   1342s] - Window Based         : Off
[05/04 15:42:32   1342s] - eDen incr mode       : Off
[05/04 15:42:32   1342s] - Small incr mode      : Off
[05/04 15:42:32   1342s] 
[05/04 15:42:32   1342s] no activity file in design. spp won't run.
[05/04 15:42:32   1342s] Effort level <high> specified for reg2reg path_group
[05/04 15:42:32   1342s] Effort level <high> specified for reg2cgate path_group
[05/04 15:42:32   1342s] No Views given, use default active views for adaptive view pruning
[05/04 15:42:32   1342s] SKP will enable view:
[05/04 15:42:32   1342s]   typical
[05/04 15:42:32   1342s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2671.3M, EPOCH TIME: 1714851752.651881
[05/04 15:42:32   1342s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:42:32   1342s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.009, MEM:2671.3M, EPOCH TIME: 1714851752.660408
[05/04 15:42:32   1342s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2671.3M, EPOCH TIME: 1714851752.660539
[05/04 15:42:32   1342s] Starting Early Global Route congestion estimation: mem = 2671.3M
[05/04 15:42:32   1342s] (I)      ==================== Layers =====================
[05/04 15:42:32   1342s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:32   1342s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:42:32   1342s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:32   1342s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:42:32   1342s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:42:32   1342s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:42:32   1342s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:42:32   1342s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:42:32   1342s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:42:32   1342s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:42:32   1342s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:42:32   1342s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:32   1342s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:42:32   1342s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:42:32   1342s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:42:32   1342s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:32   1342s] (I)      Started Import and model ( Curr Mem: 2671.31 MB )
[05/04 15:42:32   1342s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:42:32   1343s] (I)      == Non-default Options ==
[05/04 15:42:32   1343s] (I)      Maximum routing layer                              : 3
[05/04 15:42:32   1343s] (I)      Minimum routing layer                              : 1
[05/04 15:42:32   1343s] (I)      Number of threads                                  : 1
[05/04 15:42:32   1343s] (I)      Use non-blocking free Dbs wires                    : false
[05/04 15:42:32   1343s] (I)      Method to set GCell size                           : row
[05/04 15:42:32   1343s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:42:32   1343s] (I)      Use row-based GCell size
[05/04 15:42:32   1343s] (I)      Use row-based GCell align
[05/04 15:42:32   1343s] (I)      layer 0 area = 89000
[05/04 15:42:32   1343s] (I)      layer 1 area = 120000
[05/04 15:42:32   1343s] (I)      layer 2 area = 120000
[05/04 15:42:32   1343s] (I)      GCell unit size   : 3600
[05/04 15:42:32   1343s] (I)      GCell multiplier  : 1
[05/04 15:42:32   1343s] (I)      GCell row height  : 3600
[05/04 15:42:32   1343s] (I)      Actual row height : 3600
[05/04 15:42:32   1343s] (I)      GCell align ref   : 8400 8400
[05/04 15:42:32   1343s] [NR-eGR] Track table information for default rule: 
[05/04 15:42:32   1343s] [NR-eGR] M1 has single uniform track structure
[05/04 15:42:32   1343s] [NR-eGR] M2 has single uniform track structure
[05/04 15:42:32   1343s] [NR-eGR] M3 has single uniform track structure
[05/04 15:42:32   1343s] [NR-eGR] MQ has single uniform track structure
[05/04 15:42:32   1343s] [NR-eGR] MG has single uniform track structure
[05/04 15:42:32   1343s] [NR-eGR] LY has single uniform track structure
[05/04 15:42:32   1343s] [NR-eGR] E1 has single uniform track structure
[05/04 15:42:32   1343s] [NR-eGR] MA has single uniform track structure
[05/04 15:42:32   1343s] (I)      ============== Default via ===============
[05/04 15:42:32   1343s] (I)      +---+------------------+-----------------+
[05/04 15:42:32   1343s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:42:32   1343s] (I)      +---+------------------+-----------------+
[05/04 15:42:32   1343s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/04 15:42:32   1343s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/04 15:42:32   1343s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/04 15:42:32   1343s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:42:32   1343s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:42:32   1343s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/04 15:42:32   1343s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:42:32   1343s] (I)      +---+------------------+-----------------+
[05/04 15:42:32   1343s] [NR-eGR] Read 130039 PG shapes
[05/04 15:42:32   1343s] [NR-eGR] Read 0 clock shapes
[05/04 15:42:32   1343s] [NR-eGR] Read 0 other shapes
[05/04 15:42:32   1343s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:42:32   1343s] [NR-eGR] #Instance Blockages : 498419
[05/04 15:42:32   1343s] [NR-eGR] #PG Blockages       : 130039
[05/04 15:42:32   1343s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:42:32   1343s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:42:32   1343s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:42:32   1343s] [NR-eGR] #Other Blockages    : 0
[05/04 15:42:32   1343s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:42:32   1343s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:42:32   1343s] [NR-eGR] Read 14256 nets ( ignored 0 )
[05/04 15:42:32   1343s] (I)      early_global_route_priority property id does not exist.
[05/04 15:42:32   1343s] (I)      Read Num Blocks=628458  Num Prerouted Wires=0  Num CS=0
[05/04 15:42:32   1343s] (I)      Layer 0 (H) : #blockages 524478 : #preroutes 0
[05/04 15:42:32   1343s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:42:32   1343s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:42:32   1343s] (I)      Number of ignored nets                =      0
[05/04 15:42:32   1343s] (I)      Number of connected nets              =      0
[05/04 15:42:32   1343s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:42:32   1343s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:42:32   1343s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:42:32   1343s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:42:32   1343s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:42:32   1343s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:42:32   1343s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:42:32   1343s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:42:32   1343s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:42:32   1343s] [NR-eGR] There are 65 clock nets ( 65 with NDR ).
[05/04 15:42:32   1343s] (I)      Ndr track 0 does not exist
[05/04 15:42:32   1343s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:42:32   1343s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:42:32   1343s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:42:32   1343s] (I)      Site width          :   400  (dbu)
[05/04 15:42:32   1343s] (I)      Row height          :  3600  (dbu)
[05/04 15:42:32   1343s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:42:32   1343s] (I)      GCell width         :  3600  (dbu)
[05/04 15:42:32   1343s] (I)      GCell height        :  3600  (dbu)
[05/04 15:42:32   1343s] (I)      Grid                :   210   210     3
[05/04 15:42:32   1343s] (I)      Layer numbers       :     1     2     3
[05/04 15:42:32   1343s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:42:32   1343s] (I)      Horizontal capacity :  3600     0  3600
[05/04 15:42:32   1343s] (I)      Default wire width  :   160   200   200
[05/04 15:42:32   1343s] (I)      Default wire space  :   160   200   200
[05/04 15:42:32   1343s] (I)      Default wire pitch  :   320   400   400
[05/04 15:42:32   1343s] (I)      Default pitch size  :   400   400   400
[05/04 15:42:32   1343s] (I)      First track coord   :   200   200   200
[05/04 15:42:32   1343s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/04 15:42:32   1343s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:42:32   1343s] (I)      Num of masks        :     1     1     1
[05/04 15:42:32   1343s] (I)      Num of trim masks   :     0     0     0
[05/04 15:42:32   1343s] (I)      --------------------------------------------------------
[05/04 15:42:32   1343s] 
[05/04 15:42:32   1343s] [NR-eGR] ============ Routing rule table ============
[05/04 15:42:32   1343s] [NR-eGR] Rule id: 0  Nets: 14256
[05/04 15:42:32   1343s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/04 15:42:32   1343s] (I)                    Layer    1    2    3 
[05/04 15:42:32   1343s] (I)                    Pitch  800  800  800 
[05/04 15:42:32   1343s] (I)             #Used tracks    2    2    2 
[05/04 15:42:32   1343s] (I)       #Fully used tracks    1    1    1 
[05/04 15:42:32   1343s] [NR-eGR] ========================================
[05/04 15:42:32   1343s] [NR-eGR] 
[05/04 15:42:32   1343s] (I)      =============== Blocked Tracks ===============
[05/04 15:42:32   1343s] (I)      +-------+---------+----------+---------------+
[05/04 15:42:32   1343s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:42:32   1343s] (I)      +-------+---------+----------+---------------+
[05/04 15:42:32   1343s] (I)      |     1 |  396270 |   286364 |        72.26% |
[05/04 15:42:32   1343s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:42:32   1343s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:42:32   1343s] (I)      +-------+---------+----------+---------------+
[05/04 15:42:32   1343s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2712.93 MB )
[05/04 15:42:32   1343s] (I)      Reset routing kernel
[05/04 15:42:32   1343s] (I)      Started Global Routing ( Curr Mem: 2712.93 MB )
[05/04 15:42:32   1343s] (I)      totalPins=47446  totalGlobalPin=46968 (98.99%)
[05/04 15:42:32   1343s] (I)      total 2D Cap : 695808 = (433499 H, 262309 V)
[05/04 15:42:32   1343s] [NR-eGR] Layer group 1: route 14256 net(s) in layer range [1, 3]
[05/04 15:42:32   1343s] (I)      
[05/04 15:42:32   1343s] (I)      ============  Phase 1a Route ============
[05/04 15:42:32   1343s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:42:32   1343s] (I)      Usage: 208055 = (86734 H, 121321 V) = (20.01% H, 46.25% V) = (3.122e+05um H, 4.368e+05um V)
[05/04 15:42:32   1343s] (I)      
[05/04 15:42:32   1343s] (I)      ============  Phase 1b Route ============
[05/04 15:42:33   1343s] (I)      Usage: 209016 = (87324 H, 121692 V) = (20.14% H, 46.39% V) = (3.144e+05um H, 4.381e+05um V)
[05/04 15:42:33   1343s] (I)      Overflow of layer group 1: 14.20% H + 73.47% V. EstWL: 7.524576e+05um
[05/04 15:42:33   1343s] (I)      Congestion metric : 14.20%H 73.47%V, 87.67%HV
[05/04 15:42:33   1343s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:42:33   1343s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 14.20% H + 73.47% V. 
[05/04 15:42:33   1343s] (I)      
[05/04 15:42:33   1343s] (I)      ============  Phase 1c Route ============
[05/04 15:42:33   1343s] (I)      Level2 Grid: 42 x 42
[05/04 15:42:33   1343s] (I)      Usage: 209016 = (87324 H, 121692 V) = (20.14% H, 46.39% V) = (3.144e+05um H, 4.381e+05um V)
[05/04 15:42:33   1343s] (I)      
[05/04 15:42:33   1343s] (I)      ============  Phase 1d Route ============
[05/04 15:42:33   1343s] (I)      Usage: 209016 = (87324 H, 121692 V) = (20.14% H, 46.39% V) = (3.144e+05um H, 4.381e+05um V)
[05/04 15:42:33   1343s] (I)      
[05/04 15:42:33   1343s] (I)      ============  Phase 1e Route ============
[05/04 15:42:33   1343s] (I)      Usage: 209016 = (87324 H, 121692 V) = (20.14% H, 46.39% V) = (3.144e+05um H, 4.381e+05um V)
[05/04 15:42:33   1343s] [NR-eGR] Early Global Route overflow of layer group 1: 14.20% H + 73.47% V. EstWL: 7.524576e+05um
[05/04 15:42:33   1343s] (I)      
[05/04 15:42:33   1343s] (I)      ============  Phase 1l Route ============
[05/04 15:42:33   1343s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:42:33   1343s] (I)      Layer  1:     122669      1124       388      171873      223137    (43.51%) 
[05/04 15:42:33   1343s] (I)      Layer  2:     275437    255431     65436           0      395010    ( 0.00%) 
[05/04 15:42:33   1343s] (I)      Layer  3:     325379    167676      8758           0      395010    ( 0.00%) 
[05/04 15:42:33   1343s] (I)      Total:        723485    424231     74582      171873     1013157    (14.50%) 
[05/04 15:42:33   1343s] (I)      
[05/04 15:42:33   1343s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:42:33   1343s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:42:33   1343s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:42:33   1343s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-15)    OverCon
[05/04 15:42:33   1343s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:42:33   1343s] [NR-eGR]      M1 ( 1)       231( 0.93%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.93%) 
[05/04 15:42:33   1343s] [NR-eGR]      M2 ( 2)     15319(34.90%)      4206( 9.58%)       304( 0.69%)        13( 0.03%)   (45.21%) 
[05/04 15:42:33   1343s] [NR-eGR]      M3 ( 3)      4094( 9.33%)       240( 0.55%)         5( 0.01%)         0( 0.00%)   ( 9.89%) 
[05/04 15:42:33   1343s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:42:33   1343s] [NR-eGR]        Total     19644(17.45%)      4446( 3.95%)       309( 0.27%)        13( 0.01%)   (21.69%) 
[05/04 15:42:33   1343s] [NR-eGR] 
[05/04 15:42:33   1343s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2712.93 MB )
[05/04 15:42:33   1343s] (I)      total 2D Cap : 723100 = (452155 H, 270945 V)
[05/04 15:42:33   1343s] [NR-eGR] Overflow after Early Global Route 6.13% H + 44.99% V
[05/04 15:42:33   1343s] Early Global Route congestion estimation runtime: 0.57 seconds, mem = 2712.9M
[05/04 15:42:33   1343s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.562, REAL:0.565, MEM:2712.9M, EPOCH TIME: 1714851753.225758
[05/04 15:42:33   1343s] OPERPROF: Starting HotSpotCal at level 1, MEM:2712.9M, EPOCH TIME: 1714851753.225792
[05/04 15:42:33   1343s] [hotspot] +------------+---------------+---------------+
[05/04 15:42:33   1343s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:42:33   1343s] [hotspot] +------------+---------------+---------------+
[05/04 15:42:33   1343s] [hotspot] | normalized |       1959.33 |       1960.22 |
[05/04 15:42:33   1343s] [hotspot] +------------+---------------+---------------+
[05/04 15:42:33   1343s] Local HotSpot Analysis: normalized max congestion hotspot area = 1959.33, normalized total congestion hotspot area = 1960.22 (area is in unit of 4 std-cell row bins)
[05/04 15:42:33   1343s] [hotspot] max/total 1959.33/1960.22, big hotspot (>10) total 1959.33
[05/04 15:42:33   1343s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:42:33   1343s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:42:33   1343s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:42:33   1343s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:42:33   1343s] [hotspot] |  1  |     1.20    44.40   750.00   750.00 |     1960.22   |
[05/04 15:42:33   1343s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:42:33   1343s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2712.9M, EPOCH TIME: 1714851753.235349
[05/04 15:42:33   1343s] 
[05/04 15:42:33   1343s] === incrementalPlace Internal Loop 1 ===
[05/04 15:42:33   1343s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/04 15:42:33   1343s] OPERPROF: Starting IPInitSPData at level 1, MEM:2712.9M, EPOCH TIME: 1714851753.236078
[05/04 15:42:33   1343s] Processing tracks to init pin-track alignment.
[05/04 15:42:33   1343s] z: 2, totalTracks: 1
[05/04 15:42:33   1343s] z: 4, totalTracks: 1
[05/04 15:42:33   1343s] z: 6, totalTracks: 1
[05/04 15:42:33   1343s] z: 8, totalTracks: 1
[05/04 15:42:33   1343s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:42:33   1343s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2712.9M, EPOCH TIME: 1714851753.252862
[05/04 15:42:33   1343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:33   1343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:42:33   1343s] 
[05/04 15:42:33   1343s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:42:33   1343s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:2712.9M, EPOCH TIME: 1714851753.280645
[05/04 15:42:33   1343s] OPERPROF:   Starting post-place ADS at level 2, MEM:2712.9M, EPOCH TIME: 1714851753.280768
[05/04 15:42:33   1343s] ADSU 0.303 -> 0.303. site 378225.000 -> 378225.000. GS 28.800
[05/04 15:42:33   1343s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.052, MEM:2712.9M, EPOCH TIME: 1714851753.332393
[05/04 15:42:33   1343s] OPERPROF:   Starting spMPad at level 2, MEM:2683.9M, EPOCH TIME: 1714851753.334381
[05/04 15:42:33   1343s] OPERPROF:     Starting spContextMPad at level 3, MEM:2683.9M, EPOCH TIME: 1714851753.335620
[05/04 15:42:33   1343s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2683.9M, EPOCH TIME: 1714851753.335685
[05/04 15:42:33   1343s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.010, MEM:2683.9M, EPOCH TIME: 1714851753.344700
[05/04 15:42:33   1343s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2683.9M, EPOCH TIME: 1714851753.353130
[05/04 15:42:33   1343s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.001, REAL:0.001, MEM:2683.9M, EPOCH TIME: 1714851753.354545
[05/04 15:42:33   1343s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2683.9M, EPOCH TIME: 1714851753.356586
[05/04 15:42:33   1343s] no activity file in design. spp won't run.
[05/04 15:42:33   1343s] [spp] 0
[05/04 15:42:33   1343s] [adp] 0:1:1:3
[05/04 15:42:33   1343s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.008, REAL:0.008, MEM:2683.9M, EPOCH TIME: 1714851753.364359
[05/04 15:42:33   1343s] SP #FI/SF FL/PI 0/0 13788/0
[05/04 15:42:33   1343s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.132, MEM:2683.9M, EPOCH TIME: 1714851753.367678
[05/04 15:42:33   1343s] PP off. flexM 0
[05/04 15:42:33   1343s] OPERPROF: Starting CDPad at level 1, MEM:2683.9M, EPOCH TIME: 1714851753.384085
[05/04 15:42:33   1343s] 3DP is on.
[05/04 15:42:33   1343s] 3DP (1, 3) DPT Adjust 1. 1.360, 1.345, delta 0.015. WS budget 1000.0000. useSoftMinPad 1, softMinPadScale 0
[05/04 15:42:33   1343s] CDPadU 0.656 -> 0.758. R=0.303, N=13788, GS=3.600
[05/04 15:42:33   1343s] OPERPROF: Finished CDPad at level 1, CPU:0.302, REAL:0.303, MEM:2683.9M, EPOCH TIME: 1714851753.687353
[05/04 15:42:33   1343s] OPERPROF: Starting InitSKP at level 1, MEM:2683.9M, EPOCH TIME: 1714851753.687489
[05/04 15:42:33   1343s] no activity file in design. spp won't run.
[05/04 15:42:34   1344s] no activity file in design. spp won't run.
[05/04 15:42:35   1345s] *** Finished SKP initialization (cpu=0:00:02.0, real=0:00:02.0)***
[05/04 15:42:35   1345s] OPERPROF: Finished InitSKP at level 1, CPU:1.977, REAL:1.957, MEM:2703.8M, EPOCH TIME: 1714851755.644318
[05/04 15:42:35   1345s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:42:35   1346s] no activity file in design. spp won't run.
[05/04 15:42:35   1346s] 
[05/04 15:42:35   1346s] AB Est...
[05/04 15:42:35   1346s] OPERPROF: Starting npPlace at level 1, MEM:2707.0M, EPOCH TIME: 1714851755.714741
[05/04 15:42:35   1346s] OPERPROF: Finished npPlace at level 1, CPU:0.071, REAL:0.071, MEM:2717.6M, EPOCH TIME: 1714851755.786085
[05/04 15:42:35   1346s] Iteration  4: Skipped, with CDP Off
[05/04 15:42:35   1346s] 
[05/04 15:42:35   1346s] AB Est...
[05/04 15:42:35   1346s] OPERPROF: Starting npPlace at level 1, MEM:2717.6M, EPOCH TIME: 1714851755.824151
[05/04 15:42:35   1346s] OPERPROF: Finished npPlace at level 1, CPU:0.064, REAL:0.065, MEM:2717.6M, EPOCH TIME: 1714851755.888665
[05/04 15:42:35   1346s] Iteration  5: Skipped, with CDP Off
[05/04 15:42:35   1346s] 
[05/04 15:42:35   1346s] AB Est...
[05/04 15:42:35   1346s] OPERPROF: Starting npPlace at level 1, MEM:2717.6M, EPOCH TIME: 1714851755.926003
[05/04 15:42:35   1346s] OPERPROF: Finished npPlace at level 1, CPU:0.065, REAL:0.065, MEM:2717.6M, EPOCH TIME: 1714851755.990780
[05/04 15:42:36   1346s] Iteration  6: Skipped, with CDP Off
[05/04 15:42:36   1346s] OPERPROF: Starting npPlace at level 1, MEM:2717.6M, EPOCH TIME: 1714851756.108375
[05/04 15:42:36   1346s] Starting Early Global Route supply map. mem = 2729.0M
[05/04 15:42:36   1346s] (I)      ==================== Layers =====================
[05/04 15:42:36   1346s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:36   1346s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:42:36   1346s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:36   1346s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:42:36   1346s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:42:36   1346s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:42:36   1346s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:42:36   1346s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:42:36   1346s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:42:36   1346s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:42:36   1346s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:42:36   1346s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:36   1346s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:42:36   1346s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:42:36   1346s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:42:36   1346s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:42:36   1346s] Finished Early Global Route supply map. mem = 2729.0M
[05/04 15:43:09   1379s] Iteration  7: Total net bbox = 7.982e+05 (3.28e+05 4.70e+05)
[05/04 15:43:09   1379s]               Est.  stn bbox = 8.514e+05 (3.55e+05 4.96e+05)
[05/04 15:43:09   1379s]               cpu = 0:00:33.2 real = 0:00:33.0 mem = 2724.5M
[05/04 15:43:09   1379s] OPERPROF: Finished npPlace at level 1, CPU:33.247, REAL:33.366, MEM:2724.5M, EPOCH TIME: 1714851789.474172
[05/04 15:43:09   1379s] no activity file in design. spp won't run.
[05/04 15:43:09   1379s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:43:09   1379s] no activity file in design. spp won't run.
[05/04 15:43:09   1379s] OPERPROF: Starting npPlace at level 1, MEM:2708.5M, EPOCH TIME: 1714851789.671394
[05/04 15:43:32   1402s] Iteration  8: Total net bbox = 8.057e+05 (3.34e+05 4.72e+05)
[05/04 15:43:32   1402s]               Est.  stn bbox = 8.596e+05 (3.62e+05 4.98e+05)
[05/04 15:43:32   1402s]               cpu = 0:00:22.7 real = 0:00:23.0 mem = 2699.5M
[05/04 15:43:32   1402s] OPERPROF: Finished npPlace at level 1, CPU:22.761, REAL:22.858, MEM:2699.5M, EPOCH TIME: 1714851812.529058
[05/04 15:43:32   1402s] Legalizing MH Cells... 0 / 0 (level 6)
[05/04 15:43:32   1402s] No instances found in the vector
[05/04 15:43:32   1402s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2699.5M, DRC: 0)
[05/04 15:43:32   1402s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:43:32   1402s] no activity file in design. spp won't run.
[05/04 15:43:32   1402s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:43:32   1402s] no activity file in design. spp won't run.
[05/04 15:43:32   1402s] OPERPROF: Starting npPlace at level 1, MEM:2699.5M, EPOCH TIME: 1714851812.723669
[05/04 15:44:03   1433s] Iteration  9: Total net bbox = 8.047e+05 (3.35e+05 4.70e+05)
[05/04 15:44:03   1433s]               Est.  stn bbox = 8.584e+05 (3.62e+05 4.96e+05)
[05/04 15:44:03   1433s]               cpu = 0:00:30.1 real = 0:00:31.0 mem = 2710.8M
[05/04 15:44:03   1433s] OPERPROF: Finished npPlace at level 1, CPU:30.193, REAL:30.289, MEM:2710.8M, EPOCH TIME: 1714851843.012186
[05/04 15:44:03   1433s] Legalizing MH Cells... 0 / 0 (level 7)
[05/04 15:44:03   1433s] No instances found in the vector
[05/04 15:44:03   1433s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2710.8M, DRC: 0)
[05/04 15:44:03   1433s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:44:03   1433s] no activity file in design. spp won't run.
[05/04 15:44:03   1433s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:44:03   1433s] no activity file in design. spp won't run.
[05/04 15:44:03   1433s] OPERPROF: Starting npPlace at level 1, MEM:2710.8M, EPOCH TIME: 1714851843.209166
[05/04 15:44:21   1451s] Iteration 10: Total net bbox = 8.168e+05 (3.41e+05 4.76e+05)
[05/04 15:44:21   1451s]               Est.  stn bbox = 8.709e+05 (3.69e+05 5.02e+05)
[05/04 15:44:21   1451s]               cpu = 0:00:18.4 real = 0:00:18.0 mem = 2730.1M
[05/04 15:44:21   1451s] OPERPROF: Finished npPlace at level 1, CPU:18.412, REAL:18.458, MEM:2730.1M, EPOCH TIME: 1714851861.667480
[05/04 15:44:21   1451s] Legalizing MH Cells... 0 / 0 (level 8)
[05/04 15:44:21   1451s] No instances found in the vector
[05/04 15:44:21   1451s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2730.1M, DRC: 0)
[05/04 15:44:21   1451s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:44:21   1451s] no activity file in design. spp won't run.
[05/04 15:44:21   1451s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:44:21   1451s] no activity file in design. spp won't run.
[05/04 15:44:21   1451s] OPERPROF: Starting npPlace at level 1, MEM:2730.1M, EPOCH TIME: 1714851861.862357
[05/04 15:44:21   1451s] GP RA stats: MHOnly 0 nrInst 13788 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/04 15:44:26   1456s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2728.1M, EPOCH TIME: 1714851866.903854
[05/04 15:44:26   1456s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2730.1M, EPOCH TIME: 1714851866.904023
[05/04 15:44:26   1456s] Iteration 11: Total net bbox = 7.982e+05 (3.25e+05 4.73e+05)
[05/04 15:44:26   1456s]               Est.  stn bbox = 8.508e+05 (3.52e+05 4.99e+05)
[05/04 15:44:26   1456s]               cpu = 0:00:05.0 real = 0:00:05.0 mem = 2728.1M
[05/04 15:44:26   1456s] OPERPROF: Finished npPlace at level 1, CPU:5.019, REAL:5.046, MEM:2728.1M, EPOCH TIME: 1714851866.908344
[05/04 15:44:26   1456s] Legalizing MH Cells... 0 / 0 (level 9)
[05/04 15:44:26   1456s] No instances found in the vector
[05/04 15:44:26   1456s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2712.1M, DRC: 0)
[05/04 15:44:26   1456s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:44:26   1456s] Move report: Timing Driven Placement moves 13788 insts, mean move: 61.86 um, max move: 270.61 um 
[05/04 15:44:26   1456s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/U1792): (478.00, 210.00) --> (319.01, 98.37)
[05/04 15:44:26   1456s] no activity file in design. spp won't run.
[05/04 15:44:26   1456s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2712.1M, EPOCH TIME: 1714851866.959015
[05/04 15:44:26   1456s] Saved padding area to DB
[05/04 15:44:26   1456s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2712.1M, EPOCH TIME: 1714851866.961216
[05/04 15:44:26   1456s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.007, MEM:2712.1M, EPOCH TIME: 1714851866.967765
[05/04 15:44:26   1456s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2712.1M, EPOCH TIME: 1714851866.973366
[05/04 15:44:26   1456s] *Info(CAP): clkGateAware moves 7 insts, mean move: 33.58 um, max move: 90.39 um
[05/04 15:44:26   1456s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_dcsr_csr/clk_gate_rdata_q_reg/main_gate): (492.93, 721.20) --> (482.14, 641.61)
[05/04 15:44:26   1456s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.009, REAL:0.009, MEM:2712.1M, EPOCH TIME: 1714851866.982512
[05/04 15:44:26   1456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:26   1456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:26   1456s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2712.1M, EPOCH TIME: 1714851866.985643
[05/04 15:44:26   1456s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2712.1M, EPOCH TIME: 1714851866.985778
[05/04 15:44:26   1456s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.029, REAL:0.029, MEM:2712.1M, EPOCH TIME: 1714851866.987761
[05/04 15:44:26   1456s] 
[05/04 15:44:26   1456s] Finished Incremental Placement (cpu=0:01:53, real=0:01:53, mem=2712.1M)
[05/04 15:44:26   1456s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/04 15:44:26   1456s] Type 'man IMPSP-9025' for more detail.
[05/04 15:44:26   1456s] CongRepair sets shifter mode to gplace
[05/04 15:44:26   1456s] TDRefine: refinePlace mode is spiral
[05/04 15:44:26   1456s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2712.1M, EPOCH TIME: 1714851866.990205
[05/04 15:44:26   1456s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2712.1M, EPOCH TIME: 1714851866.990269
[05/04 15:44:26   1456s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2712.1M, EPOCH TIME: 1714851866.990301
[05/04 15:44:26   1456s] Processing tracks to init pin-track alignment.
[05/04 15:44:26   1456s] z: 2, totalTracks: 1
[05/04 15:44:26   1456s] z: 4, totalTracks: 1
[05/04 15:44:26   1456s] z: 6, totalTracks: 1
[05/04 15:44:26   1456s] z: 8, totalTracks: 1
[05/04 15:44:26   1456s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:44:27   1456s] All LLGs are deleted
[05/04 15:44:27   1456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:27   1456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:27   1456s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2712.1M, EPOCH TIME: 1714851867.004056
[05/04 15:44:27   1456s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2712.1M, EPOCH TIME: 1714851867.004236
[05/04 15:44:27   1456s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2712.1M, EPOCH TIME: 1714851867.008472
[05/04 15:44:27   1456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:27   1456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:27   1456s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2712.1M, EPOCH TIME: 1714851867.009319
[05/04 15:44:27   1456s] Max number of tech site patterns supported in site array is 256.
[05/04 15:44:27   1456s] Core basic site is IBM13SITE
[05/04 15:44:27   1456s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2712.1M, EPOCH TIME: 1714851867.028904
[05/04 15:44:27   1456s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:44:27   1456s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:44:27   1456s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.017, REAL:0.017, MEM:2712.1M, EPOCH TIME: 1714851867.046006
[05/04 15:44:27   1456s] Fast DP-INIT is on for default
[05/04 15:44:27   1456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:44:27   1456s] Atter site array init, number of instance map data is 0.
[05/04 15:44:27   1456s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.045, REAL:0.045, MEM:2712.1M, EPOCH TIME: 1714851867.054597
[05/04 15:44:27   1456s] 
[05/04 15:44:27   1456s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:44:27   1456s] OPERPROF:         Starting CMU at level 5, MEM:2712.1M, EPOCH TIME: 1714851867.058461
[05/04 15:44:27   1456s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2712.1M, EPOCH TIME: 1714851867.059651
[05/04 15:44:27   1456s] 
[05/04 15:44:27   1456s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:44:27   1456s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.053, REAL:0.054, MEM:2712.1M, EPOCH TIME: 1714851867.062172
[05/04 15:44:27   1456s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2712.1M, EPOCH TIME: 1714851867.062253
[05/04 15:44:27   1456s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2712.1M, EPOCH TIME: 1714851867.062545
[05/04 15:44:27   1456s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2712.1MB).
[05/04 15:44:27   1456s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.075, REAL:0.075, MEM:2712.1M, EPOCH TIME: 1714851867.065502
[05/04 15:44:27   1456s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.075, REAL:0.075, MEM:2712.1M, EPOCH TIME: 1714851867.065524
[05/04 15:44:27   1456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.7
[05/04 15:44:27   1456s] OPERPROF:   Starting RefinePlace at level 2, MEM:2712.1M, EPOCH TIME: 1714851867.065550
[05/04 15:44:27   1456s] *** Starting refinePlace (0:24:17 mem=2712.1M) ***
[05/04 15:44:27   1457s] Total net bbox length = 8.091e+05 (3.336e+05 4.754e+05) (ext = 4.225e+04)
[05/04 15:44:27   1457s] 
[05/04 15:44:27   1457s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:44:27   1457s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:44:27   1457s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:44:27   1457s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:44:27   1457s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2712.1M, EPOCH TIME: 1714851867.100650
[05/04 15:44:27   1457s] Starting refinePlace ...
[05/04 15:44:27   1457s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:44:27   1457s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:44:27   1457s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2712.1M, EPOCH TIME: 1714851867.141868
[05/04 15:44:27   1457s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:44:27   1457s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2712.1M, EPOCH TIME: 1714851867.141988
[05/04 15:44:27   1457s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2712.1M, EPOCH TIME: 1714851867.142245
[05/04 15:44:27   1457s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2712.1M, EPOCH TIME: 1714851867.142269
[05/04 15:44:27   1457s] DDP markSite nrRow 205 nrJob 205
[05/04 15:44:27   1457s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.002, REAL:0.002, MEM:2712.1M, EPOCH TIME: 1714851867.143787
[05/04 15:44:27   1457s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.002, MEM:2712.1M, EPOCH TIME: 1714851867.143841
[05/04 15:44:27   1457s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/04 15:44:27   1457s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2712.1M, EPOCH TIME: 1714851867.167733
[05/04 15:44:27   1457s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2712.1M, EPOCH TIME: 1714851867.167812
[05/04 15:44:27   1457s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.008, REAL:0.008, MEM:2712.1M, EPOCH TIME: 1714851867.175379
[05/04 15:44:27   1457s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:44:27   1457s]  ** Cut row section real time 0:00:00.0.
[05/04 15:44:27   1457s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.008, REAL:0.008, MEM:2712.1M, EPOCH TIME: 1714851867.175554
[05/04 15:44:27   1457s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:44:27   1457s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2712.1MB) @(0:24:17 - 0:24:17).
[05/04 15:44:27   1457s] Move report: preRPlace moves 13786 insts, mean move: 0.23 um, max move: 7.22 um 
[05/04 15:44:27   1457s] 	Max move on inst (gen_regfile_ff_register_file_i/FE_OFC4572_n327): (117.85, 107.83) --> (115.60, 112.80)
[05/04 15:44:27   1457s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/04 15:44:27   1457s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:44:27   1457s] Placement tweakage begins.
[05/04 15:44:27   1457s] wire length = 8.657e+05
[05/04 15:44:28   1458s] wire length = 8.473e+05
[05/04 15:44:28   1458s] Placement tweakage ends.
[05/04 15:44:28   1458s] Move report: tweak moves 1606 insts, mean move: 5.06 um, max move: 40.80 um 
[05/04 15:44:28   1458s] 	Max move on inst (u_ibex_core/ex_block_i/alu_i/FE_OFC3023_n1087): (526.80, 242.40) --> (486.00, 242.40)
[05/04 15:44:28   1458s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=2717.9MB) @(0:24:17 - 0:24:18).
[05/04 15:44:28   1458s] 
[05/04 15:44:28   1458s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:44:29   1459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:44:29   1459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:44:29   1459s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:44:29   1459s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[05/04 15:44:29   1459s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:44:29   1459s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2685.9MB) @(0:24:18 - 0:24:19).
[05/04 15:44:29   1459s] Move report: Detail placement moves 13787 insts, mean move: 0.78 um, max move: 40.93 um 
[05/04 15:44:29   1459s] 	Max move on inst (u_ibex_core/ex_block_i/alu_i/FE_OFC3023_n1087): (526.92, 242.40) --> (486.00, 242.40)
[05/04 15:44:29   1459s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2685.9MB
[05/04 15:44:29   1459s] Statistics of distance of Instance movement in refine placement:
[05/04 15:44:29   1459s]   maximum (X+Y) =        40.93 um
[05/04 15:44:29   1459s]   inst (u_ibex_core/ex_block_i/alu_i/FE_OFC3023_n1087) with max move: (526.925, 242.399) -> (486, 242.4)
[05/04 15:44:29   1459s]   mean    (X+Y) =         0.78 um
[05/04 15:44:29   1459s] Total instances flipped for legalization: 1
[05/04 15:44:29   1459s] Summary Report:
[05/04 15:44:29   1459s] Instances move: 13787 (out of 13788 movable)
[05/04 15:44:29   1459s] Instances flipped: 1
[05/04 15:44:29   1459s] Mean displacement: 0.78 um
[05/04 15:44:29   1459s] Max displacement: 40.93 um (Instance: u_ibex_core/ex_block_i/alu_i/FE_OFC3023_n1087) (526.925, 242.399) -> (486, 242.4)
[05/04 15:44:29   1459s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/04 15:44:29   1459s] Total instances moved : 13787
[05/04 15:44:29   1459s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.248, REAL:2.256, MEM:2685.9M, EPOCH TIME: 1714851869.356652
[05/04 15:44:29   1459s] Total net bbox length = 7.946e+05 (3.198e+05 4.747e+05) (ext = 4.227e+04)
[05/04 15:44:29   1459s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2685.9MB
[05/04 15:44:29   1459s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=2685.9MB) @(0:24:17 - 0:24:19).
[05/04 15:44:29   1459s] *** Finished refinePlace (0:24:19 mem=2685.9M) ***
[05/04 15:44:29   1459s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.7
[05/04 15:44:29   1459s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.292, REAL:2.300, MEM:2685.9M, EPOCH TIME: 1714851869.365623
[05/04 15:44:29   1459s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2685.9M, EPOCH TIME: 1714851869.365652
[05/04 15:44:29   1459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13788).
[05/04 15:44:29   1459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:29   1459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:29   1459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:29   1459s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.046, REAL:0.046, MEM:2654.9M, EPOCH TIME: 1714851869.411964
[05/04 15:44:29   1459s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.413, REAL:2.422, MEM:2654.9M, EPOCH TIME: 1714851869.412093
[05/04 15:44:29   1459s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2654.9M, EPOCH TIME: 1714851869.412694
[05/04 15:44:29   1459s] Starting Early Global Route congestion estimation: mem = 2654.9M
[05/04 15:44:29   1459s] (I)      ==================== Layers =====================
[05/04 15:44:29   1459s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:44:29   1459s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:44:29   1459s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:44:29   1459s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:44:29   1459s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:44:29   1459s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:44:29   1459s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:44:29   1459s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:44:29   1459s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:44:29   1459s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:44:29   1459s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:44:29   1459s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:44:29   1459s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:44:29   1459s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:44:29   1459s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:44:29   1459s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:44:29   1459s] (I)      Started Import and model ( Curr Mem: 2654.87 MB )
[05/04 15:44:29   1459s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:44:29   1459s] (I)      == Non-default Options ==
[05/04 15:44:29   1459s] (I)      Maximum routing layer                              : 3
[05/04 15:44:29   1459s] (I)      Minimum routing layer                              : 1
[05/04 15:44:29   1459s] (I)      Number of threads                                  : 1
[05/04 15:44:29   1459s] (I)      Use non-blocking free Dbs wires                    : false
[05/04 15:44:29   1459s] (I)      Method to set GCell size                           : row
[05/04 15:44:29   1459s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:44:29   1459s] (I)      Use row-based GCell size
[05/04 15:44:29   1459s] (I)      Use row-based GCell align
[05/04 15:44:29   1459s] (I)      layer 0 area = 89000
[05/04 15:44:29   1459s] (I)      layer 1 area = 120000
[05/04 15:44:29   1459s] (I)      layer 2 area = 120000
[05/04 15:44:29   1459s] (I)      GCell unit size   : 3600
[05/04 15:44:29   1459s] (I)      GCell multiplier  : 1
[05/04 15:44:29   1459s] (I)      GCell row height  : 3600
[05/04 15:44:29   1459s] (I)      Actual row height : 3600
[05/04 15:44:29   1459s] (I)      GCell align ref   : 8400 8400
[05/04 15:44:29   1459s] [NR-eGR] Track table information for default rule: 
[05/04 15:44:29   1459s] [NR-eGR] M1 has single uniform track structure
[05/04 15:44:29   1459s] [NR-eGR] M2 has single uniform track structure
[05/04 15:44:29   1459s] [NR-eGR] M3 has single uniform track structure
[05/04 15:44:29   1459s] [NR-eGR] MQ has single uniform track structure
[05/04 15:44:29   1459s] [NR-eGR] MG has single uniform track structure
[05/04 15:44:29   1459s] [NR-eGR] LY has single uniform track structure
[05/04 15:44:29   1459s] [NR-eGR] E1 has single uniform track structure
[05/04 15:44:29   1459s] [NR-eGR] MA has single uniform track structure
[05/04 15:44:29   1459s] (I)      ============== Default via ===============
[05/04 15:44:29   1459s] (I)      +---+------------------+-----------------+
[05/04 15:44:29   1459s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:44:29   1459s] (I)      +---+------------------+-----------------+
[05/04 15:44:29   1459s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/04 15:44:29   1459s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/04 15:44:29   1459s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/04 15:44:29   1459s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:44:29   1459s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:44:29   1459s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/04 15:44:29   1459s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:44:29   1459s] (I)      +---+------------------+-----------------+
[05/04 15:44:29   1459s] [NR-eGR] Read 130039 PG shapes
[05/04 15:44:29   1459s] [NR-eGR] Read 0 clock shapes
[05/04 15:44:29   1459s] [NR-eGR] Read 0 other shapes
[05/04 15:44:29   1459s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:44:29   1459s] [NR-eGR] #Instance Blockages : 498419
[05/04 15:44:29   1459s] [NR-eGR] #PG Blockages       : 130039
[05/04 15:44:29   1459s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:44:29   1459s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:44:29   1459s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:44:29   1459s] [NR-eGR] #Other Blockages    : 0
[05/04 15:44:29   1459s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:44:29   1459s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:44:29   1459s] [NR-eGR] Read 14256 nets ( ignored 0 )
[05/04 15:44:29   1459s] (I)      early_global_route_priority property id does not exist.
[05/04 15:44:29   1459s] (I)      Read Num Blocks=628458  Num Prerouted Wires=0  Num CS=0
[05/04 15:44:29   1459s] (I)      Layer 0 (H) : #blockages 524478 : #preroutes 0
[05/04 15:44:29   1459s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:44:29   1459s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:44:29   1459s] (I)      Number of ignored nets                =      0
[05/04 15:44:29   1459s] (I)      Number of connected nets              =      0
[05/04 15:44:29   1459s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:44:29   1459s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:44:29   1459s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:44:29   1459s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:44:29   1459s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:44:29   1459s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:44:29   1459s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:44:29   1459s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:44:29   1459s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:44:29   1459s] [NR-eGR] There are 65 clock nets ( 65 with NDR ).
[05/04 15:44:29   1459s] (I)      Ndr track 0 does not exist
[05/04 15:44:29   1459s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:44:29   1459s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:44:29   1459s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:44:29   1459s] (I)      Site width          :   400  (dbu)
[05/04 15:44:29   1459s] (I)      Row height          :  3600  (dbu)
[05/04 15:44:29   1459s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:44:29   1459s] (I)      GCell width         :  3600  (dbu)
[05/04 15:44:29   1459s] (I)      GCell height        :  3600  (dbu)
[05/04 15:44:29   1459s] (I)      Grid                :   210   210     3
[05/04 15:44:29   1459s] (I)      Layer numbers       :     1     2     3
[05/04 15:44:29   1459s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:44:29   1459s] (I)      Horizontal capacity :  3600     0  3600
[05/04 15:44:29   1459s] (I)      Default wire width  :   160   200   200
[05/04 15:44:29   1459s] (I)      Default wire space  :   160   200   200
[05/04 15:44:29   1459s] (I)      Default wire pitch  :   320   400   400
[05/04 15:44:29   1459s] (I)      Default pitch size  :   400   400   400
[05/04 15:44:29   1459s] (I)      First track coord   :   200   200   200
[05/04 15:44:29   1459s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/04 15:44:29   1459s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:44:29   1459s] (I)      Num of masks        :     1     1     1
[05/04 15:44:29   1459s] (I)      Num of trim masks   :     0     0     0
[05/04 15:44:29   1459s] (I)      --------------------------------------------------------
[05/04 15:44:29   1459s] 
[05/04 15:44:29   1459s] [NR-eGR] ============ Routing rule table ============
[05/04 15:44:29   1459s] [NR-eGR] Rule id: 0  Nets: 14256
[05/04 15:44:29   1459s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/04 15:44:29   1459s] (I)                    Layer    1    2    3 
[05/04 15:44:29   1459s] (I)                    Pitch  800  800  800 
[05/04 15:44:29   1459s] (I)             #Used tracks    2    2    2 
[05/04 15:44:29   1459s] (I)       #Fully used tracks    1    1    1 
[05/04 15:44:29   1459s] [NR-eGR] ========================================
[05/04 15:44:29   1459s] [NR-eGR] 
[05/04 15:44:29   1459s] (I)      =============== Blocked Tracks ===============
[05/04 15:44:29   1459s] (I)      +-------+---------+----------+---------------+
[05/04 15:44:29   1459s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:44:29   1459s] (I)      +-------+---------+----------+---------------+
[05/04 15:44:29   1459s] (I)      |     1 |  396270 |   287546 |        72.56% |
[05/04 15:44:29   1459s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:44:29   1459s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:44:29   1459s] (I)      +-------+---------+----------+---------------+
[05/04 15:44:29   1459s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2694.00 MB )
[05/04 15:44:29   1459s] (I)      Reset routing kernel
[05/04 15:44:29   1459s] (I)      Started Global Routing ( Curr Mem: 2694.00 MB )
[05/04 15:44:29   1459s] (I)      totalPins=47446  totalGlobalPin=46694 (98.42%)
[05/04 15:44:29   1459s] (I)      total 2D Cap : 697907 = (435598 H, 262309 V)
[05/04 15:44:29   1459s] [NR-eGR] Layer group 1: route 14256 net(s) in layer range [1, 3]
[05/04 15:44:29   1459s] (I)      
[05/04 15:44:29   1459s] (I)      ============  Phase 1a Route ============
[05/04 15:44:29   1459s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:44:29   1459s] (I)      Usage: 229634 = (93012 H, 136622 V) = (21.35% H, 52.08% V) = (3.348e+05um H, 4.918e+05um V)
[05/04 15:44:29   1459s] (I)      
[05/04 15:44:29   1459s] (I)      ============  Phase 1b Route ============
[05/04 15:44:29   1459s] (I)      Usage: 230798 = (93840 H, 136958 V) = (21.54% H, 52.21% V) = (3.378e+05um H, 4.930e+05um V)
[05/04 15:44:29   1459s] (I)      Overflow of layer group 1: 17.34% H + 79.29% V. EstWL: 8.308728e+05um
[05/04 15:44:29   1459s] (I)      Congestion metric : 17.34%H 79.29%V, 96.62%HV
[05/04 15:44:29   1459s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:44:29   1459s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 17.34% H + 79.29% V. 
[05/04 15:44:29   1459s] (I)      
[05/04 15:44:29   1459s] (I)      ============  Phase 1c Route ============
[05/04 15:44:29   1459s] (I)      Level2 Grid: 42 x 42
[05/04 15:44:29   1459s] (I)      Usage: 230798 = (93840 H, 136958 V) = (21.54% H, 52.21% V) = (3.378e+05um H, 4.930e+05um V)
[05/04 15:44:29   1459s] (I)      
[05/04 15:44:29   1459s] (I)      ============  Phase 1d Route ============
[05/04 15:44:29   1459s] (I)      Usage: 230798 = (93840 H, 136958 V) = (21.54% H, 52.21% V) = (3.378e+05um H, 4.930e+05um V)
[05/04 15:44:29   1459s] (I)      
[05/04 15:44:29   1459s] (I)      ============  Phase 1e Route ============
[05/04 15:44:29   1459s] (I)      Usage: 230798 = (93840 H, 136958 V) = (21.54% H, 52.21% V) = (3.378e+05um H, 4.930e+05um V)
[05/04 15:44:29   1459s] [NR-eGR] Early Global Route overflow of layer group 1: 17.34% H + 79.29% V. EstWL: 8.308728e+05um
[05/04 15:44:29   1459s] (I)      
[05/04 15:44:29   1459s] (I)      ============  Phase 1l Route ============
[05/04 15:44:30   1459s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:44:30   1459s] (I)      Layer  1:     124949      1083       334      164151      230859    (41.56%) 
[05/04 15:44:30   1459s] (I)      Layer  2:     275437    286343     68667           0      395010    ( 0.00%) 
[05/04 15:44:30   1459s] (I)      Layer  3:     325379    180692     12156           0      395010    ( 0.00%) 
[05/04 15:44:30   1459s] (I)      Total:        725765    468118     81157      164151     1020879    (13.85%) 
[05/04 15:44:30   1459s] (I)      
[05/04 15:44:30   1459s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:44:30   1459s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:44:30   1459s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:44:30   1459s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-15)    OverCon
[05/04 15:44:30   1459s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:44:30   1459s] [NR-eGR]      M1 ( 1)       203( 0.79%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.79%) 
[05/04 15:44:30   1459s] [NR-eGR]      M2 ( 2)     17580(40.05%)      3965( 9.03%)       308( 0.70%)        19( 0.04%)   (49.83%) 
[05/04 15:44:30   1459s] [NR-eGR]      M3 ( 3)      4385( 9.99%)       565( 1.29%)        27( 0.06%)         1( 0.00%)   (11.34%) 
[05/04 15:44:30   1459s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:44:30   1459s] [NR-eGR]        Total     22168(19.54%)      4530( 3.99%)       335( 0.30%)        20( 0.02%)   (23.85%) 
[05/04 15:44:30   1459s] [NR-eGR] 
[05/04 15:44:30   1459s] (I)      Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2702.00 MB )
[05/04 15:44:30   1459s] (I)      total 2D Cap : 725393 = (454448 H, 270945 V)
[05/04 15:44:30   1459s] [NR-eGR] Overflow after Early Global Route 7.45% H + 49.60% V
[05/04 15:44:30   1459s] Early Global Route congestion estimation runtime: 0.61 seconds, mem = 2702.0M
[05/04 15:44:30   1459s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.602, REAL:0.606, MEM:2702.0M, EPOCH TIME: 1714851870.018195
[05/04 15:44:30   1459s] OPERPROF: Starting HotSpotCal at level 1, MEM:2702.0M, EPOCH TIME: 1714851870.018222
[05/04 15:44:30   1459s] [hotspot] +------------+---------------+---------------+
[05/04 15:44:30   1459s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:44:30   1459s] [hotspot] +------------+---------------+---------------+
[05/04 15:44:30   1459s] [hotspot] | normalized |       2289.67 |       2302.56 |
[05/04 15:44:30   1459s] [hotspot] +------------+---------------+---------------+
[05/04 15:44:30   1459s] Local HotSpot Analysis: normalized max congestion hotspot area = 2289.67, normalized total congestion hotspot area = 2302.56 (area is in unit of 4 std-cell row bins)
[05/04 15:44:30   1459s] [hotspot] max/total 2289.67/2302.56, big hotspot (>10) total 2300.33
[05/04 15:44:30   1459s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:44:30   1459s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:44:30   1459s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:44:30   1459s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:44:30   1459s] [hotspot] |  1  |     1.20     1.20   750.00   750.00 |     2302.00   |
[05/04 15:44:30   1459s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:44:30   1459s] [hotspot] |  2  |    44.40   706.80    73.20   735.60 |        3.11   |
[05/04 15:44:30   1459s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:44:30   1459s] Top 2 hotspots total area: 2305.11
[05/04 15:44:30   1459s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2718.0M, EPOCH TIME: 1714851870.028273
[05/04 15:44:30   1459s] 
[05/04 15:44:30   1459s] === incrementalPlace Internal Loop 2 ===
[05/04 15:44:30   1459s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/04 15:44:30   1459s] OPERPROF: Starting IPInitSPData at level 1, MEM:2718.0M, EPOCH TIME: 1714851870.031286
[05/04 15:44:30   1459s] Processing tracks to init pin-track alignment.
[05/04 15:44:30   1459s] z: 2, totalTracks: 1
[05/04 15:44:30   1459s] z: 4, totalTracks: 1
[05/04 15:44:30   1459s] z: 6, totalTracks: 1
[05/04 15:44:30   1459s] z: 8, totalTracks: 1
[05/04 15:44:30   1459s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:44:30   1459s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2718.0M, EPOCH TIME: 1714851870.047709
[05/04 15:44:30   1459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:30   1459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:44:30   1459s] 
[05/04 15:44:30   1459s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:44:30   1459s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:2718.0M, EPOCH TIME: 1714851870.075933
[05/04 15:44:30   1459s] OPERPROF:   Starting post-place ADS at level 2, MEM:2718.0M, EPOCH TIME: 1714851870.076066
[05/04 15:44:30   1460s] ADSU 0.303 -> 0.303. site 378225.000 -> 378225.000. GS 28.800
[05/04 15:44:30   1460s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.051, REAL:0.051, MEM:2718.0M, EPOCH TIME: 1714851870.127257
[05/04 15:44:30   1460s] OPERPROF:   Starting spMPad at level 2, MEM:2677.0M, EPOCH TIME: 1714851870.129758
[05/04 15:44:30   1460s] OPERPROF:     Starting spContextMPad at level 3, MEM:2677.0M, EPOCH TIME: 1714851870.130952
[05/04 15:44:30   1460s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2677.0M, EPOCH TIME: 1714851870.131013
[05/04 15:44:30   1460s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.010, MEM:2677.0M, EPOCH TIME: 1714851870.140039
[05/04 15:44:30   1460s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2677.0M, EPOCH TIME: 1714851870.148724
[05/04 15:44:30   1460s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.002, REAL:0.001, MEM:2677.0M, EPOCH TIME: 1714851870.150222
[05/04 15:44:30   1460s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2677.0M, EPOCH TIME: 1714851870.152390
[05/04 15:44:30   1460s] no activity file in design. spp won't run.
[05/04 15:44:30   1460s] [spp] 0
[05/04 15:44:30   1460s] [adp] 0:1:1:3
[05/04 15:44:30   1460s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.008, REAL:0.008, MEM:2677.0M, EPOCH TIME: 1714851870.160233
[05/04 15:44:30   1460s] SP #FI/SF FL/PI 0/0 13788/0
[05/04 15:44:30   1460s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.132, REAL:0.132, MEM:2677.0M, EPOCH TIME: 1714851870.163627
[05/04 15:44:30   1460s] OPERPROF: Starting CDPad at level 1, MEM:2677.0M, EPOCH TIME: 1714851870.177245
[05/04 15:44:30   1460s] 3DP is on.
[05/04 15:44:30   1460s] 3DP (1, 3) DPT Adjust 1. 1.349, 1.334, delta 0.015. WS budget 1000.0000. useSoftMinPad 1, softMinPadScale 0
[05/04 15:44:30   1460s] CDPadU 0.758 -> 0.861. R=0.303, N=13788, GS=3.600
[05/04 15:44:30   1460s] OPERPROF: Finished CDPad at level 1, CPU:0.293, REAL:0.295, MEM:2677.0M, EPOCH TIME: 1714851870.472181
[05/04 15:44:30   1460s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:44:30   1460s] no activity file in design. spp won't run.
[05/04 15:44:30   1460s] 
[05/04 15:44:30   1460s] AB Est...
[05/04 15:44:30   1460s] OPERPROF: Starting npPlace at level 1, MEM:2679.0M, EPOCH TIME: 1714851870.565888
[05/04 15:44:30   1460s] OPERPROF: Finished npPlace at level 1, CPU:0.066, REAL:0.067, MEM:2695.2M, EPOCH TIME: 1714851870.632620
[05/04 15:44:30   1460s] Iteration  4: Skipped, with CDP Off
[05/04 15:44:30   1460s] 
[05/04 15:44:30   1460s] AB Est...
[05/04 15:44:30   1460s] OPERPROF: Starting npPlace at level 1, MEM:2695.2M, EPOCH TIME: 1714851870.669945
[05/04 15:44:30   1460s] OPERPROF: Finished npPlace at level 1, CPU:0.064, REAL:0.064, MEM:2695.2M, EPOCH TIME: 1714851870.733944
[05/04 15:44:30   1460s] Iteration  5: Skipped, with CDP Off
[05/04 15:44:30   1460s] 
[05/04 15:44:30   1460s] AB Est...
[05/04 15:44:30   1460s] OPERPROF: Starting npPlace at level 1, MEM:2695.2M, EPOCH TIME: 1714851870.771602
[05/04 15:44:30   1460s] OPERPROF: Finished npPlace at level 1, CPU:0.065, REAL:0.065, MEM:2695.2M, EPOCH TIME: 1714851870.836853
[05/04 15:44:30   1460s] Iteration  6: Skipped, with CDP Off
[05/04 15:44:30   1460s] 
[05/04 15:44:30   1460s] AB Est...
[05/04 15:44:30   1460s] OPERPROF: Starting npPlace at level 1, MEM:2695.2M, EPOCH TIME: 1714851870.874576
[05/04 15:44:30   1460s] AB param 43.2% (5959/13788).
[05/04 15:44:30   1460s] OPERPROF: Finished npPlace at level 1, CPU:0.066, REAL:0.067, MEM:2695.2M, EPOCH TIME: 1714851870.941129
[05/04 15:44:30   1460s] AB WA 0.44. HSB #SP 0
[05/04 15:44:30   1460s] AB On.
[05/04 15:44:30   1460s] no activity file in design. spp won't run.
[05/04 15:44:30   1460s] NP #FI/FS/SF FL/PI: 7829/0/7829 5959/0
[05/04 15:44:31   1460s] no activity file in design. spp won't run.
[05/04 15:44:31   1461s] OPERPROF: Starting npPlace at level 1, MEM:2695.2M, EPOCH TIME: 1714851871.094241
[05/04 15:44:36   1466s] Iteration  7: Total net bbox = 3.838e+05 (1.46e+05 2.37e+05)
[05/04 15:44:36   1466s]               Est.  stn bbox = 4.137e+05 (1.62e+05 2.52e+05)
[05/04 15:44:36   1466s]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 2719.2M
[05/04 15:44:36   1466s] OPERPROF: Finished npPlace at level 1, CPU:5.552, REAL:5.549, MEM:2719.2M, EPOCH TIME: 1714851876.642934
[05/04 15:44:36   1466s] 
[05/04 15:44:36   1466s] AB Est...
[05/04 15:44:36   1466s] no activity file in design. spp won't run.
[05/04 15:44:36   1466s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:44:36   1466s] no activity file in design. spp won't run.
[05/04 15:44:36   1466s] OPERPROF: Starting npPlace at level 1, MEM:2703.2M, EPOCH TIME: 1714851876.760968
[05/04 15:44:36   1466s] AB param 100.0% (13788/13788).
[05/04 15:44:36   1466s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.070, MEM:2692.3M, EPOCH TIME: 1714851876.831384
[05/04 15:44:36   1466s] AB WA 1.00. HSB #SP 0
[05/04 15:44:36   1466s] AB Full.
[05/04 15:44:36   1466s] OPERPROF: Starting npPlace at level 1, MEM:2692.3M, EPOCH TIME: 1714851876.950719
[05/04 15:45:10   1500s] Iteration  8: Total net bbox = 8.592e+05 (3.45e+05 5.15e+05)
[05/04 15:45:10   1500s]               Est.  stn bbox = 9.166e+05 (3.73e+05 5.44e+05)
[05/04 15:45:10   1500s]               cpu = 0:00:33.6 real = 0:00:34.0 mem = 2705.4M
[05/04 15:45:10   1500s] OPERPROF: Finished npPlace at level 1, CPU:33.651, REAL:33.765, MEM:2705.4M, EPOCH TIME: 1714851910.716056
[05/04 15:45:10   1500s] Legalizing MH Cells... 0 / 0 (level 6)
[05/04 15:45:10   1500s] No instances found in the vector
[05/04 15:45:10   1500s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2705.4M, DRC: 0)
[05/04 15:45:10   1500s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:45:10   1500s] no activity file in design. spp won't run.
[05/04 15:45:10   1500s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:45:10   1500s] no activity file in design. spp won't run.
[05/04 15:45:10   1500s] OPERPROF: Starting npPlace at level 1, MEM:2705.4M, EPOCH TIME: 1714851910.915315
[05/04 15:45:48   1537s] Iteration  9: Total net bbox = 8.563e+05 (3.43e+05 5.13e+05)
[05/04 15:45:48   1537s]               Est.  stn bbox = 9.135e+05 (3.71e+05 5.42e+05)
[05/04 15:45:48   1537s]               cpu = 0:00:37.1 real = 0:00:38.0 mem = 2713.5M
[05/04 15:45:48   1537s] OPERPROF: Finished npPlace at level 1, CPU:37.180, REAL:37.311, MEM:2713.5M, EPOCH TIME: 1714851948.225846
[05/04 15:45:48   1537s] Legalizing MH Cells... 0 / 0 (level 7)
[05/04 15:45:48   1537s] No instances found in the vector
[05/04 15:45:48   1537s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2713.5M, DRC: 0)
[05/04 15:45:48   1537s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:45:48   1537s] no activity file in design. spp won't run.
[05/04 15:45:48   1537s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:45:48   1538s] no activity file in design. spp won't run.
[05/04 15:45:48   1538s] OPERPROF: Starting npPlace at level 1, MEM:2713.5M, EPOCH TIME: 1714851948.425587
[05/04 15:46:04   1554s] Iteration 10: Total net bbox = 8.655e+05 (3.47e+05 5.19e+05)
[05/04 15:46:04   1554s]               Est.  stn bbox = 9.230e+05 (3.75e+05 5.48e+05)
[05/04 15:46:04   1554s]               cpu = 0:00:16.5 real = 0:00:16.0 mem = 2737.9M
[05/04 15:46:04   1554s] OPERPROF: Finished npPlace at level 1, CPU:16.509, REAL:16.551, MEM:2737.9M, EPOCH TIME: 1714851964.976145
[05/04 15:46:05   1554s] Legalizing MH Cells... 0 / 0 (level 8)
[05/04 15:46:05   1554s] No instances found in the vector
[05/04 15:46:05   1554s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2737.9M, DRC: 0)
[05/04 15:46:05   1554s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:46:05   1554s] no activity file in design. spp won't run.
[05/04 15:46:05   1554s] NP #FI/FS/SF FL/PI: 0/0/0 13788/0
[05/04 15:46:05   1554s] no activity file in design. spp won't run.
[05/04 15:46:05   1554s] OPERPROF: Starting npPlace at level 1, MEM:2737.9M, EPOCH TIME: 1714851965.176576
[05/04 15:46:05   1554s] GP RA stats: MHOnly 0 nrInst 13788 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/04 15:46:11   1561s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2736.9M, EPOCH TIME: 1714851971.710995
[05/04 15:46:11   1561s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2736.9M, EPOCH TIME: 1714851971.711161
[05/04 15:46:11   1561s] Iteration 11: Total net bbox = 8.482e+05 (3.32e+05 5.16e+05)
[05/04 15:46:11   1561s]               Est.  stn bbox = 9.042e+05 (3.60e+05 5.45e+05)
[05/04 15:46:11   1561s]               cpu = 0:00:06.5 real = 0:00:06.0 mem = 2736.9M
[05/04 15:46:11   1561s] OPERPROF: Finished npPlace at level 1, CPU:6.503, REAL:6.539, MEM:2736.9M, EPOCH TIME: 1714851971.715687
[05/04 15:46:11   1561s] Legalizing MH Cells... 0 / 0 (level 9)
[05/04 15:46:11   1561s] No instances found in the vector
[05/04 15:46:11   1561s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2720.9M, DRC: 0)
[05/04 15:46:11   1561s] 0 (out of 0) MH cells were successfully legalized.
[05/04 15:46:11   1561s] Move report: Timing Driven Placement moves 13788 insts, mean move: 34.22 um, max move: 315.81 um 
[05/04 15:46:11   1561s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/U47): (276.00, 696.00) --> (577.42, 710.39)
[05/04 15:46:11   1561s] no activity file in design. spp won't run.
[05/04 15:46:11   1561s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2720.9M, EPOCH TIME: 1714851971.769101
[05/04 15:46:11   1561s] Saved padding area to DB
[05/04 15:46:11   1561s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2720.9M, EPOCH TIME: 1714851971.771265
[05/04 15:46:11   1561s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.006, REAL:0.006, MEM:2720.9M, EPOCH TIME: 1714851971.777687
[05/04 15:46:11   1561s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2720.9M, EPOCH TIME: 1714851971.783209
[05/04 15:46:11   1561s] *Info(CAP): clkGateAware moves 7 insts, mean move: 31.66 um, max move: 63.22 um
[05/04 15:46:11   1561s] *Info(CAP): max move on inst (u_ibex_core/cs_registers_i/u_dcsr_csr/clk_gate_rdata_q_reg/main_gate): (479.41, 703.20) --> (469.23, 650.15)
[05/04 15:46:11   1561s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.009, REAL:0.009, MEM:2720.9M, EPOCH TIME: 1714851971.792252
[05/04 15:46:11   1561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:11   1561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:11   1561s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2720.9M, EPOCH TIME: 1714851971.795544
[05/04 15:46:11   1561s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2720.9M, EPOCH TIME: 1714851971.795689
[05/04 15:46:11   1561s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.028, REAL:0.029, MEM:2720.9M, EPOCH TIME: 1714851971.797735
[05/04 15:46:11   1561s] 
[05/04 15:46:11   1561s] Finished Incremental Placement (cpu=0:01:41, real=0:01:41, mem=2720.9M)
[05/04 15:46:11   1561s] CongRepair sets shifter mode to gplace
[05/04 15:46:11   1561s] TDRefine: refinePlace mode is spiral
[05/04 15:46:11   1561s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2720.9M, EPOCH TIME: 1714851971.797884
[05/04 15:46:11   1561s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2720.9M, EPOCH TIME: 1714851971.797902
[05/04 15:46:11   1561s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2720.9M, EPOCH TIME: 1714851971.797932
[05/04 15:46:11   1561s] Processing tracks to init pin-track alignment.
[05/04 15:46:11   1561s] z: 2, totalTracks: 1
[05/04 15:46:11   1561s] z: 4, totalTracks: 1
[05/04 15:46:11   1561s] z: 6, totalTracks: 1
[05/04 15:46:11   1561s] z: 8, totalTracks: 1
[05/04 15:46:11   1561s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:46:11   1561s] All LLGs are deleted
[05/04 15:46:11   1561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:11   1561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:11   1561s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2720.9M, EPOCH TIME: 1714851971.811630
[05/04 15:46:11   1561s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2720.9M, EPOCH TIME: 1714851971.811802
[05/04 15:46:11   1561s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2720.9M, EPOCH TIME: 1714851971.816019
[05/04 15:46:11   1561s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:11   1561s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:11   1561s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2720.9M, EPOCH TIME: 1714851971.816862
[05/04 15:46:11   1561s] Max number of tech site patterns supported in site array is 256.
[05/04 15:46:11   1561s] Core basic site is IBM13SITE
[05/04 15:46:11   1561s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2720.9M, EPOCH TIME: 1714851971.836454
[05/04 15:46:11   1561s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:46:11   1561s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:46:11   1561s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.017, REAL:0.017, MEM:2720.9M, EPOCH TIME: 1714851971.853613
[05/04 15:46:11   1561s] Fast DP-INIT is on for default
[05/04 15:46:11   1561s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:46:11   1561s] Atter site array init, number of instance map data is 0.
[05/04 15:46:11   1561s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.045, REAL:0.045, MEM:2720.9M, EPOCH TIME: 1714851971.862105
[05/04 15:46:11   1561s] 
[05/04 15:46:11   1561s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:11   1561s] OPERPROF:         Starting CMU at level 5, MEM:2720.9M, EPOCH TIME: 1714851971.865862
[05/04 15:46:11   1561s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2720.9M, EPOCH TIME: 1714851971.867059
[05/04 15:46:11   1561s] 
[05/04 15:46:11   1561s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:46:11   1561s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.053, REAL:0.053, MEM:2720.9M, EPOCH TIME: 1714851971.869511
[05/04 15:46:11   1561s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2720.9M, EPOCH TIME: 1714851971.869574
[05/04 15:46:11   1561s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2720.9M, EPOCH TIME: 1714851971.869850
[05/04 15:46:11   1561s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2720.9MB).
[05/04 15:46:11   1561s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.074, REAL:0.075, MEM:2720.9M, EPOCH TIME: 1714851971.872785
[05/04 15:46:11   1561s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.075, REAL:0.075, MEM:2720.9M, EPOCH TIME: 1714851971.872808
[05/04 15:46:11   1561s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.8
[05/04 15:46:11   1561s] OPERPROF:   Starting RefinePlace at level 2, MEM:2720.9M, EPOCH TIME: 1714851971.872835
[05/04 15:46:11   1561s] *** Starting refinePlace (0:26:01 mem=2720.9M) ***
[05/04 15:46:11   1561s] Total net bbox length = 8.593e+05 (3.410e+05 5.184e+05) (ext = 4.215e+04)
[05/04 15:46:11   1561s] 
[05/04 15:46:11   1561s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:11   1561s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:46:11   1561s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:11   1561s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:11   1561s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2720.9M, EPOCH TIME: 1714851971.907699
[05/04 15:46:11   1561s] Starting refinePlace ...
[05/04 15:46:11   1561s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:11   1561s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:11   1561s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2720.9M, EPOCH TIME: 1714851971.948917
[05/04 15:46:11   1561s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:46:11   1561s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2720.9M, EPOCH TIME: 1714851971.949037
[05/04 15:46:11   1561s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2720.9M, EPOCH TIME: 1714851971.949320
[05/04 15:46:11   1561s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2720.9M, EPOCH TIME: 1714851971.949350
[05/04 15:46:11   1561s] DDP markSite nrRow 205 nrJob 205
[05/04 15:46:11   1561s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:2720.9M, EPOCH TIME: 1714851971.950843
[05/04 15:46:11   1561s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.002, MEM:2720.9M, EPOCH TIME: 1714851971.950904
[05/04 15:46:11   1561s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/04 15:46:11   1561s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2720.9M, EPOCH TIME: 1714851971.974595
[05/04 15:46:11   1561s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2720.9M, EPOCH TIME: 1714851971.974686
[05/04 15:46:11   1561s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.007, REAL:0.008, MEM:2720.9M, EPOCH TIME: 1714851971.982202
[05/04 15:46:11   1561s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:46:11   1561s]  ** Cut row section real time 0:00:00.0.
[05/04 15:46:11   1561s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.008, REAL:0.008, MEM:2720.9M, EPOCH TIME: 1714851971.982381
[05/04 15:46:12   1561s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:46:12   1561s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2720.9MB) @(0:26:02 - 0:26:02).
[05/04 15:46:12   1561s] Move report: preRPlace moves 13787 insts, mean move: 0.28 um, max move: 9.06 um 
[05/04 15:46:12   1561s] 	Max move on inst (u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/U1915): (594.55, 75.59) --> (598.80, 80.40)
[05/04 15:46:12   1561s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TS
[05/04 15:46:12   1561s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:46:12   1561s] Placement tweakage begins.
[05/04 15:46:12   1561s] wire length = 9.162e+05
[05/04 15:46:13   1562s] wire length = 8.964e+05
[05/04 15:46:13   1562s] Placement tweakage ends.
[05/04 15:46:13   1562s] Move report: tweak moves 1807 insts, mean move: 5.01 um, max move: 38.00 um 
[05/04 15:46:13   1562s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/U94): (268.80, 580.80) --> (306.80, 580.80)
[05/04 15:46:13   1562s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=2720.9MB) @(0:26:02 - 0:26:03).
[05/04 15:46:13   1562s] 
[05/04 15:46:13   1562s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:46:14   1563s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:46:14   1563s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:46:14   1563s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:46:14   1563s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:01.0)
[05/04 15:46:14   1563s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:46:14   1563s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2688.9MB) @(0:26:03 - 0:26:04).
[05/04 15:46:14   1563s] Move report: Detail placement moves 13787 insts, mean move: 0.89 um, max move: 39.09 um 
[05/04 15:46:14   1563s] 	Max move on inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/U94): (269.27, 582.36) --> (306.80, 580.80)
[05/04 15:46:14   1563s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2688.9MB
[05/04 15:46:14   1563s] Statistics of distance of Instance movement in refine placement:
[05/04 15:46:14   1563s]   maximum (X+Y) =        39.09 um
[05/04 15:46:14   1563s]   inst (u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/U94) with max move: (269.271, 582.36) -> (306.8, 580.8)
[05/04 15:46:14   1563s]   mean    (X+Y) =         0.89 um
[05/04 15:46:14   1563s] Total instances flipped for legalization: 1
[05/04 15:46:14   1563s] Summary Report:
[05/04 15:46:14   1563s] Instances move: 13787 (out of 13788 movable)
[05/04 15:46:14   1563s] Instances flipped: 1
[05/04 15:46:14   1563s] Mean displacement: 0.89 um
[05/04 15:46:14   1563s] Max displacement: 39.09 um (Instance: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/U94) (269.271, 582.36) -> (306.8, 580.8)
[05/04 15:46:14   1563s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TS
[05/04 15:46:14   1563s] Total instances moved : 13787
[05/04 15:46:14   1563s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.256, REAL:2.264, MEM:2688.9M, EPOCH TIME: 1714851974.171635
[05/04 15:46:14   1563s] Total net bbox length = 8.443e+05 (3.266e+05 5.177e+05) (ext = 4.225e+04)
[05/04 15:46:14   1563s] Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2688.9MB
[05/04 15:46:14   1563s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:03.0, mem=2688.9MB) @(0:26:01 - 0:26:04).
[05/04 15:46:14   1563s] *** Finished refinePlace (0:26:04 mem=2688.9M) ***
[05/04 15:46:14   1563s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.8
[05/04 15:46:14   1563s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.300, REAL:2.308, MEM:2688.9M, EPOCH TIME: 1714851974.180718
[05/04 15:46:14   1563s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2688.9M, EPOCH TIME: 1714851974.180747
[05/04 15:46:14   1563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13788).
[05/04 15:46:14   1563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:14   1563s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:14   1563s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:14   1563s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.047, REAL:0.047, MEM:2664.9M, EPOCH TIME: 1714851974.228014
[05/04 15:46:14   1563s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.422, REAL:2.430, MEM:2664.9M, EPOCH TIME: 1714851974.228138
[05/04 15:46:14   1563s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2664.9M, EPOCH TIME: 1714851974.228740
[05/04 15:46:14   1563s] Starting Early Global Route congestion estimation: mem = 2664.9M
[05/04 15:46:14   1563s] (I)      ==================== Layers =====================
[05/04 15:46:14   1563s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:14   1563s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:46:14   1563s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:14   1563s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:46:14   1563s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:46:14   1563s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:46:14   1563s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:46:14   1563s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:46:14   1563s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:46:14   1563s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:46:14   1563s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:46:14   1563s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:14   1563s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:46:14   1563s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:46:14   1563s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:46:14   1563s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:14   1563s] (I)      Started Import and model ( Curr Mem: 2664.89 MB )
[05/04 15:46:14   1563s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:14   1563s] (I)      == Non-default Options ==
[05/04 15:46:14   1563s] (I)      Maximum routing layer                              : 3
[05/04 15:46:14   1563s] (I)      Minimum routing layer                              : 1
[05/04 15:46:14   1563s] (I)      Number of threads                                  : 1
[05/04 15:46:14   1563s] (I)      Use non-blocking free Dbs wires                    : false
[05/04 15:46:14   1563s] (I)      Method to set GCell size                           : row
[05/04 15:46:14   1563s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:46:14   1563s] (I)      Use row-based GCell size
[05/04 15:46:14   1563s] (I)      Use row-based GCell align
[05/04 15:46:14   1563s] (I)      layer 0 area = 89000
[05/04 15:46:14   1563s] (I)      layer 1 area = 120000
[05/04 15:46:14   1563s] (I)      layer 2 area = 120000
[05/04 15:46:14   1563s] (I)      GCell unit size   : 3600
[05/04 15:46:14   1563s] (I)      GCell multiplier  : 1
[05/04 15:46:14   1563s] (I)      GCell row height  : 3600
[05/04 15:46:14   1563s] (I)      Actual row height : 3600
[05/04 15:46:14   1563s] (I)      GCell align ref   : 8400 8400
[05/04 15:46:14   1563s] [NR-eGR] Track table information for default rule: 
[05/04 15:46:14   1563s] [NR-eGR] M1 has single uniform track structure
[05/04 15:46:14   1563s] [NR-eGR] M2 has single uniform track structure
[05/04 15:46:14   1563s] [NR-eGR] M3 has single uniform track structure
[05/04 15:46:14   1563s] [NR-eGR] MQ has single uniform track structure
[05/04 15:46:14   1563s] [NR-eGR] MG has single uniform track structure
[05/04 15:46:14   1563s] [NR-eGR] LY has single uniform track structure
[05/04 15:46:14   1563s] [NR-eGR] E1 has single uniform track structure
[05/04 15:46:14   1563s] [NR-eGR] MA has single uniform track structure
[05/04 15:46:14   1563s] (I)      ============== Default via ===============
[05/04 15:46:14   1563s] (I)      +---+------------------+-----------------+
[05/04 15:46:14   1563s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:46:14   1563s] (I)      +---+------------------+-----------------+
[05/04 15:46:14   1563s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/04 15:46:14   1563s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/04 15:46:14   1563s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/04 15:46:14   1563s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:46:14   1563s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:46:14   1563s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/04 15:46:14   1563s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:46:14   1563s] (I)      +---+------------------+-----------------+
[05/04 15:46:14   1563s] [NR-eGR] Read 130039 PG shapes
[05/04 15:46:14   1563s] [NR-eGR] Read 0 clock shapes
[05/04 15:46:14   1563s] [NR-eGR] Read 0 other shapes
[05/04 15:46:14   1563s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:46:14   1563s] [NR-eGR] #Instance Blockages : 498419
[05/04 15:46:14   1563s] [NR-eGR] #PG Blockages       : 130039
[05/04 15:46:14   1563s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:46:14   1563s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:46:14   1563s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:46:14   1563s] [NR-eGR] #Other Blockages    : 0
[05/04 15:46:14   1563s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:46:14   1563s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:46:14   1563s] [NR-eGR] Read 14256 nets ( ignored 0 )
[05/04 15:46:14   1563s] (I)      early_global_route_priority property id does not exist.
[05/04 15:46:14   1563s] (I)      Read Num Blocks=628458  Num Prerouted Wires=0  Num CS=0
[05/04 15:46:14   1564s] (I)      Layer 0 (H) : #blockages 524478 : #preroutes 0
[05/04 15:46:14   1564s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:46:14   1564s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:46:14   1564s] (I)      Number of ignored nets                =      0
[05/04 15:46:14   1564s] (I)      Number of connected nets              =      0
[05/04 15:46:14   1564s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:46:14   1564s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:46:14   1564s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:46:14   1564s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:46:14   1564s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:46:14   1564s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:46:14   1564s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:46:14   1564s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:46:14   1564s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:46:14   1564s] [NR-eGR] There are 65 clock nets ( 65 with NDR ).
[05/04 15:46:14   1564s] (I)      Ndr track 0 does not exist
[05/04 15:46:14   1564s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:46:14   1564s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:46:14   1564s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:46:14   1564s] (I)      Site width          :   400  (dbu)
[05/04 15:46:14   1564s] (I)      Row height          :  3600  (dbu)
[05/04 15:46:14   1564s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:46:14   1564s] (I)      GCell width         :  3600  (dbu)
[05/04 15:46:14   1564s] (I)      GCell height        :  3600  (dbu)
[05/04 15:46:14   1564s] (I)      Grid                :   210   210     3
[05/04 15:46:14   1564s] (I)      Layer numbers       :     1     2     3
[05/04 15:46:14   1564s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:46:14   1564s] (I)      Horizontal capacity :  3600     0  3600
[05/04 15:46:14   1564s] (I)      Default wire width  :   160   200   200
[05/04 15:46:14   1564s] (I)      Default wire space  :   160   200   200
[05/04 15:46:14   1564s] (I)      Default wire pitch  :   320   400   400
[05/04 15:46:14   1564s] (I)      Default pitch size  :   400   400   400
[05/04 15:46:14   1564s] (I)      First track coord   :   200   200   200
[05/04 15:46:14   1564s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/04 15:46:14   1564s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:46:14   1564s] (I)      Num of masks        :     1     1     1
[05/04 15:46:14   1564s] (I)      Num of trim masks   :     0     0     0
[05/04 15:46:14   1564s] (I)      --------------------------------------------------------
[05/04 15:46:14   1564s] 
[05/04 15:46:14   1564s] [NR-eGR] ============ Routing rule table ============
[05/04 15:46:14   1564s] [NR-eGR] Rule id: 0  Nets: 14256
[05/04 15:46:14   1564s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/04 15:46:14   1564s] (I)                    Layer    1    2    3 
[05/04 15:46:14   1564s] (I)                    Pitch  800  800  800 
[05/04 15:46:14   1564s] (I)             #Used tracks    2    2    2 
[05/04 15:46:14   1564s] (I)       #Fully used tracks    1    1    1 
[05/04 15:46:14   1564s] [NR-eGR] ========================================
[05/04 15:46:14   1564s] [NR-eGR] 
[05/04 15:46:14   1564s] (I)      =============== Blocked Tracks ===============
[05/04 15:46:14   1564s] (I)      +-------+---------+----------+---------------+
[05/04 15:46:14   1564s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:46:14   1564s] (I)      +-------+---------+----------+---------------+
[05/04 15:46:14   1564s] (I)      |     1 |  396270 |   283495 |        71.54% |
[05/04 15:46:14   1564s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:46:14   1564s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:46:14   1564s] (I)      +-------+---------+----------+---------------+
[05/04 15:46:14   1564s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2704.01 MB )
[05/04 15:46:14   1564s] (I)      Reset routing kernel
[05/04 15:46:14   1564s] (I)      Started Global Routing ( Curr Mem: 2704.01 MB )
[05/04 15:46:14   1564s] (I)      totalPins=47446  totalGlobalPin=46566 (98.15%)
[05/04 15:46:14   1564s] (I)      total 2D Cap : 701556 = (439247 H, 262309 V)
[05/04 15:46:14   1564s] [NR-eGR] Layer group 1: route 14256 net(s) in layer range [1, 3]
[05/04 15:46:14   1564s] (I)      
[05/04 15:46:14   1564s] (I)      ============  Phase 1a Route ============
[05/04 15:46:14   1564s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:46:14   1564s] (I)      Usage: 243376 = (94855 H, 148521 V) = (21.59% H, 56.62% V) = (3.415e+05um H, 5.347e+05um V)
[05/04 15:46:14   1564s] (I)      
[05/04 15:46:14   1564s] (I)      ============  Phase 1b Route ============
[05/04 15:46:14   1564s] (I)      Usage: 244407 = (95521 H, 148886 V) = (21.75% H, 56.76% V) = (3.439e+05um H, 5.360e+05um V)
[05/04 15:46:14   1564s] (I)      Overflow of layer group 1: 19.92% H + 89.45% V. EstWL: 8.798652e+05um
[05/04 15:46:14   1564s] (I)      Congestion metric : 19.92%H 89.45%V, 109.37%HV
[05/04 15:46:14   1564s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:46:14   1564s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 19.92% H + 89.45% V. 
[05/04 15:46:14   1564s] (I)      
[05/04 15:46:14   1564s] (I)      ============  Phase 1c Route ============
[05/04 15:46:14   1564s] (I)      Level2 Grid: 42 x 42
[05/04 15:46:14   1564s] (I)      Usage: 244407 = (95521 H, 148886 V) = (21.75% H, 56.76% V) = (3.439e+05um H, 5.360e+05um V)
[05/04 15:46:14   1564s] (I)      
[05/04 15:46:14   1564s] (I)      ============  Phase 1d Route ============
[05/04 15:46:14   1564s] (I)      Usage: 244407 = (95521 H, 148886 V) = (21.75% H, 56.76% V) = (3.439e+05um H, 5.360e+05um V)
[05/04 15:46:14   1564s] (I)      
[05/04 15:46:14   1564s] (I)      ============  Phase 1e Route ============
[05/04 15:46:14   1564s] (I)      Usage: 244407 = (95521 H, 148886 V) = (21.75% H, 56.76% V) = (3.439e+05um H, 5.360e+05um V)
[05/04 15:46:14   1564s] [NR-eGR] Early Global Route overflow of layer group 1: 19.92% H + 89.45% V. EstWL: 8.798652e+05um
[05/04 15:46:14   1564s] (I)      
[05/04 15:46:14   1564s] (I)      ============  Phase 1l Route ============
[05/04 15:46:14   1564s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:46:14   1564s] (I)      Layer  1:     128559      1102       261      161739      233271    (40.95%) 
[05/04 15:46:14   1564s] (I)      Layer  2:     275437    310135     76193           0      395010    ( 0.00%) 
[05/04 15:46:14   1564s] (I)      Layer  3:     325379    183932     14020           0      395010    ( 0.00%) 
[05/04 15:46:14   1564s] (I)      Total:        729375    495169     90474      161739     1023291    (13.65%) 
[05/04 15:46:14   1564s] (I)      
[05/04 15:46:14   1564s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:46:14   1564s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:46:14   1564s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:46:14   1564s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[05/04 15:46:14   1564s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:46:14   1564s] [NR-eGR]      M1 ( 1)       159( 0.61%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.61%) 
[05/04 15:46:14   1564s] [NR-eGR]      M2 ( 2)     19776(45.06%)      4247( 9.68%)       309( 0.70%)         9( 0.02%)   (55.46%) 
[05/04 15:46:14   1564s] [NR-eGR]      M3 ( 3)      4274( 9.74%)       789( 1.80%)        71( 0.16%)         4( 0.01%)   (11.71%) 
[05/04 15:46:14   1564s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:46:14   1564s] [NR-eGR]        Total     24209(21.29%)      5036( 4.43%)       380( 0.33%)        13( 0.01%)   (26.07%) 
[05/04 15:46:14   1564s] [NR-eGR] 
[05/04 15:46:14   1564s] (I)      Finished Global Routing ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 2712.01 MB )
[05/04 15:46:14   1564s] (I)      total 2D Cap : 729119 = (458174 H, 270945 V)
[05/04 15:46:14   1564s] [NR-eGR] Overflow after Early Global Route 8.32% H + 55.19% V
[05/04 15:46:14   1564s] Early Global Route congestion estimation runtime: 0.62 seconds, mem = 2712.0M
[05/04 15:46:14   1564s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.614, REAL:0.617, MEM:2712.0M, EPOCH TIME: 1714851974.845318
[05/04 15:46:14   1564s] OPERPROF: Starting HotSpotCal at level 1, MEM:2712.0M, EPOCH TIME: 1714851974.845348
[05/04 15:46:14   1564s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:14   1564s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:46:14   1564s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:14   1564s] [hotspot] | normalized |       2464.67 |       2465.11 |
[05/04 15:46:14   1564s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:14   1564s] Local HotSpot Analysis: normalized max congestion hotspot area = 2464.67, normalized total congestion hotspot area = 2465.11 (area is in unit of 4 std-cell row bins)
[05/04 15:46:14   1564s] [hotspot] max/total 2464.67/2465.11, big hotspot (>10) total 2464.67
[05/04 15:46:14   1564s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:46:14   1564s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:14   1564s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:46:14   1564s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:14   1564s] [hotspot] |  1  |     1.20     1.20   750.00   750.00 |     2465.11   |
[05/04 15:46:14   1564s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:14   1564s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2728.0M, EPOCH TIME: 1714851974.855745
[05/04 15:46:14   1564s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2728.0M, EPOCH TIME: 1714851974.855846
[05/04 15:46:14   1564s] Starting Early Global Route wiring: mem = 2728.0M
[05/04 15:46:14   1564s] (I)      ============= Track Assignment ============
[05/04 15:46:14   1564s] (I)      Started Track Assignment (1T) ( Curr Mem: 2728.01 MB )
[05/04 15:46:14   1564s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[05/04 15:46:14   1564s] (I)      Run Multi-thread track assignment
[05/04 15:46:15   1564s] (I)      Finished Track Assignment (1T) ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2728.01 MB )
[05/04 15:46:15   1564s] (I)      Started Export ( Curr Mem: 2728.01 MB )
[05/04 15:46:15   1564s] [NR-eGR]             Length (um)   Vias 
[05/04 15:46:15   1564s] [NR-eGR] -------------------------------
[05/04 15:46:15   1564s] [NR-eGR]  M1  (1H)         42028  47557 
[05/04 15:46:15   1564s] [NR-eGR]  M2  (2V)        542163  39158 
[05/04 15:46:15   1564s] [NR-eGR]  M3  (3H)        329000      0 
[05/04 15:46:15   1564s] [NR-eGR]  MQ  (4V)             0      0 
[05/04 15:46:15   1564s] [NR-eGR]  MG  (5H)             0      0 
[05/04 15:46:15   1564s] [NR-eGR]  LY  (6V)             0      0 
[05/04 15:46:15   1564s] [NR-eGR]  E1  (7H)             0      0 
[05/04 15:46:15   1564s] [NR-eGR]  MA  (8V)             0      0 
[05/04 15:46:15   1564s] [NR-eGR] -------------------------------
[05/04 15:46:15   1564s] [NR-eGR]      Total       913190  86715 
[05/04 15:46:15   1564s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:46:15   1564s] [NR-eGR] Total half perimeter of net bounding box: 844296um
[05/04 15:46:15   1564s] [NR-eGR] Total length: 913190um, number of vias: 86715
[05/04 15:46:15   1564s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:46:15   1564s] [NR-eGR] Total eGR-routed clock nets wire length: 35579um, number of vias: 4847
[05/04 15:46:15   1564s] [NR-eGR] --------------------------------------------------------------------------
[05/04 15:46:15   1564s] (I)      Finished Export ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2728.01 MB )
[05/04 15:46:15   1564s] Early Global Route wiring runtime: 0.35 seconds, mem = 2728.0M
[05/04 15:46:15   1564s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.347, REAL:0.349, MEM:2728.0M, EPOCH TIME: 1714851975.204821
[05/04 15:46:15   1564s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:46:15   1564s] 0 delay mode for cte disabled.
[05/04 15:46:15   1564s] SKP cleared!
[05/04 15:46:15   1564s] 
[05/04 15:46:15   1564s] *** Finished incrementalPlace (cpu=0:03:42, real=0:03:43)***
[05/04 15:46:15   1564s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2728.0M, EPOCH TIME: 1714851975.239633
[05/04 15:46:15   1564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:15   1564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:15   1564s] All LLGs are deleted
[05/04 15:46:15   1564s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:15   1564s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:15   1564s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2728.0M, EPOCH TIME: 1714851975.239788
[05/04 15:46:15   1564s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2728.0M, EPOCH TIME: 1714851975.239826
[05/04 15:46:15   1564s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:2657.0M, EPOCH TIME: 1714851975.245042
[05/04 15:46:15   1564s] Start to check current routing status for nets...
[05/04 15:46:15   1564s] All nets are already routed correctly.
[05/04 15:46:15   1564s] End to check current routing status for nets (mem=2657.0M)
[05/04 15:46:15   1564s] Extraction called for design 'ibex_top' of instances=13788 and nets=16513 using extraction engine 'preRoute' .
[05/04 15:46:15   1564s] PreRoute RC Extraction called for design ibex_top.
[05/04 15:46:15   1564s] RC Extraction called in multi-corner(1) mode.
[05/04 15:46:15   1564s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:46:15   1564s] Type 'man IMPEXT-6197' for more detail.
[05/04 15:46:15   1564s] RCMode: PreRoute
[05/04 15:46:15   1564s]       RC Corner Indexes            0   
[05/04 15:46:15   1564s] Capacitance Scaling Factor   : 1.00000 
[05/04 15:46:15   1564s] Resistance Scaling Factor    : 1.00000 
[05/04 15:46:15   1564s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 15:46:15   1564s] Clock Res. Scaling Factor    : 1.00000 
[05/04 15:46:15   1564s] Shrink Factor                : 1.00000
[05/04 15:46:15   1564s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:46:15   1564s] 
[05/04 15:46:15   1564s] Trim Metal Layers:
[05/04 15:46:15   1564s] LayerId::1 widthSet size::1
[05/04 15:46:15   1564s] LayerId::2 widthSet size::1
[05/04 15:46:15   1564s] LayerId::3 widthSet size::1
[05/04 15:46:15   1564s] LayerId::4 widthSet size::1
[05/04 15:46:15   1564s] LayerId::5 widthSet size::1
[05/04 15:46:15   1564s] LayerId::6 widthSet size::1
[05/04 15:46:15   1564s] LayerId::7 widthSet size::1
[05/04 15:46:15   1564s] LayerId::8 widthSet size::1
[05/04 15:46:15   1564s] Updating RC grid for preRoute extraction ...
[05/04 15:46:15   1564s] eee: pegSigSF::1.070000
[05/04 15:46:15   1564s] Initializing multi-corner resistance tables ...
[05/04 15:46:15   1564s] eee: l::1 avDens::0.136714 usedTrk::5426.196544 availTrk::39690.000000 sigTrk::5426.196544
[05/04 15:46:15   1564s] eee: l::2 avDens::0.383213 usedTrk::15175.228273 availTrk::39600.000000 sigTrk::15175.228273
[05/04 15:46:15   1564s] eee: l::3 avDens::0.233341 usedTrk::9261.306474 availTrk::39690.000000 sigTrk::9261.306474
[05/04 15:46:15   1564s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:46:15   1564s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:46:15   1564s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:46:15   1564s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:46:15   1564s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:46:15   1564s] {RT typical_rc 0 3 3 0}
[05/04 15:46:15   1564s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:46:15   1565s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2657.012M)
[05/04 15:46:15   1565s] Compute RC Scale Done ...
[05/04 15:46:15   1565s] **optDesign ... cpu = 0:04:15, real = 0:04:16, mem = 2114.8M, totSessionCpu=0:26:05 **
[05/04 15:46:15   1565s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/04 15:46:15   1565s] #################################################################################
[05/04 15:46:15   1565s] # Design Stage: PostRoute
[05/04 15:46:15   1565s] # Design Name: ibex_top
[05/04 15:46:15   1565s] # Design Mode: 130nm
[05/04 15:46:15   1565s] # Analysis Mode: MMMC OCV 
[05/04 15:46:15   1565s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:46:15   1565s] # Signoff Settings: SI Off 
[05/04 15:46:15   1565s] #################################################################################
[05/04 15:46:16   1566s] Calculate early delays in OCV mode...
[05/04 15:46:16   1566s] Calculate late delays in OCV mode...
[05/04 15:46:16   1566s] Topological Sorting (REAL = 0:00:00.0, MEM = 2666.2M, InitMEM = 2666.2M)
[05/04 15:46:16   1566s] Start delay calculation (fullDC) (1 T). (MEM=2666.22)
[05/04 15:46:16   1566s] End AAE Lib Interpolated Model. (MEM=2674.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:46:19   1568s] Total number of fetched objects 16073
[05/04 15:46:19   1568s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:46:19   1568s] End delay calculation. (MEM=2698.04 CPU=0:00:02.3 REAL=0:00:03.0)
[05/04 15:46:19   1568s] End delay calculation (fullDC). (MEM=2698.04 CPU=0:00:02.7 REAL=0:00:03.0)
[05/04 15:46:19   1568s] *** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 2698.0M) ***
[05/04 15:46:19   1569s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:03:46.8/0:03:47.5 (1.0), totSession cpu/real = 0:26:09.4/0:27:44.7 (0.9), mem = 2706.0M
[05/04 15:46:19   1569s] 
[05/04 15:46:19   1569s] =============================================================================================
[05/04 15:46:19   1569s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.16-s078_1
[05/04 15:46:19   1569s] =============================================================================================
[05/04 15:46:19   1569s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:46:19   1569s] ---------------------------------------------------------------------------------------------
[05/04 15:46:19   1569s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:19   1569s] [ ExtractRC              ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:19   1569s] [ TimingUpdate           ]      4   0:00:01.3  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[05/04 15:46:19   1569s] [ FullDelayCalc          ]      1   0:00:03.3  (   1.5 % )     0:00:03.3 /  0:00:03.3    1.0
[05/04 15:46:19   1569s] [ MISC                   ]          0:03:42.8  (  97.9 % )     0:03:42.8 /  0:03:42.0    1.0
[05/04 15:46:19   1569s] ---------------------------------------------------------------------------------------------
[05/04 15:46:19   1569s]  IncrReplace #1 TOTAL               0:03:47.5  ( 100.0 % )     0:03:47.5 /  0:03:46.8    1.0
[05/04 15:46:19   1569s] ---------------------------------------------------------------------------------------------
[05/04 15:46:19   1569s] 
[05/04 15:46:20   1569s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:46:20   1569s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:46:20   1569s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:46:20   1569s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:46:20   1569s] Deleting Lib Analyzer.
[05/04 15:46:20   1569s] Begin: GigaOpt DRV Optimization
[05/04 15:46:20   1569s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[05/04 15:46:20   1569s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:26:09.9/0:27:45.2 (0.9), mem = 2722.0M
[05/04 15:46:20   1569s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:46:20   1569s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:46:20   1569s] Type 'man IMPECO-560' for more detail.
[05/04 15:46:20   1569s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:46:20   1569s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:46:20   1569s] *Info: 10 ununiquified hinsts
[05/04 15:46:20   1569s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:46:20   1569s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:46:20   1569s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.15
[05/04 15:46:20   1569s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:46:20   1569s] ### Creating PhyDesignMc. totSessionCpu=0:26:10 mem=2722.0M
[05/04 15:46:20   1569s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:46:20   1569s] OPERPROF: Starting DPlace-Init at level 1, MEM:2722.0M, EPOCH TIME: 1714851980.347221
[05/04 15:46:20   1569s] Processing tracks to init pin-track alignment.
[05/04 15:46:20   1569s] z: 2, totalTracks: 1
[05/04 15:46:20   1569s] z: 4, totalTracks: 1
[05/04 15:46:20   1569s] z: 6, totalTracks: 1
[05/04 15:46:20   1569s] z: 8, totalTracks: 1
[05/04 15:46:20   1569s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:46:20   1569s] All LLGs are deleted
[05/04 15:46:20   1569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:20   1569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:20   1569s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2722.0M, EPOCH TIME: 1714851980.361684
[05/04 15:46:20   1569s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2722.0M, EPOCH TIME: 1714851980.361861
[05/04 15:46:20   1569s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2722.0M, EPOCH TIME: 1714851980.366057
[05/04 15:46:20   1569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:20   1569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:20   1569s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2722.0M, EPOCH TIME: 1714851980.366898
[05/04 15:46:20   1569s] Max number of tech site patterns supported in site array is 256.
[05/04 15:46:20   1569s] Core basic site is IBM13SITE
[05/04 15:46:20   1569s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2722.0M, EPOCH TIME: 1714851980.386285
[05/04 15:46:20   1569s] After signature check, allow fast init is true, keep pre-filter is true.
[05/04 15:46:20   1569s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/04 15:46:20   1569s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.017, REAL:0.017, MEM:2722.0M, EPOCH TIME: 1714851980.403769
[05/04 15:46:20   1569s] Fast DP-INIT is on for default
[05/04 15:46:20   1569s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 15:46:20   1569s] Atter site array init, number of instance map data is 0.
[05/04 15:46:20   1569s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.045, REAL:0.045, MEM:2722.0M, EPOCH TIME: 1714851980.412359
[05/04 15:46:20   1569s] 
[05/04 15:46:20   1569s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:20   1569s] OPERPROF:     Starting CMU at level 3, MEM:2722.0M, EPOCH TIME: 1714851980.416165
[05/04 15:46:20   1569s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2722.0M, EPOCH TIME: 1714851980.417387
[05/04 15:46:20   1569s] 
[05/04 15:46:20   1569s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:46:20   1569s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.054, MEM:2722.0M, EPOCH TIME: 1714851980.419887
[05/04 15:46:20   1569s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2722.0M, EPOCH TIME: 1714851980.419959
[05/04 15:46:20   1569s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2722.0M, EPOCH TIME: 1714851980.420263
[05/04 15:46:20   1569s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2722.0MB).
[05/04 15:46:20   1569s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.076, MEM:2722.0M, EPOCH TIME: 1714851980.423246
[05/04 15:46:20   1570s] TotalInstCnt at PhyDesignMc Initialization: 13788
[05/04 15:46:20   1570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:10 mem=2722.0M
[05/04 15:46:20   1570s] ### Creating RouteCongInterface, started
[05/04 15:46:20   1570s] 
[05/04 15:46:20   1570s] Creating Lib Analyzer ...
[05/04 15:46:20   1570s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TS CLKBUFX3TS BUFX3TS BUFX2TS CLKBUFX4TS BUFX4TS CLKBUFX6TS BUFX6TS CLKBUFX8TS BUFX8TS BUFX12TS CLKBUFX12TS CLKBUFX16TS BUFX16TS CLKBUFX20TS BUFX20TS)
[05/04 15:46:20   1570s] Total number of usable inverters from Lib Analyzer: 17 ( INVXLTS INVX2TS INVX1TS CLKINVX2TS CLKINVX1TS INVX4TS INVX3TS CLKINVX4TS CLKINVX6TS INVX6TS INVX8TS CLKINVX8TS INVX12TS CLKINVX12TS INVX16TS INVX20TS CLKINVX20TS)
[05/04 15:46:20   1570s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TS DLY3X1TS DLY2X1TS DLY1X1TS DLY4X4TS DLY3X4TS DLY2X4TS DLY1X4TS)
[05/04 15:46:20   1570s] 
[05/04 15:46:20   1570s] {RT typical_rc 0 3 3 0}
[05/04 15:46:21   1570s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:11 mem=2722.0M
[05/04 15:46:21   1570s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:11 mem=2722.0M
[05/04 15:46:21   1570s] Creating Lib Analyzer, finished. 
[05/04 15:46:21   1570s] 
[05/04 15:46:21   1570s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/04 15:46:21   1570s] 
[05/04 15:46:21   1570s] #optDebug: {0, 1.000}
[05/04 15:46:21   1570s] ### Creating RouteCongInterface, finished
[05/04 15:46:21   1570s] ### Creating LA Mngr. totSessionCpu=0:26:11 mem=2722.0M
[05/04 15:46:21   1570s] ### Creating LA Mngr, finished. totSessionCpu=0:26:11 mem=2722.0M
[05/04 15:46:21   1571s] [GPS-DRV] Optimizer parameters ============================= 
[05/04 15:46:21   1571s] [GPS-DRV] maxDensity (design): 0.95
[05/04 15:46:21   1571s] [GPS-DRV] maxLocalDensity: 1.2
[05/04 15:46:21   1571s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/04 15:46:21   1571s] [GPS-DRV] All active and enabled setup views
[05/04 15:46:21   1571s] [GPS-DRV]     typical
[05/04 15:46:21   1571s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:46:21   1571s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:46:21   1571s] [GPS-DRV] maxFanoutLoad on
[05/04 15:46:21   1571s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/04 15:46:21   1571s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/04 15:46:21   1571s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/04 15:46:21   1571s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2741.1M, EPOCH TIME: 1714851981.834452
[05/04 15:46:21   1571s] Found 0 hard placement blockage before merging.
[05/04 15:46:21   1571s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2741.1M, EPOCH TIME: 1714851981.835048
[05/04 15:46:21   1571s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:21   1571s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:46:21   1571s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:21   1571s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:46:21   1571s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:22   1571s] Info: violation cost 137.970123 (cap = 18.173553, tran = 119.796585, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:46:22   1571s] |   261|   683|    -0.94|    56|    56|    -0.01|     0|     0|     0|     0|    13.95|     0.00|       0|       0|       0| 30.30%|          |         |
[05/04 15:46:24   1574s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:46:24   1574s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    13.95|     0.00|     170|       0|     154| 30.54%| 0:00:02.0|  2784.2M|
[05/04 15:46:24   1574s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:46:24   1574s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    13.95|     0.00|       0|       0|       0| 30.54%| 0:00:00.0|  2784.2M|
[05/04 15:46:24   1574s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:24   1574s] 
[05/04 15:46:24   1574s] *** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2784.2M) ***
[05/04 15:46:24   1574s] 
[05/04 15:46:24   1574s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2784.2M, EPOCH TIME: 1714851984.538010
[05/04 15:46:24   1574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13958).
[05/04 15:46:24   1574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:24   1574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:24   1574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:24   1574s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.044, REAL:0.044, MEM:2779.2M, EPOCH TIME: 1714851984.582079
[05/04 15:46:24   1574s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2779.2M, EPOCH TIME: 1714851984.587878
[05/04 15:46:24   1574s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2779.2M, EPOCH TIME: 1714851984.587986
[05/04 15:46:24   1574s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2779.2M, EPOCH TIME: 1714851984.604893
[05/04 15:46:24   1574s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:24   1574s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:24   1574s] 
[05/04 15:46:24   1574s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:24   1574s] OPERPROF:       Starting CMU at level 4, MEM:2779.2M, EPOCH TIME: 1714851984.631376
[05/04 15:46:24   1574s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:2779.2M, EPOCH TIME: 1714851984.633395
[05/04 15:46:24   1574s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.031, REAL:0.031, MEM:2779.2M, EPOCH TIME: 1714851984.635986
[05/04 15:46:24   1574s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2779.2M, EPOCH TIME: 1714851984.636060
[05/04 15:46:24   1574s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2779.2M, EPOCH TIME: 1714851984.636374
[05/04 15:46:24   1574s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2779.2M, EPOCH TIME: 1714851984.639281
[05/04 15:46:24   1574s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:2779.2M, EPOCH TIME: 1714851984.639814
[05/04 15:46:24   1574s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.052, REAL:0.052, MEM:2779.2M, EPOCH TIME: 1714851984.639921
[05/04 15:46:24   1574s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.052, REAL:0.052, MEM:2779.2M, EPOCH TIME: 1714851984.639941
[05/04 15:46:24   1574s] TDRefine: refinePlace mode is spiral
[05/04 15:46:24   1574s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.9
[05/04 15:46:24   1574s] OPERPROF: Starting RefinePlace at level 1, MEM:2779.2M, EPOCH TIME: 1714851984.639980
[05/04 15:46:24   1574s] *** Starting refinePlace (0:26:14 mem=2779.2M) ***
[05/04 15:46:24   1574s] Total net bbox length = 8.446e+05 (3.268e+05 5.179e+05) (ext = 4.128e+04)
[05/04 15:46:24   1574s] 
[05/04 15:46:24   1574s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:24   1574s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:46:24   1574s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:24   1574s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:24   1574s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2779.2M, EPOCH TIME: 1714851984.668326
[05/04 15:46:24   1574s] Starting refinePlace ...
[05/04 15:46:24   1574s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:24   1574s] One DDP V2 for no tweak run.
[05/04 15:46:24   1574s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:24   1574s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2779.2M, EPOCH TIME: 1714851984.712344
[05/04 15:46:24   1574s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:46:24   1574s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2779.2M, EPOCH TIME: 1714851984.712461
[05/04 15:46:24   1574s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2779.2M, EPOCH TIME: 1714851984.712743
[05/04 15:46:24   1574s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2779.2M, EPOCH TIME: 1714851984.712776
[05/04 15:46:24   1574s] DDP markSite nrRow 205 nrJob 205
[05/04 15:46:24   1574s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2779.2M, EPOCH TIME: 1714851984.714248
[05/04 15:46:24   1574s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.002, MEM:2779.2M, EPOCH TIME: 1714851984.714298
[05/04 15:46:24   1574s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/04 15:46:24   1574s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2781.1M, EPOCH TIME: 1714851984.738955
[05/04 15:46:24   1574s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2781.1M, EPOCH TIME: 1714851984.739028
[05/04 15:46:24   1574s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.007, REAL:0.007, MEM:2781.1M, EPOCH TIME: 1714851984.746475
[05/04 15:46:24   1574s] ** Cut row section cpu time 0:00:00.0.
[05/04 15:46:24   1574s]  ** Cut row section real time 0:00:00.0.
[05/04 15:46:24   1574s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.008, REAL:0.008, MEM:2781.1M, EPOCH TIME: 1714851984.746665
[05/04 15:46:24   1574s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:46:24   1574s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2781.1MB) @(0:26:14 - 0:26:15).
[05/04 15:46:24   1574s] Move report: preRPlace moves 286 insts, mean move: 0.83 um, max move: 5.60 um 
[05/04 15:46:24   1574s] 	Max move on inst (u_ibex_core/load_store_unit_i/FE_OFC4723_data_rdata_i_0): (390.40, 742.80) --> (388.40, 739.20)
[05/04 15:46:24   1574s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/04 15:46:25   1574s] wireLenOptFixPriorityInst 0 inst fixed
[05/04 15:46:25   1574s] 
[05/04 15:46:25   1574s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:46:26   1575s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:46:26   1575s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:46:26   1575s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:46:26   1575s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[05/04 15:46:26   1575s] [CPU] RefinePlace/Commit (cpu=0:00:00.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:46:26   1575s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2765.1MB) @(0:26:15 - 0:26:16).
[05/04 15:46:26   1575s] Move report: Detail placement moves 286 insts, mean move: 0.83 um, max move: 5.60 um 
[05/04 15:46:26   1575s] 	Max move on inst (u_ibex_core/load_store_unit_i/FE_OFC4723_data_rdata_i_0): (390.40, 742.80) --> (388.40, 739.20)
[05/04 15:46:26   1575s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2765.1MB
[05/04 15:46:26   1575s] Statistics of distance of Instance movement in refine placement:
[05/04 15:46:26   1575s]   maximum (X+Y) =         5.60 um
[05/04 15:46:26   1575s]   inst (u_ibex_core/load_store_unit_i/FE_OFC4723_data_rdata_i_0) with max move: (390.4, 742.8) -> (388.4, 739.2)
[05/04 15:46:26   1575s]   mean    (X+Y) =         0.83 um
[05/04 15:46:26   1575s] Summary Report:
[05/04 15:46:26   1575s] Instances move: 286 (out of 13958 movable)
[05/04 15:46:26   1575s] Instances flipped: 0
[05/04 15:46:26   1575s] Mean displacement: 0.83 um
[05/04 15:46:26   1575s] Max displacement: 5.60 um (Instance: u_ibex_core/load_store_unit_i/FE_OFC4723_data_rdata_i_0) (390.4, 742.8) -> (388.4, 739.2)
[05/04 15:46:26   1575s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TS
[05/04 15:46:26   1575s] Total instances moved : 286
[05/04 15:46:26   1575s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.505, REAL:1.510, MEM:2765.1M, EPOCH TIME: 1714851986.178203
[05/04 15:46:26   1575s] Total net bbox length = 8.449e+05 (3.270e+05 5.179e+05) (ext = 4.133e+04)
[05/04 15:46:26   1575s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2765.1MB
[05/04 15:46:26   1575s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=2765.1MB) @(0:26:14 - 0:26:16).
[05/04 15:46:26   1575s] *** Finished refinePlace (0:26:16 mem=2765.1M) ***
[05/04 15:46:26   1575s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.9
[05/04 15:46:26   1575s] OPERPROF: Finished RefinePlace at level 1, CPU:1.543, REAL:1.548, MEM:2765.1M, EPOCH TIME: 1714851986.187662
[05/04 15:46:26   1575s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2765.1M, EPOCH TIME: 1714851986.243477
[05/04 15:46:26   1575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13958).
[05/04 15:46:26   1575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1575s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.045, REAL:0.045, MEM:2763.1M, EPOCH TIME: 1714851986.288783
[05/04 15:46:26   1575s] *** maximum move = 5.60 um ***
[05/04 15:46:26   1575s] *** Finished re-routing un-routed nets (2763.1M) ***
[05/04 15:46:26   1575s] OPERPROF: Starting DPlace-Init at level 1, MEM:2763.1M, EPOCH TIME: 1714851986.344830
[05/04 15:46:26   1575s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2763.1M, EPOCH TIME: 1714851986.362101
[05/04 15:46:26   1575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1575s] 
[05/04 15:46:26   1575s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:26   1575s] OPERPROF:     Starting CMU at level 3, MEM:2763.1M, EPOCH TIME: 1714851986.388295
[05/04 15:46:26   1575s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2763.1M, EPOCH TIME: 1714851986.389554
[05/04 15:46:26   1575s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2763.1M, EPOCH TIME: 1714851986.391979
[05/04 15:46:26   1575s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2763.1M, EPOCH TIME: 1714851986.392049
[05/04 15:46:26   1575s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2779.1M, EPOCH TIME: 1714851986.392580
[05/04 15:46:26   1575s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2779.1M, EPOCH TIME: 1714851986.395515
[05/04 15:46:26   1575s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2779.1M, EPOCH TIME: 1714851986.395991
[05/04 15:46:26   1575s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:2779.1M, EPOCH TIME: 1714851986.396062
[05/04 15:46:26   1576s] 
[05/04 15:46:26   1576s] *** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2779.1M) ***
[05/04 15:46:26   1576s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:46:26   1576s] Total-nets :: 14426, Stn-nets :: 22, ratio :: 0.152502 %, Total-len 913189, Stn-len 1527.2
[05/04 15:46:26   1576s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2760.0M, EPOCH TIME: 1714851986.612515
[05/04 15:46:26   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.041, MEM:2699.0M, EPOCH TIME: 1714851986.653292
[05/04 15:46:26   1576s] TotalInstCnt at PhyDesignMc Destruction: 13958
[05/04 15:46:26   1576s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.15
[05/04 15:46:26   1576s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:06.3/0:00:06.4 (1.0), totSession cpu/real = 0:26:16.2/0:27:51.6 (0.9), mem = 2699.0M
[05/04 15:46:26   1576s] 
[05/04 15:46:26   1576s] =============================================================================================
[05/04 15:46:26   1576s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.16-s078_1
[05/04 15:46:26   1576s] =============================================================================================
[05/04 15:46:26   1576s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:46:26   1576s] ---------------------------------------------------------------------------------------------
[05/04 15:46:26   1576s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.1
[05/04 15:46:26   1576s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  12.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:46:26   1576s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:26   1576s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:46:26   1576s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/04 15:46:26   1576s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/04 15:46:26   1576s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:26   1576s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:02.6 /  0:00:02.5    1.0
[05/04 15:46:26   1576s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.4 /  0:00:02.4    1.0
[05/04 15:46:26   1576s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:26   1576s] [ OptEval                ]      4   0:00:01.3  (  21.1 % )     0:00:01.3 /  0:00:01.3    1.0
[05/04 15:46:26   1576s] [ OptCommit              ]      4   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:26   1576s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:46:26   1576s] [ IncrDelayCalc          ]     29   0:00:00.6  (   8.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:46:26   1576s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:26   1576s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:46:26   1576s] [ RefinePlace            ]      1   0:00:01.9  (  30.4 % )     0:00:02.0 /  0:00:02.0    1.0
[05/04 15:46:26   1576s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:46:26   1576s] [ IncrTimingUpdate       ]      4   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.3    1.0
[05/04 15:46:26   1576s] [ MISC                   ]          0:00:00.6  (   9.4 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:46:26   1576s] ---------------------------------------------------------------------------------------------
[05/04 15:46:26   1576s]  DrvOpt #1 TOTAL                    0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.3    1.0
[05/04 15:46:26   1576s] ---------------------------------------------------------------------------------------------
[05/04 15:46:26   1576s] 
[05/04 15:46:26   1576s] End: GigaOpt DRV Optimization
[05/04 15:46:26   1576s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/04 15:46:26   1576s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2699.0M, EPOCH TIME: 1714851986.672492
[05/04 15:46:26   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] 
[05/04 15:46:26   1576s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:26   1576s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.029, MEM:2699.0M, EPOCH TIME: 1714851986.701054
[05/04 15:46:26   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:26   1576s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:46:26   1576s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:46:27   1576s] 
------------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=2699.0M)
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 13.955  | 13.955  | 48.230  | 40.472  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3975   |  1938   |   64    |  3651   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     63 (63)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/04 15:46:27   1576s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2747.2M, EPOCH TIME: 1714851987.138659
[05/04 15:46:27   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:27   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:27   1576s] 
[05/04 15:46:27   1576s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:27   1576s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2747.2M, EPOCH TIME: 1714851987.167956
[05/04 15:46:27   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:27   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:27   1576s] Density: 30.539%
Routing Overflow: 8.32% H and 55.19% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:27, real = 0:04:28, mem = 2165.5M, totSessionCpu=0:26:17 **
[05/04 15:46:27   1576s] *** Timing Is met
[05/04 15:46:27   1576s] *** Check timing (0:00:00.0)
[05/04 15:46:27   1576s] *** Timing Is met
[05/04 15:46:27   1576s] *** Check timing (0:00:00.0)
[05/04 15:46:27   1576s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/04 15:46:27   1576s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:46:27   1576s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:46:27   1576s] Type 'man IMPECO-560' for more detail.
[05/04 15:46:27   1576s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:46:27   1576s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:46:27   1576s] *Info: 10 ununiquified hinsts
[05/04 15:46:27   1576s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:46:27   1576s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:46:27   1576s] ### Creating LA Mngr. totSessionCpu=0:26:17 mem=2699.2M
[05/04 15:46:27   1576s] ### Creating LA Mngr, finished. totSessionCpu=0:26:17 mem=2699.2M
[05/04 15:46:27   1576s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:46:27   1576s] ### Creating PhyDesignMc. totSessionCpu=0:26:17 mem=2756.4M
[05/04 15:46:27   1576s] OPERPROF: Starting DPlace-Init at level 1, MEM:2756.4M, EPOCH TIME: 1714851987.373362
[05/04 15:46:27   1576s] Processing tracks to init pin-track alignment.
[05/04 15:46:27   1576s] z: 2, totalTracks: 1
[05/04 15:46:27   1576s] z: 4, totalTracks: 1
[05/04 15:46:27   1576s] z: 6, totalTracks: 1
[05/04 15:46:27   1576s] z: 8, totalTracks: 1
[05/04 15:46:27   1576s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:46:27   1576s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2756.4M, EPOCH TIME: 1714851987.390832
[05/04 15:46:27   1576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:27   1576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:27   1576s] 
[05/04 15:46:27   1576s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:27   1576s] OPERPROF:     Starting CMU at level 3, MEM:2756.4M, EPOCH TIME: 1714851987.417790
[05/04 15:46:27   1576s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2756.4M, EPOCH TIME: 1714851987.419051
[05/04 15:46:27   1576s] 
[05/04 15:46:27   1576s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:46:27   1576s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2756.4M, EPOCH TIME: 1714851987.421464
[05/04 15:46:27   1576s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2756.4M, EPOCH TIME: 1714851987.421537
[05/04 15:46:27   1576s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2756.4M, EPOCH TIME: 1714851987.421863
[05/04 15:46:27   1576s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2756.4MB).
[05/04 15:46:27   1576s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:2756.4M, EPOCH TIME: 1714851987.424859
[05/04 15:46:27   1577s] TotalInstCnt at PhyDesignMc Initialization: 13958
[05/04 15:46:27   1577s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:17 mem=2756.4M
[05/04 15:46:27   1577s] Begin: Area Reclaim Optimization
[05/04 15:46:27   1577s] *** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:26:17.1/0:27:52.4 (0.9), mem = 2756.4M
[05/04 15:46:27   1577s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.16
[05/04 15:46:27   1577s] ### Creating RouteCongInterface, started
[05/04 15:46:27   1577s] 
[05/04 15:46:27   1577s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8500} 
[05/04 15:46:27   1577s] 
[05/04 15:46:27   1577s] #optDebug: {0, 1.000}
[05/04 15:46:27   1577s] ### Creating RouteCongInterface, finished
[05/04 15:46:27   1577s] ### Creating LA Mngr. totSessionCpu=0:26:17 mem=2756.4M
[05/04 15:46:27   1577s] ### Creating LA Mngr, finished. totSessionCpu=0:26:17 mem=2756.4M
[05/04 15:46:27   1577s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2756.4M, EPOCH TIME: 1714851987.798230
[05/04 15:46:27   1577s] Found 0 hard placement blockage before merging.
[05/04 15:46:27   1577s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2756.4M, EPOCH TIME: 1714851987.798954
[05/04 15:46:27   1577s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.54
[05/04 15:46:27   1577s] +---------+---------+--------+--------+------------+--------+
[05/04 15:46:27   1577s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/04 15:46:27   1577s] +---------+---------+--------+--------+------------+--------+
[05/04 15:46:27   1577s] |   30.54%|        -|   0.000|   0.000|   0:00:00.0| 2756.4M|
[05/04 15:46:27   1577s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:46:28   1577s] |   30.54%|        0|   0.000|   0.000|   0:00:01.0| 2756.4M|
[05/04 15:46:34   1584s] |   30.44%|       94|   0.000|   0.000|   0:00:06.0| 2780.0M|
[05/04 15:46:35   1585s] |   30.42%|       36|   0.000|   0.000|   0:00:01.0| 2780.0M|
[05/04 15:46:35   1585s] |   30.41%|        2|   0.000|   0.000|   0:00:00.0| 2780.0M|
[05/04 15:46:35   1585s] |   30.41%|        0|   0.000|   0.000|   0:00:00.0| 2780.0M|
[05/04 15:46:35   1585s] #optDebug: <stH: 3.6000 MiSeL: 57.9920>
[05/04 15:46:35   1585s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[05/04 15:46:36   1585s] |   30.41%|        0|   0.000|   0.000|   0:00:01.0| 2780.0M|
[05/04 15:46:36   1585s] +---------+---------+--------+--------+------------+--------+
[05/04 15:46:36   1585s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.41
[05/04 15:46:36   1585s] 
[05/04 15:46:36   1585s] ** Summary: Restruct = 0 Buffer Deletion = 93 Declone = 1 Resize = 38 **
[05/04 15:46:36   1585s] --------------------------------------------------------------
[05/04 15:46:36   1585s] |                                   | Total     | Sequential |
[05/04 15:46:36   1585s] --------------------------------------------------------------
[05/04 15:46:36   1585s] | Num insts resized                 |      38  |       0    |
[05/04 15:46:36   1585s] | Num insts undone                  |       0  |       0    |
[05/04 15:46:36   1585s] | Num insts Downsized               |      38  |       0    |
[05/04 15:46:36   1585s] | Num insts Samesized               |       0  |       0    |
[05/04 15:46:36   1585s] | Num insts Upsized                 |       0  |       0    |
[05/04 15:46:36   1585s] | Num multiple commits+uncommits    |       0  |       -    |
[05/04 15:46:36   1585s] --------------------------------------------------------------
[05/04 15:46:36   1585s] 
[05/04 15:46:36   1585s] Number of times islegalLocAvaiable called = 59 skipped = 0, called in commitmove = 38, skipped in commitmove = 0
[05/04 15:46:36   1585s] End: Core Area Reclaim Optimization (cpu = 0:00:08.5) (real = 0:00:09.0) **
[05/04 15:46:36   1585s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2780.0M, EPOCH TIME: 1714851996.036637
[05/04 15:46:36   1585s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13864).
[05/04 15:46:36   1585s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:36   1585s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:36   1585s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:36   1585s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.045, REAL:0.045, MEM:2780.0M, EPOCH TIME: 1714851996.081635
[05/04 15:46:36   1585s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2780.0M, EPOCH TIME: 1714851996.088277
[05/04 15:46:36   1585s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2780.0M, EPOCH TIME: 1714851996.088399
[05/04 15:46:36   1585s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2780.0M, EPOCH TIME: 1714851996.104666
[05/04 15:46:36   1585s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:36   1585s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:36   1585s] 
[05/04 15:46:36   1585s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:36   1585s] OPERPROF:       Starting CMU at level 4, MEM:2780.0M, EPOCH TIME: 1714851996.130929
[05/04 15:46:36   1585s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2780.0M, EPOCH TIME: 1714851996.132304
[05/04 15:46:36   1585s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:2780.0M, EPOCH TIME: 1714851996.134795
[05/04 15:46:36   1585s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2780.0M, EPOCH TIME: 1714851996.134867
[05/04 15:46:36   1585s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2780.0M, EPOCH TIME: 1714851996.135164
[05/04 15:46:36   1585s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2780.0M, EPOCH TIME: 1714851996.137958
[05/04 15:46:36   1585s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2780.0M, EPOCH TIME: 1714851996.138436
[05/04 15:46:36   1585s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:2780.0M, EPOCH TIME: 1714851996.138501
[05/04 15:46:36   1585s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:2780.0M, EPOCH TIME: 1714851996.138519
[05/04 15:46:36   1585s] TDRefine: refinePlace mode is spiral
[05/04 15:46:36   1585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.10
[05/04 15:46:36   1585s] OPERPROF: Starting RefinePlace at level 1, MEM:2780.0M, EPOCH TIME: 1714851996.138560
[05/04 15:46:36   1585s] *** Starting refinePlace (0:26:26 mem=2780.0M) ***
[05/04 15:46:36   1585s] Total net bbox length = 8.448e+05 (3.270e+05 5.178e+05) (ext = 4.152e+04)
[05/04 15:46:36   1585s] 
[05/04 15:46:36   1585s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:36   1585s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:46:36   1585s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:36   1585s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:36   1585s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2780.0M, EPOCH TIME: 1714851996.166537
[05/04 15:46:36   1585s] Starting refinePlace ...
[05/04 15:46:36   1585s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:36   1585s] One DDP V2 for no tweak run.
[05/04 15:46:36   1585s] 
[05/04 15:46:36   1585s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:46:37   1586s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:46:37   1586s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:46:37   1586s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:46:37   1586s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[05/04 15:46:37   1586s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:46:37   1586s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2764.0MB) @(0:26:26 - 0:26:27).
[05/04 15:46:37   1586s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:46:37   1586s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2764.0MB
[05/04 15:46:37   1586s] Statistics of distance of Instance movement in refine placement:
[05/04 15:46:37   1586s]   maximum (X+Y) =         0.00 um
[05/04 15:46:37   1586s]   mean    (X+Y) =         0.00 um
[05/04 15:46:37   1586s] Summary Report:
[05/04 15:46:37   1586s] Instances move: 0 (out of 13864 movable)
[05/04 15:46:37   1586s] Instances flipped: 0
[05/04 15:46:37   1586s] Mean displacement: 0.00 um
[05/04 15:46:37   1586s] Max displacement: 0.00 um 
[05/04 15:46:37   1586s] Total instances moved : 0
[05/04 15:46:37   1586s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.172, REAL:1.175, MEM:2764.0M, EPOCH TIME: 1714851997.341406
[05/04 15:46:37   1586s] Total net bbox length = 8.448e+05 (3.270e+05 5.178e+05) (ext = 4.152e+04)
[05/04 15:46:37   1586s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2764.0MB
[05/04 15:46:37   1586s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2764.0MB) @(0:26:26 - 0:26:27).
[05/04 15:46:37   1586s] *** Finished refinePlace (0:26:27 mem=2764.0M) ***
[05/04 15:46:37   1586s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.10
[05/04 15:46:37   1586s] OPERPROF: Finished RefinePlace at level 1, CPU:1.210, REAL:1.212, MEM:2764.0M, EPOCH TIME: 1714851997.350988
[05/04 15:46:37   1586s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2764.0M, EPOCH TIME: 1714851997.406964
[05/04 15:46:37   1586s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13864).
[05/04 15:46:37   1586s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1586s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1586s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1586s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.044, REAL:0.045, MEM:2764.0M, EPOCH TIME: 1714851997.451648
[05/04 15:46:37   1586s] *** maximum move = 0.00 um ***
[05/04 15:46:37   1586s] *** Finished re-routing un-routed nets (2764.0M) ***
[05/04 15:46:37   1587s] OPERPROF: Starting DPlace-Init at level 1, MEM:2764.0M, EPOCH TIME: 1714851997.510316
[05/04 15:46:37   1587s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2764.0M, EPOCH TIME: 1714851997.527217
[05/04 15:46:37   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] 
[05/04 15:46:37   1587s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:37   1587s] OPERPROF:     Starting CMU at level 3, MEM:2764.0M, EPOCH TIME: 1714851997.553423
[05/04 15:46:37   1587s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2764.0M, EPOCH TIME: 1714851997.554744
[05/04 15:46:37   1587s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2764.0M, EPOCH TIME: 1714851997.557227
[05/04 15:46:37   1587s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2764.0M, EPOCH TIME: 1714851997.557296
[05/04 15:46:37   1587s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2780.0M, EPOCH TIME: 1714851997.558578
[05/04 15:46:37   1587s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2780.0M, EPOCH TIME: 1714851997.561641
[05/04 15:46:37   1587s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:2780.0M, EPOCH TIME: 1714851997.562159
[05/04 15:46:37   1587s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.052, MEM:2780.0M, EPOCH TIME: 1714851997.562229
[05/04 15:46:37   1587s] 
[05/04 15:46:37   1587s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2780.0M) ***
[05/04 15:46:37   1587s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:46:37   1587s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.16
[05/04 15:46:37   1587s] *** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:26:27.2/0:28:02.6 (0.9), mem = 2780.0M
[05/04 15:46:37   1587s] 
[05/04 15:46:37   1587s] =============================================================================================
[05/04 15:46:37   1587s]  Step TAT Report : AreaOpt #3 / place_opt_design #2                             21.16-s078_1
[05/04 15:46:37   1587s] =============================================================================================
[05/04 15:46:37   1587s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:46:37   1587s] ---------------------------------------------------------------------------------------------
[05/04 15:46:37   1587s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:37   1587s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:37   1587s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.0
[05/04 15:46:37   1587s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[05/04 15:46:37   1587s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:37   1587s] [ OptimizationStep       ]      1   0:00:00.4  (   3.6 % )     0:00:08.1 /  0:00:08.0    1.0
[05/04 15:46:37   1587s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.4 % )     0:00:07.7 /  0:00:07.7    1.0
[05/04 15:46:37   1587s] [ OptGetWeight           ]    695   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.1
[05/04 15:46:37   1587s] [ OptEval                ]    695   0:00:06.2  (  61.5 % )     0:00:06.2 /  0:00:06.2    1.0
[05/04 15:46:37   1587s] [ OptCommit              ]    695   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.7
[05/04 15:46:37   1587s] [ PostCommitDelayUpdate  ]    695   0:00:00.0  (   0.4 % )     0:00:01.0 /  0:00:01.1    1.0
[05/04 15:46:37   1587s] [ IncrDelayCalc          ]    136   0:00:01.0  (   9.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:46:37   1587s] [ RefinePlace            ]      1   0:00:01.6  (  15.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:46:37   1587s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[05/04 15:46:37   1587s] [ IncrTimingUpdate       ]     43   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    0.7
[05/04 15:46:37   1587s] [ MISC                   ]          0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:46:37   1587s] ---------------------------------------------------------------------------------------------
[05/04 15:46:37   1587s]  AreaOpt #3 TOTAL                   0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:10.1    1.0
[05/04 15:46:37   1587s] ---------------------------------------------------------------------------------------------
[05/04 15:46:37   1587s] 
[05/04 15:46:37   1587s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2761.0M, EPOCH TIME: 1714851997.678107
[05/04 15:46:37   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:2700.0M, EPOCH TIME: 1714851997.718693
[05/04 15:46:37   1587s] TotalInstCnt at PhyDesignMc Destruction: 13864
[05/04 15:46:37   1587s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2699.96M, totSessionCpu=0:26:27).
[05/04 15:46:37   1587s] **INFO: Flow update: Design timing is met.
[05/04 15:46:37   1587s] OPTC: user 20.0
[05/04 15:46:37   1587s] Begin: GigaOpt postEco DRV Optimization
[05/04 15:46:37   1587s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[05/04 15:46:37   1587s] *** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:26:27.3/0:28:02.7 (0.9), mem = 2700.0M
[05/04 15:46:37   1587s] Info: 0 don't touch net , 65 undriven nets excluded from IPO operation.
[05/04 15:46:37   1587s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:46:37   1587s] Type 'man IMPECO-560' for more detail.
[05/04 15:46:37   1587s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[05/04 15:46:37   1587s] Type 'man IMPOPT-3115' for more detail.
[05/04 15:46:37   1587s] *Info: 10 ununiquified hinsts
[05/04 15:46:37   1587s] Info: 1 ideal net excluded from IPO operation.
[05/04 15:46:37   1587s] Info: 65 clock nets excluded from IPO operation.
[05/04 15:46:37   1587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1690631.17
[05/04 15:46:37   1587s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/04 15:46:37   1587s] ### Creating PhyDesignMc. totSessionCpu=0:26:27 mem=2700.0M
[05/04 15:46:37   1587s] OPERPROF: Starting DPlace-Init at level 1, MEM:2700.0M, EPOCH TIME: 1714851997.901425
[05/04 15:46:37   1587s] Processing tracks to init pin-track alignment.
[05/04 15:46:37   1587s] z: 2, totalTracks: 1
[05/04 15:46:37   1587s] z: 4, totalTracks: 1
[05/04 15:46:37   1587s] z: 6, totalTracks: 1
[05/04 15:46:37   1587s] z: 8, totalTracks: 1
[05/04 15:46:37   1587s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:46:37   1587s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2700.0M, EPOCH TIME: 1714851997.918408
[05/04 15:46:37   1587s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:37   1587s] 
[05/04 15:46:37   1587s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:37   1587s] OPERPROF:     Starting CMU at level 3, MEM:2700.0M, EPOCH TIME: 1714851997.945550
[05/04 15:46:37   1587s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2700.0M, EPOCH TIME: 1714851997.946854
[05/04 15:46:37   1587s] 
[05/04 15:46:37   1587s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:46:37   1587s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.031, MEM:2700.0M, EPOCH TIME: 1714851997.949408
[05/04 15:46:37   1587s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2700.0M, EPOCH TIME: 1714851997.949516
[05/04 15:46:37   1587s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2700.0M, EPOCH TIME: 1714851997.949805
[05/04 15:46:37   1587s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2700.0MB).
[05/04 15:46:37   1587s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.051, REAL:0.051, MEM:2700.0M, EPOCH TIME: 1714851997.952728
[05/04 15:46:38   1587s] TotalInstCnt at PhyDesignMc Initialization: 13864
[05/04 15:46:38   1587s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:28 mem=2700.0M
[05/04 15:46:38   1587s] ### Creating RouteCongInterface, started
[05/04 15:46:38   1587s] 
[05/04 15:46:38   1587s] #optDebug:  {2, 1.000, 0.8500} {3, 0.500, 0.8390} 
[05/04 15:46:38   1587s] 
[05/04 15:46:38   1587s] #optDebug: {0, 1.000}
[05/04 15:46:38   1587s] ### Creating RouteCongInterface, finished
[05/04 15:46:38   1587s] ### Creating LA Mngr. totSessionCpu=0:26:28 mem=2700.0M
[05/04 15:46:38   1587s] ### Creating LA Mngr, finished. totSessionCpu=0:26:28 mem=2700.0M
[05/04 15:46:38   1588s] [GPS-DRV] Optimizer parameters ============================= 
[05/04 15:46:38   1588s] [GPS-DRV] maxDensity (design): 0.95
[05/04 15:46:38   1588s] [GPS-DRV] maxLocalDensity: 0.98
[05/04 15:46:38   1588s] [GPS-DRV] MaxBufDistForPlaceBlk: 720 Microns
[05/04 15:46:38   1588s] [GPS-DRV] All active and enabled setup views
[05/04 15:46:38   1588s] [GPS-DRV]     typical
[05/04 15:46:38   1588s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:46:38   1588s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/04 15:46:38   1588s] [GPS-DRV] maxFanoutLoad on
[05/04 15:46:38   1588s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/04 15:46:38   1588s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/04 15:46:38   1588s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/04 15:46:38   1588s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2757.2M, EPOCH TIME: 1714851998.577281
[05/04 15:46:38   1588s] Found 0 hard placement blockage before merging.
[05/04 15:46:38   1588s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2757.2M, EPOCH TIME: 1714851998.577884
[05/04 15:46:38   1588s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:38   1588s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/04 15:46:38   1588s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:38   1588s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/04 15:46:38   1588s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:38   1588s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:46:38   1588s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    13.95|     0.00|       0|       0|       0| 30.41%|          |         |
[05/04 15:46:38   1588s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/04 15:46:38   1588s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    13.95|     0.00|       0|       0|       0| 30.41%| 0:00:00.0|  2757.2M|
[05/04 15:46:38   1588s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2757.2M) ***
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s] Deleting 0 temporary hard placement blockage(s).
[05/04 15:46:38   1588s] Total-nets :: 14332, Stn-nets :: 109, ratio :: 0.760536 %, Total-len 912765, Stn-len 15114.4
[05/04 15:46:38   1588s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2738.1M, EPOCH TIME: 1714851998.847406
[05/04 15:46:38   1588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13864).
[05/04 15:46:38   1588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:38   1588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:38   1588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:38   1588s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.044, REAL:0.044, MEM:2700.1M, EPOCH TIME: 1714851998.891256
[05/04 15:46:38   1588s] TotalInstCnt at PhyDesignMc Destruction: 13864
[05/04 15:46:38   1588s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1690631.17
[05/04 15:46:38   1588s] *** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:26:28.4/0:28:03.8 (0.9), mem = 2700.1M
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s] =============================================================================================
[05/04 15:46:38   1588s]  Step TAT Report : DrvOpt #2 / place_opt_design #2                              21.16-s078_1
[05/04 15:46:38   1588s] =============================================================================================
[05/04 15:46:38   1588s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:46:38   1588s] ---------------------------------------------------------------------------------------------
[05/04 15:46:38   1588s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:38   1588s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:38   1588s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  15.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:46:38   1588s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:46:38   1588s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:46:38   1588s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:38   1588s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:38   1588s] [ DrvFindVioNets         ]      2   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:38   1588s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/04 15:46:38   1588s] [ MISC                   ]          0:00:00.6  (  55.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:46:38   1588s] ---------------------------------------------------------------------------------------------
[05/04 15:46:38   1588s]  DrvOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/04 15:46:38   1588s] ---------------------------------------------------------------------------------------------
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s] End: GigaOpt postEco DRV Optimization
[05/04 15:46:38   1588s] **INFO: Flow update: Design timing is met.
[05/04 15:46:38   1588s] Running refinePlace -preserveRouting true -hardFence false
[05/04 15:46:38   1588s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2700.1M, EPOCH TIME: 1714851998.899342
[05/04 15:46:38   1588s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2700.1M, EPOCH TIME: 1714851998.899418
[05/04 15:46:38   1588s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2700.1M, EPOCH TIME: 1714851998.899450
[05/04 15:46:38   1588s] Processing tracks to init pin-track alignment.
[05/04 15:46:38   1588s] z: 2, totalTracks: 1
[05/04 15:46:38   1588s] z: 4, totalTracks: 1
[05/04 15:46:38   1588s] z: 6, totalTracks: 1
[05/04 15:46:38   1588s] z: 8, totalTracks: 1
[05/04 15:46:38   1588s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 15:46:38   1588s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2700.1M, EPOCH TIME: 1714851998.916113
[05/04 15:46:38   1588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:38   1588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:38   1588s] OPERPROF:         Starting CMU at level 5, MEM:2700.1M, EPOCH TIME: 1714851998.942533
[05/04 15:46:38   1588s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:2700.1M, EPOCH TIME: 1714851998.943846
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s] Bad Lib Cell Checking (CMU) is done! (0)
[05/04 15:46:38   1588s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.030, MEM:2700.1M, EPOCH TIME: 1714851998.946356
[05/04 15:46:38   1588s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2700.1M, EPOCH TIME: 1714851998.946427
[05/04 15:46:38   1588s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2700.1M, EPOCH TIME: 1714851998.946762
[05/04 15:46:38   1588s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2700.1MB).
[05/04 15:46:38   1588s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.050, MEM:2700.1M, EPOCH TIME: 1714851998.949782
[05/04 15:46:38   1588s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:2700.1M, EPOCH TIME: 1714851998.949802
[05/04 15:46:38   1588s] TDRefine: refinePlace mode is spiral
[05/04 15:46:38   1588s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1690631.11
[05/04 15:46:38   1588s] OPERPROF:   Starting RefinePlace at level 2, MEM:2700.1M, EPOCH TIME: 1714851998.949846
[05/04 15:46:38   1588s] *** Starting refinePlace (0:26:28 mem=2700.1M) ***
[05/04 15:46:38   1588s] Total net bbox length = 8.448e+05 (3.270e+05 5.178e+05) (ext = 4.152e+04)
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:38   1588s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:38   1588s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s] Starting Small incrNP...
[05/04 15:46:38   1588s] User Input Parameters:
[05/04 15:46:38   1588s] - Congestion Driven    : Off
[05/04 15:46:38   1588s] - Timing Driven        : Off
[05/04 15:46:38   1588s] - Area-Violation Based : Off
[05/04 15:46:38   1588s] - Start Rollback Level : -5
[05/04 15:46:38   1588s] - Legalized            : On
[05/04 15:46:38   1588s] - Window Based         : Off
[05/04 15:46:38   1588s] - eDen incr mode       : Off
[05/04 15:46:38   1588s] - Small incr mode      : On
[05/04 15:46:38   1588s] 
[05/04 15:46:38   1588s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2700.1M, EPOCH TIME: 1714851998.986646
[05/04 15:46:38   1588s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2700.1M, EPOCH TIME: 1714851998.990445
[05/04 15:46:38   1588s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.004, MEM:2700.1M, EPOCH TIME: 1714851998.994898
[05/04 15:46:38   1588s] default core: bins with density > 0.750 =  4.99 % ( 22 / 441 )
[05/04 15:46:38   1588s] Density distribution unevenness ratio = 26.076%
[05/04 15:46:38   1588s] Density distribution unevenness ratio (U70) = 2.232%
[05/04 15:46:38   1588s] Density distribution unevenness ratio (U80) = 0.403%
[05/04 15:46:38   1588s] Density distribution unevenness ratio (U90) = 0.000%
[05/04 15:46:38   1588s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.008, REAL:0.008, MEM:2700.1M, EPOCH TIME: 1714851998.995020
[05/04 15:46:38   1588s] cost 0.897778, thresh 1.000000
[05/04 15:46:38   1588s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2700.1M)
[05/04 15:46:38   1588s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:46:38   1588s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2700.1M, EPOCH TIME: 1714851998.996027
[05/04 15:46:38   1588s] Starting refinePlace ...
[05/04 15:46:38   1588s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:38   1588s] One DDP V2 for no tweak run.
[05/04 15:46:39   1588s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:39   1588s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2700.1M, EPOCH TIME: 1714851999.040203
[05/04 15:46:39   1588s] DDP initSite1 nrRow 205 nrJob 205
[05/04 15:46:39   1588s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2700.1M, EPOCH TIME: 1714851999.040313
[05/04 15:46:39   1588s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2700.1M, EPOCH TIME: 1714851999.040605
[05/04 15:46:39   1588s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2700.1M, EPOCH TIME: 1714851999.040660
[05/04 15:46:39   1588s] DDP markSite nrRow 205 nrJob 205
[05/04 15:46:39   1588s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.001, MEM:2700.1M, EPOCH TIME: 1714851999.042100
[05/04 15:46:39   1588s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.002, MEM:2700.1M, EPOCH TIME: 1714851999.042152
[05/04 15:46:39   1588s]   Spread Effort: high, pre-route mode, useDDP on.
[05/04 15:46:39   1588s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2702.0MB) @(0:26:29 - 0:26:29).
[05/04 15:46:39   1588s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:46:39   1588s] wireLenOptFixPriorityInst 1993 inst fixed
[05/04 15:46:39   1588s] 
[05/04 15:46:39   1588s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[05/04 15:46:40   1589s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 15:46:40   1589s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 15:46:40   1589s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/04 15:46:40   1589s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[05/04 15:46:40   1589s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/04 15:46:40   1589s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2670.0MB) @(0:26:29 - 0:26:30).
[05/04 15:46:40   1589s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/04 15:46:40   1589s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2670.0MB
[05/04 15:46:40   1589s] Statistics of distance of Instance movement in refine placement:
[05/04 15:46:40   1589s]   maximum (X+Y) =         0.00 um
[05/04 15:46:40   1589s]   mean    (X+Y) =         0.00 um
[05/04 15:46:40   1589s] Summary Report:
[05/04 15:46:40   1589s] Instances move: 0 (out of 13864 movable)
[05/04 15:46:40   1589s] Instances flipped: 0
[05/04 15:46:40   1589s] Mean displacement: 0.00 um
[05/04 15:46:40   1589s] Max displacement: 0.00 um 
[05/04 15:46:40   1589s] Total instances moved : 0
[05/04 15:46:40   1589s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.245, REAL:1.248, MEM:2670.0M, EPOCH TIME: 1714852000.243644
[05/04 15:46:40   1589s] Total net bbox length = 8.448e+05 (3.270e+05 5.178e+05) (ext = 4.152e+04)
[05/04 15:46:40   1589s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2670.0MB
[05/04 15:46:40   1589s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=2670.0MB) @(0:26:28 - 0:26:30).
[05/04 15:46:40   1589s] *** Finished refinePlace (0:26:30 mem=2670.0M) ***
[05/04 15:46:40   1589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1690631.11
[05/04 15:46:40   1589s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.301, REAL:1.304, MEM:2670.0M, EPOCH TIME: 1714852000.253718
[05/04 15:46:40   1589s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2670.0M, EPOCH TIME: 1714852000.253748
[05/04 15:46:40   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13864).
[05/04 15:46:40   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:40   1589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:40   1589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:40   1589s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.047, REAL:0.047, MEM:2668.0M, EPOCH TIME: 1714852000.301057
[05/04 15:46:40   1589s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.398, REAL:1.402, MEM:2668.0M, EPOCH TIME: 1714852000.301181
[05/04 15:46:40   1589s] **INFO: Flow update: Design timing is met.
[05/04 15:46:40   1589s] **INFO: Flow update: Design timing is met.
[05/04 15:46:40   1589s] **INFO: Flow update: Design timing is met.
[05/04 15:46:40   1589s] Register exp ratio and priority group on 0 nets on 14397 nets : 
[05/04 15:46:40   1589s] 
[05/04 15:46:40   1589s] Active setup views:
[05/04 15:46:40   1589s]  typical
[05/04 15:46:40   1589s]   Dominating endpoints: 0
[05/04 15:46:40   1589s]   Dominating TNS: -0.000
[05/04 15:46:40   1589s] 
[05/04 15:46:40   1590s] Extraction called for design 'ibex_top' of instances=13864 and nets=16597 using extraction engine 'preRoute' .
[05/04 15:46:40   1590s] PreRoute RC Extraction called for design ibex_top.
[05/04 15:46:40   1590s] RC Extraction called in multi-corner(1) mode.
[05/04 15:46:40   1590s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:46:40   1590s] Type 'man IMPEXT-6197' for more detail.
[05/04 15:46:40   1590s] RCMode: PreRoute
[05/04 15:46:40   1590s]       RC Corner Indexes            0   
[05/04 15:46:40   1590s] Capacitance Scaling Factor   : 1.00000 
[05/04 15:46:40   1590s] Resistance Scaling Factor    : 1.00000 
[05/04 15:46:40   1590s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 15:46:40   1590s] Clock Res. Scaling Factor    : 1.00000 
[05/04 15:46:40   1590s] Shrink Factor                : 1.00000
[05/04 15:46:40   1590s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 15:46:40   1590s] RC Grid backup saved.
[05/04 15:46:40   1590s] 
[05/04 15:46:40   1590s] Trim Metal Layers:
[05/04 15:46:40   1590s] LayerId::1 widthSet size::1
[05/04 15:46:40   1590s] LayerId::2 widthSet size::1
[05/04 15:46:40   1590s] LayerId::3 widthSet size::1
[05/04 15:46:40   1590s] LayerId::4 widthSet size::1
[05/04 15:46:40   1590s] LayerId::5 widthSet size::1
[05/04 15:46:40   1590s] LayerId::6 widthSet size::1
[05/04 15:46:40   1590s] LayerId::7 widthSet size::1
[05/04 15:46:40   1590s] LayerId::8 widthSet size::1
[05/04 15:46:40   1590s] Skipped RC grid update for preRoute extraction.
[05/04 15:46:40   1590s] eee: pegSigSF::1.070000
[05/04 15:46:40   1590s] Initializing multi-corner resistance tables ...
[05/04 15:46:40   1590s] eee: l::1 avDens::0.136714 usedTrk::5426.196544 availTrk::39690.000000 sigTrk::5426.196544
[05/04 15:46:40   1590s] eee: l::2 avDens::0.383213 usedTrk::15175.228273 availTrk::39600.000000 sigTrk::15175.228273
[05/04 15:46:40   1590s] eee: l::3 avDens::0.233341 usedTrk::9261.306474 availTrk::39690.000000 sigTrk::9261.306474
[05/04 15:46:40   1590s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 15:46:40   1590s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 15:46:40   1590s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:46:40   1590s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:46:40   1590s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 15:46:40   1590s] {RT typical_rc 0 3 3 0}
[05/04 15:46:40   1590s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 15:46:40   1590s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2712.449M)
[05/04 15:46:40   1590s] Skewing Data Summary (End_of_FINAL)
[05/04 15:46:41   1590s] --------------------------------------------------
[05/04 15:46:41   1590s]  Total skewed count:0
[05/04 15:46:41   1590s] --------------------------------------------------
[05/04 15:46:41   1590s] Starting delay calculation for Setup views
[05/04 15:46:41   1590s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/04 15:46:41   1590s] #################################################################################
[05/04 15:46:41   1590s] # Design Stage: PostRoute
[05/04 15:46:41   1590s] # Design Name: ibex_top
[05/04 15:46:41   1590s] # Design Mode: 130nm
[05/04 15:46:41   1590s] # Analysis Mode: MMMC OCV 
[05/04 15:46:41   1590s] # Parasitics Mode: No SPEF/RCDB 
[05/04 15:46:41   1590s] # Signoff Settings: SI Off 
[05/04 15:46:41   1590s] #################################################################################
[05/04 15:46:41   1591s] Calculate early delays in OCV mode...
[05/04 15:46:41   1591s] Calculate late delays in OCV mode...
[05/04 15:46:41   1591s] Topological Sorting (REAL = 0:00:00.0, MEM = 2714.1M, InitMEM = 2714.1M)
[05/04 15:46:41   1591s] Start delay calculation (fullDC) (1 T). (MEM=2714.06)
[05/04 15:46:41   1591s] End AAE Lib Interpolated Model. (MEM=2722.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:46:44   1593s] Total number of fetched objects 16350
[05/04 15:46:44   1594s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:46:44   1594s] End delay calculation. (MEM=2709.25 CPU=0:00:02.4 REAL=0:00:02.0)
[05/04 15:46:44   1594s] End delay calculation (fullDC). (MEM=2709.25 CPU=0:00:02.8 REAL=0:00:03.0)
[05/04 15:46:44   1594s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 2709.3M) ***
[05/04 15:46:45   1594s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:26:35 mem=2717.3M)
[05/04 15:46:45   1594s] OPTC: user 20.0
[05/04 15:46:45   1594s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:46:45   1594s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2709.25 MB )
[05/04 15:46:45   1594s] (I)      ==================== Layers =====================
[05/04 15:46:45   1594s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:45   1594s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/04 15:46:45   1594s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:45   1594s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[05/04 15:46:45   1594s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[05/04 15:46:45   1594s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      |  36 |  3 |      VL |     cut |      1 |       |
[05/04 15:46:45   1594s] (I)      |   4 |  4 |      MQ |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      |  37 |  4 |      VQ |     cut |      1 |       |
[05/04 15:46:45   1594s] (I)      |   5 |  5 |      MG |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      |  38 |  5 |      FY |     cut |      1 |       |
[05/04 15:46:45   1594s] (I)      |   6 |  6 |      LY |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      |  39 |  6 |      FT |     cut |      1 |       |
[05/04 15:46:45   1594s] (I)      |   7 |  7 |      E1 |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      |  40 |  7 |      F1 |     cut |      1 |       |
[05/04 15:46:45   1594s] (I)      |   8 |  8 |      MA |    wire |      1 |       |
[05/04 15:46:45   1594s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:45   1594s] (I)      |   0 |  0 |      PC |   other |        |    MS |
[05/04 15:46:45   1594s] (I)      |  64 | 64 |    LPVT | implant |        |       |
[05/04 15:46:45   1594s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/04 15:46:45   1594s] (I)      +-----+----+---------+---------+--------+-------+
[05/04 15:46:45   1594s] (I)      Started Import and model ( Curr Mem: 2709.25 MB )
[05/04 15:46:45   1594s] (I)      Default pattern map key = ibex_top_default.
[05/04 15:46:45   1594s] (I)      == Non-default Options ==
[05/04 15:46:45   1594s] (I)      Build term to term wires                           : false
[05/04 15:46:45   1594s] (I)      Maximum routing layer                              : 3
[05/04 15:46:45   1594s] (I)      Minimum routing layer                              : 1
[05/04 15:46:45   1594s] (I)      Number of threads                                  : 1
[05/04 15:46:45   1594s] (I)      Method to set GCell size                           : row
[05/04 15:46:45   1594s] (I)      Counted 110550 PG shapes. We will not process PG shapes layer by layer.
[05/04 15:46:45   1594s] (I)      Use row-based GCell size
[05/04 15:46:45   1594s] (I)      Use row-based GCell align
[05/04 15:46:45   1594s] (I)      layer 0 area = 89000
[05/04 15:46:45   1594s] (I)      layer 1 area = 120000
[05/04 15:46:45   1594s] (I)      layer 2 area = 120000
[05/04 15:46:45   1594s] (I)      GCell unit size   : 3600
[05/04 15:46:45   1594s] (I)      GCell multiplier  : 1
[05/04 15:46:45   1594s] (I)      GCell row height  : 3600
[05/04 15:46:45   1594s] (I)      Actual row height : 3600
[05/04 15:46:45   1594s] (I)      GCell align ref   : 8400 8400
[05/04 15:46:45   1594s] [NR-eGR] Track table information for default rule: 
[05/04 15:46:45   1594s] [NR-eGR] M1 has single uniform track structure
[05/04 15:46:45   1594s] [NR-eGR] M2 has single uniform track structure
[05/04 15:46:45   1594s] [NR-eGR] M3 has single uniform track structure
[05/04 15:46:45   1594s] [NR-eGR] MQ has single uniform track structure
[05/04 15:46:45   1594s] [NR-eGR] MG has single uniform track structure
[05/04 15:46:45   1594s] [NR-eGR] LY has single uniform track structure
[05/04 15:46:45   1594s] [NR-eGR] E1 has single uniform track structure
[05/04 15:46:45   1594s] [NR-eGR] MA has single uniform track structure
[05/04 15:46:45   1594s] (I)      ============== Default via ===============
[05/04 15:46:45   1594s] (I)      +---+------------------+-----------------+
[05/04 15:46:45   1594s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/04 15:46:45   1594s] (I)      +---+------------------+-----------------+
[05/04 15:46:45   1594s] (I)      | 1 |    2  V1_V       |   12  V1_2CUT_N |
[05/04 15:46:45   1594s] (I)      | 2 |    3  V2_H       |   14  V2_2CUT_E |
[05/04 15:46:45   1594s] (I)      | 3 |    4  VL_H       |   18  VL_2CUT_E |
[05/04 15:46:45   1594s] (I)      | 4 |    5  VQ_H       |   24  VQ_2CUT_N |
[05/04 15:46:45   1594s] (I)      | 5 |   26  FY_2CUT_E  |   28  FY_2CUT_N |
[05/04 15:46:45   1594s] (I)      | 6 |   30  FT_2CUT_E  |   30  FT_2CUT_E |
[05/04 15:46:45   1594s] (I)      | 7 |   34  F1_2CUT_E  |   36  F1_2CUT_N |
[05/04 15:46:45   1594s] (I)      +---+------------------+-----------------+
[05/04 15:46:45   1594s] [NR-eGR] Read 130039 PG shapes
[05/04 15:46:45   1594s] [NR-eGR] Read 0 clock shapes
[05/04 15:46:45   1594s] [NR-eGR] Read 0 other shapes
[05/04 15:46:45   1594s] [NR-eGR] #Routing Blockages  : 0
[05/04 15:46:45   1594s] [NR-eGR] #Instance Blockages : 500362
[05/04 15:46:45   1594s] [NR-eGR] #PG Blockages       : 130039
[05/04 15:46:45   1594s] [NR-eGR] #Halo Blockages     : 0
[05/04 15:46:45   1594s] [NR-eGR] #Boundary Blockages : 0
[05/04 15:46:45   1594s] [NR-eGR] #Clock Blockages    : 0
[05/04 15:46:45   1594s] [NR-eGR] #Other Blockages    : 0
[05/04 15:46:45   1594s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/04 15:46:45   1594s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/04 15:46:45   1594s] [NR-eGR] Read 14332 nets ( ignored 0 )
[05/04 15:46:45   1594s] (I)      early_global_route_priority property id does not exist.
[05/04 15:46:45   1594s] (I)      Read Num Blocks=630401  Num Prerouted Wires=0  Num CS=0
[05/04 15:46:45   1594s] (I)      Layer 0 (H) : #blockages 526421 : #preroutes 0
[05/04 15:46:45   1594s] (I)      Layer 1 (V) : #blockages 51558 : #preroutes 0
[05/04 15:46:45   1594s] (I)      Layer 2 (H) : #blockages 52422 : #preroutes 0
[05/04 15:46:45   1595s] (I)      Number of ignored nets                =      0
[05/04 15:46:45   1595s] (I)      Number of connected nets              =      0
[05/04 15:46:45   1595s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/04 15:46:45   1595s] (I)      Number of clock nets                  =     65.  Ignored: No
[05/04 15:46:45   1595s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/04 15:46:45   1595s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/04 15:46:45   1595s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/04 15:46:45   1595s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/04 15:46:45   1595s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/04 15:46:45   1595s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/04 15:46:45   1595s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/04 15:46:45   1595s] [NR-eGR] There are 65 clock nets ( 65 with NDR ).
[05/04 15:46:45   1595s] (I)      Ndr track 0 does not exist
[05/04 15:46:45   1595s] (I)      Ndr track 0 does not exist
[05/04 15:46:45   1595s] (I)      ---------------------Grid Graph Info--------------------
[05/04 15:46:45   1595s] (I)      Routing area        : (0, 0) - (754800, 754800)
[05/04 15:46:45   1595s] (I)      Core area           : (8400, 8400) - (746400, 746400)
[05/04 15:46:45   1595s] (I)      Site width          :   400  (dbu)
[05/04 15:46:45   1595s] (I)      Row height          :  3600  (dbu)
[05/04 15:46:45   1595s] (I)      GCell row height    :  3600  (dbu)
[05/04 15:46:45   1595s] (I)      GCell width         :  3600  (dbu)
[05/04 15:46:45   1595s] (I)      GCell height        :  3600  (dbu)
[05/04 15:46:45   1595s] (I)      Grid                :   210   210     3
[05/04 15:46:45   1595s] (I)      Layer numbers       :     1     2     3
[05/04 15:46:45   1595s] (I)      Vertical capacity   :     0  3600     0
[05/04 15:46:45   1595s] (I)      Horizontal capacity :  3600     0  3600
[05/04 15:46:45   1595s] (I)      Default wire width  :   160   200   200
[05/04 15:46:45   1595s] (I)      Default wire space  :   160   200   200
[05/04 15:46:45   1595s] (I)      Default wire pitch  :   320   400   400
[05/04 15:46:45   1595s] (I)      Default pitch size  :   400   400   400
[05/04 15:46:45   1595s] (I)      First track coord   :   200   200   200
[05/04 15:46:45   1595s] (I)      Num tracks per GCell:  9.00  9.00  9.00
[05/04 15:46:45   1595s] (I)      Total num of tracks :  1887  1887  1887
[05/04 15:46:45   1595s] (I)      Num of masks        :     1     1     1
[05/04 15:46:45   1595s] (I)      Num of trim masks   :     0     0     0
[05/04 15:46:45   1595s] (I)      --------------------------------------------------------
[05/04 15:46:45   1595s] 
[05/04 15:46:45   1595s] [NR-eGR] ============ Routing rule table ============
[05/04 15:46:45   1595s] [NR-eGR] Rule id: 0  Nets: 95
[05/04 15:46:45   1595s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/04 15:46:45   1595s] (I)                    Layer    1    2    3 
[05/04 15:46:45   1595s] (I)                    Pitch  400  400  400 
[05/04 15:46:45   1595s] (I)             #Used tracks    1    1    1 
[05/04 15:46:45   1595s] (I)       #Fully used tracks    1    1    1 
[05/04 15:46:45   1595s] [NR-eGR] Rule id: 1  Nets: 14237
[05/04 15:46:45   1595s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/04 15:46:45   1595s] (I)                    Layer    1    2    3 
[05/04 15:46:45   1595s] (I)                    Pitch  800  800  800 
[05/04 15:46:45   1595s] (I)             #Used tracks    2    2    2 
[05/04 15:46:45   1595s] (I)       #Fully used tracks    1    1    1 
[05/04 15:46:45   1595s] [NR-eGR] ========================================
[05/04 15:46:45   1595s] [NR-eGR] 
[05/04 15:46:45   1595s] (I)      =============== Blocked Tracks ===============
[05/04 15:46:45   1595s] (I)      +-------+---------+----------+---------------+
[05/04 15:46:45   1595s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/04 15:46:45   1595s] (I)      +-------+---------+----------+---------------+
[05/04 15:46:45   1595s] (I)      |     1 |  396270 |   283372 |        71.51% |
[05/04 15:46:45   1595s] (I)      |     2 |  396270 |   336938 |        85.03% |
[05/04 15:46:45   1595s] (I)      |     3 |  396270 |    86361 |        21.79% |
[05/04 15:46:45   1595s] (I)      +-------+---------+----------+---------------+
[05/04 15:46:45   1595s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2729.25 MB )
[05/04 15:46:45   1595s] (I)      Reset routing kernel
[05/04 15:46:45   1595s] (I)      Started Global Routing ( Curr Mem: 2729.25 MB )
[05/04 15:46:45   1595s] (I)      totalPins=47598  totalGlobalPin=46605 (97.91%)
[05/04 15:46:45   1595s] (I)      total 2D Cap : 701568 = (439259 H, 262309 V)
[05/04 15:46:45   1595s] [NR-eGR] Layer group 1: route 14332 net(s) in layer range [1, 3]
[05/04 15:46:45   1595s] (I)      
[05/04 15:46:45   1595s] (I)      ============  Phase 1a Route ============
[05/04 15:46:45   1595s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/04 15:46:45   1595s] (I)      Usage: 243480 = (94981 H, 148499 V) = (21.62% H, 56.61% V) = (3.419e+05um H, 5.346e+05um V)
[05/04 15:46:45   1595s] (I)      
[05/04 15:46:45   1595s] (I)      ============  Phase 1b Route ============
[05/04 15:46:45   1595s] (I)      Usage: 244562 = (95649 H, 148913 V) = (21.78% H, 56.77% V) = (3.443e+05um H, 5.361e+05um V)
[05/04 15:46:45   1595s] (I)      Overflow of layer group 1: 19.93% H + 87.47% V. EstWL: 8.804232e+05um
[05/04 15:46:45   1595s] (I)      Congestion metric : 19.93%H 87.47%V, 107.40%HV
[05/04 15:46:45   1595s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/04 15:46:45   1595s] [NR-eGR] WARN: Because design is too congested, more than 60% in one direction (H or V) and/or more than 90% adding the congestion on both directions (H + V), Early Global Route is reducing effort to solve congestion and avoiding a big runtime. Overflow: 19.93% H + 87.47% V. 
[05/04 15:46:45   1595s] (I)      
[05/04 15:46:45   1595s] (I)      ============  Phase 1c Route ============
[05/04 15:46:45   1595s] (I)      Level2 Grid: 42 x 42
[05/04 15:46:45   1595s] (I)      Usage: 244562 = (95649 H, 148913 V) = (21.78% H, 56.77% V) = (3.443e+05um H, 5.361e+05um V)
[05/04 15:46:45   1595s] (I)      
[05/04 15:46:45   1595s] (I)      ============  Phase 1d Route ============
[05/04 15:46:45   1595s] (I)      Usage: 244562 = (95649 H, 148913 V) = (21.78% H, 56.77% V) = (3.443e+05um H, 5.361e+05um V)
[05/04 15:46:45   1595s] (I)      
[05/04 15:46:45   1595s] (I)      ============  Phase 1e Route ============
[05/04 15:46:45   1595s] (I)      Usage: 244562 = (95649 H, 148913 V) = (21.78% H, 56.77% V) = (3.443e+05um H, 5.361e+05um V)
[05/04 15:46:45   1595s] [NR-eGR] Early Global Route overflow of layer group 1: 19.93% H + 87.47% V. EstWL: 8.804232e+05um
[05/04 15:46:45   1595s] (I)      
[05/04 15:46:45   1595s] (I)      ============  Phase 1l Route ============
[05/04 15:46:45   1595s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/04 15:46:45   1595s] (I)      Layer  1:     128552      1103       251      162387      232623    (41.11%) 
[05/04 15:46:45   1595s] (I)      Layer  2:     275437    306857     73464           0      395010    ( 0.00%) 
[05/04 15:46:45   1595s] (I)      Layer  3:     325379    183303     13687           0      395010    ( 0.00%) 
[05/04 15:46:45   1595s] (I)      Total:        729368    491263     87402      162387     1022643    (13.70%) 
[05/04 15:46:45   1595s] (I)      
[05/04 15:46:45   1595s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/04 15:46:45   1595s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/04 15:46:45   1595s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/04 15:46:45   1595s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[05/04 15:46:45   1595s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:46:45   1595s] [NR-eGR]      M1 ( 1)       154( 0.60%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.60%) 
[05/04 15:46:45   1595s] [NR-eGR]      M2 ( 2)     19853(45.23%)      4004( 9.12%)       268( 0.61%)        13( 0.03%)   (55.00%) 
[05/04 15:46:45   1595s] [NR-eGR]      M3 ( 3)      4243( 9.67%)       761( 1.73%)        70( 0.16%)         2( 0.00%)   (11.57%) 
[05/04 15:46:45   1595s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/04 15:46:45   1595s] [NR-eGR]        Total     24250(21.34%)      4765( 4.19%)       338( 0.30%)        15( 0.01%)   (25.85%) 
[05/04 15:46:45   1595s] [NR-eGR] 
[05/04 15:46:45   1595s] (I)      Finished Global Routing ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 2737.25 MB )
[05/04 15:46:45   1595s] (I)      total 2D Cap : 729110 = (458165 H, 270945 V)
[05/04 15:46:45   1595s] [NR-eGR] Overflow after Early Global Route 8.49% H + 54.73% V
[05/04 15:46:45   1595s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.62 sec, Curr Mem: 2737.25 MB )
[05/04 15:46:45   1595s] (I)      ========================================= Runtime Summary =========================================
[05/04 15:46:45   1595s] (I)       Step                                              %        Start       Finish      Real       CPU 
[05/04 15:46:45   1595s] (I)      ---------------------------------------------------------------------------------------------------
[05/04 15:46:45   1595s] (I)       Early Global Route kernel                   100.00%  1594.74 sec  1595.36 sec  0.62 sec  0.62 sec 
[05/04 15:46:45   1595s] (I)       +-Import and model                           35.84%  1594.74 sec  1594.97 sec  0.22 sec  0.22 sec 
[05/04 15:46:45   1595s] (I)       | +-Create place DB                          11.40%  1594.74 sec  1594.81 sec  0.07 sec  0.07 sec 
[05/04 15:46:45   1595s] (I)       | | +-Import place data                      11.39%  1594.74 sec  1594.81 sec  0.07 sec  0.07 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Read instances and placement          2.50%  1594.74 sec  1594.76 sec  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Read nets                             8.85%  1594.76 sec  1594.81 sec  0.05 sec  0.05 sec 
[05/04 15:46:45   1595s] (I)       | +-Create route DB                          23.28%  1594.81 sec  1594.96 sec  0.14 sec  0.14 sec 
[05/04 15:46:45   1595s] (I)       | | +-Import route data (1T)                 23.23%  1594.82 sec  1594.96 sec  0.14 sec  0.14 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Read blockages ( Layer 1-3 )         10.16%  1594.83 sec  1594.89 sec  0.06 sec  0.06 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Read routing blockages              0.00%  1594.83 sec  1594.83 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Read instance blockages             6.14%  1594.83 sec  1594.86 sec  0.04 sec  0.04 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Read PG blockages                   3.78%  1594.86 sec  1594.89 sec  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Read clock blockages                0.00%  1594.89 sec  1594.89 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Read other blockages                0.00%  1594.89 sec  1594.89 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Read halo blockages                 0.14%  1594.89 sec  1594.89 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Read boundary cut boxes             0.00%  1594.89 sec  1594.89 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Read blackboxes                       0.00%  1594.89 sec  1594.89 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Read prerouted                        1.32%  1594.89 sec  1594.90 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Read unlegalized nets                 0.60%  1594.90 sec  1594.90 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Read nets                             0.92%  1594.90 sec  1594.91 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Set up via pillars                    0.03%  1594.91 sec  1594.91 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Initialize 3D grid graph              0.08%  1594.91 sec  1594.91 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Model blockage capacity               7.86%  1594.91 sec  1594.96 sec  0.05 sec  0.05 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Initialize 3D capacity              7.41%  1594.91 sec  1594.95 sec  0.05 sec  0.05 sec 
[05/04 15:46:45   1595s] (I)       | +-Read aux data                             0.00%  1594.96 sec  1594.96 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | +-Others data preparation                   0.20%  1594.96 sec  1594.96 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | +-Create route kernel                       0.54%  1594.96 sec  1594.96 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       +-Global Routing                             62.40%  1594.97 sec  1595.35 sec  0.39 sec  0.38 sec 
[05/04 15:46:45   1595s] (I)       | +-Initialization                            1.21%  1594.97 sec  1594.97 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | +-Net group 1                              60.01%  1594.97 sec  1595.35 sec  0.37 sec  0.37 sec 
[05/04 15:46:45   1595s] (I)       | | +-Generate topology                       2.47%  1594.97 sec  1594.99 sec  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)       | | +-Phase 1a                               13.97%  1595.00 sec  1595.09 sec  0.09 sec  0.09 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Pattern routing (1T)                 10.33%  1595.00 sec  1595.07 sec  0.06 sec  0.06 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.17%  1595.07 sec  1595.08 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Add via demand to 2D                  1.34%  1595.08 sec  1595.09 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | +-Phase 1b                               18.90%  1595.09 sec  1595.21 sec  0.12 sec  0.12 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Monotonic routing (1T)               18.72%  1595.09 sec  1595.20 sec  0.12 sec  0.12 sec 
[05/04 15:46:45   1595s] (I)       | | +-Phase 1c                                2.65%  1595.21 sec  1595.22 sec  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Two level Routing                     2.64%  1595.21 sec  1595.22 sec  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Two Level Routing (Regular)         2.33%  1595.21 sec  1595.22 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  1595.22 sec  1595.22 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | +-Phase 1d                                0.00%  1595.22 sec  1595.22 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       | | +-Phase 1e                                1.76%  1595.22 sec  1595.23 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Route legalization                    1.74%  1595.22 sec  1595.23 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | | | +-Legalize Blockage Violations        1.72%  1595.22 sec  1595.23 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | | +-Phase 1l                               18.21%  1595.23 sec  1595.35 sec  0.11 sec  0.11 sec 
[05/04 15:46:45   1595s] (I)       | | | +-Layer assignment (1T)                17.56%  1595.24 sec  1595.35 sec  0.11 sec  0.11 sec 
[05/04 15:46:45   1595s] (I)       | +-Clean cong LA                             0.00%  1595.35 sec  1595.35 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)       +-Export 3D cong map                          1.12%  1595.35 sec  1595.36 sec  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)       | +-Export 2D cong map                        0.28%  1595.36 sec  1595.36 sec  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)      ======================= Summary by functions ========================
[05/04 15:46:45   1595s] (I)       Lv  Step                                      %      Real       CPU 
[05/04 15:46:45   1595s] (I)      ---------------------------------------------------------------------
[05/04 15:46:45   1595s] (I)        0  Early Global Route kernel           100.00%  0.62 sec  0.62 sec 
[05/04 15:46:45   1595s] (I)        1  Global Routing                       62.40%  0.39 sec  0.38 sec 
[05/04 15:46:45   1595s] (I)        1  Import and model                     35.84%  0.22 sec  0.22 sec 
[05/04 15:46:45   1595s] (I)        1  Export 3D cong map                    1.12%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        2  Net group 1                          60.01%  0.37 sec  0.37 sec 
[05/04 15:46:45   1595s] (I)        2  Create route DB                      23.28%  0.14 sec  0.14 sec 
[05/04 15:46:45   1595s] (I)        2  Create place DB                      11.40%  0.07 sec  0.07 sec 
[05/04 15:46:45   1595s] (I)        2  Initialization                        1.21%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        2  Create route kernel                   0.54%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        2  Export 2D cong map                    0.28%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        2  Others data preparation               0.20%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        3  Import route data (1T)               23.23%  0.14 sec  0.14 sec 
[05/04 15:46:45   1595s] (I)        3  Phase 1b                             18.90%  0.12 sec  0.12 sec 
[05/04 15:46:45   1595s] (I)        3  Phase 1l                             18.21%  0.11 sec  0.11 sec 
[05/04 15:46:45   1595s] (I)        3  Phase 1a                             13.97%  0.09 sec  0.09 sec 
[05/04 15:46:45   1595s] (I)        3  Import place data                    11.39%  0.07 sec  0.07 sec 
[05/04 15:46:45   1595s] (I)        3  Phase 1c                              2.65%  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)        3  Generate topology                     2.47%  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)        3  Phase 1e                              1.76%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        3  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        4  Monotonic routing (1T)               18.72%  0.12 sec  0.12 sec 
[05/04 15:46:45   1595s] (I)        4  Layer assignment (1T)                17.56%  0.11 sec  0.11 sec 
[05/04 15:46:45   1595s] (I)        4  Pattern routing (1T)                 10.33%  0.06 sec  0.06 sec 
[05/04 15:46:45   1595s] (I)        4  Read blockages ( Layer 1-3 )         10.16%  0.06 sec  0.06 sec 
[05/04 15:46:45   1595s] (I)        4  Read nets                             9.77%  0.06 sec  0.06 sec 
[05/04 15:46:45   1595s] (I)        4  Model blockage capacity               7.86%  0.05 sec  0.05 sec 
[05/04 15:46:45   1595s] (I)        4  Two level Routing                     2.64%  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)        4  Read instances and placement          2.50%  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)        4  Pattern Routing Avoiding Blockages    2.17%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        4  Route legalization                    1.74%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        4  Add via demand to 2D                  1.34%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        4  Read prerouted                        1.32%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        4  Read unlegalized nets                 0.60%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        4  Initialize 3D grid graph              0.08%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        5  Initialize 3D capacity                7.41%  0.05 sec  0.05 sec 
[05/04 15:46:45   1595s] (I)        5  Read instance blockages               6.14%  0.04 sec  0.04 sec 
[05/04 15:46:45   1595s] (I)        5  Read PG blockages                     3.78%  0.02 sec  0.02 sec 
[05/04 15:46:45   1595s] (I)        5  Two Level Routing (Regular)           2.33%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        5  Legalize Blockage Violations          1.72%  0.01 sec  0.01 sec 
[05/04 15:46:45   1595s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        5  Read halo blockages                   0.14%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[05/04 15:46:45   1595s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:46:45   1595s] OPERPROF: Starting HotSpotCal at level 1, MEM:2737.3M, EPOCH TIME: 1714852005.914646
[05/04 15:46:45   1595s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:45   1595s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:46:45   1595s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:45   1595s] [hotspot] | normalized |       2450.44 |       2460.67 |
[05/04 15:46:45   1595s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:45   1595s] Local HotSpot Analysis: normalized max congestion hotspot area = 2450.44, normalized total congestion hotspot area = 2460.67 (area is in unit of 4 std-cell row bins)
[05/04 15:46:45   1595s] [hotspot] max/total 2450.44/2460.67, big hotspot (>10) total 2460.22
[05/04 15:46:45   1595s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:46:45   1595s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:45   1595s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:46:45   1595s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:45   1595s] [hotspot] |  1  |     1.20     1.20   750.00   750.00 |     2460.67   |
[05/04 15:46:45   1595s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:45   1595s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2753.3M, EPOCH TIME: 1714852005.924683
[05/04 15:46:45   1595s] [hotspot] Hotspot report including placement blocked areas
[05/04 15:46:45   1595s] OPERPROF: Starting HotSpotCal at level 1, MEM:2753.3M, EPOCH TIME: 1714852005.924917
[05/04 15:46:45   1595s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:45   1595s] [hotspot] |            |   max hotspot | total hotspot |
[05/04 15:46:45   1595s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:45   1595s] [hotspot] | normalized |       2538.22 |       2548.89 |
[05/04 15:46:45   1595s] [hotspot] +------------+---------------+---------------+
[05/04 15:46:45   1595s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2538.22, normalized total congestion hotspot area = 2548.89 (area is in unit of 4 std-cell row bins)
[05/04 15:46:45   1595s] [hotspot] max/total 2538.22/2548.89, big hotspot (>10) total 2548.00
[05/04 15:46:45   1595s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/04 15:46:45   1595s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:45   1595s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/04 15:46:45   1595s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:45   1595s] [hotspot] |  1  |     1.20     1.20   757.20   757.20 |     2548.89   |
[05/04 15:46:45   1595s] [hotspot] +-----+-------------------------------------+---------------+
[05/04 15:46:45   1595s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2753.3M, EPOCH TIME: 1714852005.934759
[05/04 15:46:45   1595s] Reported timing to dir ./timingReports
[05/04 15:46:45   1595s] **optDesign ... cpu = 0:04:46, real = 0:04:46, mem = 2154.5M, totSessionCpu=0:26:35 **
[05/04 15:46:45   1595s] **WARN: (IMPOPT-45):	Cannot open the file : ./timingReports/ibex_top_preCTS.summary.
[05/04 15:46:45   1595s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2676.3M, EPOCH TIME: 1714852005.958312
[05/04 15:46:45   1595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:45   1595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:45   1595s] 
[05/04 15:46:45   1595s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:45   1595s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.029, MEM:2676.3M, EPOCH TIME: 1714852005.987721
[05/04 15:46:45   1595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:45   1595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:46   1596s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 15:46:46   1596s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 15:46:46   1596s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 13.955  | 13.955  | 48.141  | 40.620  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3975   |  1938   |   64    |  3651   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     63 (63)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2732.4M, EPOCH TIME: 1714852006.887248
[05/04 15:46:46   1596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:46   1596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:46   1596s] 
[05/04 15:46:46   1596s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 15:46:46   1596s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2732.4M, EPOCH TIME: 1714852006.916960
[05/04 15:46:46   1596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:46   1596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 15:46:46   1596s] Density: 30.413%
Routing Overflow: 8.49% H and 54.73% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:46, real = 0:04:47, mem = 2156.6M, totSessionCpu=0:26:36 **
[05/04 15:46:46   1596s] 
[05/04 15:46:46   1596s] TimeStamp Deleting Cell Server Begin ...
[05/04 15:46:46   1596s] Deleting Lib Analyzer.
[05/04 15:46:46   1596s] 
[05/04 15:46:46   1596s] TimeStamp Deleting Cell Server End ...
[05/04 15:46:46   1596s] *** Finished optDesign ***
[05/04 15:46:46   1596s] 
[05/04 15:46:46   1596s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:54 real=  0:04:55)
[05/04 15:46:46   1596s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:31.1 real=0:00:31.2)
[05/04 15:46:46   1596s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[05/04 15:46:46   1596s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:43 real=  0:03:43)
[05/04 15:46:46   1596s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[05/04 15:46:46   1596s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/04 15:46:46   1596s] clean pInstBBox. size 0
[05/04 15:46:47   1596s] Disable CTE adjustment.
[05/04 15:46:47   1596s] Info: pop threads available for lower-level modules during optimization.
[05/04 15:46:47   1596s] #optDebug: fT-D <X 1 0 0 0>
[05/04 15:46:47   1596s] VSMManager cleared!
[05/04 15:46:47   1596s] **place_opt_design ... cpu = 0:04:47, real = 0:04:48, mem = 2650.4M **
[05/04 15:46:47   1596s] *** Finished GigaPlace ***
[05/04 15:46:47   1596s] 
[05/04 15:46:47   1596s] *** Summary of all messages that are not suppressed in this session:
[05/04 15:46:47   1596s] Severity  ID               Count  Summary                                  
[05/04 15:46:47   1596s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[05/04 15:46:47   1596s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/04 15:46:47   1596s] WARNING   IMPECO-560          17  The netlist is not unique, because the m...
[05/04 15:46:47   1596s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/04 15:46:47   1596s] WARNING   IMPOPT-3115          7  Netlist is not uniquified, optimization ...
[05/04 15:46:47   1596s] WARNING   IMPOPT-45            1  Cannot open the file : %s.               
[05/04 15:46:47   1596s] WARNING   IMPOPT-3213          9  The netlist contains multi-instanciated ...
[05/04 15:46:47   1596s] WARNING   IMPPSP-1003          6  Found use of '%s'. This will continue to...
[05/04 15:46:47   1596s] *** Message Summary: 45 warning(s), 0 error(s)
[05/04 15:46:47   1596s] 
[05/04 15:46:47   1596s] *** place_opt_design #2 [finish] : cpu/real = 0:04:47.0/0:04:47.9 (1.0), totSession cpu/real = 0:26:36.5/0:28:11.9 (0.9), mem = 2650.4M
[05/04 15:46:47   1596s] 
[05/04 15:46:47   1596s] =============================================================================================
[05/04 15:46:47   1596s]  Final TAT Report : place_opt_design #2                                         21.16-s078_1
[05/04 15:46:47   1596s] =============================================================================================
[05/04 15:46:47   1596s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/04 15:46:47   1596s] ---------------------------------------------------------------------------------------------
[05/04 15:46:47   1596s] [ InitOpt                ]      1   0:00:02.2  (   0.8 % )     0:00:07.7 /  0:00:07.7    1.0
[05/04 15:46:47   1596s] [ GlobalOpt              ]      1   0:00:02.1  (   0.7 % )     0:00:02.1 /  0:00:02.1    1.0
[05/04 15:46:47   1596s] [ DrvOpt                 ]      2   0:00:05.4  (   1.9 % )     0:00:07.4 /  0:00:07.4    1.0
[05/04 15:46:47   1596s] [ SkewPreCTSReport       ]      1   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:46:47   1596s] [ AreaOpt                ]      3   0:00:28.7  (  10.0 % )     0:00:30.4 /  0:00:30.2    1.0
[05/04 15:46:47   1596s] [ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/04 15:46:47   1596s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.1 % )     0:00:05.9 /  0:00:06.0    1.0
[05/04 15:46:47   1596s] [ DrvReport              ]      3   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/04 15:46:47   1596s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:46:47   1596s] [ SlackTraversorInit     ]      5   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/04 15:46:47   1596s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:47   1596s] [ PlacerInterfaceInit    ]      3   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/04 15:46:47   1596s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:47   1596s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/04 15:46:47   1596s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/04 15:46:47   1596s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/04 15:46:47   1596s] [ IncrReplace            ]      1   0:03:42.8  (  77.4 % )     0:03:47.5 /  0:03:46.8    1.0
[05/04 15:46:47   1596s] [ RefinePlace            ]      3   0:00:04.9  (   1.7 % )     0:00:05.0 /  0:00:05.0    1.0
[05/04 15:46:47   1596s] [ EarlyGlobalRoute       ]      2   0:00:01.6  (   0.5 % )     0:00:01.6 /  0:00:01.6    1.0
[05/04 15:46:47   1596s] [ ExtractRC              ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/04 15:46:47   1596s] [ TimingUpdate           ]     29   0:00:03.8  (   1.3 % )     0:00:10.2 /  0:00:10.2    1.0
[05/04 15:46:47   1596s] [ FullDelayCalc          ]      3   0:00:09.7  (   3.4 % )     0:00:09.7 /  0:00:09.8    1.0
[05/04 15:46:47   1596s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.5    1.0
[05/04 15:46:47   1596s] [ MISC                   ]          0:00:02.2  (   0.8 % )     0:00:02.2 /  0:00:02.2    1.0
[05/04 15:46:47   1596s] ---------------------------------------------------------------------------------------------
[05/04 15:46:47   1596s]  place_opt_design #2 TOTAL          0:04:47.9  ( 100.0 % )     0:04:47.9 /  0:04:47.0    1.0
[05/04 15:46:47   1596s] ---------------------------------------------------------------------------------------------
[05/04 15:46:47   1596s] 
[05/04 15:46:47   1596s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override
[05/04 15:46:47   1596s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override
[05/04 15:46:47   1596s] <CMD> globalNetConnect VDD -type tiehi
[05/04 15:46:47   1596s] <CMD> globalNetConnect VSS -type tielo
[05/04 15:46:47   1596s] <CMD> applyGlobalNets
[05/04 15:46:47   1596s] *** Checked 8 GNC rules.
[05/04 15:46:47   1596s] *** Applying global-net connections...
[05/04 15:46:47   1596s] 13864 new pwr-pin connections were made to global net 'VDD'.
[05/04 15:46:47   1596s] 13864 new gnd-pin connections were made to global net 'VSS'.
[05/04 15:46:47   1596s] *** Applied 8 GNC rules (cpu = 0:00:00.0)
[05/04 15:46:47   1596s] <CMD> globalDetailRoute
[05/04 15:46:47   1596s] #% Begin globalDetailRoute (date=05/04 15:46:47, mem=2122.4M)
[05/04 15:46:47   1596s] 
[05/04 15:46:47   1596s] globalDetailRoute
[05/04 15:46:47   1596s] 
[05/04 15:46:47   1596s] #Start globalDetailRoute on Sat May  4 15:46:47 2024
[05/04 15:46:47   1596s] #
[05/04 15:46:47   1596s] ### Time Record (globalDetailRoute) is installed.
[05/04 15:46:47   1596s] ### Time Record (Pre Callback) is installed.
[05/04 15:46:47   1596s] ### Time Record (Pre Callback) is uninstalled.
[05/04 15:46:47   1596s] ### Time Record (DB Import) is installed.
[05/04 15:46:47   1596s] ### Time Record (Timing Data Generation) is installed.
[05/04 15:46:47   1596s] #Generating timing data, please wait...
[05/04 15:46:47   1596s] #14397 total nets, 14332 already routed, 14332 will ignore in trialRoute
[05/04 15:46:47   1596s] ### run_trial_route starts on Sat May  4 15:46:47 2024 with memory = 2077.39 (MB), peak = 2295.05 (MB)
[05/04 15:46:47   1596s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:46:47   1597s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/04 15:46:47   1597s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:47   1597s] ### dump_timing_file starts on Sat May  4 15:46:47 2024 with memory = 2053.43 (MB), peak = 2295.05 (MB)
[05/04 15:46:47   1597s] ### extractRC starts on Sat May  4 15:46:47 2024 with memory = 2053.43 (MB), peak = 2295.05 (MB)
[05/04 15:46:47   1597s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 15:46:47   1597s] {RT typical_rc 0 3 3 0}
[05/04 15:46:47   1597s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:47   1597s] #Dump tif for version 2.1
[05/04 15:46:48   1598s] Start AAE Lib Loading. (MEM=2614.32)
[05/04 15:46:48   1598s] End AAE Lib Loading. (MEM=2633.4 CPU=0:00:00.0 Real=0:00:00.0)
[05/04 15:46:48   1598s] End AAE Lib Interpolated Model. (MEM=2633.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 15:46:51   1600s] Total number of fetched objects 16350
[05/04 15:46:51   1600s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 15:46:51   1600s] End delay calculation. (MEM=2674.64 CPU=0:00:02.2 REAL=0:00:02.0)
[05/04 15:46:52   1602s] #Current view: typical 
[05/04 15:46:52   1602s] #Current enabled view: typical 
[05/04 15:46:52   1602s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2087.98 (MB), peak = 2295.05 (MB)
[05/04 15:46:52   1602s] ### dump_timing_file cpu:00:00:05, real:00:00:05, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:52   1602s] #Done generating timing data.
[05/04 15:46:52   1602s] ### Time Record (Timing Data Generation) is uninstalled.
[05/04 15:46:52   1602s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/04 15:46:52   1602s] ### Net info: total nets: 16597
[05/04 15:46:52   1602s] ### Net info: dirty nets: 109
[05/04 15:46:52   1602s] ### Net info: marked as disconnected nets: 0
[05/04 15:46:52   1602s] #num needed restored net=0
[05/04 15:46:52   1602s] #need_extraction net=0 (total=16597)
[05/04 15:46:52   1602s] ### Net info: fully routed nets: 0
[05/04 15:46:52   1602s] ### Net info: trivial (< 2 pins) nets: 2264
[05/04 15:46:52   1602s] ### Net info: unrouted nets: 14333
[05/04 15:46:52   1602s] ### Net info: re-extraction nets: 0
[05/04 15:46:52   1602s] ### Net info: ignored nets: 0
[05/04 15:46:52   1602s] ### Net info: skip routing nets: 0
[05/04 15:46:52   1602s] #Start reading timing information from file .timing_file_1690631.tif.gz ...
[05/04 15:46:53   1602s] #Read in timing information for 655 ports, 13864 instances from timing file .timing_file_1690631.tif.gz.
[05/04 15:46:53   1602s] ### import design signature (76): route=311963720 fixed_route=311963720 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1716736408 dirty_area=0 del_dirty_area=0 cell=1465766906 placement=1511634859 pin_access=1312918418 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 15:46:53   1602s] ### Time Record (DB Import) is uninstalled.
[05/04 15:46:53   1602s] #NanoRoute Version 21.16-s078_1 NR221206-1807/21_16-UB
[05/04 15:46:53   1602s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430557f35edb24bd0a5e55867a1d994dbb429742
[05/04 15:46:53   1602s] #       9a1ef6edcd14069376d972cd8f97f77f4916cbaf973530c214c56ae0526d105ed744485c
[05/04 15:46:53   1602s] #       ac5071f944b8095b9fcfec7eb17c7bffa0b2845a77838164dbf7dd235407abf7ed3754a6
[05/04 15:46:53   1602s] #       d663e76130deb7b679f8e32227f06e3ce97130ee1f915c00b3bd350c92c1bbb031cd720e
[05/04 15:46:53   1602s] #       4c8fbe0fcc1b67b53bcc3802b66b9bdde572c8b93c0f3285303b6fff7258c45cdec48b9b
[05/04 15:46:53   1602s] #       aa1712a12852c58f0b92baebb59f6e5b601ecf26a48823a9242024adf5a6316eda289501
[05/04 15:46:53   1602s] #       1bbcb695765598bab1e37e4ee6a7ab9e5584186f2c3c5071cd35072781384f79746a8459
[05/04 15:46:53   1602s] #       c8f17b70ac665e00f2cb532114256431a3cad8ef202ce90a53003ba258e3a58a25bcfb01
[05/04 15:46:53   1602s] #       32b53e83
[05/04 15:46:53   1602s] #
[05/04 15:46:53   1602s] ### Time Record (Data Preparation) is installed.
[05/04 15:46:53   1602s] #RTESIG:78da95d3414bc330140770cf7e8a47b6430537f35edb24bd0a5e55867a1d994db7429742
[05/04 15:46:53   1602s] #       9a1ef6edcd140693b6e97acd8ff0ffbfbc2e965f2f1b60846b14ab8e4bb54578dd102171
[05/04 15:46:53   1602s] #       b142c5e513e1361c7d3eb3fbc5f2edfd838a022add7406925ddb368f509eac3ed6df509a
[05/04 15:46:53   1602s] #       4af78d87ce785fdbfdc31f17198177fd45f79d71ff88e402986dad619074de8583619671
[05/04 15:46:53   1602s] #       60baf76d60de38abdd69c411b043bd3f4c5f879ccbeb224308d3ebf8d36511337913cf6f
[05/04 15:46:53   1602s] #       ba3d970879be56fcfc415235adf6c3b10566f16e428a38924a0242525b6ff6c60d1ba552
[05/04 15:46:53   1602s] #       609dd7b6d4ae0c5337b63f8ec9ecf2d4e3aaa0b010bfc9a69f9010e30dc2268b39fb109c
[05/04 15:46:53   1602s] #       04e27ccda3e3254cd39901b31c904f8f8f501490c68c2a62bf1185b9cd3039b0338a052f
[05/04 15:46:53   1602s] #       54ace1dd0f93204b39
[05/04 15:46:53   1602s] #
[05/04 15:46:53   1602s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:46:53   1602s] ### Time Record (Global Routing) is installed.
[05/04 15:46:53   1602s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:46:53   1602s] #Total number of trivial nets (e.g. < 2 pins) = 2264 (skipped).
[05/04 15:46:53   1602s] #Total number of routable nets = 14333.
[05/04 15:46:53   1602s] #Total number of nets in the design = 16597.
[05/04 15:46:53   1602s] #14333 routable nets do not have any wires.
[05/04 15:46:53   1602s] #14333 nets will be global routed.
[05/04 15:46:53   1602s] #14333 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:46:53   1602s] ### Time Record (Data Preparation) is installed.
[05/04 15:46:53   1602s] #Start routing data preparation on Sat May  4 15:46:53 2024
[05/04 15:46:53   1602s] #
[05/04 15:46:53   1602s] #Minimum voltage of a net in the design = 0.000.
[05/04 15:46:53   1602s] #Maximum voltage of a net in the design = 1.200.
[05/04 15:46:53   1602s] #Voltage range [0.000 - 0.000] has 652 nets.
[05/04 15:46:53   1602s] #Voltage range [0.000 - 1.200] has 15930 nets.
[05/04 15:46:53   1602s] #Voltage range [1.200 - 1.200] has 15 nets.
[05/04 15:46:53   1602s] #Build and mark too close pins for the same net.
[05/04 15:46:53   1602s] ### Time Record (Cell Pin Access) is installed.
[05/04 15:46:53   1602s] #Initial pin access analysis.
[05/04 15:46:53   1602s] #Detail pin access analysis.
[05/04 15:46:53   1602s] ### Time Record (Cell Pin Access) is uninstalled.
[05/04 15:46:53   1602s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[05/04 15:46:53   1602s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/04 15:46:53   1602s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[05/04 15:46:53   1602s] # MQ           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/04 15:46:53   1602s] # MG           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/04 15:46:53   1602s] # LY           V   Track-Pitch = 4.8000    Line-2-Via Pitch = 2.5200
[05/04 15:46:53   1602s] # E1           H   Track-Pitch = 6.0000    Line-2-Via Pitch = 4.3700
[05/04 15:46:53   1602s] # MA           V   Track-Pitch = 9.6000    Line-2-Via Pitch = 9.1200
[05/04 15:46:53   1602s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[05/04 15:46:53   1602s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
[05/04 15:46:53   1602s] #pin_access_rlayer=2(M2)
[05/04 15:46:53   1602s] #shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[05/04 15:46:53   1602s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/04 15:46:53   1603s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2092.77 (MB), peak = 2295.05 (MB)
[05/04 15:46:53   1603s] #Regenerating Ggrids automatically.
[05/04 15:46:53   1603s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[05/04 15:46:53   1603s] #Using automatically generated G-grids.
[05/04 15:46:53   1603s] #Done routing data preparation.
[05/04 15:46:53   1603s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2094.06 (MB), peak = 2295.05 (MB)
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #Connectivity extraction summary:
[05/04 15:46:53   1603s] #14333 (86.36%) nets are without wires.
[05/04 15:46:53   1603s] #2264 nets are fixed|skipped|trivial (not extracted).
[05/04 15:46:53   1603s] #Total number of nets = 16597.
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #Finished routing data preparation on Sat May  4 15:46:53 2024
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #Cpu time = 00:00:01
[05/04 15:46:53   1603s] #Elapsed time = 00:00:01
[05/04 15:46:53   1603s] #Increased memory = 5.28 (MB)
[05/04 15:46:53   1603s] #Total memory = 2094.06 (MB)
[05/04 15:46:53   1603s] #Peak memory = 2295.05 (MB)
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:46:53   1603s] ### Time Record (Global Routing) is installed.
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #Start global routing on Sat May  4 15:46:53 2024
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #Start global routing initialization on Sat May  4 15:46:53 2024
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #Number of eco nets is 0
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] #Start global routing data preparation on Sat May  4 15:46:53 2024
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] ### build_merged_routing_blockage_rect_list starts on Sat May  4 15:46:53 2024 with memory = 2094.06 (MB), peak = 2295.05 (MB)
[05/04 15:46:53   1603s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:53   1603s] #Start routing resource analysis on Sat May  4 15:46:53 2024
[05/04 15:46:53   1603s] #
[05/04 15:46:53   1603s] ### init_is_bin_blocked starts on Sat May  4 15:46:53 2024 with memory = 2094.06 (MB), peak = 2295.05 (MB)
[05/04 15:46:53   1603s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:53   1603s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat May  4 15:46:53 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### adjust_flow_cap starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### adjust_flow_per_partial_route_obs starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### set_via_blocked starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### copy_flow starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] #Routing resource analysis is done on Sat May  4 15:46:54 2024
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] ### report_flow_cap starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] #  Resource Analysis:
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/04 15:46:54   1603s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/04 15:46:54   1603s] #  --------------------------------------------------------------
[05/04 15:46:54   1603s] #  M1             H         503        1384        8836    31.46%
[05/04 15:46:54   1603s] #  M2             V         272        1615        8836     0.00%
[05/04 15:46:54   1603s] #  M3             H        1420         467        8836     0.00%
[05/04 15:46:54   1603s] #  --------------------------------------------------------------
[05/04 15:46:54   1603s] #  Total                   2196      61.21%       26508    10.49%
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] #  16492 nets (99.37%) with 1 preferred extra spacing.
[05/04 15:46:54   1603s] #WARNING (NRGR-7) There are too many nets (99.37%) with extra spacing. This may later cause serious detour problem.
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### analyze_m2_tracks starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### report_initial_resource starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### mark_pg_pins_accessibility starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### set_net_region starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] #Global routing data preparation is done on Sat May  4 15:46:54 2024
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] ### prepare_level starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### init level 1 starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### Level 1 hgrid = 94 X 94
[05/04 15:46:54   1603s] ### init level 2 starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### Level 2 hgrid = 24 X 24  (large_net only)
[05/04 15:46:54   1603s] ### prepare_level_flow starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### init_flow_edge starts on Sat May  4 15:46:54 2024 with memory = 2094.57 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### init_flow_edge starts on Sat May  4 15:46:54 2024 with memory = 2095.09 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] #Global routing initialization is done on Sat May  4 15:46:54 2024
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2095.09 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] #
[05/04 15:46:54   1603s] ### routing large nets 
[05/04 15:46:54   1603s] #start global routing iteration 1...
[05/04 15:46:54   1603s] ### init_flow_edge starts on Sat May  4 15:46:54 2024 with memory = 2095.09 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1603s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:46:54   1603s] ### routing at level 2 (topmost level) iter 0
[05/04 15:46:54   1603s] ### Uniform Hboxes (6x6)
[05/04 15:46:54   1603s] ### routing at level 1 iter 0 for 0 hboxes
[05/04 15:46:54   1604s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2102.09 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1604s] #
[05/04 15:46:54   1604s] #start global routing iteration 2...
[05/04 15:46:54   1604s] ### init_flow_edge starts on Sat May  4 15:46:54 2024 with memory = 2102.09 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1604s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[05/04 15:46:54   1604s] ### cal_flow starts on Sat May  4 15:46:54 2024 with memory = 2102.09 (MB), peak = 2295.05 (MB)
[05/04 15:46:54   1604s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[05/04 15:46:54   1604s] ### routing at level 1 (topmost level) iter 0
[05/04 15:47:11   1620s] ### measure_qor starts on Sat May  4 15:47:11 2024 with memory = 2102.09 (MB), peak = 2295.05 (MB)
[05/04 15:47:11   1620s] ### measure_congestion starts on Sat May  4 15:47:11 2024 with memory = 2102.09 (MB), peak = 2295.05 (MB)
[05/04 15:47:11   1620s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:47:11   1620s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:47:11   1620s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2093.78 (MB), peak = 2295.05 (MB)
[05/04 15:47:11   1620s] #
[05/04 15:47:11   1620s] #start global routing iteration 3...
[05/04 15:47:11   1620s] ### routing at level 1 (topmost level) iter 1
[05/04 15:47:28   1638s] ### measure_qor starts on Sat May  4 15:47:28 2024 with memory = 2094.55 (MB), peak = 2295.05 (MB)
[05/04 15:47:28   1638s] ### measure_congestion starts on Sat May  4 15:47:28 2024 with memory = 2094.55 (MB), peak = 2295.05 (MB)
[05/04 15:47:28   1638s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:47:28   1638s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:47:28   1638s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2092.88 (MB), peak = 2295.05 (MB)
[05/04 15:47:28   1638s] #
[05/04 15:47:28   1638s] #start global routing iteration 4...
[05/04 15:47:28   1638s] ### routing at level 1 (topmost level) iter 2
[05/04 15:47:49   1658s] ### measure_qor starts on Sat May  4 15:47:49 2024 with memory = 2093.91 (MB), peak = 2295.05 (MB)
[05/04 15:47:49   1658s] ### measure_congestion starts on Sat May  4 15:47:49 2024 with memory = 2093.91 (MB), peak = 2295.05 (MB)
[05/04 15:47:49   1658s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:47:49   1658s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:47:49   1658s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 2092.55 (MB), peak = 2295.05 (MB)
[05/04 15:47:49   1658s] #
[05/04 15:47:49   1658s] #start global routing iteration 5...
[05/04 15:47:49   1658s] ### routing at level 1 (topmost level) iter 3
[05/04 15:48:12   1681s] ### measure_qor starts on Sat May  4 15:48:12 2024 with memory = 2093.58 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### measure_congestion starts on Sat May  4 15:48:12 2024 with memory = 2093.58 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] ### route_end starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #Total number of trivial nets (e.g. < 2 pins) = 2264 (skipped).
[05/04 15:48:12   1681s] #Total number of routable nets = 14333.
[05/04 15:48:12   1681s] #Total number of nets in the design = 16597.
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #14333 routable nets have routed wires.
[05/04 15:48:12   1681s] #14333 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #Routed net constraints summary:
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #      Default              14238           95               0  
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #        Total              14238           95               0  
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #Routing constraints summary of the whole design:
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #      Default              14238           95               0  
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #        Total              14238           95               0  
[05/04 15:48:12   1681s] #-------------------------------------------------------------
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] ### adjust_flow_per_partial_route_obs starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### cal_base_flow starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### init_flow_edge starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### cal_flow starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### report_overcon starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #                 OverCon       OverCon       OverCon       OverCon          
[05/04 15:48:12   1681s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/04 15:48:12   1681s] #     Layer         (1-6)        (7-12)       (13-18)       (19-24)   OverCon  Flow/Cap
[05/04 15:48:12   1681s] #  ----------------------------------------------------------------------------------------
[05/04 15:48:12   1681s] #  M1          254(3.31%)      0(0.00%)      0(0.00%)      0(0.00%)   (3.31%)     0.73  
[05/04 15:48:12   1681s] #  M2         1889(21.4%)   5532(62.6%)   1058(12.0%)     46(0.52%)   (96.5%)     1.41  
[05/04 15:48:12   1681s] #  M3          236(2.67%)     22(0.25%)      1(0.01%)      0(0.00%)   (2.93%)     0.63  
[05/04 15:48:12   1681s] #  ----------------------------------------------------------------------------------------
[05/04 15:48:12   1681s] #     Total   2379(9.39%)   5554(21.9%)   1059(4.18%)     46(0.18%)   (35.7%)
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 24
[05/04 15:48:12   1681s] #  Overflow after GR: 2.02% H + 33.64% V
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### cal_base_flow starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### init_flow_edge starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### cal_flow starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### generate_cong_map_content starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### update starts on Sat May  4 15:48:12 2024 with memory = 2092.22 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] #Complete Global Routing.
[05/04 15:48:12   1681s] #Total number of nets with non-default rule or having extra spacing = 16492
[05/04 15:48:12   1681s] #Total wire length = 943012 um.
[05/04 15:48:12   1681s] #Total half perimeter of net bounding box = 874854 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER M1 = 33208 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER M2 = 516439 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER M3 = 393366 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER MG = 0 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER LY = 0 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:48:12   1681s] #Total wire length on LAYER MA = 0 um.
[05/04 15:48:12   1681s] #Total number of vias = 81387
[05/04 15:48:12   1681s] #Up-Via Summary (total 81387):
[05/04 15:48:12   1681s] #           
[05/04 15:48:12   1681s] #-----------------------
[05/04 15:48:12   1681s] # M1              51869
[05/04 15:48:12   1681s] # M2              29516
[05/04 15:48:12   1681s] # M3                  2
[05/04 15:48:12   1681s] #-----------------------
[05/04 15:48:12   1681s] #                 81387 
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### report_overcon starts on Sat May  4 15:48:12 2024 with memory = 2092.29 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### report_overcon starts on Sat May  4 15:48:12 2024 with memory = 2092.29 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] #Max overcon = 44 tracks.
[05/04 15:48:12   1681s] #Total overcon = 47.73%.
[05/04 15:48:12   1681s] #Worst layer Gcell overcon rate = 34.85%.
[05/04 15:48:12   1681s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### global_route design signature (79): route=167808930 net_attr=1085917181
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #Global routing statistics:
[05/04 15:48:12   1681s] #Cpu time = 00:01:19
[05/04 15:48:12   1681s] #Elapsed time = 00:01:19
[05/04 15:48:12   1681s] #Increased memory = -1.77 (MB)
[05/04 15:48:12   1681s] #Total memory = 2092.29 (MB)
[05/04 15:48:12   1681s] #Peak memory = 2295.05 (MB)
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #Finished global routing on Sat May  4 15:48:12 2024
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] #
[05/04 15:48:12   1681s] ### Time Record (Global Routing) is uninstalled.
[05/04 15:48:12   1681s] ### Time Record (Data Preparation) is installed.
[05/04 15:48:12   1681s] ### Time Record (Data Preparation) is uninstalled.
[05/04 15:48:12   1681s] ### track-assign external-init starts on Sat May  4 15:48:12 2024 with memory = 2091.95 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### Time Record (Track Assignment) is installed.
[05/04 15:48:12   1681s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:48:12   1681s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2091.95 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### track-assign engine-init starts on Sat May  4 15:48:12 2024 with memory = 2091.95 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] ### Time Record (Track Assignment) is installed.
[05/04 15:48:12   1681s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:12   1681s] ### track-assign core-engine starts on Sat May  4 15:48:12 2024 with memory = 2091.95 (MB), peak = 2295.05 (MB)
[05/04 15:48:12   1681s] #Start Track Assignment.
[05/04 15:48:15   1684s] #Done with 19808 horizontal wires in 3 hboxes and 20595 vertical wires in 3 hboxes.
[05/04 15:48:19   1688s] #Done with 4734 horizontal wires in 3 hboxes and 7120 vertical wires in 3 hboxes.
[05/04 15:48:19   1688s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[05/04 15:48:19   1688s] #
[05/04 15:48:19   1688s] #Track assignment summary:
[05/04 15:48:19   1688s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/04 15:48:19   1688s] #------------------------------------------------------------------------
[05/04 15:48:19   1688s] # M1         32260.85 	  6.01%  	  0.00% 	  5.84%
[05/04 15:48:19   1688s] # M2        515144.82 	 10.04%  	  4.76% 	  0.00%
[05/04 15:48:19   1688s] # M3        386506.29 	  0.74%  	  0.08% 	  0.00%
[05/04 15:48:19   1688s] #------------------------------------------------------------------------
[05/04 15:48:19   1688s] # All      933911.96  	  6.06% 	  2.66% 	  0.00%
[05/04 15:48:19   1688s] #Complete Track Assignment.
[05/04 15:48:19   1688s] #Total number of nets with non-default rule or having extra spacing = 16492
[05/04 15:48:19   1688s] #Total wire length = 933879 um.
[05/04 15:48:19   1688s] #Total half perimeter of net bounding box = 874854 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER M1 = 32147 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER M2 = 514702 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER M3 = 387030 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER MQ = 0 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER MG = 0 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER LY = 0 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER E1 = 0 um.
[05/04 15:48:19   1688s] #Total wire length on LAYER MA = 0 um.
[05/04 15:48:19   1688s] #Total number of vias = 81387
[05/04 15:48:19   1688s] #Up-Via Summary (total 81387):
[05/04 15:48:19   1688s] #           
[05/04 15:48:19   1688s] #-----------------------
[05/04 15:48:19   1688s] # M1              51869
[05/04 15:48:19   1688s] # M2              29516
[05/04 15:48:19   1688s] # M3                  2
[05/04 15:48:19   1688s] #-----------------------
[05/04 15:48:19   1688s] #                 81387 
[05/04 15:48:19   1688s] #
[05/04 15:48:19   1688s] ### track_assign design signature (82): route=682684861
[05/04 15:48:19   1688s] ### track-assign core-engine cpu:00:00:07, real:00:00:07, mem:2.0 GB, peak:2.2 GB
[05/04 15:48:19   1688s] ### Time Record (Track Assignment) is uninstalled.
[05/04 15:48:19   1688s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2091.41 (MB), peak = 2295.05 (MB)
[05/04 15:48:19   1688s] #
[05/04 15:48:19   1688s] #number of short segments in preferred routing layers
[05/04 15:48:19   1688s] #	M1        M2        M3        Total 
[05/04 15:48:19   1688s] #	521       11872     11304     23697     
[05/04 15:48:19   1688s] #
[05/04 15:48:19   1689s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/04 15:48:19   1689s] #Cpu time = 00:01:26
[05/04 15:48:19   1689s] #Elapsed time = 00:01:27
[05/04 15:48:19   1689s] #Increased memory = 2.88 (MB)
[05/04 15:48:19   1689s] #Total memory = 2091.66 (MB)
[05/04 15:48:19   1689s] #Peak memory = 2295.05 (MB)
[05/04 15:48:19   1689s] ### Time Record (Detail Routing) is installed.
[05/04 15:48:20   1689s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/04 15:48:20   1689s] #
[05/04 15:48:20   1689s] #Start Detail Routing..
[05/04 15:48:20   1689s] #start initial detail routing ...
[05/04 15:48:20   1689s] ### Design has 0 dirty nets
[05/04 16:05:13   2699s] ### Routing stats: routing = 100.00%
[05/04 16:05:13   2699s] #   number of violations = 842
[05/04 16:05:13   2699s] #
[05/04 16:05:13   2699s] #    By Layer and Type :
[05/04 16:05:13   2699s] #	          Short   MinEnc     Loop   CutSpc      Mar ViaInPin   Totals
[05/04 16:05:13   2699s] #	M1            9       16        7       52        0       40      124
[05/04 16:05:13   2699s] #	M2          277        0        6       52        1        0      336
[05/04 16:05:13   2699s] #	M3          376        0        6        0        0        0      382
[05/04 16:05:13   2699s] #	Totals      662       16       19      104        1       40      842
[05/04 16:05:13   2699s] #cpu time = 00:16:50, elapsed time = 00:16:54, memory = 2145.75 (MB), peak = 2314.98 (MB)
[05/04 16:05:15   2700s] #start 1st optimization iteration ...
[05/04 16:06:06   2751s] ### Routing stats: routing = 100.00%
[05/04 16:06:06   2751s] #   number of violations = 66
[05/04 16:06:06   2751s] #
[05/04 16:06:06   2751s] #    By Layer and Type :
[05/04 16:06:06   2751s] #	          Short     Loop   CutSpc ViaInPin   Totals
[05/04 16:06:06   2751s] #	M1            0        0        3        1        4
[05/04 16:06:06   2751s] #	M2           22        2        0        0       24
[05/04 16:06:06   2751s] #	M3           38        0        0        0       38
[05/04 16:06:06   2751s] #	Totals       60        2        3        1       66
[05/04 16:06:06   2751s] #    number of process antenna violations = 226
[05/04 16:06:06   2751s] #cpu time = 00:00:50, elapsed time = 00:00:50, memory = 2145.08 (MB), peak = 2314.98 (MB)
[05/04 16:06:06   2751s] #start 2nd optimization iteration ...
[05/04 16:06:15   2760s] ### Routing stats: routing = 100.00%
[05/04 16:06:15   2760s] #   number of violations = 20
[05/04 16:06:15   2760s] #
[05/04 16:06:15   2760s] #    By Layer and Type :
[05/04 16:06:15   2760s] #	          Short   CutSpc   Totals
[05/04 16:06:15   2760s] #	M1            0        2        2
[05/04 16:06:15   2760s] #	M2            7        0        7
[05/04 16:06:15   2760s] #	M3           11        0       11
[05/04 16:06:15   2760s] #	Totals       18        2       20
[05/04 16:06:15   2760s] #    number of process antenna violations = 216
[05/04 16:06:15   2760s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2145.12 (MB), peak = 2314.98 (MB)
[05/04 16:06:15   2760s] #start 3rd optimization iteration ...
[05/04 16:06:24   2769s] ### Routing stats: routing = 100.00%
[05/04 16:06:24   2769s] #   number of violations = 10
[05/04 16:06:24   2769s] #
[05/04 16:06:24   2769s] #    By Layer and Type :
[05/04 16:06:24   2769s] #	          Short   CutSpc   Totals
[05/04 16:06:24   2769s] #	M1            0        1        1
[05/04 16:06:24   2769s] #	M2            4        0        4
[05/04 16:06:24   2769s] #	M3            5        0        5
[05/04 16:06:24   2769s] #	Totals        9        1       10
[05/04 16:06:24   2769s] #    number of process antenna violations = 216
[05/04 16:06:24   2769s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2143.61 (MB), peak = 2314.98 (MB)
[05/04 16:06:24   2769s] #start 4th optimization iteration ...
[05/04 16:06:36   2781s] ### Routing stats: routing = 100.00%
[05/04 16:06:36   2781s] #   number of violations = 7
[05/04 16:06:36   2781s] #
[05/04 16:06:36   2781s] #    By Layer and Type :
[05/04 16:06:36   2781s] #	          Short   CutSpc   Totals
[05/04 16:06:36   2781s] #	M1            0        1        1
[05/04 16:06:36   2781s] #	M2            1        0        1
[05/04 16:06:36   2781s] #	M3            5        0        5
[05/04 16:06:36   2781s] #	Totals        6        1        7
[05/04 16:06:36   2781s] #    number of process antenna violations = 216
[05/04 16:06:36   2781s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2143.85 (MB), peak = 2314.98 (MB)
[05/04 16:06:36   2781s] #start 5th optimization iteration ...
[05/04 16:06:52   2797s] ### Routing stats: routing = 100.00%
[05/04 16:06:52   2797s] #   number of violations = 4
[05/04 16:06:52   2797s] #
[05/04 16:06:52   2797s] #    By Layer and Type :
[05/04 16:06:52   2797s] #	          Short   CutSpc   Totals
[05/04 16:06:52   2797s] #	M1            0        1        1
[05/04 16:06:52   2797s] #	M2            1        0        1
[05/04 16:06:52   2797s] #	M3            2        0        2
[05/04 16:06:52   2797s] #	Totals        3        1        4
[05/04 16:06:52   2797s] #    number of process antenna violations = 216
[05/04 16:06:52   2797s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2144.35 (MB), peak = 2314.98 (MB)
[05/04 16:06:52   2797s] #start 6th optimization iteration ...
[05/04 16:07:11   2815s] ### Routing stats: routing = 100.00%
[05/04 16:07:11   2815s] #   number of violations = 3
[05/04 16:07:11   2815s] #
[05/04 16:07:11   2815s] #    By Layer and Type :
[05/04 16:07:11   2815s] #	          Short   Totals
[05/04 16:07:11   2815s] #	M1            2        2
[05/04 16:07:11   2815s] #	M2            0        0
[05/04 16:07:11   2815s] #	M3            1        1
[05/04 16:07:11   2815s] #	Totals        3        3
[05/04 16:07:11   2815s] #    number of process antenna violations = 216
[05/04 16:07:11   2815s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 2144.29 (MB), peak = 2314.98 (MB)
[05/04 16:07:11   2815s] #start 7th optimization iteration ...
[05/04 16:07:15   2820s] ### Routing stats: routing = 100.00%
[05/04 16:07:15   2820s] #   number of violations = 1
[05/04 16:07:15   2820s] #
[05/04 16:07:15   2820s] #    By Layer and Type :
[05/04 16:07:15   2820s] #	         CutSpc   Totals
[05/04 16:07:15   2820s] #	M1            1        1
[05/04 16:07:15   2820s] #	Totals        1        1
[05/04 16:07:15   2820s] #    number of process antenna violations = 216
[05/04 16:07:15   2820s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2142.32 (MB), peak = 2314.98 (MB)
[05/04 16:07:15   2820s] #start 8th optimization iteration ...
[05/04 16:07:20   2824s] ### Routing stats: routing = 100.00%
[05/04 16:07:20   2824s] #   number of violations = 0
[05/04 16:07:20   2824s] #    number of process antenna violations = 216
[05/04 16:07:20   2824s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2142.70 (MB), peak = 2314.98 (MB)
[05/04 16:07:20   2824s] #Complete Detail Routing.
[05/04 16:07:20   2825s] #Total number of nets with non-default rule or having extra spacing = 16492
[05/04 16:07:20   2825s] #Total wire length = 1082793 um.
[05/04 16:07:20   2825s] #Total half perimeter of net bounding box = 874854 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER M1 = 134027 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER M2 = 526175 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER M3 = 422590 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER MQ = 0 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER MG = 0 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER LY = 0 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER E1 = 0 um.
[05/04 16:07:20   2825s] #Total wire length on LAYER MA = 0 um.
[05/04 16:07:20   2825s] #Total number of vias = 226881
[05/04 16:07:20   2825s] #Total number of multi-cut vias = 192292 ( 84.8%)
[05/04 16:07:20   2825s] #Total number of single cut vias = 34589 ( 15.2%)
[05/04 16:07:20   2825s] #Up-Via Summary (total 226881):
[05/04 16:07:20   2825s] #                   single-cut          multi-cut      Total
[05/04 16:07:20   2825s] #-----------------------------------------------------------
[05/04 16:07:20   2825s] # M1             31169 ( 27.2%)     83477 ( 72.8%)     114646
[05/04 16:07:20   2825s] # M2              3420 (  3.0%)    108815 ( 97.0%)     112235
[05/04 16:07:20   2825s] #-----------------------------------------------------------
[05/04 16:07:20   2825s] #                34589 ( 15.2%)    192292 ( 84.8%)     226881 
[05/04 16:07:20   2825s] #
[05/04 16:07:20   2825s] #Total number of DRC violations = 0
[05/04 16:07:20   2825s] ### Time Record (Detail Routing) is uninstalled.
[05/04 16:07:20   2825s] #Cpu time = 00:18:56
[05/04 16:07:20   2825s] #Elapsed time = 00:19:01
[05/04 16:07:20   2825s] #Increased memory = 51.03 (MB)
[05/04 16:07:20   2825s] #Total memory = 2142.70 (MB)
[05/04 16:07:20   2825s] #Peak memory = 2314.98 (MB)
[05/04 16:07:20   2825s] ### Time Record (Antenna Fixing) is installed.
[05/04 16:07:20   2825s] #
[05/04 16:07:20   2825s] #start routing for process antenna violation fix ...
[05/04 16:07:20   2825s] ### drc_pitch = 3920 (  3.9200 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 3 top_pin_layer = 3
[05/04 16:07:24   2829s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2143.11 (MB), peak = 2314.98 (MB)
[05/04 16:07:24   2829s] #
[05/04 16:07:24   2829s] #Total number of nets with non-default rule or having extra spacing = 16492
[05/04 16:07:24   2829s] #Total wire length = 1082912 um.
[05/04 16:07:24   2829s] #Total half perimeter of net bounding box = 874854 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER M1 = 134027 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER M2 = 526145 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER M3 = 422739 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER MQ = 0 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER MG = 0 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER LY = 0 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER E1 = 0 um.
[05/04 16:07:24   2829s] #Total wire length on LAYER MA = 0 um.
[05/04 16:07:24   2829s] #Total number of vias = 227425
[05/04 16:07:24   2829s] #Total number of multi-cut vias = 192292 ( 84.6%)
[05/04 16:07:24   2829s] #Total number of single cut vias = 35133 ( 15.4%)
[05/04 16:07:24   2829s] #Up-Via Summary (total 227425):
[05/04 16:07:24   2829s] #                   single-cut          multi-cut      Total
[05/04 16:07:24   2829s] #-----------------------------------------------------------
[05/04 16:07:24   2829s] # M1             31169 ( 27.2%)     83477 ( 72.8%)     114646
[05/04 16:07:24   2829s] # M2              3964 (  3.5%)    108815 ( 96.5%)     112779
[05/04 16:07:24   2829s] #-----------------------------------------------------------
[05/04 16:07:24   2829s] #                35133 ( 15.4%)    192292 ( 84.6%)     227425 
[05/04 16:07:24   2829s] #
[05/04 16:07:24   2829s] #Total number of DRC violations = 0
[05/04 16:07:24   2829s] #Total number of process antenna violations = 0
[05/04 16:07:24   2829s] #Total number of net violated process antenna rule = 0
[05/04 16:07:24   2829s] #
[05/04 16:07:26   2831s] #
[05/04 16:07:26   2831s] #Total number of nets with non-default rule or having extra spacing = 16492
[05/04 16:07:26   2831s] #Total wire length = 1082912 um.
[05/04 16:07:26   2831s] #Total half perimeter of net bounding box = 874854 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER M1 = 134027 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER M2 = 526145 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER M3 = 422739 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER MQ = 0 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER MG = 0 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER LY = 0 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER E1 = 0 um.
[05/04 16:07:26   2831s] #Total wire length on LAYER MA = 0 um.
[05/04 16:07:26   2831s] #Total number of vias = 227425
[05/04 16:07:26   2831s] #Total number of multi-cut vias = 192292 ( 84.6%)
[05/04 16:07:26   2831s] #Total number of single cut vias = 35133 ( 15.4%)
[05/04 16:07:26   2831s] #Up-Via Summary (total 227425):
[05/04 16:07:26   2831s] #                   single-cut          multi-cut      Total
[05/04 16:07:26   2831s] #-----------------------------------------------------------
[05/04 16:07:26   2831s] # M1             31169 ( 27.2%)     83477 ( 72.8%)     114646
[05/04 16:07:26   2831s] # M2              3964 (  3.5%)    108815 ( 96.5%)     112779
[05/04 16:07:26   2831s] #-----------------------------------------------------------
[05/04 16:07:26   2831s] #                35133 ( 15.4%)    192292 ( 84.6%)     227425 
[05/04 16:07:26   2831s] #
[05/04 16:07:26   2831s] #Total number of DRC violations = 0
[05/04 16:07:26   2831s] #Total number of process antenna violations = 0
[05/04 16:07:26   2831s] #Total number of net violated process antenna rule = 0
[05/04 16:07:26   2831s] #
[05/04 16:07:26   2831s] ### Time Record (Antenna Fixing) is uninstalled.
[05/04 16:07:26   2831s] #detailRoute Statistics:
[05/04 16:07:26   2831s] #Cpu time = 00:19:03
[05/04 16:07:26   2831s] #Elapsed time = 00:19:07
[05/04 16:07:26   2831s] #Increased memory = 51.45 (MB)
[05/04 16:07:26   2831s] #Total memory = 2143.11 (MB)
[05/04 16:07:26   2831s] #Peak memory = 2314.98 (MB)
[05/04 16:07:27   2831s] ### global_detail_route design signature (107): route=1260118608 flt_obj=0 vio=1905142130 shield_wire=1
[05/04 16:07:27   2831s] ### Time Record (DB Export) is installed.
[05/04 16:07:27   2831s] ### export design design signature (108): route=1260118608 fixed_route=311963720 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1251823819 dirty_area=0 del_dirty_area=0 cell=1465766906 placement=1511634859 pin_access=986975742 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 16:07:27   2832s] ### Time Record (DB Export) is uninstalled.
[05/04 16:07:27   2832s] ### Time Record (Post Callback) is installed.
[05/04 16:07:27   2832s] ### Time Record (Post Callback) is uninstalled.
[05/04 16:07:27   2832s] #
[05/04 16:07:27   2832s] #globalDetailRoute statistics:
[05/04 16:07:27   2832s] #Cpu time = 00:20:36
[05/04 16:07:27   2832s] #Elapsed time = 00:20:41
[05/04 16:07:27   2832s] #Increased memory = -30.00 (MB)
[05/04 16:07:27   2832s] #Total memory = 2092.38 (MB)
[05/04 16:07:27   2832s] #Peak memory = 2314.98 (MB)
[05/04 16:07:27   2832s] #Number of warnings = 2
[05/04 16:07:27   2832s] #Total number of warnings = 12
[05/04 16:07:27   2832s] #Number of fails = 0
[05/04 16:07:27   2832s] #Total number of fails = 0
[05/04 16:07:27   2832s] #Complete globalDetailRoute on Sat May  4 16:07:27 2024
[05/04 16:07:27   2832s] #
[05/04 16:07:27   2832s] ### import design signature (109): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=986975742 inst_pattern=1 via=1912239594 routing_via=2117892616
[05/04 16:07:27   2832s] ### Time Record (globalDetailRoute) is uninstalled.
[05/04 16:07:27   2832s] ### 
[05/04 16:07:27   2832s] ###   Scalability Statistics
[05/04 16:07:27   2832s] ### 
[05/04 16:07:27   2832s] ### --------------------------------+----------------+----------------+----------------+
[05/04 16:07:27   2832s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/04 16:07:27   2832s] ### --------------------------------+----------------+----------------+----------------+
[05/04 16:07:27   2832s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/04 16:07:27   2832s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/04 16:07:27   2832s] ###   Timing Data Generation        |        00:00:06|        00:00:06|             1.0|
[05/04 16:07:27   2832s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/04 16:07:27   2832s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/04 16:07:27   2832s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/04 16:07:27   2832s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/04 16:07:27   2832s] ###   Global Routing                |        00:01:19|        00:01:19|             1.0|
[05/04 16:07:27   2832s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[05/04 16:07:27   2832s] ###   Detail Routing                |        00:18:56|        00:19:01|             1.0|
[05/04 16:07:27   2832s] ###   Antenna Fixing                |        00:00:07|        00:00:07|             1.0|
[05/04 16:07:27   2832s] ###   Entire Command                |        00:20:36|        00:20:41|             1.0|
[05/04 16:07:27   2832s] ### --------------------------------+----------------+----------------+----------------+
[05/04 16:07:27   2832s] ### 
[05/04 16:07:27   2832s] #% End globalDetailRoute (date=05/04 16:07:27, total cpu=0:20:36, real=0:20:40, peak res=2315.0M, current mem=2091.7M)
[05/04 16:07:27   2832s] <CMD> saveDesign ibex_top.routed.enc
[05/04 16:07:28   2832s] #% Begin save design ... (date=05/04 16:07:28, mem=2091.7M)
[05/04 16:07:28   2832s] % Begin Save ccopt configuration ... (date=05/04 16:07:28, mem=2091.7M)
[05/04 16:07:28   2832s] % End Save ccopt configuration ... (date=05/04 16:07:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2092.2M, current mem=2092.2M)
[05/04 16:07:28   2832s] % Begin Save netlist data ... (date=05/04 16:07:28, mem=2092.2M)
[05/04 16:07:28   2832s] Writing Binary DB to ibex_top.routed.enc.dat/ibex_top.v.bin in single-threaded mode...
[05/04 16:07:28   2832s] % End Save netlist data ... (date=05/04 16:07:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2092.2M, current mem=2092.2M)
[05/04 16:07:28   2832s] Saving symbol-table file ...
[05/04 16:07:28   2832s] Saving congestion map file ibex_top.routed.enc.dat/ibex_top.route.congmap.gz ...
[05/04 16:07:28   2833s] % Begin Save AAE data ... (date=05/04 16:07:28, mem=2092.7M)
[05/04 16:07:28   2833s] Saving AAE Data ...
[05/04 16:07:28   2833s] % End Save AAE data ... (date=05/04 16:07:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2092.7M, current mem=2092.7M)
[05/04 16:07:29   2833s] Saving preference file ibex_top.routed.enc.dat/gui.pref.tcl ...
[05/04 16:07:29   2833s] Saving mode setting ...
[05/04 16:07:29   2833s] Saving global file ...
[05/04 16:07:29   2833s] % Begin Save floorplan data ... (date=05/04 16:07:29, mem=2093.1M)
[05/04 16:07:29   2833s] Saving floorplan file ...
[05/04 16:07:29   2833s] % End Save floorplan data ... (date=05/04 16:07:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2093.1M, current mem=2093.1M)
[05/04 16:07:29   2833s] Saving PG file ibex_top.routed.enc.dat/ibex_top.pg.gz, version#2, (Created by Innovus v21.16-s078_1 on Sat May  4 16:07:29 2024)
[05/04 16:07:29   2833s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2636.5M) ***
[05/04 16:07:29   2833s] Saving Drc markers ...
[05/04 16:07:29   2833s] ... No Drc file written since there is no markers found.
[05/04 16:07:29   2833s] % Begin Save placement data ... (date=05/04 16:07:29, mem=2093.4M)
[05/04 16:07:29   2833s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/04 16:07:29   2833s] Save Adaptive View Pruning View Names to Binary file
[05/04 16:07:29   2833s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2639.5M) ***
[05/04 16:07:30   2833s] % End Save placement data ... (date=05/04 16:07:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=2093.4M, current mem=2093.4M)
[05/04 16:07:30   2833s] % Begin Save routing data ... (date=05/04 16:07:30, mem=2093.4M)
[05/04 16:07:30   2833s] Saving route file ...
[05/04 16:07:30   2833s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2636.5M) ***
[05/04 16:07:30   2833s] % End Save routing data ... (date=05/04 16:07:30, total cpu=0:00:00.3, real=0:00:00.0, peak res=2093.6M, current mem=2093.6M)
[05/04 16:07:30   2833s] Saving property file ibex_top.routed.enc.dat/ibex_top.prop
[05/04 16:07:30   2833s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2639.5M) ***
[05/04 16:07:31   2833s] #Saving pin access data to file ibex_top.routed.enc.dat/ibex_top.apa ...
[05/04 16:07:31   2833s] #
[05/04 16:07:31   2833s] % Begin Save power constraints data ... (date=05/04 16:07:31, mem=2093.6M)
[05/04 16:07:31   2834s] % End Save power constraints data ... (date=05/04 16:07:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2093.6M, current mem=2093.6M)
[05/04 16:07:31   2834s] Generated self-contained design ibex_top.routed.enc.dat
[05/04 16:07:31   2834s] #% End save design ... (date=05/04 16:07:31, total cpu=0:00:01.5, real=0:00:03.0, peak res=2093.6M, current mem=2089.2M)
[05/04 16:07:31   2834s] *** Message Summary: 0 warning(s), 0 error(s)
[05/04 16:07:31   2834s] 
[05/04 16:08:31   2837s] <CMD> verify_drc
[05/04 16:08:31   2837s] #-check_same_via_cell true               # bool, default=false, user setting
[05/04 16:08:31   2837s]  *** Starting Verify DRC (MEM: 2640.6) ***
[05/04 16:08:31   2837s] 
[05/04 16:08:31   2837s]   VERIFY DRC ...... Starting Verification
[05/04 16:08:31   2837s]   VERIFY DRC ...... Initializing
[05/04 16:08:31   2837s]   VERIFY DRC ...... Deleting Existing Violations
[05/04 16:08:31   2837s]   VERIFY DRC ...... Creating Sub-Areas
[05/04 16:08:31   2837s]   VERIFY DRC ...... Using new threading
[05/04 16:08:31   2837s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 151.040} 1 of 25
[05/04 16:08:32   2838s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/04 16:08:32   2838s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 151.040} 2 of 25
[05/04 16:08:32   2838s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/04 16:08:32   2838s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 151.040} 3 of 25
[05/04 16:08:33   2839s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/04 16:08:33   2839s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 151.040} 4 of 25
[05/04 16:08:33   2839s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/04 16:08:33   2839s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 151.040} 5 of 25
[05/04 16:08:33   2839s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/04 16:08:33   2839s]   VERIFY DRC ...... Sub-Area: {0.000 151.040 151.040 302.080} 6 of 25
[05/04 16:08:34   2840s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/04 16:08:34   2840s]   VERIFY DRC ...... Sub-Area: {151.040 151.040 302.080 302.080} 7 of 25
[05/04 16:08:34   2840s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/04 16:08:34   2840s]   VERIFY DRC ...... Sub-Area: {302.080 151.040 453.120 302.080} 8 of 25
[05/04 16:08:34   2841s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/04 16:08:34   2841s]   VERIFY DRC ...... Sub-Area: {453.120 151.040 604.160 302.080} 9 of 25
[05/04 16:08:35   2841s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/04 16:08:35   2841s]   VERIFY DRC ...... Sub-Area: {604.160 151.040 754.800 302.080} 10 of 25
[05/04 16:08:35   2841s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/04 16:08:35   2841s]   VERIFY DRC ...... Sub-Area: {0.000 302.080 151.040 453.120} 11 of 25
[05/04 16:08:36   2842s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/04 16:08:36   2842s]   VERIFY DRC ...... Sub-Area: {151.040 302.080 302.080 453.120} 12 of 25
[05/04 16:08:36   2842s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/04 16:08:36   2842s]   VERIFY DRC ...... Sub-Area: {302.080 302.080 453.120 453.120} 13 of 25
[05/04 16:08:36   2842s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/04 16:08:36   2842s]   VERIFY DRC ...... Sub-Area: {453.120 302.080 604.160 453.120} 14 of 25
[05/04 16:08:36   2843s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/04 16:08:36   2843s]   VERIFY DRC ...... Sub-Area: {604.160 302.080 754.800 453.120} 15 of 25
[05/04 16:08:37   2843s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/04 16:08:37   2843s]   VERIFY DRC ...... Sub-Area: {0.000 453.120 151.040 604.160} 16 of 25
[05/04 16:08:37   2843s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/04 16:08:37   2843s]   VERIFY DRC ...... Sub-Area: {151.040 453.120 302.080 604.160} 17 of 25
[05/04 16:08:38   2844s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/04 16:08:38   2844s]   VERIFY DRC ...... Sub-Area: {302.080 453.120 453.120 604.160} 18 of 25
[05/04 16:08:38   2844s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/04 16:08:38   2844s]   VERIFY DRC ...... Sub-Area: {453.120 453.120 604.160 604.160} 19 of 25
[05/04 16:08:38   2844s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/04 16:08:38   2844s]   VERIFY DRC ...... Sub-Area: {604.160 453.120 754.800 604.160} 20 of 25
[05/04 16:08:39   2845s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/04 16:08:39   2845s]   VERIFY DRC ...... Sub-Area: {0.000 604.160 151.040 754.800} 21 of 25
[05/04 16:08:39   2845s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/04 16:08:39   2845s]   VERIFY DRC ...... Sub-Area: {151.040 604.160 302.080 754.800} 22 of 25
[05/04 16:08:39   2845s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/04 16:08:39   2845s]   VERIFY DRC ...... Sub-Area: {302.080 604.160 453.120 754.800} 23 of 25
[05/04 16:08:40   2846s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/04 16:08:40   2846s]   VERIFY DRC ...... Sub-Area: {453.120 604.160 604.160 754.800} 24 of 25
[05/04 16:08:40   2846s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/04 16:08:40   2846s]   VERIFY DRC ...... Sub-Area: {604.160 604.160 754.800 754.800} 25 of 25
[05/04 16:08:41   2847s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/04 16:08:41   2847s] 
[05/04 16:08:41   2847s]   Verification Complete : 0 Viols.
[05/04 16:08:41   2847s] 
[05/04 16:08:41   2847s]  *** End Verify DRC (CPU: 0:00:09.2  ELAPSED TIME: 10.00  MEM: 256.1M) ***
[05/04 16:08:41   2847s] 
[05/04 16:08:52   2848s] ############################
[05/04 16:08:52   2848s] ###
[05/04 16:08:52   2848s] ### Add Decap or Fillers ...
[05/04 16:08:52   2848s] ###
[05/04 16:08:52   2848s] ############################
[05/04 16:08:52   2848s] <CMD> verify_drc
[05/04 16:08:52   2848s] #-check_same_via_cell true               # bool, default=false, user setting
[05/04 16:08:52   2848s]  *** Starting Verify DRC (MEM: 2896.7) ***
[05/04 16:08:52   2848s] 
[05/04 16:08:52   2848s]   VERIFY DRC ...... Starting Verification
[05/04 16:08:52   2848s]   VERIFY DRC ...... Initializing
[05/04 16:08:52   2848s]   VERIFY DRC ...... Deleting Existing Violations
[05/04 16:08:52   2848s]   VERIFY DRC ...... Creating Sub-Areas
[05/04 16:08:52   2848s]   VERIFY DRC ...... Using new threading
[05/04 16:08:52   2848s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 151.040} 1 of 25
[05/04 16:08:52   2848s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/04 16:08:52   2848s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 151.040} 2 of 25
[05/04 16:08:52   2849s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/04 16:08:52   2849s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 151.040} 3 of 25
[05/04 16:08:53   2849s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/04 16:08:53   2849s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 151.040} 4 of 25
[05/04 16:08:53   2850s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/04 16:08:53   2850s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 151.040} 5 of 25
[05/04 16:08:54   2850s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/04 16:08:54   2850s]   VERIFY DRC ...... Sub-Area: {0.000 151.040 151.040 302.080} 6 of 25
[05/04 16:08:54   2850s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/04 16:08:54   2850s]   VERIFY DRC ...... Sub-Area: {151.040 151.040 302.080 302.080} 7 of 25
[05/04 16:08:54   2851s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/04 16:08:54   2851s]   VERIFY DRC ...... Sub-Area: {302.080 151.040 453.120 302.080} 8 of 25
[05/04 16:08:55   2851s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/04 16:08:55   2851s]   VERIFY DRC ...... Sub-Area: {453.120 151.040 604.160 302.080} 9 of 25
[05/04 16:08:55   2852s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/04 16:08:55   2852s]   VERIFY DRC ...... Sub-Area: {604.160 151.040 754.800 302.080} 10 of 25
[05/04 16:08:56   2852s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/04 16:08:56   2852s]   VERIFY DRC ...... Sub-Area: {0.000 302.080 151.040 453.120} 11 of 25
[05/04 16:08:56   2852s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/04 16:08:56   2852s]   VERIFY DRC ...... Sub-Area: {151.040 302.080 302.080 453.120} 12 of 25
[05/04 16:08:56   2853s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/04 16:08:56   2853s]   VERIFY DRC ...... Sub-Area: {302.080 302.080 453.120 453.120} 13 of 25
[05/04 16:08:57   2853s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/04 16:08:57   2853s]   VERIFY DRC ...... Sub-Area: {453.120 302.080 604.160 453.120} 14 of 25
[05/04 16:08:57   2853s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/04 16:08:57   2853s]   VERIFY DRC ...... Sub-Area: {604.160 302.080 754.800 453.120} 15 of 25
[05/04 16:08:57   2854s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/04 16:08:57   2854s]   VERIFY DRC ...... Sub-Area: {0.000 453.120 151.040 604.160} 16 of 25
[05/04 16:08:58   2854s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/04 16:08:58   2854s]   VERIFY DRC ...... Sub-Area: {151.040 453.120 302.080 604.160} 17 of 25
[05/04 16:08:58   2854s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/04 16:08:58   2854s]   VERIFY DRC ...... Sub-Area: {302.080 453.120 453.120 604.160} 18 of 25
[05/04 16:08:58   2855s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/04 16:08:58   2855s]   VERIFY DRC ...... Sub-Area: {453.120 453.120 604.160 604.160} 19 of 25
[05/04 16:08:59   2855s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/04 16:08:59   2855s]   VERIFY DRC ...... Sub-Area: {604.160 453.120 754.800 604.160} 20 of 25
[05/04 16:08:59   2855s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/04 16:08:59   2855s]   VERIFY DRC ...... Sub-Area: {0.000 604.160 151.040 754.800} 21 of 25
[05/04 16:08:59   2856s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/04 16:08:59   2856s]   VERIFY DRC ...... Sub-Area: {151.040 604.160 302.080 754.800} 22 of 25
[05/04 16:09:00   2856s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/04 16:09:00   2856s]   VERIFY DRC ...... Sub-Area: {302.080 604.160 453.120 754.800} 23 of 25
[05/04 16:09:00   2857s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/04 16:09:00   2857s]   VERIFY DRC ...... Sub-Area: {453.120 604.160 604.160 754.800} 24 of 25
[05/04 16:09:01   2857s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/04 16:09:01   2857s]   VERIFY DRC ...... Sub-Area: {604.160 604.160 754.800 754.800} 25 of 25
[05/04 16:09:01   2857s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/04 16:09:01   2857s] 
[05/04 16:09:01   2857s]   Verification Complete : 0 Viols.
[05/04 16:09:01   2857s] 
[05/04 16:09:01   2857s]  *** End Verify DRC (CPU: 0:00:09.4  ELAPSED TIME: 9.00  MEM: 0.0M) ***
[05/04 16:09:01   2857s] 
[05/04 16:09:01   2857s] <CMD> addFiller -cell FILL16TS FILL1TS FILL2TS FILL32TS FILL4TS FILL64TS FILL8TS -prefix IBM13RFLPVT_FILLER
[05/04 16:09:01   2857s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/04 16:09:01   2857s] Type 'man IMPSP-5217' for more detail.
[05/04 16:09:01   2857s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2896.7M, EPOCH TIME: 1714853341.556903
[05/04 16:09:01   2857s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2896.7M, EPOCH TIME: 1714853341.558641
[05/04 16:09:01   2857s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2896.7M, EPOCH TIME: 1714853341.558731
[05/04 16:09:01   2857s] Processing tracks to init pin-track alignment.
[05/04 16:09:01   2857s] z: 2, totalTracks: 1
[05/04 16:09:01   2857s] z: 4, totalTracks: 1
[05/04 16:09:01   2857s] z: 6, totalTracks: 1
[05/04 16:09:01   2857s] z: 8, totalTracks: 1
[05/04 16:09:01   2857s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/04 16:09:01   2857s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:01   2857s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:01   2857s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2896.7M, EPOCH TIME: 1714853341.570655
[05/04 16:09:01   2857s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2896.7M, EPOCH TIME: 1714853341.570832
[05/04 16:09:01   2857s] All LLGs are deleted
[05/04 16:09:01   2857s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:01   2857s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:01   2857s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2896.7M, EPOCH TIME: 1714853341.570872
[05/04 16:09:01   2857s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2896.7M, EPOCH TIME: 1714853341.570905
[05/04 16:09:01   2857s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2896.7M, EPOCH TIME: 1714853341.571679
[05/04 16:09:01   2857s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:01   2857s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:01   2857s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2896.7M, EPOCH TIME: 1714853341.571972
[05/04 16:09:01   2857s] Max number of tech site patterns supported in site array is 256.
[05/04 16:09:01   2857s] Core basic site is IBM13SITE
[05/04 16:09:01   2857s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2896.7M, EPOCH TIME: 1714853341.591900
[05/04 16:09:01   2858s] After signature check, allow fast init is false, keep pre-filter is true.
[05/04 16:09:01   2858s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/04 16:09:01   2858s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.169, REAL:0.170, MEM:2896.7M, EPOCH TIME: 1714853341.762169
[05/04 16:09:01   2858s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 16:09:01   2858s] SiteArray: use 2,101,248 bytes
[05/04 16:09:01   2858s] SiteArray: current memory after site array memory allocation 2896.7M
[05/04 16:09:01   2858s] SiteArray: FP blocked sites are writable
[05/04 16:09:01   2858s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/04 16:09:01   2858s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2896.7M, EPOCH TIME: 1714853341.770925
[05/04 16:09:02   2858s] Process 650379 wires and vias for routing blockage and capacity analysis
[05/04 16:09:02   2858s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.386, REAL:0.387, MEM:2896.7M, EPOCH TIME: 1714853342.158181
[05/04 16:09:02   2858s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 16:09:02   2858s] Atter site array init, number of instance map data is 0.
[05/04 16:09:02   2858s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.588, REAL:0.591, MEM:2896.7M, EPOCH TIME: 1714853342.162975
[05/04 16:09:02   2858s] 
[05/04 16:09:02   2858s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 16:09:02   2858s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.594, REAL:0.597, MEM:2896.7M, EPOCH TIME: 1714853342.168882
[05/04 16:09:02   2858s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2896.7M, EPOCH TIME: 1714853342.168977
[05/04 16:09:02   2858s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2912.7M, EPOCH TIME: 1714853342.169482
[05/04 16:09:02   2858s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2912.7MB).
[05/04 16:09:02   2858s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.609, REAL:0.613, MEM:2912.7M, EPOCH TIME: 1714853342.171550
[05/04 16:09:02   2858s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.610, REAL:0.613, MEM:2912.7M, EPOCH TIME: 1714853342.171571
[05/04 16:09:02   2858s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2912.7M, EPOCH TIME: 1714853342.171590
[05/04 16:09:02   2858s]   Signal wire search tree: 546501 elements. (cpu=0:00:00.3, mem=0.0M)
[05/04 16:09:02   2858s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.259, REAL:0.261, MEM:2912.7M, EPOCH TIME: 1714853342.432140
[05/04 16:09:02   2858s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2912.7M, EPOCH TIME: 1714853342.467481
[05/04 16:09:02   2858s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2912.7M, EPOCH TIME: 1714853342.467620
[05/04 16:09:02   2858s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2912.7M, EPOCH TIME: 1714853342.472477
[05/04 16:09:02   2858s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2912.7M, EPOCH TIME: 1714853342.473144
[05/04 16:09:02   2858s] AddFiller init all instances time CPU:0.002, REAL:0.002
[05/04 16:09:04   2860s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 16:09:04   2860s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 16:09:04   2860s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): Rebuild thread pool 0x7fd9a7a26620.
[05/04 16:09:04   2860s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3d533020): 0 out of 1 thread pools are available.
[05/04 16:09:04   2860s] AddFiller main function time CPU:2.130, REAL:2.151
[05/04 16:09:04   2860s] Filler instance commit time CPU:0.326, REAL:0.325
[05/04 16:09:04   2860s] *INFO: Adding fillers to top-module.
[05/04 16:09:04   2860s] *INFO:   Added 716 filler insts (cell FILL64TS / prefix IBM13RFLPVT_FILLER).
[05/04 16:09:04   2860s] *INFO:   Added 2472 filler insts (cell FILL32TS / prefix IBM13RFLPVT_FILLER).
[05/04 16:09:04   2860s] *INFO:   Added 3653 filler insts (cell FILL16TS / prefix IBM13RFLPVT_FILLER).
[05/04 16:09:04   2860s] *INFO:   Added 4733 filler insts (cell FILL8TS / prefix IBM13RFLPVT_FILLER).
[05/04 16:09:04   2860s] *INFO:   Added 5631 filler insts (cell FILL4TS / prefix IBM13RFLPVT_FILLER).
[05/04 16:09:04   2860s] *INFO:   Added 6475 filler insts (cell FILL2TS / prefix IBM13RFLPVT_FILLER).
[05/04 16:09:04   2860s] *INFO:   Added 6481 filler insts (cell FILL1TS / prefix IBM13RFLPVT_FILLER).
[05/04 16:09:04   2860s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.150, REAL:2.154, MEM:2888.7M, EPOCH TIME: 1714853344.627484
[05/04 16:09:04   2860s] *INFO: Total 30161 filler insts added - prefix IBM13RFLPVT_FILLER (CPU: 0:00:03.1).
[05/04 16:09:04   2860s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:2.150, REAL:2.155, MEM:2888.7M, EPOCH TIME: 1714853344.627605
[05/04 16:09:04   2860s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2888.7M, EPOCH TIME: 1714853344.627630
[05/04 16:09:04   2861s] For 30161 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.051, REAL:0.051, MEM:2888.7M, EPOCH TIME: 1714853344.678696
[05/04 16:09:04   2861s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:2.206, REAL:2.211, MEM:2888.7M, EPOCH TIME: 1714853344.678797
[05/04 16:09:04   2861s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:2.206, REAL:2.211, MEM:2888.7M, EPOCH TIME: 1714853344.678817
[05/04 16:09:04   2861s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2888.7M, EPOCH TIME: 1714853344.679568
[05/04 16:09:04   2861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:44025).
[05/04 16:09:04   2861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:04   2861s] All LLGs are deleted
[05/04 16:09:04   2861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:04   2861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:09:04   2861s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2888.7M, EPOCH TIME: 1714853344.794722
[05/04 16:09:04   2861s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:2886.7M, EPOCH TIME: 1714853344.795282
[05/04 16:09:04   2861s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.119, REAL:0.120, MEM:2626.7M, EPOCH TIME: 1714853344.799544
[05/04 16:09:04   2861s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.232, REAL:3.243, MEM:2626.7M, EPOCH TIME: 1714853344.799634
[05/04 16:09:04   2861s] <CMD> verify_drc
[05/04 16:09:04   2861s] #-check_same_via_cell true               # bool, default=false, user setting
[05/04 16:09:04   2861s]  *** Starting Verify DRC (MEM: 2626.7) ***
[05/04 16:09:04   2861s] 
[05/04 16:09:04   2861s]   VERIFY DRC ...... Starting Verification
[05/04 16:09:04   2861s]   VERIFY DRC ...... Initializing
[05/04 16:09:04   2861s]   VERIFY DRC ...... Deleting Existing Violations
[05/04 16:09:04   2861s]   VERIFY DRC ...... Creating Sub-Areas
[05/04 16:09:04   2861s]   VERIFY DRC ...... Using new threading
[05/04 16:09:04   2861s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 151.040} 1 of 25
[05/04 16:09:05   2861s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/04 16:09:05   2861s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 151.040} 2 of 25
[05/04 16:09:05   2862s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/04 16:09:05   2862s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 151.040} 3 of 25
[05/04 16:09:06   2862s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/04 16:09:06   2862s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 151.040} 4 of 25
[05/04 16:09:06   2863s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/04 16:09:06   2863s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 151.040} 5 of 25
[05/04 16:09:07   2863s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/04 16:09:07   2863s]   VERIFY DRC ...... Sub-Area: {0.000 151.040 151.040 302.080} 6 of 25
[05/04 16:09:07   2863s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/04 16:09:07   2863s]   VERIFY DRC ...... Sub-Area: {151.040 151.040 302.080 302.080} 7 of 25
[05/04 16:09:07   2864s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/04 16:09:07   2864s]   VERIFY DRC ...... Sub-Area: {302.080 151.040 453.120 302.080} 8 of 25
[05/04 16:09:08   2864s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/04 16:09:08   2864s]   VERIFY DRC ...... Sub-Area: {453.120 151.040 604.160 302.080} 9 of 25
[05/04 16:09:08   2864s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/04 16:09:08   2864s]   VERIFY DRC ...... Sub-Area: {604.160 151.040 754.800 302.080} 10 of 25
[05/04 16:09:08   2865s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/04 16:09:08   2865s]   VERIFY DRC ...... Sub-Area: {0.000 302.080 151.040 453.120} 11 of 25
[05/04 16:09:09   2865s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/04 16:09:09   2865s]   VERIFY DRC ...... Sub-Area: {151.040 302.080 302.080 453.120} 12 of 25
[05/04 16:09:09   2865s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/04 16:09:09   2865s]   VERIFY DRC ...... Sub-Area: {302.080 302.080 453.120 453.120} 13 of 25
[05/04 16:09:09   2866s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/04 16:09:09   2866s]   VERIFY DRC ...... Sub-Area: {453.120 302.080 604.160 453.120} 14 of 25
[05/04 16:09:10   2866s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/04 16:09:10   2866s]   VERIFY DRC ...... Sub-Area: {604.160 302.080 754.800 453.120} 15 of 25
[05/04 16:09:10   2866s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/04 16:09:10   2866s]   VERIFY DRC ...... Sub-Area: {0.000 453.120 151.040 604.160} 16 of 25
[05/04 16:09:10   2867s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/04 16:09:10   2867s]   VERIFY DRC ...... Sub-Area: {151.040 453.120 302.080 604.160} 17 of 25
[05/04 16:09:11   2867s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/04 16:09:11   2867s]   VERIFY DRC ...... Sub-Area: {302.080 453.120 453.120 604.160} 18 of 25
[05/04 16:09:11   2868s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/04 16:09:11   2868s]   VERIFY DRC ...... Sub-Area: {453.120 453.120 604.160 604.160} 19 of 25
[05/04 16:09:12   2868s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/04 16:09:12   2868s]   VERIFY DRC ...... Sub-Area: {604.160 453.120 754.800 604.160} 20 of 25
[05/04 16:09:12   2868s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/04 16:09:12   2868s]   VERIFY DRC ...... Sub-Area: {0.000 604.160 151.040 754.800} 21 of 25
[05/04 16:09:12   2869s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/04 16:09:12   2869s]   VERIFY DRC ...... Sub-Area: {151.040 604.160 302.080 754.800} 22 of 25
[05/04 16:09:13   2869s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/04 16:09:13   2869s]   VERIFY DRC ...... Sub-Area: {302.080 604.160 453.120 754.800} 23 of 25
[05/04 16:09:13   2870s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/04 16:09:13   2870s]   VERIFY DRC ...... Sub-Area: {453.120 604.160 604.160 754.800} 24 of 25
[05/04 16:09:14   2870s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/04 16:09:14   2870s]   VERIFY DRC ...... Sub-Area: {604.160 604.160 754.800 754.800} 25 of 25
[05/04 16:09:14   2870s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/04 16:09:14   2870s] 
[05/04 16:09:14   2870s]   Verification Complete : 0 Viols.
[05/04 16:09:14   2870s] 
[05/04 16:09:14   2870s]  *** End Verify DRC (CPU: 0:00:09.7  ELAPSED TIME: 10.00  MEM: 256.1M) ***
[05/04 16:09:14   2870s] 
[05/04 16:09:14   2870s] <CMD> redraw
[05/04 16:09:25   2872s] ##############
[05/04 16:09:25   2872s] ###
[05/04 16:09:25   2872s] ### Verify ...
[05/04 16:09:25   2872s] ###
[05/04 16:09:25   2872s] ##############
[05/04 16:09:25   2872s] <CMD> clearDrc
[05/04 16:09:25   2872s] <CMD> verify_drc
[05/04 16:09:25   2872s] #-check_same_via_cell true               # bool, default=false, user setting
[05/04 16:09:25   2872s]  *** Starting Verify DRC (MEM: 2882.8) ***
[05/04 16:09:25   2872s] 
[05/04 16:09:25   2872s]   VERIFY DRC ...... Starting Verification
[05/04 16:09:25   2872s]   VERIFY DRC ...... Initializing
[05/04 16:09:25   2872s]   VERIFY DRC ...... Deleting Existing Violations
[05/04 16:09:25   2872s]   VERIFY DRC ...... Creating Sub-Areas
[05/04 16:09:25   2872s]   VERIFY DRC ...... Using new threading
[05/04 16:09:25   2872s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 151.040 151.040} 1 of 25
[05/04 16:09:25   2872s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/04 16:09:25   2872s]   VERIFY DRC ...... Sub-Area: {151.040 0.000 302.080 151.040} 2 of 25
[05/04 16:09:25   2873s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/04 16:09:25   2873s]   VERIFY DRC ...... Sub-Area: {302.080 0.000 453.120 151.040} 3 of 25
[05/04 16:09:26   2873s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/04 16:09:26   2873s]   VERIFY DRC ...... Sub-Area: {453.120 0.000 604.160 151.040} 4 of 25
[05/04 16:09:26   2874s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/04 16:09:26   2874s]   VERIFY DRC ...... Sub-Area: {604.160 0.000 754.800 151.040} 5 of 25
[05/04 16:09:27   2874s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/04 16:09:27   2874s]   VERIFY DRC ...... Sub-Area: {0.000 151.040 151.040 302.080} 6 of 25
[05/04 16:09:27   2874s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/04 16:09:27   2874s]   VERIFY DRC ...... Sub-Area: {151.040 151.040 302.080 302.080} 7 of 25
[05/04 16:09:28   2875s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/04 16:09:28   2875s]   VERIFY DRC ...... Sub-Area: {302.080 151.040 453.120 302.080} 8 of 25
[05/04 16:09:28   2875s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/04 16:09:28   2875s]   VERIFY DRC ...... Sub-Area: {453.120 151.040 604.160 302.080} 9 of 25
[05/04 16:09:28   2875s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/04 16:09:28   2875s]   VERIFY DRC ...... Sub-Area: {604.160 151.040 754.800 302.080} 10 of 25
[05/04 16:09:29   2876s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/04 16:09:29   2876s]   VERIFY DRC ...... Sub-Area: {0.000 302.080 151.040 453.120} 11 of 25
[05/04 16:09:29   2876s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/04 16:09:29   2876s]   VERIFY DRC ...... Sub-Area: {151.040 302.080 302.080 453.120} 12 of 25
[05/04 16:09:29   2877s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/04 16:09:29   2877s]   VERIFY DRC ...... Sub-Area: {302.080 302.080 453.120 453.120} 13 of 25
[05/04 16:09:30   2877s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/04 16:09:30   2877s]   VERIFY DRC ...... Sub-Area: {453.120 302.080 604.160 453.120} 14 of 25
[05/04 16:09:30   2877s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/04 16:09:30   2877s]   VERIFY DRC ...... Sub-Area: {604.160 302.080 754.800 453.120} 15 of 25
[05/04 16:09:30   2878s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/04 16:09:30   2878s]   VERIFY DRC ...... Sub-Area: {0.000 453.120 151.040 604.160} 16 of 25
[05/04 16:09:31   2878s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/04 16:09:31   2878s]   VERIFY DRC ...... Sub-Area: {151.040 453.120 302.080 604.160} 17 of 25
[05/04 16:09:31   2878s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/04 16:09:31   2878s]   VERIFY DRC ...... Sub-Area: {302.080 453.120 453.120 604.160} 18 of 25
[05/04 16:09:32   2879s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/04 16:09:32   2879s]   VERIFY DRC ...... Sub-Area: {453.120 453.120 604.160 604.160} 19 of 25
[05/04 16:09:32   2879s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/04 16:09:32   2879s]   VERIFY DRC ...... Sub-Area: {604.160 453.120 754.800 604.160} 20 of 25
[05/04 16:09:32   2879s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/04 16:09:32   2879s]   VERIFY DRC ...... Sub-Area: {0.000 604.160 151.040 754.800} 21 of 25
[05/04 16:09:33   2880s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/04 16:09:33   2880s]   VERIFY DRC ...... Sub-Area: {151.040 604.160 302.080 754.800} 22 of 25
[05/04 16:09:33   2880s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/04 16:09:33   2880s]   VERIFY DRC ...... Sub-Area: {302.080 604.160 453.120 754.800} 23 of 25
[05/04 16:09:34   2881s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/04 16:09:34   2881s]   VERIFY DRC ...... Sub-Area: {453.120 604.160 604.160 754.800} 24 of 25
[05/04 16:09:34   2881s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/04 16:09:34   2881s]   VERIFY DRC ...... Sub-Area: {604.160 604.160 754.800 754.800} 25 of 25
[05/04 16:09:34   2882s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/04 16:09:34   2882s] 
[05/04 16:09:34   2882s]   Verification Complete : 0 Viols.
[05/04 16:09:34   2882s] 
[05/04 16:09:34   2882s]  *** End Verify DRC (CPU: 0:00:09.8  ELAPSED TIME: 9.00  MEM: 256.1M) ***
[05/04 16:09:34   2882s] 
[05/04 16:09:34   2882s] <CMD> verifyConnectivity -type regular -error 1000 -warning 50
[05/04 16:09:34   2882s] VERIFY_CONNECTIVITY use new engine.
[05/04 16:09:34   2882s] 
[05/04 16:09:34   2882s] ******** Start: VERIFY CONNECTIVITY ********
[05/04 16:09:34   2882s] Start Time: Sat May  4 16:09:34 2024
[05/04 16:09:34   2882s] 
[05/04 16:09:34   2882s] Design Name: ibex_top
[05/04 16:09:34   2882s] Database Units: 1000
[05/04 16:09:34   2882s] Design Boundary: (0.0000, 0.0000) (754.8000, 754.8000)
[05/04 16:09:34   2882s] Error Limit = 1000; Warning Limit = 50
[05/04 16:09:34   2882s] Check specified nets
[05/04 16:09:35   2882s] **** 16:09:35 **** Processed 5000 nets.
[05/04 16:09:35   2882s] **** 16:09:35 **** Processed 10000 nets.
[05/04 16:09:35   2882s] **** 16:09:35 **** Processed 15000 nets.
[05/04 16:09:36   2883s] 
[05/04 16:09:36   2883s] Begin Summary 
[05/04 16:09:36   2883s]   Found no problems or warnings.
[05/04 16:09:36   2883s] End Summary
[05/04 16:09:36   2883s] 
[05/04 16:09:36   2883s] End Time: Sat May  4 16:09:36 2024
[05/04 16:09:36   2883s] Time Elapsed: 0:00:02.0
[05/04 16:09:36   2883s] 
[05/04 16:09:36   2883s] ******** End: VERIFY CONNECTIVITY ********
[05/04 16:09:36   2883s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/04 16:09:36   2883s]   (CPU Time: 0:00:01.3  MEM: -0.820M)
[05/04 16:09:36   2883s] 
[05/04 16:09:36   2883s] <CMD> verifyProcessAntenna
[05/04 16:09:36   2883s] 
[05/04 16:09:36   2883s] ******* START VERIFY ANTENNA ********
[05/04 16:09:36   2883s] Report File: ibex_top.antenna.rpt
[05/04 16:09:36   2883s] LEF Macro File: ibex_top.antenna.lef
[05/04 16:09:36   2883s] 5000 nets processed: 0 violations
[05/04 16:09:37   2884s] 10000 nets processed: 0 violations
[05/04 16:09:37   2884s] 15000 nets processed: 0 violations
[05/04 16:09:37   2884s] Verification Complete: 0 Violations
[05/04 16:09:37   2884s] ******* DONE VERIFY ANTENNA ********
[05/04 16:09:37   2884s] (CPU Time: 0:00:01.2  MEM: 0.000M)
[05/04 16:09:37   2884s] 
[05/04 16:09:58   2886s] #######################
[05/04 16:09:58   2886s] ###
[05/04 16:09:58   2886s] ### Produce Outputs ...
[05/04 16:09:58   2886s] ###
[05/04 16:09:58   2886s] #######################
[05/04 16:09:58   2886s] <CMD> report_power -leakage -cap -nworst -pg_pin -outfile ibex_top.power.rpt
[05/04 16:09:58   2886s] env CDS_WORKAREA is set to /homes/user/stud/fall23/ym3000/ibex_/ibex/APR/innovus/ibex
[05/04 16:09:58   2886s] 
[05/04 16:09:58   2886s] Power Net Detected:
[05/04 16:09:58   2886s]         Voltage	    Name
[05/04 16:09:58   2886s]              0V	    VSS
[05/04 16:09:58   2886s]            1.2V	    VDD
[05/04 16:09:58   2886s] #################################################################################
[05/04 16:09:58   2886s] # Design Stage: PostRoute
[05/04 16:09:58   2886s] # Design Name: ibex_top
[05/04 16:09:58   2886s] # Design Mode: 130nm
[05/04 16:09:58   2886s] # Analysis Mode: MMMC OCV 
[05/04 16:09:58   2886s] # Parasitics Mode: No SPEF/RCDB 
[05/04 16:09:58   2886s] # Signoff Settings: SI Off 
[05/04 16:09:58   2886s] #################################################################################
[05/04 16:09:59   2887s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3148.4M) ***
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Begin Power Analysis
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s]              0V	    VSS
[05/04 16:09:59   2887s]            1.2V	    VDD
[05/04 16:09:59   2887s] Begin Processing Timing Library for Power Calculation
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Begin Processing Timing Library for Power Calculation
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Begin Processing Power Net/Grid for Power Calculation
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2140.43MB/4680.48MB/2314.72MB)
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Begin Processing Timing Window Data for Power Calculation
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] clk_i(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2140.43MB/4680.48MB/2314.72MB)
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Begin Processing User Attributes
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2140.43MB/4680.48MB/2314.72MB)
[05/04 16:09:59   2887s] 
[05/04 16:09:59   2887s] Begin Processing Signal Activity
[05/04 16:09:59   2887s] 
[05/04 16:10:00   2888s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2140.94MB/4680.48MB/2314.72MB)
[05/04 16:10:00   2888s] 
[05/04 16:10:00   2888s] Begin Power Computation
[05/04 16:10:00   2888s] 
[05/04 16:10:00   2888s]       ----------------------------------------------------------
[05/04 16:10:00   2888s]       # of cell(s) missing both power/leakage table: 0
[05/04 16:10:00   2888s]       # of cell(s) missing power table: 0
[05/04 16:10:00   2888s]       # of cell(s) missing leakage table: 0
[05/04 16:10:00   2888s]       ----------------------------------------------------------
[05/04 16:10:00   2888s] 
[05/04 16:10:00   2888s] 
[05/04 16:10:01   2889s]       # of MSMV cell(s) missing power_level: 0
[05/04 16:10:01   2889s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2142.49MB/4688.48MB/2314.72MB)
[05/04 16:10:01   2889s] 
[05/04 16:10:01   2889s] Begin Processing User Attributes
[05/04 16:10:01   2889s] 
[05/04 16:10:01   2889s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2142.49MB/4688.48MB/2314.72MB)
[05/04 16:10:01   2889s] 
[05/04 16:10:01   2889s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2142.49MB/4688.48MB/2314.72MB)
[05/04 16:10:01   2889s] 
[05/04 16:10:01   2889s] *



[05/04 16:10:01   2889s] Total Power
[05/04 16:10:01   2889s] -----------------------------------------------------------------------------------------
[05/04 16:10:01   2889s] Total Leakage Power:         0.00018959
[05/04 16:10:01   2889s] -----------------------------------------------------------------------------------------
[05/04 16:10:01   2889s] Processing average sequential pin duty cycle 
[05/04 16:10:01   2889s] 
[05/04 16:10:01   2889s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/04 16:10:01   2889s] Summary for sequential cells identification: 
[05/04 16:10:01   2889s]   Identified SBFF number: 120
[05/04 16:10:01   2889s]   Identified MBFF number: 0
[05/04 16:10:01   2889s]   Identified SB Latch number: 0
[05/04 16:10:01   2889s]   Identified MB Latch number: 0
[05/04 16:10:01   2889s]   Not identified SBFF number: 0
[05/04 16:10:01   2889s]   Not identified MBFF number: 0
[05/04 16:10:01   2889s]   Not identified SB Latch number: 0
[05/04 16:10:01   2889s]   Not identified MB Latch number: 0
[05/04 16:10:01   2889s]   Number of sequential cells which are not FFs: 34
[05/04 16:10:01   2889s]  Visiting view : typical
[05/04 16:10:01   2889s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 16:10:01   2889s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 16:10:01   2889s]  Visiting view : typical
[05/04 16:10:01   2889s]    : PowerDomain = none : Weighted F : unweighted  = 55.80 (1.000) with rcCorner = 0
[05/04 16:10:01   2889s]    : PowerDomain = none : Weighted F : unweighted  = 50.40 (1.000) with rcCorner = -1
[05/04 16:10:01   2889s] TLC MultiMap info (StdDelay):
[05/04 16:10:01   2889s]   : typical_dly + typical_lib + 1 + no RcCorner := 50.4ps
[05/04 16:10:01   2889s]   : typical_dly + typical_lib + 1 + typical_rc := 55.8ps
[05/04 16:10:01   2889s]  Setting StdDelay to: 55.8ps
[05/04 16:10:01   2889s] 
[05/04 16:10:01   2889s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/04 16:10:01   2889s] <CMD> write_lef_abstract ibex_top.lef -5.7 -PgpinLayers {1 2 3 4 5} -specifyTopLayer 5 -stripePin
[05/04 16:10:02   2890s] <CMD> defOut -floorplan -netlist -routing ibex_top.final.def
[05/04 16:10:02   2890s] Writing DEF file 'ibex_top.final.def', current time is Sat May  4 16:10:02 2024 ...
[05/04 16:10:02   2890s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/04 16:10:03   2891s] DEF file 'ibex_top.final.def' is written, current time is Sat May  4 16:10:03 2024 ...
[05/04 16:10:03   2891s] <CMD> streamOut ibex_top.gds -mapFile /courses/ee6321/share/ibm13rflpvt/mapfiles/enc2gds.map -libName ibm13rflpvt -structureName ibex_top -units 1000 -mode ALL
[05/04 16:10:03   2891s] Parse flat map file...
[05/04 16:10:03   2891s] Writing GDSII file ...
[05/04 16:10:03   2891s] 	****** db unit per micron = 1000 ******
[05/04 16:10:03   2891s] 	****** output gds2 file unit per micron = 1000 ******
[05/04 16:10:03   2891s] 	****** unit scaling factor = 1 ******
[05/04 16:10:03   2891s] Output for instance
[05/04 16:10:03   2891s] Output for bump
[05/04 16:10:03   2891s] Output for physical terminals
[05/04 16:10:03   2891s] Output for logical terminals
[05/04 16:10:03   2891s] Output for regular nets
[05/04 16:10:04   2892s] Output for special nets and metal fills
[05/04 16:10:04   2892s] Output for via structure generation total number 46
[05/04 16:10:04   2892s] Statistics for GDS generated (version 3)
[05/04 16:10:04   2892s] ----------------------------------------
[05/04 16:10:04   2892s] Stream Out Layer Mapping Information:
[05/04 16:10:04   2892s] GDS Layer Number          GDS Layer Name
[05/04 16:10:04   2892s] ----------------------------------------
[05/04 16:10:04   2892s]     6                            DIEAREA
[05/04 16:10:04   2892s]     81                                MA
[05/04 16:10:04   2892s]     128                               F1
[05/04 16:10:04   2892s]     83                                E1
[05/04 16:10:04   2892s]     84                                FT
[05/04 16:10:04   2892s]     42                                LY
[05/04 16:10:04   2892s]     86                                FY
[05/04 16:10:04   2892s]     65                                MG
[05/04 16:10:04   2892s]     18                                V2
[05/04 16:10:04   2892s]     17                                M2
[05/04 16:10:04   2892s]     15                                M1
[05/04 16:10:04   2892s]     34                                MQ
[05/04 16:10:04   2892s]     19                                M3
[05/04 16:10:04   2892s]     16                                V1
[05/04 16:10:04   2892s]     35                                VL
[05/04 16:10:04   2892s]     33                                VQ
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Stream Out Information Processed for GDS version 3:
[05/04 16:10:04   2892s] Units: 1000 DBU
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Object                             Count
[05/04 16:10:04   2892s] ----------------------------------------
[05/04 16:10:04   2892s] Instances                          44025
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Ports/Pins                           655
[05/04 16:10:04   2892s]     metal layer M2                   332
[05/04 16:10:04   2892s]     metal layer M3                   323
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Nets                              319057
[05/04 16:10:04   2892s]     metal layer M1                 53638
[05/04 16:10:04   2892s]     metal layer M2                156631
[05/04 16:10:04   2892s]     metal layer M3                108788
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s]     Via Instances                 227444
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Special Nets                        1731
[05/04 16:10:04   2892s]     metal layer M1                   412
[05/04 16:10:04   2892s]     metal layer M2                     4
[05/04 16:10:04   2892s]     metal layer M3                   250
[05/04 16:10:04   2892s]     metal layer MQ                   569
[05/04 16:10:04   2892s]     metal layer MG                   496
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s]     Via Instances                 108819
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Metal Fills                            0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s]     Via Instances                      0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Metal FillOPCs                         0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s]     Via Instances                      0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Metal FillDRCs                         0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s]     Via Instances                      0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Text                                 657
[05/04 16:10:04   2892s]     metal layer M2                   334
[05/04 16:10:04   2892s]     metal layer M3                   323
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Blockages                              0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Custom Text                            0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Custom Box                             0
[05/04 16:10:04   2892s] 
[05/04 16:10:04   2892s] Trim Metal                             0
[05/04 16:10:04   2892s] 
[05/04 16:10:05   2892s] ######Streamout is finished!
[05/04 16:10:05   2892s] <CMD> saveNetlist -phys -excludeLeafCell -excludeCellInst {FILL1TS FILL2TS FILL4TS FILL8TS FILL16TS FILL32TS FILL64TS} ibex_top.phy.v
[05/04 16:10:05   2892s] Writing Netlist "ibex_top.phy.v" ...
[05/04 16:10:05   2892s] Pwr name (VDD).
[05/04 16:10:05   2892s] Gnd name (VSS).
[05/04 16:10:05   2892s] 1 Pwr names and 1 Gnd names.
[05/04 16:10:05   2892s] <CMD> saveNetlist ibex_top.nophy.v
[05/04 16:10:05   2892s] Writing Netlist "ibex_top.nophy.v" ...
[05/04 16:10:05   2892s] <CMD> extractRC -outfile ibex_top.cap
[05/04 16:10:05   2892s] Extraction called for design 'ibex_top' of instances=44025 and nets=16597 using extraction engine 'preRoute' .
[05/04 16:10:05   2892s] PreRoute RC Extraction called for design ibex_top.
[05/04 16:10:05   2892s] RC Extraction called in multi-corner(1) mode.
[05/04 16:10:05   2892s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 16:10:05   2892s] Type 'man IMPEXT-6197' for more detail.
[05/04 16:10:05   2892s] RCMode: PreRoute
[05/04 16:10:05   2892s]       RC Corner Indexes            0   
[05/04 16:10:05   2892s] Capacitance Scaling Factor   : 1.00000 
[05/04 16:10:05   2892s] Resistance Scaling Factor    : 1.00000 
[05/04 16:10:05   2892s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 16:10:05   2892s] Clock Res. Scaling Factor    : 1.00000 
[05/04 16:10:05   2892s] Shrink Factor                : 1.00000
[05/04 16:10:05   2892s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 16:10:05   2892s] 
[05/04 16:10:05   2892s] Trim Metal Layers:
[05/04 16:10:05   2892s] LayerId::1 widthSet size::1
[05/04 16:10:05   2892s] LayerId::2 widthSet size::1
[05/04 16:10:05   2892s] LayerId::3 widthSet size::1
[05/04 16:10:05   2892s] LayerId::4 widthSet size::1
[05/04 16:10:05   2892s] LayerId::5 widthSet size::1
[05/04 16:10:05   2892s] LayerId::6 widthSet size::1
[05/04 16:10:05   2892s] LayerId::7 widthSet size::1
[05/04 16:10:05   2892s] LayerId::8 widthSet size::1
[05/04 16:10:05   2892s] Updating RC grid for preRoute extraction ...
[05/04 16:10:05   2892s] eee: pegSigSF::1.070000
[05/04 16:10:05   2892s] Initializing multi-corner resistance tables ...
[05/04 16:10:05   2892s] eee: l::1 avDens::0.200678 usedTrk::7964.891967 availTrk::39690.000000 sigTrk::7964.891967
[05/04 16:10:05   2892s] eee: l::2 avDens::0.366964 usedTrk::14531.757867 availTrk::39600.000000 sigTrk::14531.757867
[05/04 16:10:05   2892s] eee: l::3 avDens::0.298216 usedTrk::11836.188720 availTrk::39690.000000 sigTrk::11836.188720
[05/04 16:10:05   2892s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 16:10:05   2892s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 16:10:05   2892s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:05   2892s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:05   2892s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:05   2892s] {RT typical_rc 0 3 3 0}
[05/04 16:10:05   2892s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 16:10:05   2893s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3146.820M)
[05/04 16:10:05   2893s] <CMD> rcOut -spef ibex_top.spef
[05/04 16:10:07   2894s] <CMD> write_sdf -version 2.1 "$design_name.sdf"
[05/04 16:10:07   2895s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[05/04 16:10:07   2895s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/04 16:10:07   2895s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/04 16:10:08   2895s] AAE DB initialization (MEM=3116.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/04 16:10:08   2895s] #################################################################################
[05/04 16:10:08   2895s] # Design Stage: PostRoute
[05/04 16:10:08   2895s] # Design Name: ibex_top
[05/04 16:10:08   2895s] # Design Mode: 130nm
[05/04 16:10:08   2895s] # Analysis Mode: MMMC OCV 
[05/04 16:10:08   2895s] # Parasitics Mode: No SPEF/RCDB 
[05/04 16:10:08   2895s] # Signoff Settings: SI Off 
[05/04 16:10:08   2895s] #################################################################################
[05/04 16:10:08   2895s] Topological Sorting (REAL = 0:00:00.0, MEM = 3124.4M, InitMEM = 3124.4M)
[05/04 16:10:08   2895s] Start delay calculation (fullDC) (1 T). (MEM=3124.41)
[05/04 16:10:08   2895s] Start AAE Lib Loading. (MEM=3124.41)
[05/04 16:10:08   2895s] End AAE Lib Loading. (MEM=3143.49 CPU=0:00:00.0 Real=0:00:00.0)
[05/04 16:10:08   2895s] End AAE Lib Interpolated Model. (MEM=3143.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 16:10:13   2900s] Total number of fetched objects 16350
[05/04 16:10:13   2900s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/04 16:10:13   2900s] End delay calculation. (MEM=3153.03 CPU=0:00:03.9 REAL=0:00:04.0)
[05/04 16:10:13   2900s] End delay calculation (fullDC). (MEM=3153.03 CPU=0:00:04.7 REAL=0:00:05.0)
[05/04 16:10:13   2900s] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 3153.0M) ***
[05/04 16:10:14   2901s] <CMD> write_sdf -version 2.1 -target_application verilog "$design_name.verilog.sdf"
[05/04 16:10:15   2902s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/04 16:10:15   2902s] #################################################################################
[05/04 16:10:15   2902s] # Design Stage: PostRoute
[05/04 16:10:15   2902s] # Design Name: ibex_top
[05/04 16:10:15   2902s] # Design Mode: 130nm
[05/04 16:10:15   2902s] # Analysis Mode: MMMC OCV 
[05/04 16:10:15   2902s] # Parasitics Mode: No SPEF/RCDB 
[05/04 16:10:15   2902s] # Signoff Settings: SI Off 
[05/04 16:10:15   2902s] #################################################################################
[05/04 16:10:15   2902s] Topological Sorting (REAL = 0:00:00.0, MEM = 3145.0M, InitMEM = 3145.0M)
[05/04 16:10:15   2902s] Start delay calculation (fullDC) (1 T). (MEM=3145.03)
[05/04 16:10:15   2902s] End AAE Lib Interpolated Model. (MEM=3145.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 16:10:21   2907s] Total number of fetched objects 16350
[05/04 16:10:21   2908s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/04 16:10:21   2908s] End delay calculation. (MEM=3145.03 CPU=0:00:04.7 REAL=0:00:05.0)
[05/04 16:10:21   2908s] End delay calculation (fullDC). (MEM=3145.03 CPU=0:00:05.4 REAL=0:00:06.0)
[05/04 16:10:21   2908s] *** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 3145.0M) ***
[05/04 16:10:22   2909s] <CMD> setAnalysisMode -checkType hold -useDetailRC true
[05/04 16:10:22   2909s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/04 16:10:22   2909s] Type 'man IMPEXT-3493' for more detail.
[05/04 16:10:22   2909s] 
[05/04 16:10:22   2909s] TimeStamp Deleting Cell Server Begin ...
[05/04 16:10:22   2909s] 
[05/04 16:10:22   2909s] TimeStamp Deleting Cell Server End ...
[05/04 16:10:22   2909s] <CMD> report_timing -check_type hold -nworst 10 > "$design_name.hold.rpt"
[05/04 16:10:22   2909s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/04 16:10:22   2909s] #################################################################################
[05/04 16:10:22   2909s] # Design Stage: PostRoute
[05/04 16:10:22   2909s] # Design Name: ibex_top
[05/04 16:10:22   2909s] # Design Mode: 130nm
[05/04 16:10:22   2909s] # Analysis Mode: MMMC OCV 
[05/04 16:10:22   2909s] # Parasitics Mode: No SPEF/RCDB 
[05/04 16:10:22   2909s] # Signoff Settings: SI Off 
[05/04 16:10:22   2909s] #################################################################################
[05/04 16:10:22   2909s] Extraction called for design 'ibex_top' of instances=44025 and nets=16597 using extraction engine 'preRoute' .
[05/04 16:10:22   2909s] PreRoute RC Extraction called for design ibex_top.
[05/04 16:10:22   2909s] RC Extraction called in multi-corner(1) mode.
[05/04 16:10:22   2909s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 16:10:22   2909s] Type 'man IMPEXT-6197' for more detail.
[05/04 16:10:22   2909s] RCMode: PreRoute
[05/04 16:10:22   2909s]       RC Corner Indexes            0   
[05/04 16:10:22   2909s] Capacitance Scaling Factor   : 1.00000 
[05/04 16:10:22   2909s] Resistance Scaling Factor    : 1.00000 
[05/04 16:10:22   2909s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 16:10:22   2909s] Clock Res. Scaling Factor    : 1.00000 
[05/04 16:10:22   2909s] Shrink Factor                : 1.00000
[05/04 16:10:22   2909s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 16:10:22   2909s] 
[05/04 16:10:22   2909s] Trim Metal Layers:
[05/04 16:10:23   2909s] LayerId::1 widthSet size::1
[05/04 16:10:23   2909s] LayerId::2 widthSet size::1
[05/04 16:10:23   2909s] LayerId::3 widthSet size::1
[05/04 16:10:23   2909s] LayerId::4 widthSet size::1
[05/04 16:10:23   2909s] LayerId::5 widthSet size::1
[05/04 16:10:23   2909s] LayerId::6 widthSet size::1
[05/04 16:10:23   2909s] LayerId::7 widthSet size::1
[05/04 16:10:23   2909s] LayerId::8 widthSet size::1
[05/04 16:10:23   2909s] Updating RC grid for preRoute extraction ...
[05/04 16:10:23   2909s] eee: pegSigSF::1.070000
[05/04 16:10:23   2909s] Initializing multi-corner resistance tables ...
[05/04 16:10:23   2909s] eee: l::1 avDens::0.200678 usedTrk::7964.891967 availTrk::39690.000000 sigTrk::7964.891967
[05/04 16:10:23   2909s] eee: l::2 avDens::0.366964 usedTrk::14531.757867 availTrk::39600.000000 sigTrk::14531.757867
[05/04 16:10:23   2909s] eee: l::3 avDens::0.298216 usedTrk::11836.188720 availTrk::39690.000000 sigTrk::11836.188720
[05/04 16:10:23   2909s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 16:10:23   2909s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 16:10:23   2909s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:23   2909s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:23   2909s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:23   2909s] {RT typical_rc 0 3 3 0}
[05/04 16:10:23   2909s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 16:10:23   2910s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3144.820M)
[05/04 16:10:23   2910s] Calculate late delays in OCV mode...
[05/04 16:10:23   2910s] Calculate early delays in OCV mode...
[05/04 16:10:23   2910s] Topological Sorting (REAL = 0:00:00.0, MEM = 3156.4M, InitMEM = 3156.4M)
[05/04 16:10:23   2910s] Start delay calculation (fullDC) (1 T). (MEM=3156.43)
[05/04 16:10:24   2910s] End AAE Lib Interpolated Model. (MEM=3164.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 16:10:27   2914s] Total number of fetched objects 16350
[05/04 16:10:27   2914s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/04 16:10:27   2914s] End delay calculation. (MEM=3156.55 CPU=0:00:02.9 REAL=0:00:03.0)
[05/04 16:10:27   2914s] End delay calculation (fullDC). (MEM=3156.55 CPU=0:00:03.6 REAL=0:00:04.0)
[05/04 16:10:27   2914s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 3156.5M) ***
[05/04 16:10:28   2914s] <CMD> setAnalysisMode -checkType setup -useDetailRC true
[05/04 16:10:28   2915s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/04 16:10:28   2915s] Type 'man IMPEXT-3493' for more detail.
[05/04 16:10:28   2915s] <CMD> report_timing -check_type setup -nworst 10 > "$design_name.setup.rpt"
[05/04 16:10:28   2915s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/04 16:10:28   2915s] #################################################################################
[05/04 16:10:28   2915s] # Design Stage: PostRoute
[05/04 16:10:28   2915s] # Design Name: ibex_top
[05/04 16:10:28   2915s] # Design Mode: 130nm
[05/04 16:10:28   2915s] # Analysis Mode: MMMC OCV 
[05/04 16:10:28   2915s] # Parasitics Mode: No SPEF/RCDB 
[05/04 16:10:28   2915s] # Signoff Settings: SI Off 
[05/04 16:10:28   2915s] #################################################################################
[05/04 16:10:28   2915s] Extraction called for design 'ibex_top' of instances=44025 and nets=16597 using extraction engine 'preRoute' .
[05/04 16:10:28   2915s] PreRoute RC Extraction called for design ibex_top.
[05/04 16:10:28   2915s] RC Extraction called in multi-corner(1) mode.
[05/04 16:10:28   2915s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/04 16:10:28   2915s] Type 'man IMPEXT-6197' for more detail.
[05/04 16:10:28   2915s] RCMode: PreRoute
[05/04 16:10:28   2915s]       RC Corner Indexes            0   
[05/04 16:10:28   2915s] Capacitance Scaling Factor   : 1.00000 
[05/04 16:10:28   2915s] Resistance Scaling Factor    : 1.00000 
[05/04 16:10:28   2915s] Clock Cap. Scaling Factor    : 1.00000 
[05/04 16:10:28   2915s] Clock Res. Scaling Factor    : 1.00000 
[05/04 16:10:28   2915s] Shrink Factor                : 1.00000
[05/04 16:10:28   2915s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/04 16:10:28   2915s] 
[05/04 16:10:28   2915s] Trim Metal Layers:
[05/04 16:10:28   2915s] LayerId::1 widthSet size::1
[05/04 16:10:28   2915s] LayerId::2 widthSet size::1
[05/04 16:10:28   2915s] LayerId::3 widthSet size::1
[05/04 16:10:28   2915s] LayerId::4 widthSet size::1
[05/04 16:10:28   2915s] LayerId::5 widthSet size::1
[05/04 16:10:28   2915s] LayerId::6 widthSet size::1
[05/04 16:10:28   2915s] LayerId::7 widthSet size::1
[05/04 16:10:28   2915s] LayerId::8 widthSet size::1
[05/04 16:10:28   2915s] Updating RC grid for preRoute extraction ...
[05/04 16:10:28   2915s] eee: pegSigSF::1.070000
[05/04 16:10:28   2915s] Initializing multi-corner resistance tables ...
[05/04 16:10:28   2915s] eee: l::1 avDens::0.200678 usedTrk::7964.891967 availTrk::39690.000000 sigTrk::7964.891967
[05/04 16:10:28   2915s] eee: l::2 avDens::0.366964 usedTrk::14531.757867 availTrk::39600.000000 sigTrk::14531.757867
[05/04 16:10:28   2915s] eee: l::3 avDens::0.298216 usedTrk::11836.188720 availTrk::39690.000000 sigTrk::11836.188720
[05/04 16:10:28   2915s] eee: l::4 avDens::0.280527 usedTrk::5567.065664 availTrk::19845.000000 sigTrk::5567.065664
[05/04 16:10:28   2915s] eee: l::5 avDens::0.280544 usedTrk::5567.393197 availTrk::19845.000000 sigTrk::5567.393197
[05/04 16:10:28   2915s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:28   2915s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:28   2915s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/04 16:10:28   2915s] {RT typical_rc 0 3 3 0}
[05/04 16:10:28   2915s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=10.000000 fMod=0.000000 
[05/04 16:10:28   2915s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3144.820M)
[05/04 16:10:29   2916s] Calculate early delays in OCV mode...
[05/04 16:10:29   2916s] Calculate late delays in OCV mode...
[05/04 16:10:29   2916s] Topological Sorting (REAL = 0:00:00.0, MEM = 3156.4M, InitMEM = 3156.4M)
[05/04 16:10:29   2916s] Start delay calculation (fullDC) (1 T). (MEM=3156.43)
[05/04 16:10:29   2916s] End AAE Lib Interpolated Model. (MEM=3164.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/04 16:10:33   2919s] Total number of fetched objects 16350
[05/04 16:10:33   2919s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/04 16:10:33   2919s] End delay calculation. (MEM=3156.55 CPU=0:00:02.9 REAL=0:00:03.0)
[05/04 16:10:33   2919s] End delay calculation (fullDC). (MEM=3156.55 CPU=0:00:03.6 REAL=0:00:04.0)
[05/04 16:10:33   2919s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 3156.5M) ***
[05/04 16:10:33   2920s] <CMD> reportCapViolation -outfile final_cap.tarpt
[05/04 16:10:33   2920s] *info: 65 clock nets excluded
[05/04 16:10:33   2920s] *info: 1 ideal net excluded from IPO operation.
[05/04 16:10:33   2920s] *info: 1368 no-driver nets excluded.
[05/04 16:10:33   2920s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'prim_generic_buf_s00000020' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[05/04 16:10:33   2920s] Type 'man IMPECO-560' for more detail.
[05/04 16:10:33   2920s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[05/04 16:10:33   2920s] Type 'man IMPOPT-3213' for more detail.
[05/04 16:10:33   2920s] *info: capacitance violations report
[05/04 16:10:33   2920s] 
[05/04 16:10:33   2920s] *info: there are 9 max_cap violations in the design.
[05/04 16:10:33   2920s] *info: 1 violation is real (remark R).
[05/04 16:10:33   2920s] *info: 8 violations may not be fixable:
[05/04 16:10:33   2920s] *info:     8 violations on clock net.
[05/04 16:10:33   2920s]  *** Starting Verify Geometry (MEM: 3164.5) ***
[05/04 16:10:33   2920s] 
[05/04 16:10:33   2920s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[05/04 16:10:33   2920s]   VERIFY GEOMETRY ...... Starting Verification
[05/04 16:10:33   2920s]   VERIFY GEOMETRY ...... Initializing
[05/04 16:10:33   2920s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/04 16:10:33   2920s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/04 16:10:33   2920s]                   ...... bin size: 2560
[05/04 16:10:33   2920s]   VERIFY GEOMETRY ...... SubArea : 1 of 25
[05/04 16:10:34   2921s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:34   2921s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:34   2921s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:34   2921s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:34   2921s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/04 16:10:34   2921s]   VERIFY GEOMETRY ...... SubArea : 2 of 25
[05/04 16:10:35   2922s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:35   2922s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:35   2922s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:35   2922s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:35   2922s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[05/04 16:10:35   2922s]   VERIFY GEOMETRY ...... SubArea : 3 of 25
[05/04 16:10:36   2923s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:36   2923s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:36   2923s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:36   2923s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:36   2923s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[05/04 16:10:36   2923s]   VERIFY GEOMETRY ...... SubArea : 4 of 25
[05/04 16:10:37   2924s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:37   2924s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:37   2924s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:37   2924s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:37   2924s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[05/04 16:10:37   2924s]   VERIFY GEOMETRY ...... SubArea : 5 of 25
[05/04 16:10:38   2925s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:38   2925s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:38   2925s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:38   2925s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:38   2925s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[05/04 16:10:38   2925s]   VERIFY GEOMETRY ...... SubArea : 6 of 25
[05/04 16:10:39   2925s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:39   2925s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:39   2925s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:39   2925s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:39   2925s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[05/04 16:10:39   2925s]   VERIFY GEOMETRY ...... SubArea : 7 of 25
[05/04 16:10:39   2926s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:39   2926s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:39   2926s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:39   2926s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:39   2926s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[05/04 16:10:39   2926s]   VERIFY GEOMETRY ...... SubArea : 8 of 25
[05/04 16:10:40   2927s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:40   2927s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:40   2927s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:40   2927s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:40   2927s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[05/04 16:10:40   2927s]   VERIFY GEOMETRY ...... SubArea : 9 of 25
[05/04 16:10:41   2928s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:41   2928s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:41   2928s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:41   2928s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:41   2928s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[05/04 16:10:41   2928s]   VERIFY GEOMETRY ...... SubArea : 10 of 25
[05/04 16:10:42   2928s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:42   2928s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:42   2928s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:42   2928s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:42   2928s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[05/04 16:10:42   2928s]   VERIFY GEOMETRY ...... SubArea : 11 of 25
[05/04 16:10:42   2929s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:42   2929s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:42   2929s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:42   2929s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:42   2929s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[05/04 16:10:42   2929s]   VERIFY GEOMETRY ...... SubArea : 12 of 25
[05/04 16:10:43   2930s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:43   2930s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:43   2930s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:43   2930s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:43   2930s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[05/04 16:10:43   2930s]   VERIFY GEOMETRY ...... SubArea : 13 of 25
[05/04 16:10:44   2930s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:44   2930s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:44   2930s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:44   2930s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:44   2930s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[05/04 16:10:44   2930s]   VERIFY GEOMETRY ...... SubArea : 14 of 25
[05/04 16:10:44   2931s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:44   2931s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:44   2931s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:44   2931s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:44   2931s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[05/04 16:10:44   2931s]   VERIFY GEOMETRY ...... SubArea : 15 of 25
[05/04 16:10:45   2932s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:45   2932s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:45   2932s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:45   2932s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:45   2932s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[05/04 16:10:45   2932s]   VERIFY GEOMETRY ...... SubArea : 16 of 25
[05/04 16:10:46   2933s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:46   2933s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:46   2933s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:46   2933s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:46   2933s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[05/04 16:10:46   2933s]   VERIFY GEOMETRY ...... SubArea : 17 of 25
[05/04 16:10:47   2933s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:47   2933s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:47   2933s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:47   2933s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:47   2933s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[05/04 16:10:47   2933s]   VERIFY GEOMETRY ...... SubArea : 18 of 25
[05/04 16:10:47   2934s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:47   2934s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:47   2934s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:47   2934s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:48   2934s]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[05/04 16:10:48   2934s]   VERIFY GEOMETRY ...... SubArea : 19 of 25
[05/04 16:10:48   2935s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:48   2935s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:48   2935s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:48   2935s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:48   2935s]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[05/04 16:10:48   2935s]   VERIFY GEOMETRY ...... SubArea : 20 of 25
[05/04 16:10:49   2936s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:49   2936s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:49   2936s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:49   2936s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:49   2936s]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[05/04 16:10:49   2936s]   VERIFY GEOMETRY ...... SubArea : 21 of 25
[05/04 16:10:50   2936s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:50   2936s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:50   2936s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:50   2936s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:50   2936s]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[05/04 16:10:50   2936s]   VERIFY GEOMETRY ...... SubArea : 22 of 25
[05/04 16:10:51   2937s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:51   2937s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:51   2937s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:51   2937s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:51   2937s]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[05/04 16:10:51   2937s]   VERIFY GEOMETRY ...... SubArea : 23 of 25
[05/04 16:10:52   2938s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:52   2938s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:52   2938s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:52   2938s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:52   2938s]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[05/04 16:10:52   2938s]   VERIFY GEOMETRY ...... SubArea : 24 of 25
[05/04 16:10:52   2939s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:52   2939s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:52   2939s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:52   2939s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:52   2939s]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 0 Viols. 0 Wrngs.
[05/04 16:10:52   2939s]   VERIFY GEOMETRY ...... SubArea : 25 of 25
[05/04 16:10:53   2940s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/04 16:10:53   2940s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/04 16:10:53   2940s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/04 16:10:53   2940s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/04 16:10:53   2940s]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
[05/04 16:10:53   2940s] VG: elapsed time: 20.00
[05/04 16:10:53   2940s] Begin Summary ...
[05/04 16:10:53   2940s]   Cells       : 0
[05/04 16:10:53   2940s]   SameNet     : 0
[05/04 16:10:53   2940s]   Wiring      : 0
[05/04 16:10:53   2940s]   Antenna     : 0
[05/04 16:10:53   2940s]   Short       : 0
[05/04 16:10:53   2940s]   Overlap     : 0
[05/04 16:10:53   2940s] End Summary
[05/04 16:10:53   2940s] 
[05/04 16:10:53   2940s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/04 16:10:53   2940s] 
[05/04 16:10:53   2940s] **********End: VERIFY GEOMETRY**********
[05/04 16:10:53   2940s]  *** verify geometry (CPU: 0:00:19.8  MEM: 0.0M)
[05/04 16:10:53   2940s] 
[05/04 16:10:53   2940s] <CMD> verifyConnectivity -type all
[05/04 16:10:53   2940s] VERIFY_CONNECTIVITY use new engine.
[05/04 16:10:53   2940s] 
[05/04 16:10:53   2940s] ******** Start: VERIFY CONNECTIVITY ********
[05/04 16:10:53   2940s] Start Time: Sat May  4 16:10:53 2024
[05/04 16:10:53   2940s] 
[05/04 16:10:53   2940s] Design Name: ibex_top
[05/04 16:10:53   2940s] Database Units: 1000
[05/04 16:10:53   2940s] Design Boundary: (0.0000, 0.0000) (754.8000, 754.8000)
[05/04 16:10:53   2940s] Error Limit = 1000; Warning Limit = 50
[05/04 16:10:53   2940s] Check all nets
[05/04 16:10:54   2940s] **** 16:10:54 **** Processed 5000 nets.
[05/04 16:10:54   2941s] **** 16:10:54 **** Processed 10000 nets.
[05/04 16:10:54   2941s] **** 16:10:54 **** Processed 15000 nets.
[05/04 16:10:55   2942s] 
[05/04 16:10:55   2942s] Begin Summary 
[05/04 16:10:55   2942s]   Found no problems or warnings.
[05/04 16:10:55   2942s] End Summary
[05/04 16:10:55   2942s] 
[05/04 16:10:55   2942s] End Time: Sat May  4 16:10:55 2024
[05/04 16:10:55   2942s] Time Elapsed: 0:00:02.0
[05/04 16:10:55   2942s] 
[05/04 16:10:55   2942s] ******** End: VERIFY CONNECTIVITY ********
[05/04 16:10:55   2942s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/04 16:10:55   2942s]   (CPU Time: 0:00:01.6  MEM: -0.547M)
[05/04 16:10:55   2942s] 
[05/04 16:10:55   2942s] <CMD> summaryReport -outfile ibex_top.summary.rpt
[05/04 16:10:55   2942s] Creating directory summaryReport.
[05/04 16:10:55   2942s] more then one object selected.
[05/04 16:10:55   2942s] Start to collect the design information.
[05/04 16:10:55   2942s] Build netlist information for Cell ibex_top.
[05/04 16:10:55   2942s] Found 2 instances for Non-leaf cell prim_generic_buf_s00000020.
[05/04 16:10:55   2942s] Finished collecting the design information.
[05/04 16:10:55   2942s] Generating standard cells used in the design report.
[05/04 16:10:55   2942s] Analyze library ... 
[05/04 16:10:55   2942s] Analyze netlist ... 
[05/04 16:10:55   2942s] Generate no-driven nets information report.
[05/04 16:10:55   2942s] Generating design unique report.
[05/04 16:10:55   2942s] Analyze timing ... 
[05/04 16:10:55   2942s] Analyze floorplan/placement ... 
[05/04 16:10:55   2942s] All LLGs are deleted
[05/04 16:10:55   2942s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:10:55   2942s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:10:55   2942s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3164.5M, EPOCH TIME: 1714853455.648407
[05/04 16:10:55   2942s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3164.5M, EPOCH TIME: 1714853455.648603
[05/04 16:10:55   2942s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3164.5M, EPOCH TIME: 1714853455.670399
[05/04 16:10:55   2942s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:10:55   2942s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:10:55   2942s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3164.5M, EPOCH TIME: 1714853455.670780
[05/04 16:10:55   2942s] Max number of tech site patterns supported in site array is 256.
[05/04 16:10:55   2942s] Core basic site is IBM13SITE
[05/04 16:10:55   2942s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3164.5M, EPOCH TIME: 1714853455.694615
[05/04 16:10:55   2942s] After signature check, allow fast init is false, keep pre-filter is true.
[05/04 16:10:55   2942s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/04 16:10:55   2942s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.020, MEM:3164.5M, EPOCH TIME: 1714853455.715071
[05/04 16:10:55   2942s] SiteArray: non-trimmed site array dimensions = 205 x 1845
[05/04 16:10:55   2942s] SiteArray: use 2,101,248 bytes
[05/04 16:10:55   2942s] SiteArray: current memory after site array memory allocation 3166.6M
[05/04 16:10:55   2942s] SiteArray: FP blocked sites are writable
[05/04 16:10:55   2942s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3166.6M, EPOCH TIME: 1714853455.729110
[05/04 16:10:55   2942s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.192, REAL:0.193, MEM:3166.6M, EPOCH TIME: 1714853455.922297
[05/04 16:10:55   2942s] SiteArray: number of non floorplan blocked sites for llg default is 378225
[05/04 16:10:55   2942s] Atter site array init, number of instance map data is 0.
[05/04 16:10:55   2942s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.257, REAL:0.258, MEM:3166.6M, EPOCH TIME: 1714853455.928777
[05/04 16:10:55   2942s] 
[05/04 16:10:55   2942s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[05/04 16:10:55   2942s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.271, MEM:3166.6M, EPOCH TIME: 1714853455.941816
[05/04 16:10:55   2942s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:10:55   2942s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/04 16:10:55   2942s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3166.6M, EPOCH TIME: 1714853455.974397
[05/04 16:10:55   2942s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3166.6M, EPOCH TIME: 1714853455.974570
[05/04 16:10:55   2942s] Analysis Routing ...
[05/04 16:10:55   2942s] Report saved in file ibex_top.summary.rpt
[05/04 16:10:55   2942s] <CMD> reportCritNet -outfile ibex_top.critnet.rpt
[05/04 16:10:56   2942s] Critical nets number = 0.
[05/04 16:11:01   2944s] <CMD> setLayerPreference violation -isVisible 1
[05/04 16:11:01   2944s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/04 16:11:10   2945s] <CMD_INTERNAL> violationBrowserClose
[05/04 16:11:42   2947s] <CMD> setDrawView ameba
[05/04 16:11:46   2947s] <CMD> setDrawView fplan
[05/04 16:11:47   2947s] <CMD> setDrawView ameba
[05/04 16:11:49   2948s] <CMD> setDrawView fplan
[05/04 16:11:50   2948s] <CMD> setDrawView ameba
[05/04 16:11:53   2949s] <CMD> deselectAll
[05/04 16:11:53   2949s] <CMD> selectObject Module u_ibex_core
[05/04 16:11:54   2949s] <CMD> deselectAll
[05/04 16:12:31   2951s] <CMD> gui_ungroup_hinst
[05/04 16:12:33   2951s] <CMD> selectObject Module u_ibex_core
[05/04 16:12:34   2951s] <CMD> deselectAll
[05/04 16:12:37   2951s] <CMD> gui_ungroup_hinst u_ibex_core
[05/04 16:12:38   2952s] <CMD> deselectAll
[05/04 16:12:44   2952s] <CMD> gui_ungroup_hinst gen_regfile_ff_register_file_i
[05/04 16:12:53   2953s] <CMD> gui_group_hinst gen_regfile_ff_register_file_i
[05/04 16:12:54   2953s] <CMD> deselectAll
[05/04 16:14:26   2958s] <CMD> setDrawView fplan
[05/04 16:14:35   2958s] <CMD> setDrawView place
[05/04 16:14:39   2959s] <CMD> zoomBox 38.52400 87.78300 708.61800 687.66000
[05/04 16:14:39   2960s] <CMD> zoomBox 177.00900 217.23500 588.53100 585.63500
[05/04 16:14:40   2960s] <CMD> zoomBox 283.37700 315.71400 498.19400 508.02100
[05/04 16:14:41   2960s] <CMD> zoomBox 347.99600 375.54000 443.31300 460.86900
[05/04 16:14:42   2961s] <CMD> zoomBox 376.66900 402.08600 418.96200 439.94700
[05/04 16:14:42   2961s] <CMD> zoomBox 347.99400 375.53700 443.31400 460.86900
[05/04 16:14:43   2961s] <CMD> zoomBox 283.36800 315.70400 498.19700 508.02200
[05/04 16:14:43   2961s] <CMD> zoomBox 137.72000 180.85700 621.89300 614.29500
[05/04 16:14:44   2961s] <CMD> zoomBox -26.78800 28.55000 761.60600 734.33100
[05/04 16:14:44   2962s] <CMD> zoomBox -102.02200 -41.10500 825.50100 789.22600
[05/04 16:14:45   2963s] <CMD> zoomBox -190.53200 -123.05100 900.67100 853.80900
[05/04 16:14:45   2963s] <CMD> zoomBox -102.02200 -41.10500 825.50100 789.22600
[05/04 20:04:57   3623s] 
[05/04 20:04:57   3623s] *** Memory Usage v#1 (Current mem = 2669.551M, initial mem = 491.906M) ***
[05/04 20:04:57   3623s] 
[05/04 20:04:57   3623s] *** Summary of all messages that are not suppressed in this session:
[05/04 20:04:57   3623s] Severity  ID               Count  Summary                                  
[05/04 20:04:57   3623s] WARNING   IMPLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/04 20:04:57   3623s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/04 20:04:57   3623s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/04 20:04:57   3623s] WARNING   IMPEXT-6197         13  The Cap table file is not specified. Thi...
[05/04 20:04:57   3623s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/04 20:04:57   3623s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/04 20:04:57   3623s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/04 20:04:57   3623s] WARNING   IMPEXT-3493          3  The design extraction status has been re...
[05/04 20:04:57   3623s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[05/04 20:04:57   3623s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[05/04 20:04:57   3623s] WARNING   IMPSYT-13030         1  -prePlaceOpt is disabled when -increment...
[05/04 20:04:57   3623s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[05/04 20:04:57   3623s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/04 20:04:57   3623s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[05/04 20:04:57   3623s] WARNING   IMPECO-560          40  The netlist is not unique, because the m...
[05/04 20:04:57   3623s] WARNING   IMPDC-1629           6  The default delay limit was set to %d. T...
[05/04 20:04:57   3623s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[05/04 20:04:57   3623s] WARNING   IMPVFG-1076          1  Unable to create a report file. verify_d...
[05/04 20:04:57   3623s] WARNING   IMPPP-532            2  ViaGen Warning: The top layer and bottom...
[05/04 20:04:57   3623s] WARNING   IMPSR-1478           2  Large amount of pre-routed wires. Long r...
[05/04 20:04:57   3623s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[05/04 20:04:57   3623s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[05/04 20:04:57   3623s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[05/04 20:04:57   3623s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/04 20:04:57   3623s] WARNING   IMPSP-9516           1  -prePlaceOpt is disabled when -increment...
[05/04 20:04:57   3623s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[05/04 20:04:57   3623s] WARNING   IMPOPT-3115         17  Netlist is not uniquified, optimization ...
[05/04 20:04:57   3623s] WARNING   IMPOPT-45            1  Cannot open the file : %s.               
[05/04 20:04:57   3623s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/04 20:04:57   3623s] WARNING   IMPOPT-3213         19  The netlist contains multi-instanciated ...
[05/04 20:04:57   3623s] WARNING   IMPOPT-7098         65  WARNING: %s is an undriven net with %d f...
[05/04 20:04:57   3623s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before synthe...
[05/04 20:04:57   3623s] WARNING   NRGR-7               2  There are too many nets (%.2f%%) with ex...
[05/04 20:04:57   3623s] WARNING   NRIG-1303            3  The congestion map does not match the GC...
[05/04 20:04:57   3623s] WARNING   NRIF-91              2  Option setNanoRouteMode -routeTopRouting...
[05/04 20:04:57   3623s] WARNING   IMPPSP-1003         13  Found use of '%s'. This will continue to...
[05/04 20:04:57   3623s] WARNING   SDF-808              1  The software is currently operating in a...
[05/04 20:04:57   3623s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/04 20:04:57   3623s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/04 20:04:57   3623s] *** Message Summary: 1954 warning(s), 1 error(s)
[05/04 20:04:57   3623s] 
[05/04 20:04:57   3623s] --- Ending "Innovus" (totcpu=1:00:23, real=4:46:25, mem=2669.6M) ---
