#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 26 21:26:53 2018
# Process ID: 12944
# Current directory: /root/github/Col216_assignments
# Command line: vivado
# Log file: /root/github/Col216_assignments/vivado.log
# Journal file: /root/github/Col216_assignments/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.xpr
INFO: [Project 1-313] Project file moved from '/home/btech/cs1160368/github/Col216_assignments/A6_ahb_lite_bus/lab6' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pattern' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav'
xvhdl -m64 --relax -prj pattern_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd" into library xil_defaultlib
ERROR: [VRFC 10-1412] syntax error near bus [/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd:5]
ERROR: [VRFC 10-1412] syntax error near bus [/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd:15]
INFO: [VRFC 10-307] analyzing entity pattern
ERROR: [VRFC 10-1504] unit pattern ignored due to previous errors [/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd:124]
INFO: [VRFC 10-240] VHDL file /root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/pattern.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pattern
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pattern' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav'
xvhdl -m64 --relax -prj pattern_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd" into library xil_defaultlib
ERROR: [VRFC 10-1412] syntax error near bus [/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd:5]
ERROR: [VRFC 10-1412] syntax error near bus [/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd:15]
INFO: [VRFC 10-307] analyzing entity pattern
ERROR: [VRFC 10-1504] unit pattern ignored due to previous errors [/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd:124]
INFO: [VRFC 10-240] VHDL file /root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/bus.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/pattern.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pattern
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top switches [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'switches' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav'
xvhdl -m64 --relax -prj switches_vhdl.prj
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/switches.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity switches
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 4124346f486844b0bfb13c874cefea8d --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot switches_behav xil_defaultlib.switches -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.switches
Built simulation snapshot switches_behav
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav/xsim.dir/switches_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav/xsim.dir/switches_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 26 21:31:33 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 26 21:31:33 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 5850.605 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13092
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "switches_behav -key {Behavioral:sim_1:Functional:switches} -tclbatch {switches.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source switches.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'switches_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 5894.145 ; gain = 43.539 ; free physical = 3178 ; free virtual = 13086
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 00:06:42 2018...
