#ifndef SRS_HDR_APROBE_ENUMS_H
#define SRS_HDR_APROBE_ENUMS_H 1

#include "modules/drivers/radar/quill_radar/driver/system-radar-software/env-uhnder/coredefs/uhnder-common.h"

SRS_DECLARE_NAMESPACE()

/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Enumerations for Aprobe Selection                                                                                                           //
/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

enum AprobePriority
{
    AP_SCAN_ONLY,
    AP_NON_SCAN_ONLY,
    AP_HIGH_PRIORITY,
    AP_BEST_EFFORT
};

#if SABINE_A

enum {
    TX_MADC = 0,
    SH_MADC = 1,
    RX_MADC = 2,
    NUM_APROBE_BUSES,
};

//! enum for the list of RX-affiliated analog probe points
enum Aprobe_Rx_Probe
{
    RX_OFF                           =  -1,       //!< Set bus to default OFF (tied) state
    RX_IDAC_GND                      =   0,       //!< "Local ground"
    RX_IDAC_IINM                     =   1,       //!< "DAC M output current (to mixer)"
    RX_IDAC_IINP                     =   2,       //!< "DAC P output current (to mixer)"
    RX_IDAC_IOUT                     =   3,       //!< "DAC reference current input (dual)"
    RX_IDAC_LDOVOLTAGE               =   4,       //!< "DAC LDO output supply voltage"
    RX_IDAC_PON                      =   5,       //!< "DAC power-on state (logic voltage)"
    RX_IDAC_VINM                     =   6,       //!< "DAC M output current (to mixer)"
    RX_IDAC_VINP                     =   7,       //!< "DAC P output current (to mixer)"
    RX_IDAC_VOUT                     =   8,       //!< "DAC reference current input (dual)"
    RX_MIXBB_BBIIDC                  =   9,       //!< "I channel differential DC input voltage"
    RX_MIXBB_BBIIMDC                 =  10,       //!< "I channel minus DC input voltage"
    RX_MIXBB_BBIIPDC                 =  11,       //!< "I channel plus DC input voltage"
    RX_MIXBB_BBIODC                  =  12,       //!< "I channel differential DC output voltage"
    RX_MIXBB_BBIOMDC                 =  13,       //!< "I channel minus DC output voltage"
    RX_MIXBB_BBIOPDC                 =  14,       //!< "I channel plus DC output voltage"
    RX_MIXBB_BBQIDC                  =  15,       //!< "Q channel differential DC input voltage"
    RX_MIXBB_BBQIMDC                 =  16,       //!< "Q channel minus DC input voltage"
    RX_MIXBB_BBQIPDC                 =  17,       //!< "Q channel plus DC input voltage"
    RX_MIXBB_BBQODC                  =  18,       //!< "Q channel differential DC output voltage"
    RX_MIXBB_BBQOMDC                 =  19,       //!< "Q channel minus DC output voltage"
    RX_MIXBB_BBQOPDC                 =  20,       //!< "Q channel plus DC output voltage"
    RX_MIXBB_GND                     =  21,       //!< "Local Ground"
    RX_MIXBB_VBN                     =  22,       //!< "Vbn reference voltage for BBCA"
    RX_MIXBB_VBNC                    =  23,       //!< "Vbnc reference voltage for BBCA"
    RX_MIXBB_VBP                     =  24,       //!< "Vbp reference voltage for BBCA"
    RX_MIXBB_VDD1P5                  =  25,       //!< "Local VDD 1.5V Supply"
    RX_MIXBB_VDD1P5A                 =  26,       //!< "Regulated 1.5V supply"
    RX_MIXBB_VDD1P5B                 =  27,       //!< "Regulated 1.5V supply for BBCA"
    RX_MIXRF_GND                     =  28,       //!< "Local Ground"
    RX_MIXRF_QUADBIAS                =  29,       //!< "Switching quad bias voltage in cancellation mixer"
    RX_MIXRF_RXBIAS                  =  30,       //!< "Switching quad bias voltage in RX mixer"
    RX_MIXRF_VDD1P5                  =  31,       //!< "Regulated 1.5V Mixer Supply"
    RX_QDAC_GND                      =  32,       //!< "Local ground"
    RX_QDAC_IINM                     =  33,       //!< "DAC M output current (to mixer)"
    RX_QDAC_IINP                     =  34,       //!< "DAC P output current (to mixer)"
    RX_QDAC_IOUT                     =  35,       //!< "DAC reference current input (dual)"
    RX_QDAC_LDOVOLTAGE               =  36,       //!< "DAC LDO output supply voltage"
    RX_QDAC_PON                      =  37,       //!< "DAC power-on state (logic voltage)"
    RX_QDAC_VINM                     =  38,       //!< "DAC M output current (to mixer)"
    RX_QDAC_VINP                     =  39,       //!< "DAC P output current (to mixer)"
    RX_QDAC_VOUT                     =  40,       //!< "DAC reference current input (dual)"
    RX_QILOEN_GND_I                  =  41,       //!< "Local GND measurement, I"
    RX_QILOEN_GND_Q                  =  42,       //!< "Local GND measurement, Q"
    RX_QILOEN_I50UA                  =  43,       //!< "50uA bias current out"
    RX_QILOEN_VBILO                  =  44,       //!< "VBIAS of ILO transistors"
    RX_QILOEN_VBINJ                  =  45,       //!< "VBIAS of some sort"
    RX_QILOEN_VBLODRV                =  46,       //!< "VBIAS of some sort"
    RX_QILOEN_VCMBUFI                =  47,       //!< "Common mode 'I' ILO buffer"
    RX_QILOEN_VCMBUFQ                =  48,       //!< "Common mode 'Q' ILO buffer"
    RX_QILOEN_VCMQUAD                =  49,       //!< "Common mode of QUAD coupling line"
    RX_QILOEN_VDD_ILOI               =  50,       //!< "Local VDD for the 'Q' ILO inductor"
    RX_QILOEN_VDD_ILOQ               =  51,       //!< "Local VDD for the 'I' ILO inductor"
    RX_QILOEN_VDD_INVI               =  52,       //!< "Local VDD measurement, I"
    RX_QILOEN_VDD_INVQ               =  53,       //!< "Local VDD measurement, Q"
    RX_QILOEN_VSR_NI                 =  54,       //!< "Source of 'I' ILO transistors, N"
    RX_QILOEN_VSR_NQ                 =  55,       //!< "Source of 'Q' ILO transistors"
    RX_QILOEN_VSR_PI                 =  56,       //!< "Source of 'I' ILO transistors, P"
    RX_QILOEN_VSR_PQ                 =  57,       //!< "Source of 'Q' ILO transistors"
    RX_RXFE1_GND                     =  58,       //!< "Local ground"
    RX_RXFE1_IDIAG0V9_STG1           =  59,       //!< "LNA stage1 0.9V regulator output current copy"
    RX_RXFE1_IDIAG0V9_STG2           =  60,       //!< "LNA stage2 0.9V regulator output current copy"
    RX_RXFE1_IDIAG1P5REG             =  61,       //!< "LNA 1.5V regulator output current copy"
    RX_RXFE1_LNA0_AT_IBIAS           =  62,       //!< "LNA 0 AT bias voltage"
    RX_RXFE1_LNA0_MT_IBIAS           =  63,       //!< "LNA 0 MT bias voltage"
    RX_RXFE1_LNA1_AT_IBIAS           =  64,       //!< "LNA 1 AT bias voltage"
    RX_RXFE1_LNA1_LDO_ICTRL          =  65,       //!< "LNA stage1 0.9V regulator reference current"
    RX_RXFE1_LNA1_LDO_REG            =  66,       //!< "LNA stage1 0.9V regulator reference voltage"
    RX_RXFE1_LNA1_MT_IBIAS           =  67,       //!< "LNA 1 MT bias voltage"
    RX_RXFE1_LNA2_AT_IBIAS           =  68,       //!< "LNA 2 AT bias voltage"
    RX_RXFE1_LNA2_LDO_ICTRL          =  69,       //!< "LNA stage2 0.9V regulator reference current"
    RX_RXFE1_LNA2_LDO_REG            =  70,       //!< "LNA stage2 0.9V regulator reference voltage"
    RX_RXFE1_LNA2_MT_IBIAS           =  71,       //!< "LNA 2 MT bias voltage"
    RX_RXFE1_MIX_LDO_ICTRL           =  72,       //!< "LNA 1.5V regulator reference current"
    RX_RXFE1_MIX_LDO_REG             =  73,       //!< "LNA 1.5V regulator reference voltage"
    RX_RXFE1_PULLDOWN                =  74,       //!< "A-Probe bus grounded"
    RX_RXFE1_SPARE0_IBIAS            =  75,       //!< ""
    RX_RXFE1_SPARE1_IBIAS            =  76,       //!< ""
    RX_RXFE1_VDD1P5REG               =  77,       //!< "LNA 1.5V regulated supply"
    RX_RXFE1_VREG0V9_STG1            =  78,       //!< "LNA stage1 0.9V regulated supply"
    RX_RXFE1_VREG0V9_STG2            =  79,       //!< "LNA stage2 0.9V regulated supply"
    RX_SDAC_FLOAT                    =  80,       //!< "TX A-Probe bus floating"
    RX_BUS_FLOAT = RX_SDAC_FLOAT,
    RX_SDAC_FLOATM                   =  81,       //!< "TX A-Probe bus floating"
    RX_SDAC_FLOATP                   =  82,       //!< "TX A-Probe bus floating"
    RX_VGA1_ICH_BIQ_BOT              =  83,       //!< "BOTP BOTN Y"
    RX_VGA1_ICH_BIQ_BOTN             =  84,       //!< "BIQ BOTP bottom N"
    RX_VGA1_ICH_BIQ_BOTP             =  85,       //!< "ICH BIQ bottom P"
    RX_VGA1_ICH_BIQ_CMFBN            =  86,       //!< "BIQ SWVDD CMFB Nch gate drive"
    RX_VGA1_ICH_BIQ_CMFBP            =  87,       //!< "BIQ SWVSS CMFB Pch gate drive"
    RX_VGA1_ICH_BIQ_INTCMFB          =  88,       //!< "BIQ VB0P53 internal CMFB sense"
    RX_VGA1_ICH_BIQ_OUT              =  89,       //!< "OUTP OUTN Y"
    RX_VGA1_ICH_BIQ_OUTCMFB          =  90,       //!< "BIQ VB0P8 output CMFB sense"
    RX_VGA1_ICH_BIQ_OUTN             =  91,       //!< "BIQ OUTP output N"
    RX_VGA1_ICH_BIQ_OUTP             =  92,       //!< "ICH BIQ output P"
    RX_VGA1_ICH_BIQ_STG1             =  93,       //!< "STG1P STG1N Y"
    RX_VGA1_ICH_BIQ_STG1N            =  94,       //!< "BIQ STG1P stage-1 N"
    RX_VGA1_ICH_BIQ_STG1P            =  95,       //!< "ICH BIQ stage-1 P"
    RX_VGA1_ICH_BIQ_SWVDD            =  96,       //!< "ICH BIQ Vdd switch high"
    RX_VGA1_ICH_BIQ_SWVSS            =  97,       //!< "ICH BIQ Vss switch high"
    RX_VGA1_ICH_BIQ_TOP              =  98,       //!< "TOPP TOPN Y"
    RX_VGA1_ICH_BIQ_TOPFB            =  99,       //!< "TOPFBP TOPFBN Y"
    RX_VGA1_ICH_BIQ_TOPFBN           = 100,       //!< "BIQ TOPFBP top FB N"
    RX_VGA1_ICH_BIQ_TOPFBP           = 101,       //!< "ICH BIQ top FB P"
    RX_VGA1_ICH_BIQ_TOPN             = 102,       //!< "BIQ TOPP top N"
    RX_VGA1_ICH_BIQ_TOPP             = 103,       //!< "ICH BIQ top P"
    RX_VGA1_ICH_BIQ_VB0P53           = 104,       //!< "ICH BIQ Vbias 0.53V"
    RX_VGA1_ICH_BIQ_VB0P8            = 105,       //!< "ICH BIQ Vbias 0.8V"
    RX_VGA1_ICH_BIQ_VB1P06           = 106,       //!< "ICH BIQ vbias 1.06V"
    RX_VGA1_ICH_BIQ_VREG0P9          = 107,       //!< "  "
    RX_VGA1_ICH_STG1_CAS             = 108,       //!< "CASP CASN Y"
    RX_VGA1_ICH_STG1_CASN            = 109,       //!< "STG1 CASP cascode N drain node"
    RX_VGA1_ICH_STG1_CASP            = 110,       //!< "ICH STG1 cascode P drain node"
    RX_VGA1_ICH_STG1_CMFB            = 111,       //!< "ICH STG1 cascode comon-mode feedback node"
    RX_VGA1_ICH_STG2_CASP            = 112,       //!< "ICH STG2 amp cascode bias voltage"
    RX_VGA1_ICH_STG2_COREBOTN        = 113,       //!< "ICH STG2 core bottom voltage N"
    RX_VGA1_ICH_STG2_CORETOP         = 114,       //!< "COREBOTN CORETOPP Y"
    RX_VGA1_ICH_STG2_CORETOPN        = 115,       //!< "ICH STG2 core  top voltage N"
    RX_VGA1_ICH_STG2_CORETOPP        = 116,       //!< "STG2 COREBOTN core bottom voltage P"
    RX_VGA1_ICH_STG2_GND             = 117,       //!< "ICH STG2 local gnda"
    RX_VGA1_ICH_STG2_SWVDD           = 118,       //!< "ICH STG2 Vdd switch high"
    RX_VGA1_ICH_STG2_SWVSS           = 119,       //!< "ICH STG2 Vss switch high"
    RX_VGA1_ICH_STG2_VB0P03          = 120,       //!< "ICH STG2 Vbias 0.53V"
    RX_VGA1_ICH_STG2_VB1P06          = 121,       //!< "ICH STG2 Vbias 1.06V"
    RX_VGA1_ICH_STG2_VIN             = 122,       //!< "VINN VINP Y"
    RX_VGA1_ICH_STG2_VINN            = 123,       //!< "ICH STG2 Vin N"
    RX_VGA1_ICH_STG2_VINP            = 124,       //!< "STG2 VINN Vin P"
    RX_VGA1_ICH_STG2_VREG0P9         = 125,       //!< "ICH STG2 local Vddh"
    RX_VGA1_ICH_STG3_CASP            = 126,       //!< "ICH STG3 amp cascode bias voltage"
    RX_VGA1_ICH_STG3_CMFB            = 127,       //!< "ICH STG3 CMFB feedback voltage"
    RX_VGA1_ICH_STG3_SWVDD           = 128,       //!< "ICH STG3 Vdd switch high"
    RX_VGA1_ICH_STG3_SWVSS           = 129,       //!< "ICH STG3 Vss switch high"
    RX_VGA1_ICH_STG3_VBIAS0P53       = 130,       //!< "ICH STG3 Vbias 0.53V"
    RX_VGA1_ICH_STG3_VBIAS1P06       = 131,       //!< "ICH STG3 Vbias 1.06V"
    RX_VGA1_ICH_STG3_VIBAS0P8        = 132,       //!< "ICH STG3 Vbias 0.8V"
    RX_VGA1_ICH_STG3_VREG0P9         = 133,       //!< "  "
    RX_VGA1_ICH_STG4_CMFB0P8         = 134,       //!< "ICH STG4 CMFB sencse veltage 0.8V"
    RX_VGA1_ICH_STG4_CMFB_FB         = 135,       //!< "ICH STG4 CMFB feedback voltage"
    RX_VGA1_ICH_STG4_COREBOTN        = 136,       //!< "ICH STG4 core bottom voltage N"
    RX_VGA1_ICH_STG4_COREBOTP        = 137,       //!< "STG4 COREBOTN core bottom voltage P"
    RX_VGA1_ICH_STG4_COREN           = 138,       //!< "ICH STG4 core Nch gate"
    RX_VGA1_ICH_STG4_CORETOPN        = 139,       //!< "ICH STG4 core  top voltage N"
    RX_VGA1_ICH_STG4_CORETOPP        = 140,       //!< "STG4 CORETOPN core  top voltage P"
    RX_VGA1_ICH_STG4_SWVDD           = 141,       //!< "ICH STG4 Vdd switch high"
    RX_VGA1_ICH_STG4_SWVSS           = 142,       //!< "ICH STG4 Vss switch high"
    RX_VGA1_ICH_STG4_VBIAS0P53       = 143,       //!< "ICH STG4 Vbias 0.53V"
    RX_VGA1_ICH_STG4_VBIAS1P06       = 144,       //!< "ICH STG4 Vbias 1.06V"
    RX_VGA1_ICH_STG4_VIBAS0P8        = 145,       //!< "ICH STG4 Vbias 0.8V"
    RX_VGA1_ICH_STG4_VREG0P9         = 146,       //!< "  "
    RX_VGA1_QCH_BIQ_BOT              = 147,       //!< "BOTP BOTN Y"
    RX_VGA1_QCH_BIQ_BOTN             = 148,       //!< "BIQ BOTP bottom N"
    RX_VGA1_QCH_BIQ_BOTP             = 149,       //!< "QCH BIQ bottom P"
    RX_VGA1_QCH_BIQ_CMFBN            = 150,       //!< "BIQ SWVDD CMFB Nch gate drive"
    RX_VGA1_QCH_BIQ_CMFBP            = 151,       //!< "BIQ SWVSS CMFB Pch gate drive"
    RX_VGA1_QCH_BIQ_INTCMFB          = 152,       //!< "BIQ VB0P53 internal CMFB sense"
    RX_VGA1_QCH_BIQ_OUT              = 153,       //!< "OUTP OUTN Y"
    RX_VGA1_QCH_BIQ_OUTCMFB          = 154,       //!< "BIQ VB0P8 output CMFB sense"
    RX_VGA1_QCH_BIQ_OUTN             = 155,       //!< "BIQ OUTP output N"
    RX_VGA1_QCH_BIQ_OUTP             = 156,       //!< "QCH BIQ output P"
    RX_VGA1_QCH_BIQ_STG1             = 157,       //!< "STG1P STG1N Y"
    RX_VGA1_QCH_BIQ_STG1N            = 158,       //!< "BIQ STG1P stage-1 N"
    RX_VGA1_QCH_BIQ_STG1P            = 159,       //!< "QCH BIQ stage-1 P"
    RX_VGA1_QCH_BIQ_SWVDD            = 160,       //!< "QCH BIQ Vdd switch high"
    RX_VGA1_QCH_BIQ_SWVSS            = 161,       //!< "QCH BIQ Vss switch high"
    RX_VGA1_QCH_BIQ_TOP              = 162,       //!< "TOPP TOPN Y"
    RX_VGA1_QCH_BIQ_TOPFB            = 163,       //!< "TOPFBP TOPFBN Y"
    RX_VGA1_QCH_BIQ_TOPFBN           = 164,       //!< "BIQ TOPFBP top FB N"
    RX_VGA1_QCH_BIQ_TOPFBP           = 165,       //!< "QCH BIQ top FB P"
    RX_VGA1_QCH_BIQ_TOPN             = 166,       //!< "BIQ TOPP top N"
    RX_VGA1_QCH_BIQ_TOPP             = 167,       //!< "QCH BIQ top P"
    RX_VGA1_QCH_BIQ_VB0P53           = 168,       //!< "QCH BIQ Vbias 0.53V"
    RX_VGA1_QCH_BIQ_VB0P8            = 169,       //!< "QCH BIQ Vbias 0.8V"
    RX_VGA1_QCH_BIQ_VB1P06           = 170,       //!< "QCH BIQ Vbias 1.06V"
    RX_VGA1_QCH_BIQ_VREG0P9          = 171,       //!< "  "
    RX_VGA1_QCH_STG1_CAS             = 172,       //!< "CASP CASN Y"
    RX_VGA1_QCH_STG1_CASN            = 173,       //!< "STG1 CASP cascode N drain node"
    RX_VGA1_QCH_STG1_CASP            = 174,       //!< "QCH STG1 cascode P drain node"
    RX_VGA1_QCH_STG1_CMFB            = 175,       //!< "QCH STG1 cascode comon-mode feedback node"
    RX_VGA1_QCH_STG2_CASP            = 176,       //!< "QCH STG2 amp cascode bias voltage"
    RX_VGA1_QCH_STG2_COREBOTN        = 177,       //!< "QCH STG2 core bottom voltage N"
    RX_VGA1_QCH_STG2_CORETOP         = 178,       //!< "COREBOTN CORETOPP Y"
    RX_VGA1_QCH_STG2_CORETOPN        = 179,       //!< "QCH STG2 core  top voltage N"
    RX_VGA1_QCH_STG2_CORETOPP        = 180,       //!< "STG2 COREBOTN core bottom voltage P"
    RX_VGA1_QCH_STG2_SWVDD           = 181,       //!< "QCH STG2 Vdd switch high"
    RX_VGA1_QCH_STG2_SWVSS           = 182,       //!< "QCH STG2 Vss switch high"
    RX_VGA1_QCH_STG2_VB0P03          = 183,       //!< "QCH STG2 Vbias 0.53V"
    RX_VGA1_QCH_STG2_VB1P06          = 184,       //!< "QCH STG2 Vbias 1.06V"
    RX_VGA1_QCH_STG2_VIN             = 185,       //!< "VINN VINP Y"
    RX_VGA1_QCH_STG2_VINN            = 186,       //!< "QCH STG2 Vin N"
    RX_VGA1_QCH_STG2_VINP            = 187,       //!< "STG2 VINN Vin P"
    RX_VGA1_QCH_STG2_VREG0P9         = 188,       //!< "  "
    RX_VGA1_QCH_STG3_CASP            = 189,       //!< "QCH STG3 amp cascode bias voltage"
    RX_VGA1_QCH_STG3_CMFB            = 190,       //!< "QCH STG3 CMFB feedback voltage"
    RX_VGA1_QCH_STG3_GND             = 191,       //!< "QCH STG3 local gnda"
    RX_BUS_PULLDOWN = RX_VGA1_QCH_STG3_GND,
    RX_VGA1_QCH_STG3_SWVDD           = 192,       //!< "QCH STG3 Vdd switch high"
    RX_VGA1_QCH_STG3_SWVSS           = 193,       //!< "QCH STG3 Vss switch high"
    RX_VGA1_QCH_STG3_VBIAS0P53       = 194,       //!< "QCH STG3 Vbias 0.53V"
    RX_VGA1_QCH_STG3_VBIAS1P06       = 195,       //!< "QCH STG3 Vbias 1.06V"
    RX_VGA1_QCH_STG3_VIBAS0P8        = 196,       //!< "QCH STG3 Vbias 0.8V"
    RX_VGA1_QCH_STG3_VREG0P9         = 197,       //!< "  "
    RX_VGA1_QCH_STG4_CMFB0P8         = 198,       //!< "QCH STG4 CMFB sencse veltage 0.8V"
    RX_VGA1_QCH_STG4_CMFB_FB         = 199,       //!< "QCH STG4 CMFB feedback voltage"
    RX_VGA1_QCH_STG4_COREBOTN        = 200,       //!< "QCH STG4 core bottom voltage N"
    RX_VGA1_QCH_STG4_COREBOTP        = 201,       //!< "STG4 COREBOTN core bottom voltage P"
    RX_VGA1_QCH_STG4_COREN           = 202,       //!< "QCH STG4 core Nch gate"
    RX_VGA1_QCH_STG4_CORETOPN        = 203,       //!< "QCH STG4 core  top voltage N"
    RX_VGA1_QCH_STG4_CORETOPP        = 204,       //!< "STG4 CORETOPN core  top voltage P"
    RX_VGA1_QCH_STG4_SWVDD           = 205,       //!< "QCH STG4 Vdd switch high"
    RX_VGA1_QCH_STG4_SWVSS           = 206,       //!< "QCH STG4 Vss switch high"
    RX_VGA1_QCH_STG4_VBIAS0P53       = 207,       //!< "QCH STG4 Vbias 0.53V"
    RX_VGA1_QCH_STG4_VBIAS1P06       = 208,       //!< "QCH STG4 Vbias 1.06V"
    RX_VGA1_QCH_STG4_VIBAS0P8        = 209,       //!< "QCH STG4 Vbias 0.8V"
    RX_VGA1_QCH_STG4_VREG0P9         = 210,       //!< "  "
};

//! enum for the list of SH-affiliated analog probe points
enum Aprobe_Sh_Probe
{
    SH_OFF                           =  -1,       //!< Set bus to default OFF (tied) state
    SH_BIAS_GND                      =   0,       //!< "Bias supply voltage, Ground Side"
    SH_BIAS_IBG                      =   1,       //!< "I bandgap"
    SH_BIAS_IREF50U                  =   2,       //!< "Iref 50uA"
    SH_BIAS_IVTR1P5                  =   3,       //!< "Ivtr 1.565uA current"
    SH_BIAS_IVTR50U                  =   4,       //!< "I Vtr 50uA"
    SH_BIAS_IVTRDAC                  =   5,       //!< "Ivtr DAC current"
    SH_BIAS_PBIAS                    =   6,       //!< "P bias voltage"
    SH_BIAS_PBIAS1                   =   7,       //!< "Pbias1 voltage"
    SH_BIAS_PCASC                    =   8,       //!< "P Cascode voltage"
    SH_BIAS_VDD1P8_DIFF              =   9,       //!< "Bias supply voltage"
    SH_BUS_PULLDOWN  = SH_BIAS_VDD1P8_DIFF,
    SH_BIAS_VDD1P8_SE                =  10,       //!< "Bias supply voltage, Plus Side"
    SH_BIAS_VMON0P9_DIFF             =  11,       //!< "0.9V Digital Supply voltage"
    SH_BIAS_VMON0P9_SE               =  12,       //!< "0.9V Digital Supply voltage"
    SH_BIAS_VMON1P35_DIFF            =  13,       //!< "1.35V Supply Voltage"
    SH_BIAS_VMON1P35_SE              =  14,       //!< "1.35V Supply Voltage"
    SH_BIAS_VMON3                    =  15,       //!< "digital vss"
    SH_BIAS_VMON4                    =  16,       //!< "asp_ss1_tsense0"
    SH_BIAS_VMON5                    =  17,       //!< "asp_ss1_tsense1"
    SH_BIAS_VMON6                    =  18,       //!< "asp_ss1_tsense2"
    SH_BIAS_VMONGND                  =  19,       //!< "Digital Ground"
    SH_BIAS_VREF50U                  =  20,       //!< "Iref 50uA"
    SH_BIAS_VVTR1P5                  =  21,       //!< "Ivtr 1.565uA current"
    SH_BIAS_VVTRDAC                  =  22,       //!< "Ivtr DAC current"
    SH_CLKDIV0_IREG_OUT              =  23,       //!< "1.35V regulator current replica"
    SH_CLKDIV0_V1P3_IN               =  24,       //!< "1.35V regulator supply input"
    SH_CLKDIV0_VREG_OUT              =  25,       //!< "Clock-div regulated supply output"
    SH_CLKDIV1_FLOAT                 =  26,       //!< "Shared AProbe bus floating"
    SH_BUS_FLOAT = SH_CLKDIV1_FLOAT,
    SH_CLKDIV1_FLOAT10KDSNK          =  27,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT10KDSRC          =  28,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT10KMSNK          =  29,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT10KMSRC          =  30,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT10KPSNK          =  31,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT10KPSRC          =  32,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT1K25DSNK         =  33,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT1K25DSRC         =  34,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT1K25MSNK         =  35,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT1K25MSRC         =  36,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT1K25PSNK         =  37,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT1K25PSRC         =  38,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT25KMSRC          =  39,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT2K5DSNK          =  40,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT2K5DSRC          =  41,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT2K5MSNK          =  42,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT2K5PSNK          =  43,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT2K5PSRC          =  44,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT5KDSNK           =  45,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT5KDSRC           =  46,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT5KMSNK           =  47,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT5KMSRC           =  48,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT5KPSNK           =  49,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOAT5KPSRC           =  50,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOATM                =  51,       //!< "Shared AProbe bus floating"
    SH_CLKDIV1_FLOATP                =  52,       //!< "Shared AProbe bus floating"
    SH_LO_LO_SUPPLY                  =  53,       //!< "0.9V Supply for LO buffer"
    SH_MADC1_MADC1_ADCI              =  54,       //!< "MADC1 Vin"
    SH_MADC1_MADC1_IREF              =  55,       //!< "MADC1 i50u"
    SH_MADC1_MADC1_VCM1              =  56,       //!< "MADC1 Modulator 1 Vcm"
    SH_MADC1_MADC1_VCM2              =  57,       //!< "MADC1 Modulator 2 Vcm"
    SH_MADC1_MADC1_VCMI              =  58,       //!< "MADC1 Vcm in"
    SH_MADC1_MADC1_VREF              =  59,       //!< "MADC1 Vref"
    SH_MADC1_MADC2_ADCI              =  60,       //!< "MADC2 Vin"
    SH_MADC1_MADC2_IREF              =  61,       //!< "MADC2 i50u"
    SH_MADC1_MADC2_VCM1              =  62,       //!< "MADC2 Modulator 1 Vcm"
    SH_MADC1_MADC2_VCM2              =  63,       //!< "MADC2 Modulator 2 Vcm"
    SH_MADC1_MADC2_VCMI              =  64,       //!< "MADC2 Vcm in"
    SH_MADC1_MADC2_VREF              =  65,       //!< "MADC2 Vref"
    SH_MADC1_MADC3_ADCI              =  66,       //!< "MADC3 Vin"
    SH_MADC1_MADC3_IREF              =  67,       //!< "MADC3 i50u"
    SH_MADC1_MADC3_VCM1              =  68,       //!< "MADC3 Modulator 1 Vcm"
    SH_MADC1_MADC3_VCM2              =  69,       //!< "MADC3 Modulator 2 Vcm"
    SH_MADC1_MADC3_VCMI              =  70,       //!< "MADC3 Vcm in"
    SH_MADC1_MADC3_VREF              =  71,       //!< "MADC3 Vref"
    SH_MADC2_MADC_TEMP               =  72,       //!< "MADC Vtemp voltage"
    SH_ROXO_ROITST                   =  73,       //!< "RO test current"
    SH_ROXO_ROOUT                    =  74,       //!< "RO output"
    SH_ROXO_ROVREF                   =  75,       //!< "RO center voltage"
    SH_ROXO_V1P8A                    =  76,       //!< "Pullup to 1.8V supply"
    SH_ROXO_V1P8B                    =  77,       //!< "Pullup to 1.8V supply"
    SH_ROXO_XOTEST1                  =  78,       //!< "XO test current 1"
    SH_ROXO_XOTEST2                  =  79,       //!< "XO test current 2"
    SH_SYNTH0_IREG                   =  80,       //!< "Copied regulator current"
    SH_SYNTH0_V1P3                   =  81,       //!< "Pullup to 1.3V Supply"
    SH_SYNTH0_VREG                   =  82,       //!< "DivNR 0.9V regulated supply"
    SH_SYNTH1_TEMP                   =  83,       //!< "Temperature sense"
    SH_SYNTH2_GND_VCO_N              =  84,       //!< "VCO ground, SEN"
    SH_SYNTH2_GND_VCO_P              =  85,       //!< "VCO ground, SEP"
    SH_SYNTH2_IDIAG                  =  86,       //!< "Bias copy"
    SH_SYNTH2_IOUTB                  =  87,       //!< "Charge-pump current"
    SH_SYNTH2_VCA                    =  88,       //!< "VCO Control voltage"
    SH_SYNTH2_VDIAG                  =  89,       //!< "Bias copy"
    SH_SYNTH2_VMID                   =  90,       //!< "Mid-rail voltage reference"
    SH_SYNTH2_VOUTB                  =  91,       //!< "Charge-pump current"
    SH_SYNTH2_VREG0P9_CKDIV_BUF      =  92,       //!< "Regulated 0.9V to CKDIV buff"
    SH_SYNTH2_VREG0P9_DIV            =  93,       //!< "DivNR 0P9 regulated voltage"
    SH_SYNTH2_VREG1P5_CPLF           =  94,       //!< "Charge-Pump, Loop-Filter Vreg"
    SH_SYNTH2_VREG_VCO               =  95,       //!< "VCO Regulated supply"
};

//! enum for the list of TX-affiliated analog probe points
enum Aprobe_Tx_Probe
{
    TX_OFF                           =  -1,       //!< Set bus to default OFF (tied) state
    TX_FILT_BBIIDC                   =   0,       //!< "I channel differential DC input voltage"
    TX_FILT_BBIIMDC                  =   1,       //!< "I channel minus DC input voltage"
    TX_FILT_BBIIPDC                  =   2,       //!< "I channel plus DC input voltage"
    TX_FILT_BBIODC                   =   3,       //!< "I channel differential DC output voltage"
    TX_FILT_BBIOMDC                  =   4,       //!< "I channel minus DC output voltage"
    TX_FILT_BBIOPDC                  =   5,       //!< "I channel plus DC output voltage"
    TX_FILT_BBQIDC                   =   6,       //!< "Q channel differential DC input voltage"
    TX_FILT_BBQIMDC                  =   7,       //!< "Q channel minus DC input voltage"
    TX_FILT_BBQIPDC                  =   8,       //!< "Q channel plus DC input voltage"
    TX_FILT_BBQODC                   =   9,       //!< "Q channel differential DC output voltage"
    TX_FILT_BBQOMDC                  =  10,       //!< "Q channel minus DC output voltage"
    TX_FILT_BBQOPDC                  =  11,       //!< "Q channel plus DC output voltage"
    TX_FILT_GNDREF                   =  12,       //!< "Peak detector ground reference"
    TX_FILT_I2VOUT                   =  13,       //!< "Peak Detector DAC output"
    TX_FILT_I2VOUTM                  =  14,       //!< "Peak Detector DAC output"
    TX_FILT_I2VOUTP                  =  15,       //!< "Peak Detector DAC output"
    TX_FILT_PKDETO                   =  16,       //!< "Peak Detector Output"
    TX_FILT_PKDETOM                  =  17,       //!< "Peak Detector Output, M"
    TX_FILT_PKDETOP                  =  18,       //!< "Peak Detector Output, P"
    TX_FILT_VBN                      =  19,       //!< "Vbn reference voltage for BBCA"
    TX_FILT_VBNC                     =  20,       //!< "Vbnc reference voltage for BBCA"
    TX_FILT_VBP                      =  21,       //!< "Vbp reference voltage for BBCA"
    TX_FILT_VDD1P5                   =  22,       //!< "Local VDD 1.5V Supply"
    TX_FILT_VDD1P5A                  =  23,       //!< "Regulated 1.5V supply"
    TX_FILT_VDD1P5B                  =  24,       //!< "Regulated 1.5V supply for BBCA"
    TX_FILT_VDETREF                  =  25,       //!< "Vdet reference voltage"
    TX_IDAC_GND                      =  26,       //!< "Local ground"
    TX_IDAC_IINM                     =  27,       //!< "DAC M output current (to mixer)"
    TX_IDAC_IINP                     =  28,       //!< "DAC P output current (to mixer)"
    TX_IDAC_IOUT                     =  29,       //!< "DAC reference current input (dual)"
    TX_IDAC_LDOVOLTAGE               =  30,       //!< "DAC LDO output supply voltage"
    TX_IDAC_PON                      =  31,       //!< "DAC power-on state (logic voltage)"
    TX_IDAC_VINM                     =  32,       //!< "DAC M output current (to mixer)"
    TX_IDAC_VINP                     =  33,       //!< "DAC P output current (to mixer)"
    TX_IDAC_VOUT                     =  34,       //!< "DAC reference current input (dual)"
    TX_MIX_GND                       =  35,       //!< "Local ground"
    TX_MIX_ILD1P5                    =  36,       //!< "TX 1.5V regulator replicated current"
    TX_MIX_IPA0P9                    =  37,       //!< "PA 0.9V regulator reference current"
    TX_MIX_ITX0P9                    =  38,       //!< "TX 0.9V regulator reference current"
    TX_MIX_ITX1P5                    =  39,       //!< "TX 1.5V regulator reference current"
    TX_MIX_LOIOPK                    =  40,       //!< "Mixer LO-I output peak detector cal differential"
    TX_MIX_LOIOPKN                   =  41,       //!< "Mixer LO-I output peak detector cal N voltage"
    TX_MIX_LOIOPKP                   =  42,       //!< "Mixer LO-I output peak detector cal P voltage"
    TX_MIX_LOI_REFPD                 =  43,       //!< "RF LO Inphase peak detector reference powerdown"
    TX_MIX_LOQOPK                    =  44,       //!< "Mixer LO-Q output peak detector cal differential"
    TX_MIX_LOQOPKN                   =  45,       //!< "Mixer LO-Q output peak detector cal N voltage"
    TX_MIX_LOQOPKP                   =  46,       //!< "Mixer LO-Q output peak detector cal P voltage"
    TX_MIX_LOQ_REFPD                 =  47,       //!< "RF LO Quadrature peak detector reference powerdown"
    TX_MIX_MIXVDD0P9                 =  48,       //!< "TX mixer regulated 0.9V supply"
    TX_MIX_MIX_REFPD                 =  49,       //!< "RF mixer peak detector reference powerdown"
    TX_MIX_MIX_VBLO                  =  50,       //!< "RF mixer Vblo voltage"
    TX_MIX_MXEXT1P3                  =  51,       //!< "TX mixer external 1.3V supply"
    TX_MIX_MXEXT1P8                  =  52,       //!< "TX mixer external 1.8V supply"
    TX_MIX_MXVDD0P9A                 =  53,       //!< "TX mixer 0.9V regulator output (A)"
    TX_MIX_MXVDD0P9B                 =  54,       //!< "TX mixer 0.9V regulator output (B)"
    TX_MIX_PBIASVTR                  =  55,       //!< "Pbias Vtr voltage"
    TX_MIX_PCASVTR                   =  56,       //!< "Cascode Vtr voltage"
    TX_MIX_RFMXCAL                   =  57,       //!< "TX mixer peak detector call differential"
    TX_MIX_RFMXCALN                  =  58,       //!< "TX mixer peak detector N cal voltage"
    TX_MIX_RFMXCALP                  =  59,       //!< "TX mixer peak detector P cal voltage"
    TX_MIX_VLD1P5                    =  60,       //!< "TX 1.5V regulator replicated current"
    TX_MIX_VPA0P9                    =  61,       //!< "PA 0.9V regulator reference voltage"
    TX_MIX_VTX0P9                    =  62,       //!< "TX 0.9V regulator reference voltage"
    TX_MIX_VTX1P5                    =  63,       //!< "TX 1.5V regulator reference voltage"
    TX_PA_GND                        =  64,       //!< "Local ground"
    TX_PA_PA120CAL                   =  65,       //!< "PA 120 peak detector differential"
    TX_PA_PA120CALN                  =  66,       //!< "PA 120 peak detector N voltage"
    TX_PA_PA120CALP                  =  67,       //!< "PA 120 peak detector P voltage"
    TX_PA_PA120VB                    =  68,       //!< "PA 120 reference voltage"
    TX_PA_PA120VRPD                  =  69,       //!< "PA 120 peak detector reference voltage"
    TX_PA_PA30CAL                    =  70,       //!< "PA 30 peak detector differential"
    TX_PA_PA30CALN                   =  71,       //!< "PA 30 peak detector N voltage"
    TX_PA_PA30CALP                   =  72,       //!< "PA 30 peak detector P voltage"
    TX_PA_PA30VB                     =  73,       //!< "PA 30 reference voltage"
    TX_PA_PA30VRPD                   =  74,       //!< "PA 30 peak detector reference voltage"
    TX_PA_PA60CAL                    =  75,       //!< "PA 60 peak detector differential"
    TX_PA_PA60CALN                   =  76,       //!< "PA 60 peak detector N voltage"
    TX_PA_PA60CALP                   =  77,       //!< "PA 60 peak detector P voltage"
    TX_PA_PA60VB                     =  78,       //!< "PA 60 reference voltage"
    TX_PA_PA60VRPD                   =  79,       //!< "PA 60 peak detector reference voltage"
    TX_PA_VDD0P9120                  =  80,       //!< "PA 120 regulated 0.9V supply"
    TX_PA_VDD0P930                   =  81,       //!< "PA 30 regulated 0.9V supply"
    TX_PA_VDD0P960                   =  82,       //!< "PA 60 regulated 0.9V supply"
    TX_PA_VDD1P5120                  =  83,       //!< "PA 120 regulated 1.5V supply"
    TX_BUS_PULLDOWN = TX_PA_VDD1P5120,
    TX_PA_VDD1P530                   =  84,       //!< "PA 30 regulated 1.5V supply"
    TX_PA_VDD1P560                   =  85,       //!< "PA 60 regulated 1.5V supply"
    TX_QDAC_GND                      =  86,       //!< "Local ground"
    TX_QDAC_IINM                     =  87,       //!< "DAC M output current (to mixer)"
    TX_QDAC_IINP                     =  88,       //!< "DAC P output current (to mixer)"
    TX_QDAC_IOUT                     =  89,       //!< "DAC reference current input (dual)"
    TX_QDAC_LDOVOLTAGE               =  90,       //!< "DAC LDO output supply voltage"
    TX_QDAC_PON                      =  91,       //!< "DAC power-on state (logic voltage)"
    TX_QDAC_VINM                     =  92,       //!< "DAC M output current (to mixer)"
    TX_QDAC_VINP                     =  93,       //!< "DAC P output current (to mixer)"
    TX_QDAC_VOUT                     =  94,       //!< "DAC reference current input (dual)"
    TX_QILOEN_GND_I                  =  95,       //!< "Local GND measurement, I"
    TX_QILOEN_GND_Q                  =  96,       //!< "Local GND measurement, Q"
    TX_QILOEN_I50UA                  =  97,       //!< "50uA bias current out"
    TX_QILOEN_VBILO                  =  98,       //!< "VBIAS of ILO transistors"
    TX_QILOEN_VBINJ                  =  99,       //!< "VBIAS of some sort"
    TX_QILOEN_VBLODRV                = 100,       //!< "VBIAS of some sort"
    TX_QILOEN_VCMBUFI                = 101,       //!< "Common mode 'I' ILO buffer"
    TX_QILOEN_VCMBUFQ                = 102,       //!< "Common mode 'Q' ILO buffer"
    TX_QILOEN_VCMQUAD                = 103,       //!< "Common mode of QUAD coupling line"
    TX_QILOEN_VDD_ILOI               = 104,       //!< "Local VDD for the 'Q' ILO inductor"
    TX_QILOEN_VDD_ILOQ               = 105,       //!< "Local VDD for the 'I' ILO inductor"
    TX_QILOEN_VDD_INVI               = 106,       //!< "Local VDD measurement, I"
    TX_QILOEN_VDD_INVQ               = 107,       //!< "Local VDD measurement, Q"
    TX_QILOEN_VSR_NI                 = 108,       //!< "Source of 'I' ILO transistors, N"
    TX_QILOEN_VSR_NQ                 = 109,       //!< "Source of 'Q' ILO transistors"
    TX_QILOEN_VSR_PI                 = 110,       //!< "Source of 'I' ILO transistors, P"
    TX_QILOEN_VSR_PQ                 = 111,       //!< "Source of 'Q' ILO transistors"
    TX_SDAC_FLOAT                    = 112,       //!< "TX A-Probe bus floating"
    TX_BUS_FLOAT = TX_SDAC_FLOAT,
    TX_SDAC_FLOATM                   = 113,       //!< "TX A-Probe bus floating"
    TX_SDAC_FLOATP                   = 114,       //!< "TX A-Probe bus floating"
};

#elif SABINE_B

enum {
    TX_BUS = 0,
    SH_BUS = 1,
    RX_BUS = 2,
    NUM_APROBE_BUSES,
};


//! enum for the list TX-affiliated Aprobes
enum Aprobe_Tx_Probe
{
    TX_BBCA0_BBIPDC                                  = 0x00000007UL, //! #0   BBCA0      bbipdc                           DIFF_PN    "BB filter input Inphase Signal"
    TX_BBCA0_BBIPDC_MINUS                            = 0x40000007UL, //! #1   BBCA0      bbipdc_minus                     NEG_PN     "BB filter input Inphase Signal, Minus side"
    TX_BBCA0_BBIPDC_PLUS                             = 0x20000007UL, //! #2   BBCA0      bbipdc_plus                      POS_PN     "BB filter input Inphase Signal, Plus side"
    TX_BBCA0_BBIQDC                                  = 0x00000006UL, //! #3   BBCA0      bbiqdc                           DIFF_PN    "BB filter input Quadrature Signal"
    TX_BBCA0_BBIQDC_MINUS                            = 0x40000006UL, //! #4   BBCA0      bbiqdc_minus                     NEG_PN     "BB filter input Quadrature Signal, Minus side"
    TX_BBCA0_BBIQDC_PLUS                             = 0x20000006UL, //! #5   BBCA0      bbiqdc_plus                      POS_PN     "BB filter input Quadrature Signal, Plus side"
    TX_BBCA0_BBOPDC                                  = 0x00000005UL, //! #6   BBCA0      bbopdc                           DIFF_PN    "BB filter output Inphase Signal"
    TX_BBCA0_BBOPDC_MINUS                            = 0x40000005UL, //! #7   BBCA0      bbopdc_minus                     NEG_PN     "BB filter output Inphase Signal, Minus side"
    TX_BBCA0_BBOPDC_PLUS                             = 0x20000005UL, //! #8   BBCA0      bbopdc_plus                      POS_PN     "BB filter output Inphase Signal, Plus side"
    TX_BBCA0_BBOQDC                                  = 0x00000004UL, //! #9   BBCA0      bboqdc                           DIFF_PN    "BB filter output Quadrature Signal"
    TX_BBCA0_BBOQDC_MINUS                            = 0x40000004UL, //! #10  BBCA0      bboqdc_minus                     NEG_PN     "BB filter output Quadrature Signal, Minus side"
    TX_BBCA0_BBOQDC_PLUS                             = 0x20000004UL, //! #11  BBCA0      bboqdc_plus                      POS_PN     "BB filter output Quadrature Signal, Plus side"
    TX_BBCA0_VBN                                     = 0x40000001UL, //! #12  BBCA0      vbn                              NEG_PN     "Vbias N"
    TX_BBCA0_VBNC                                    = 0x20000001UL, //! #13  BBCA0      vbnc                             POS_PN     "Vbias N Cascode"
    TX_BBCA0_VBP                                     = 0x20000002UL, //! #14  BBCA0      vbp                              POS_PN     "Vbias P"
    TX_BBCA0_VDD0P9                                  = 0x00000000UL, //! #15  BBCA0      vdd0p9                           DIFF_PN    "Local 0.9V supply"
    TX_BBCA0_VDDH                                    = 0x00000003UL, //! #16  BBCA0      vddh                             DIFF_PN    "Local HV supply"
    TX_BBIO0_BBIO_I                                  = 0x00000011UL, //! #17  BBIO0      BBIO_I                           DIFF_PN    "BBIO Inphase connection, Differential"
    TX_BBIO0_BBIO_I_NEG                              = 0x40000011UL, //! #18  BBIO0      BBIO_I_NEG                       NEG_PN     "BBIO Inphase connection, Negative Side Only"
    TX_BBIO0_BBIO_I_POS                              = 0x20000011UL, //! #19  BBIO0      BBIO_I_POS                       POS_PN     "BBIO Inphase connection, Positive Side Only"
    TX_BBIO0_BBIO_Q                                  = 0x00000012UL, //! #20  BBIO0      BBIO_Q                           DIFF_PN    "BBIO Quadrature connection, Differential"
    TX_BBIO0_BBIO_Q_NEG                              = 0x40000012UL, //! #21  BBIO0      BBIO_Q_NEG                       NEG_PN     "BBIO Quadrature connection, Negative Side Only"
    TX_BBIO0_BBIO_Q_POS                              = 0x20000012UL, //! #22  BBIO0      BBIO_Q_POS                       POS_PN     "BBIO Quadrature connection, Positive Side Only"
    TX_CFG_VANAH                                     = 0x00000018UL, //! #23  CFG        VanaH                            DIFF_PN    "Regulator supply input, 1.8V(1.78V)"
    TX_CFG_VANAL                                     = 0x00000017UL, //! #24  CFG        VanaL                            DIFF_PN    "Regulator supply input, 1.1V(1.1V)"
    TX_CFG_VGATE_NFET                                = 0x00000016UL, //! #25  CFG        Vgate_nfet                       DIFF_PN    "Regulator output current-source transistor gate drive(1.33V)"
    TX_CFG_VGATE_PFET                                = 0x00000015UL, //! #26  CFG        Vgate_pfet                       DIFF_PN    "Regulator output source-follower gate drive(0.9V)"
    TX_CFG_VAH_REF                                   = 0x00000019UL, //! #27  CFG        vah_ref                          DIFF_PN    "Converts Iload into a voltage referred to VanaH equation is (VanaH-(0.015*Iload/3)*500) (60mV)"
    TX_CFG_VLDO_REF                                  = 0x0000001AUL, //! #28  CFG        vldo_ref                         DIFF_PN    "Reference voltage fed to the LDO input(0.9V)"
    TX_CFG_VOUT_FB                                   = 0x00000014UL, //! #29  CFG        vout_fb                          DIFF_PN    "Regulated output(0.9)V"
    TX_DACI_I_IB_20UA_0                              = 0x40000026UL, //! #30  DACI       I_IB_20UA_0                      NEG_PN     "Ibias 20uA No.0, power up signal"
    TX_DACI_I_IB_20UA_1                              = 0x20000026UL, //! #31  DACI       I_IB_20UA_1                      POS_PN     "Ibias 20uA No.1, Nmos bias"
    TX_DACI_I_IOUT                                   = 0x00000025UL, //! #32  DACI       I_IOUT                           DIFF_PN    "Iout"
    TX_DACI_I_IOUT_N                                 = 0x40000025UL, //! #33  DACI       I_IOUT_N                         NEG_PN     "Ioutn"
    TX_DACI_I_IOUT_P                                 = 0x20000025UL, //! #34  DACI       I_IOUT_P                         POS_PN     "Ioutp"
    TX_DACI_I_VDD                                    = 0x00000028UL, //! #35  DACI       I_VDD                            DIFF_PN    "VDD"
    TX_DACQ_Q_IB_20UA_0                              = 0x4000002EUL, //! #36  DACQ       Q_IB_20UA_0                      NEG_PN     "Ibias 20uA No.0, power up signal"
    TX_DACQ_Q_IB_20UA_1                              = 0x2000002EUL, //! #37  DACQ       Q_IB_20UA_1                      POS_PN     "Ibias 20uA No.1, Nmos bias"
    TX_DACQ_Q_IOUT                                   = 0x0000002DUL, //! #38  DACQ       Q_IOUT                           DIFF_PN    "Iout"
    TX_DACQ_Q_IOUT_N                                 = 0x4000002DUL, //! #39  DACQ       Q_IOUT_N                         NEG_PN     "qoutn"
    TX_DACQ_Q_IOUT_P                                 = 0x2000002DUL, //! #40  DACQ       Q_IOUT_P                         POS_PN     "qoutp"
    TX_DACQ_Q_VDD                                    = 0x00000030UL, //! #41  DACQ       Q_VDD                            DIFF_PN    "VDD"
    TX_DACS_GATE_MOUT                                = 0x00000035UL, //! #42  DACS       gate_mout                        DIFF_PN    "LDO regulator output drive transistor gate"
    TX_DACS_VDD                                      = 0x30000035UL, //! #43  DACS       vdd                              POS_PN     "LDO regulator input supply"
    TX_DACS_VREF                                     = 0x00000036UL, //! #44  DACS       vref                             DIFF_PN    "LDO regulator reference voltage"
    TX_DACS_VREG                                     = 0x00000038UL, //! #45  DACS       vreg                             DIFF_PN    "LDO regulator output voltage"
    TX_DACS_VSENSE                                   = 0x0000003CUL, //! #46  DACS       vsense                           DIFF_PN    "LDO regulator sense voltage"
    TX_EN_IBIAS_VTR                                  = 0x00000050UL, //! #47  EN         Ibias_VTR                        DIFF_PN    "50uA Vtr current is converted to a voltage using a 6.612K resistor (0.3306V)"
    TX_EN_GND_INVI_MINUS_INVQ                        = 0x00000044UL, //! #48  EN         gnd_invi_minus_invq              DIFF_PN    "Inverter I gnd on P and gnd Q supply on Q differential measures offset in supplies(0V)"
    TX_EN_VBIAS_LODRV                                = 0x0000004FUL, //! #49  EN         vbias_lodrv                      DIFF_PN    "Vbias of the Mixer buffer LO driver amplifier controlled by cdac_lodrv  (0.45V)"
    TX_EN_VBINJ                                      = 0x0000004EUL, //! #50  EN         vbinj                            DIFF_PN    "Vbias of the injection transistors connected to inverter controlled by cdac_inj(0.5V)"
    TX_EN_VCMBUFI                                    = 0x00000047UL, //! #51  EN         vcmbufi                          DIFF_PN    "Common source of the Inphase QILO buffer transistors controlled by cdac_buf(0.45V)"
    TX_EN_VCMBUFQ                                    = 0x00000046UL, //! #52  EN         vcmbufq                          DIFF_PN    "Common source of the Quadrature QILO buffer transistors controlled by cdac_buf(0.45V)"
    TX_EN_VCMQUAD                                    = 0x00000048UL, //! #53  EN         vcmquad                          DIFF_PN    "Common source of the Quadrature enforcer transistors controlled by cdac_quad(0.65V)"
    TX_EN_VDD_ILOI                                   = 0x0000004CUL, //! #54  EN         vdd_iloi                         DIFF_PN    "Vdd of the QILO inductor center tap Inphase circuits (0.9V)"
    TX_EN_VDD_ILOQ                                   = 0x0000004BUL, //! #55  EN         vdd_iloq                         DIFF_PN    "Vdd of the QILO inductor center tap Quadrature phase circuits (0.9V)"
    TX_EN_VDD_INVI                                   = 0x20000045UL, //! #56  EN         vdd_invi                         POS_PN     "Inverter I supply on P measured wrt MADC gnd (0.9V)"
    TX_EN_VDD_INVI_MINUS_INVQ                        = 0x00000045UL, //! #57  EN         vdd_invi_minus_invq              DIFF_PN    "Inverter I supply on P and Inverter Q supply on Q differential measures offset in supplies(0V)"
    TX_EN_VIBLO                                      = 0x0000004DUL, //! #58  EN         viblo                            DIFF_PN    "Vbias of the QILO bypass injection transistors connected to inverter controlled by cdac_ilo(0.5V)"
    TX_EN_VSR_PI                                     = 0x2000004AUL, //! #59  EN         vsr_pi                           POS_PN     "Common source of inphase QILO core transistors (0.4V)"
    TX_EN_VSR_PI_MINUS_NI                            = 0x0000004AUL, //! #60  EN         vsr_pi_minus_ni                  DIFF_PN    "Offset in the QILO core sources in the Inphase circuits(0V)"
    TX_EN_VSR_PQ                                     = 0x20000049UL, //! #61  EN         vsr_pq                           POS_PN     "Common source of inphase  QILO core transistors (0.4V)"
    TX_EN_VSR_PQ_MINUS_NQ                            = 0x00000049UL, //! #62  EN         vsr_pq_minus_nq                  DIFF_PN    "Offset in the QILO core sources in the Quadrature phase circuits(0V)"
    TX_SYNCTX0_VDD_24G_VDD1P1                        = 0x00000854UL, //! #63  SYNCTX0    VDD_24G_VDD1P1                   DIFF_PN    "VDD_24G 1.1V input to local_GND"
    TX_SYNCTX0_VDD_24G_CURRENT                       = 0x00000154UL, //! #64  SYNCTX0    VDD_24G_current                  DIFF_PN    "VDD_24G Load Current"
    TX_SYNCTX0_VDD_24G_FORCE                         = 0x20000254UL, //! #65  SYNCTX0    VDD_24G_force                    POS_PN     "VDD_24G LDO force output"
    TX_SYNCTX0_VDD_24G_ICTRL                         = 0x00000454UL, //! #66  SYNCTX0    VDD_24G_ictrl                    DIFF_PN    "VDD_24G_LDO Ictrl input to local GND"
    TX_SYNCTX0_VDD_24G_OFFSET                        = 0x00000254UL, //! #67  SYNCTX0    VDD_24G_offset                   DIFF_PN    "VDD_24G_LDO force output vs ictrl"
    TX_SYNCTX0_VDD_24G_OUT_DIFF                      = 0x100000D4UL, //! #68  SYNCTX0    VDD_24G_out_diff                 DIFF_PN    "VDD_24G Reg diff-pair output voltage"
    TX_SYNCTX0_VDD_24G_OUT_SF                        = 0x00000094UL, //! #69  SYNCTX0    VDD_24G_out_sf                   DIFF_PN    "VDD_24G Reg second-stage output voltage"
    TX_SYNCTX0_VDD_24G_VAH_REF                       = 0x40000154UL, //! #70  SYNCTX0    VDD_24G_vah_ref                  NEG_PN     "VDD_24G Load I_HI voltage"
    TX_SYNCTX0_VDD_24G_VSENSE                        = 0x20000154UL, //! #71  SYNCTX0    VDD_24G_vsense                   POS_PN     "VDD_24G_Load I_LO voltage"
    TX_SYNCTX0_VDD_8G_VDD1P1                         = 0x00000074UL, //! #72  SYNCTX0    VDD_8G_VDD1P1                    DIFF_PN    "VDD_8G 1.1V input to local_GND"
    TX_SYNCTX0_VDD_8G_CURRENT                        = 0x00000058UL, //! #73  SYNCTX0    VDD_8G_current                   DIFF_PN    "VDD_8G Load Current"
    TX_SYNCTX0_VDD_8G_FORCE                          = 0x2000005CUL, //! #74  SYNCTX0    VDD_8G_force                     POS_PN     "VDD_8G LDO force output"
    TX_SYNCTX0_VDD_8G_ICTRL                          = 0x00000064UL, //! #75  SYNCTX0    VDD_8G_ictrl                     DIFF_PN    "VDD_8G_LDO Ictrl input to local GND"
    TX_SYNCTX0_VDD_8G_ICTRL_FLIP                     = 0x10000064UL, //! #76  SYNCTX0    VDD_8G_ictrl_flip                DIFF_PN    "VDD_8G_LDO Ictrl input to local GND"
    TX_SYNCTX0_VDD_8G_OFFSET                         = 0x0000005CUL, //! #77  SYNCTX0    VDD_8G_offset                    DIFF_PN    "VDD_8G_LDO force output vs ictrl"
    TX_SYNCTX0_VDD_8G_OUT_DIFF                       = 0x10000056UL, //! #78  SYNCTX0    VDD_8G_out_diff                  DIFF_PN    "VDD_8G Reg diff-pair output voltage"
    TX_SYNCTX0_VDD_8G_OUT_SF                         = 0x00000055UL, //! #79  SYNCTX0    VDD_8G_out_sf                    DIFF_PN    "VDD_8G Reg second-stage output voltage"
    TX_SYNCTX0_VDD_8G_VAH_REF                        = 0x40000058UL, //! #80  SYNCTX0    VDD_8G_vah_ref                   NEG_PN     "VDD_8G Load I_HI voltage"
    TX_SYNCTX0_VDD_8G_VSENSE                         = 0x20000058UL, //! #81  SYNCTX0    VDD_8G_vsense                    POS_PN     "VDD_8G_Load I_LO voltage"
    TX_SYNCTX0_VDD_CLK8G                             = 0x00001054UL, //! #82  SYNCTX0    vdd_clk8g                        DIFF_PN    "VDD clk8g output"
    TX_SYNCTX0_VDD_FSM                               = 0x00008054UL, //! #83  SYNCTX0    vdd_fsm                          DIFF_PN    "VDD_FSM output"
    TX_SYNCTX0_VDD_SNSAMP                            = 0x00004054UL, //! #84  SYNCTX0    vdd_snsamp                       DIFF_PN    "VDD SNS Amp output"
    TX_SYNCTX0_VGATE_CLK8G                           = 0x00002054UL, //! #85  SYNCTX0    vgate_clk8g                      DIFF_PN    "VDD clk8g Vgate"
    TX_TXFE0_PALDOICTRL                              = 0x00010062UL, //! #86  TXFE0      PALDOICTRL                       DIFF_PN    "Ictrl  PA v0p9 ryldo_lv100 voltage"
    TX_TXFE0_PALDOICTRL_FLIP                         = 0x10010062UL, //! #87  TXFE0      PALDOICTRL_FLIP                  DIFF_PN    "Ictrl  PA v0p9 ryldo_lv100 voltage"
    TX_TXFE0_PALDOOUTDIF                             = 0x0001005FUL, //! #88  TXFE0      PALDOOUTDIF                      DIFF_PN    "Out_diff PA v0p9 ryldo_lv100 voltage"
    TX_TXFE0_PALDOVAL                                = 0x00010063UL, //! #89  TXFE0      PALDOVAL                         DIFF_PN    "Vinput PA v0p9 ryldo_lv100 voltage"
    TX_TXFE0_PALDOVCURR                              = 0x00010060UL, //! #90  TXFE0      PALDOVCURR                       DIFF_PN    "Load Current for PA v0p9 ryldo_lv100 accross R=1.12k and Ratio=646/2=323"
    TX_TXFE0_PALDOVREGDIF                            = 0x00010061UL, //! #91  TXFE0      PALDOVREGDIF                     DIFF_PN    "Vreg DIFF PA v0p9 ryldo_lv100 voltage"
    TX_TXFE0_PALDOVREGDIF_FLIP                       = 0x10010061UL, //! #92  TXFE0      PALDOVREGDIF_FLIP                DIFF_PN    "Vreg DIFF PA v0p9 ryldo_lv100 voltage"
    TX_TXFE0_PALDOVREGSE                             = 0x20010061UL, //! #93  TXFE0      PALDOVREGSE                      POS_PN     "Vreg SE PA v0p9 ryldo_lv100 voltage"
    TX_TXFE0_PKDETIVO                                = 0x00010056UL, //! #94  TXFE0      PKDETIVO                         DIFF_PN    "PkDet IV converter Voltage output"
    TX_TXFE0_PKDETO                                  = 0x00010055UL, //! #95  TXFE0      PKDETO                           DIFF_PN    "PkDet front-end overall Voltage output"
    TX_TXFE0_PKDETV1P5                               = 0x00010054UL, //! #96  TXFE0      PKDETV1P5                        DIFF_PN    "pkDet local Voltage Supply v1p5"
    TX_TXFE0_PKDETVD                                 = 0x0001005AUL, //! #97  TXFE0      PKDETVD                          DIFF_PN    "Front-End drain Voltage"
    TX_TXFE0_PKDETVDET                               = 0x00010057UL, //! #98  TXFE0      PKDETVDET                        DIFF_PN    "Opamp reference voltage"
    TX_TXFE0_PKDETVFB                                = 0x00010059UL, //! #99  TXFE0      PKDETVFB                         DIFF_PN    "Opamp feedback signal Voltage"
    TX_TXFE0_PKDETVFBR                               = 0x00010058UL, //! #100 TXFE0      PKDETVFBR                        DIFF_PN    "Opamp feedback reference Voltage"
    TX_TXFE0_TXLDOVAL                                = 0x0001005EUL, //! #101 TXFE0      TXLDOVAL                         DIFF_PN    "Vinput TX v0p9 ryldo_lv100 voltage"
    TX_TXFE0_TXLDOVCURR                              = 0x0001005BUL, //! #102 TXFE0      TXLDOVCURR                       DIFF_PN    "Load Current for PA v0p9 ryldo_lv100 accross R=1.12k and Ratio=646/2=323"
    TX_TXFE0_TXLDOVIDIF                              = 0x0001005DUL, //! #103 TXFE0      TXLDOVIDIF                       DIFF_PN    "Ictrl TX v0p9 ryldo_lv100 voltage"
    TX_TXFE0_TXLDOVREGDIF                            = 0x0001005CUL, //! #104 TXFE0      TXLDOVREGDIF                     DIFF_PN    "Vreg Diff TX v0p9 ryldo_lv100 voltage"
    TX_TXFE0_TXLDOVREGSE                             = 0x2001005CUL, //! #105 TXFE0      TXLDOVREGSE                      POS_PN     "Vreg SE TX v0p9 ryldo_lv100 voltage"
    TX_TXFE1_GND                                     = 0x40010064UL, //! #106 TXFE1      GND                              NEG_PN     "Local ground"
    TX_TXFE1_PA120CAL                                = 0x00010065UL, //! #107 TXFE1      PA120CAL                         DIFF_PN    "PA 120 peak detector differential"
    TX_TXFE1_PA120CALN                               = 0x40010065UL, //! #108 TXFE1      PA120CALN                        NEG_PN     "PA 120 peak detector N voltage"
    TX_TXFE1_PA120CALP                               = 0x20010065UL, //! #109 TXFE1      PA120CALP                        POS_PN     "PA 120 peak detector P voltage"
    TX_TXFE1_PA120VB                                 = 0x20010066UL, //! #110 TXFE1      PA120VB                          POS_PN     "PA 120 reference voltage"
    TX_TXFE1_PA120VRPD                               = 0x40010066UL, //! #111 TXFE1      PA120VRPD                        NEG_PN     "PA 120 peak detector reference voltage"
    TX_TXFE1_PA30CAL                                 = 0x0001006DUL, //! #112 TXFE1      PA30CAL                          DIFF_PN    "PA 30 peak detector differential"
    TX_TXFE1_PA30CALN                                = 0x4001006DUL, //! #113 TXFE1      PA30CALN                         NEG_PN     "PA 30 peak detector N voltage"
    TX_TXFE1_PA30CALP                                = 0x2001006DUL, //! #114 TXFE1      PA30CALP                         POS_PN     "PA 30 peak detector P voltage"
    TX_TXFE1_PA30VB                                  = 0x2001006EUL, //! #115 TXFE1      PA30VB                           POS_PN     "PA 30 reference voltage"
    TX_TXFE1_PA30VRPD                                = 0x4001006EUL, //! #116 TXFE1      PA30VRPD                         NEG_PN     "PA 30 peak detector reference voltage"
    TX_TXFE1_PA60CAL                                 = 0x00010069UL, //! #117 TXFE1      PA60CAL                          DIFF_PN    "PA 60 peak detector differential"
    TX_TXFE1_PA60CALN                                = 0x40010069UL, //! #118 TXFE1      PA60CALN                         NEG_PN     "PA 60 peak detector N voltage"
    TX_TXFE1_PA60CALP                                = 0x20010069UL, //! #119 TXFE1      PA60CALP                         POS_PN     "PA 60 peak detector P voltage"
    TX_TXFE1_PA60VB                                  = 0x2001006AUL, //! #120 TXFE1      PA60VB                           POS_PN     "PA 60 reference voltage"
    TX_TXFE1_PA60VRPD                                = 0x4001006AUL, //! #121 TXFE1      PA60VRPD                         NEG_PN     "PA 60 peak detector reference voltage"
    TX_TXFE1_TSENSEFS                                = 0x40010072UL, //! #122 TXFE1      TSENSEFS                         NEG_PN     "Thermal sensor: This gives us the ability to inject external current in a force sense"
    TX_TXFE1_TSENSEVAH                               = 0x00010070UL, //! #123 TXFE1      TSENSEVAH                        DIFF_PN    "Thermal sensor VAH Supply Voltage"
    TX_TXFE1_TSENSEVO                                = 0x00010071UL, //! #124 TXFE1      TSENSEVO                         DIFF_PN    "Thermal sensor Voltage output"
    TX_TXFE1_TSENSEVT                                = 0x00010073UL, //! #125 TXFE1      TSENSEVT                         DIFF_PN    "Thermal sensor VTR Threshold voltage"
    TX_TXFE1_VDD0P9120                               = 0x00010064UL, //! #126 TXFE1      VDD0P9120                        DIFF_PN    "PA 120 regulated 0.9V supply (also used for power ctrl)"
    TX_TXFE1_VDD0P930                                = 0x0001006CUL, //! #127 TXFE1      VDD0P930                         DIFF_PN    "PA 30 regulated 0.9V supply"
    TX_TXFE1_VDD0P960                                = 0x00010068UL, //! #128 TXFE1      VDD0P960                         DIFF_PN    "PA 60 regulated 0.9V supply"
    TX_TXFE1_VDD1P5120                               = 0x00010067UL, //! #129 TXFE1      VDD1P5120                        DIFF_PN    "PA 120 regulated 1.5V supply"
    TX_TXFE1_VDD1P530                                = 0x0001006FUL, //! #130 TXFE1      VDD1P530                         DIFF_PN    "PA 30 regulated 1.5V supply"
    TX_TXFE1_VDD1P560                                = 0x0001006BUL, //! #131 TXFE1      VDD1P560                         DIFF_PN    "PA 60 regulated 1.5V supply"
    TX_TXFE2_GND                                     = 0x20010074UL, //! #132 TXFE2      GND                              POS_PN     "Local ground"
    TX_TXFE2_LOIOPK                                  = 0x00010077UL, //! #133 TXFE2      LOIOPK                           DIFF_PN    "Mixer LO-I output peak detector differential"
    TX_TXFE2_LOIOPKN                                 = 0x40010077UL, //! #134 TXFE2      LOIOPKN                          NEG_PN     "Mixer LO-I output peak detector N voltage"
    TX_TXFE2_LOIOPKP                                 = 0x20010077UL, //! #135 TXFE2      LOIOPKP                          POS_PN     "Mixer LO-I output peak detector P voltage"
    TX_TXFE2_LOQOPK                                  = 0x00010079UL, //! #136 TXFE2      LOQOPK                           DIFF_PN    "Mixer LO-Q output peak detector differential"
    TX_TXFE2_LOQOPKN                                 = 0x40010079UL, //! #137 TXFE2      LOQOPKN                          NEG_PN     "Mixer LO-Q output peak detector N voltage"
    TX_TXFE2_LOQOPKP                                 = 0x20010079UL, //! #138 TXFE2      LOQOPKP                          POS_PN     "Mixer LO-Q output peak detector P voltage"
    TX_TXFE2_LORIPKP                                 = 0x20010078UL, //! #139 TXFE2      LORIPKP                          POS_PN     "Mixer LO-I reference peak detector P voltage"
    TX_TXFE2_LORQPKN                                 = 0x40010078UL, //! #140 TXFE2      LORQPKN                          NEG_PN     "Mixer LO-Q reference peak detector N voltage"
    TX_TXFE2_MIXVDD0P9                               = 0x00010074UL, //! #141 TXFE2      MIXVDD0P9                        DIFF_PN    "TX mixer regulated 0.9V supply"
    TX_TXFE2_MXVDD0P9A                               = 0x0001007AUL, //! #142 TXFE2      MXVDD0P9A                        DIFF_PN    "TX mixer 0.9V regulator output (A)"
    TX_TXFE2_MXVDD0P9B                               = 0x0001007BUL, //! #143 TXFE2      MXVDD0P9B                        DIFF_PN    "TX mixer 0.9V regulator output (B)"
    TX_TXFE2_RFMXCAL                                 = 0x00010075UL, //! #144 TXFE2      RFMXCAL                          DIFF_PN    "TX mixer peak detector differential"
    TX_TXFE2_RFMXCALN                                = 0x40010075UL, //! #145 TXFE2      RFMXCALN                         NEG_PN     "TX mixer peak detector N voltage"
    TX_TXFE2_RFMXCALP                                = 0x20010075UL, //! #146 TXFE2      RFMXCALP                         POS_PN     "TX mixer peak detector P voltage"
    TX_TXFE2_RFMXVBLO                                = 0x20010076UL, //! #147 TXFE2      RFMXVBLO                         POS_PN     "RF mixer Vblo voltage"
    TX_TXFE2_RFMXVREF                                = 0x40010076UL, //! #148 TXFE2      RFMXVREF                         NEG_PN     "RF mixer peak detector reference voltage"
    TX_TXFE2_TXLDO1P5VCURR                           = 0x00010083UL, //! #149 TXFE2      TXLDO1P5VCURR                    DIFF_PN    "Vsense v1p5 jldo_hv20v voltage"
    TX_TXFE2_TXLDO1P5VDD                             = 0x30010080UL, //! #150 TXFE2      TXLDO1P5VDD                      POS_PN     "VDD input supply for regulator"
    TX_TXFE2_TXLDO1P5VGM                             = 0x20010080UL, //! #151 TXFE2      TXLDO1P5VGM                      POS_PN     "Gate Mout v1p5 jldo_hv20v voltage"
    TX_TXFE2_TXLDO1P5VREF                            = 0x20010081UL, //! #152 TXFE2      TXLDO1P5VREF                     POS_PN     "Vref v1p5 jldo_hv20v voltage"
    TX_TXFE2_TXLDO1P5VREG                            = 0x00010082UL, //! #153 TXFE2      TXLDO1P5VREG                     DIFF_PN    "Vreg v1p5 jldo_hv20v voltage"
    TX_TXFE2_VTRCMVAH                                = 0x0001007DUL, //! #154 TXFE2      VTRCMVAH                         DIFF_PN    "VTR VDD v1p8"
    TX_TXFE2_VTRPBIAS                                = 0x2001007EUL, //! #155 TXFE2      VTRPBIAS                         POS_PN     "Pbias Vtr voltage"
    TX_TXFE2_VTRPCAS                                 = 0x2001007FUL, //! #156 TXFE2      VTRPCAS                          POS_PN     "Cascode Vtr voltage"
    TX_TXFE2_VTRVAH                                  = 0x0001007CUL, //! #157 TXFE2      VTRVAH                           DIFF_PN    "VTR Current-Mirror VDD v1p8"
    TX_OFF = -1,
    TX_FLOAT = -2,
    TX_NUM_MEASUREMENTS = 158
};

//! enum for the list SH-affiliated Aprobes
enum Aprobe_Sh_Probe
{
    SH_CLKGEN1_ICTLA                                 = 0x40000003UL, //! #0   CLKGEN1    ICTLA                            NEG_PN     "PMON Ictl"
    SH_CLKGEN1_ICTLB                                 = 0x00000004UL, //! #1   CLKGEN1    ICTLB                            DIFF_PN    "PMON Ictl"
    SH_CLKGEN1_OUT_DIFF                              = 0x00000001UL, //! #2   CLKGEN1    OUT_DIFF                         DIFF_PN    "PMON out_diff"
    SH_CLKGEN1_OUT_SF                                = 0x00000000UL, //! #3   CLKGEN1    OUT_SF                           DIFF_PN    "PMON out_sf"
    SH_CLKGEN1_VAH_REF                               = 0x40000002UL, //! #4   CLKGEN1    VAH_REF                          NEG_PN     "PMON Vah Ref"
    SH_CLKGEN1_VDD18                                 = 0x00000005UL, //! #5   CLKGEN1    VDD18                            DIFF_PN    "PMON VDD18"
    SH_CLKGEN1_VREG                                  = 0x20000003UL, //! #6   CLKGEN1    VREG                             POS_PN     "PMON Vreg"
    SH_CLKGEN1_VSENSE                                = 0x20000002UL, //! #7   CLKGEN1    VSENSE                           POS_PN     "PMON Vsense"
    SH_LO0_BOOST_16G_1V8_VANA_H                      = 0x00000048UL, //! #8   LO0        BOOST_16G_1v8_VANA_H             DIFF_PN    "Regulator supply input(at the booster level when 1.8V LDO mode is turned on), VanaH (1.799V )"
    SH_LO0_BOOST_16G_1V8_VSENSE                      = 0x00000050UL, //! #9   LO0        BOOST_16G_1v8_VSENSE             DIFF_PN    "VanaH - (0.015*Iload/3)*500 (60.89mV )"
    SH_LO0_LDO_16G_VAH_REF                           = 0x00000038UL, //! #10  LO0        LDO_16G_VAH_REF                  DIFF_PN    "VanaH - (0.015*Iload/3)*500 (60.89mV )"
    SH_LO0_LDO_16G_VANA_H                            = 0x00000030UL, //! #11  LO0        LDO_16G_VANA_H                   DIFF_PN    "Regulator supply input, VanaH (1.799V )"
    SH_LO0_LDO_16G_VANA_L                            = 0x00000028UL, //! #12  LO0        LDO_16G_VANA_L                   DIFF_PN    "Regulator supply input, VanaL (1.1V )"
    SH_LO0_LDO_16G_VG_NFET                           = 0x00000020UL, //! #13  LO0        LDO_16G_VG_NFET                  DIFF_PN    "Regulator output current-source transistor gate drive (1.330V )"
    SH_LO0_LDO_16G_VG_PFET                           = 0x00000018UL, //! #14  LO0        LDO_16G_VG_PFET                  DIFF_PN    "Regulator output source-follower, vgate_pfet (0.826V )"
    SH_LO0_LDO_16G_VLDO_REF                          = 0x00000040UL, //! #15  LO0        LDO_16G_VLDO_REF                 DIFF_PN    "16GLDO prefiltered reference (0.897V )"
    SH_LO0_LDO_16G_FB                                = 0x00000010UL, //! #16  LO0        LDO_16G_fb                       DIFF_PN    "16GLDO output voltage (0.897V )"
    SH_LO0_LDO_16G_FB_FLIP                           = 0x10000010UL, //! #17  LO0        LDO_16G_fb_flip                  DIFF_PN    "16GLDO output voltage (0.897V )"
    SH_LO0_LDO_8G_VAH_REF                            = 0x00001088UL, //! #18  LO0        LDO_8G_VAH_REF                   DIFF_PN    "VanaH - (0.015*Iload/3)*500 (263mV )"
    SH_LO0_LDO_8G_VANA_H                             = 0x00000888UL, //! #19  LO0        LDO_8G_VANA_H                    DIFF_PN    "Regulator supply input, VanaH (1.799V )"
    SH_LO0_LDO_8G_VANA_L                             = 0x00000488UL, //! #20  LO0        LDO_8G_VANA_L                    DIFF_PN    "Regulator supply input, VanaL (1.1V )"
    SH_LO0_LDO_8G_VG_NFET                            = 0x00000288UL, //! #21  LO0        LDO_8G_VG_NFET                   DIFF_PN    "Regulator output current-source transistor gate drive (1.330V )"
    SH_LO0_LDO_8G_VG_PFET                            = 0x00000188UL, //! #22  LO0        LDO_8G_VG_PFET                   DIFF_PN    "Regulator output source-follower, vgate_pfet (0.826V )"
    SH_LO0_LDO_8G_FB                                 = 0x00000108UL, //! #23  LO0        LDO_8G_fb                        DIFF_PN    "8GLDO output voltage (0.897V )"
    SH_LO0_PPF_CASC_GATE_BIAS                        = 0x00000089UL, //! #24  LO0        PPF_Casc_gate_bias               DIFF_PN    "Cascode_gate bias (0.27V )"
    SH_LO0_PPF_CASC_AVDD                             = 0x0000008AUL, //! #25  LO0        PPF_casc_avdd                    DIFF_PN    "Local avdd ppf driver (0.9V )"
    SH_LO0_QUAD_PA_AVDD                              = 0x0000008CUL, //! #26  LO0        QUAD_PA_avdd                     DIFF_PN    "Local avdd for the 16Ghz Quadrature PA (0.9V)"
    SH_LO0_QUADGEN_PHASE_DET                         = 0x00000080UL, //! #27  LO0        Quadgen_phase_det                DIFF_PN    "Output of Quadgen Phase det, 0v when phase is 90 deg (0 )"
    SH_LO0_P25G_LDO_VG_NFET                          = 0x00000058UL, //! #28  LO0        p25G_LDO_VG_NFET                 DIFF_PN    "P25G Regulator output current-source transistor gate drive (1.330V )"
    SH_LO0_P25G_LDO_FB                               = 0x00000060UL, //! #29  LO0        p25G_LDO_fb                      DIFF_PN    "p25GLDO output voltage (0.897V )"
    SH_LO0_PPF_AMP_PK_DET_VBIAS                      = 0x00000068UL, //! #30  LO0        ppf_amp_pk_det_vbias             DIFF_PN    "Bias for amplifier peak detector (0.215V )"
    SH_LO0_PPF_AMP_PK_DET_VDRAIN                     = 0x00000078UL, //! #31  LO0        ppf_amp_pk_det_vdrain            DIFF_PN    "vdrain of amppeak det (0.883V )"
    SH_LO0_PPF_AMP_PK_DET_VPKDET                     = 0x00000070UL, //! #32  LO0        ppf_amp_pk_det_vpkdet            DIFF_PN    "Amplifier Peak detector output (0.153V )"
    SH_LOIO0_AMP_PK_DET_VBIAS                        = 0x00002032UL, //! #33  LOIO0      Amp_pk_det_vbias                 DIFF_PN    "vdrain of amppeak det (0.883V )"
    SH_LOIO0_AMP_PK_DET_VDRAIN                       = 0x00002030UL, //! #34  LOIO0      Amp_pk_det_vdrain                DIFF_PN    "Bias for amplifier peak detector (0.215V )"
    SH_LOIO0_AMP_PK_DET_VPKDET                       = 0x00002031UL, //! #35  LOIO0      Amp_pk_det_vpkdet                DIFF_PN    "Amplifier Peak detector output (0.153V )"
    SH_LOIO0_AMPLIFIER_BIAS_VOLTAGE                  = 0x00002036UL, //! #36  LOIO0      Amplifier_Bias_voltage           DIFF_PN    "Measures the bias voltage of LOIO amp (0.860V )"
    SH_LOIO0_LDO_VAH_REF                             = 0x00002025UL, //! #37  LOIO0      LDO_VAH_REF                      DIFF_PN    "VanaH - (0.015*Iload/3)*500 (60.89mV )"
    SH_LOIO0_LDO_VANA_H                              = 0x00002024UL, //! #38  LOIO0      LDO_VANA_H                       DIFF_PN    "Regulator supply input, VanaH (1.799V )"
    SH_LOIO0_LDO_VANA_L                              = 0x00002023UL, //! #39  LOIO0      LDO_VANA_L                       DIFF_PN    "Regulator supply input, VanaL (1.1V )"
    SH_LOIO0_LDO_VG_NFET                             = 0x00002022UL, //! #40  LOIO0      LDO_VG_NFET                      DIFF_PN    "Regulator output current-source transistor gate drive (1.330V )"
    SH_LOIO0_LDO_VG_PFET                             = 0x00002021UL, //! #41  LOIO0      LDO_VG_PFET                      DIFF_PN    "Regulator output source-follower, vgate_pfet (0.826V )"
    SH_LOIO0_LDO_FB                                  = 0x00002020UL, //! #42  LOIO0      LDO_fb                           DIFF_PN    "LDO output voltage (0.897V )"
    SH_LOIO0_PA_0P9V_VDD                             = 0x00002035UL, //! #43  LOIO0      PA_0p9V_VDD                      DIFF_PN    "PA vdrain measurement (1.386V )"
    SH_LOIO0_PA_LDO_VAH_REF                          = 0x0000202BUL, //! #44  LOIO0      PA_LDO_VAH_REF                   DIFF_PN    "VanaH - (0.015*Iload/3)*500 (36.8mV )"
    SH_LOIO0_PA_LDO_VANA_H                           = 0x0000202AUL, //! #45  LOIO0      PA_LDO_VANA_H                    DIFF_PN    "Regulator supply input, VanaH (1.799V )"
    SH_LOIO0_PA_LDO_VANA_L                           = 0x00002029UL, //! #46  LOIO0      PA_LDO_VANA_L                    DIFF_PN    "Regulator supply input, VanaL (1.1V )"
    SH_LOIO0_PA_LDO_VG_NFET                          = 0x00002028UL, //! #47  LOIO0      PA_LDO_VG_NFET                   DIFF_PN    "Regulator output current-source transistor gate drive (1.447V )"
    SH_LOIO0_PA_LDO_VG_PFET                          = 0x00002027UL, //! #48  LOIO0      PA_LDO_VG_PFET                   DIFF_PN    "Regulator output source-follower gate drive (0.920V )"
    SH_LOIO0_PA_LDO_FB                               = 0x00002026UL, //! #49  LOIO0      PA_LDO_fb                        DIFF_PN    "PA_LDO output voltage (0.901V )"
    SH_LOIO0_PA_PA_VBIAS_FB                          = 0x0000203BUL, //! #50  LOIO0      PA_PA_Vbias_fb                   DIFF_PN    "Measures Vbias generated by the feedback loop (0.354V )"
    SH_LOIO0_PA_PA_VSENSE                            = 0x0000203CUL, //! #51  LOIO0      PA_PA_Vsense                     DIFF_PN    "Measures Vsense of the feedback loop (0.776V )"
    SH_LOIO0_PA_PK_DET_VDRAIN                        = 0x00002033UL, //! #52  LOIO0      PA_pk_det_vdrain                 DIFF_PN    "avdd_PA (0.891V )"
    SH_LOIO0_PA_PK_DET_VPKDET                        = 0x00002034UL, //! #53  LOIO0      PA_pk_det_vpkdet                 DIFF_PN    "PA Peak detector output (0.360V )"
    SH_LOIO0_PA_RBIAS_APROBE_VSENSE_TO_VREF          = 0x00002038UL, //! #54  LOIO0      PA_rbias_aprobe_Vsense_to_vref   DIFF_PN    "Measures Vsense  -vref, opamp error (-1.5mV )"
    SH_LOIO0_PA_RBIAS_APROBE_VUPPER_TO_AGND          = 0x00002037UL, //! #55  LOIO0      PA_rbias_aprobe_Vupper_to_agnd   DIFF_PN    "measeres Vupper node to gnd (0.826V )"
    SH_LOIO0_PA_RBIAS_APROBE_VUPPER_TO_VREF          = 0x00002039UL, //! #56  LOIO0      PA_rbias_aprobe_Vupper_to_vref   DIFF_PN    "Measures voltage accross 1k bias resistor (98.6mV )"
    SH_LOIO0_PA_RBIAS_APROBE_VUPPER_TO_VSENSE        = 0x0000203AUL, //! #57  LOIO0      PA_rbias_aprobe_Vupper_to_vsense DIFF_PN    "Measures voltage accross variable bias resistor(Vupper-Vsense) (100.1mV )"
    SH_LPBK1_CT_PROBE                                = 0x4000205AUL, //! #58  LPBK1      Ct_probe                         NEG_PN     "Gate voltage of the PA1"
    SH_LPBK1_IBIAS_AT_PA2                            = 0x20002059UL, //! #59  LPBK1      Ibias_at_pa2                     POS_PN     "Gate voltage of the auxiliary PA2"
    SH_LPBK1_IBIAS_MT_PA2                            = 0x2000205AUL, //! #60  LPBK1      Ibias_mt_pa2                     POS_PN     "Gate voltage of the main PA2"
    SH_LPBK1_IM_DIODE                                = 0x40002058UL, //! #61  LPBK1      Im_diode                         NEG_PN     "Mixer gate voltage at m side"
    SH_LPBK1_IMX                                     = 0x40002059UL, //! #62  LPBK1      Imx                              NEG_PN     "Voltage at source of mixer transistors"
    SH_LPBK1_IP_DIODE                                = 0x20002058UL, //! #63  LPBK1      Ip_diode                         POS_PN     "Mixer gate voltage at p side"
    SH_LPBK1_VAH_REF                                 = 0x40002052UL, //! #64  LPBK1      VAH_ref                          NEG_PN     "Ryal LDO lv100 vah_ref"
    SH_LPBK1_VDD0P9                                  = 0x00002056UL, //! #65  LPBK1      VDD0P9                           DIFF_PN    "VDD_0p9 at PA1"
    SH_LPBK1_VDD1P1                                  = 0x0000205BUL, //! #66  LPBK1      VDD1P1                           DIFF_PN    "Input 1.1v supply to LPBK"
    SH_LPBK1_VDD1P8                                  = 0x00002057UL, //! #67  LPBK1      VDD1P8                           DIFF_PN    "Input 1.8v supply to LPBK"
    SH_LPBK1_VREG_VDD                                = 0x00002055UL, //! #68  LPBK1      Vreg_VDD                         DIFF_PN    "Ryal LDO lv100 VDD"
    SH_LPBK1_VREG_ICTRL                              = 0x40002053UL, //! #69  LPBK1      Vreg_ictrl                       NEG_PN     "Ryal LDO lv100 ictrl negative"
    SH_LPBK1_VREG_ICTRL_D                            = 0x00002054UL, //! #70  LPBK1      Vreg_ictrl_d                     DIFF_PN    "Ryal LDO lv100 ictrl diffrential"
    SH_LPBK1_VREG_OUT_DIFF                           = 0x10002051UL, //! #71  LPBK1      Vreg_out_diff                    DIFF_PN    "Ryal LDO lv100 output diff"
    SH_LPBK1_VREG_OUT_SF                             = 0x00002050UL, //! #72  LPBK1      Vreg_out_sf                      DIFF_PN    "Ryal LDO lv100 output sf"
    SH_LPBK1_VREG_VREG                               = 0x20002053UL, //! #73  LPBK1      Vreg_vreg                        POS_PN     "Ryal LDO lv100 vreg"
    SH_LPBK1_VREG_VSENSE                             = 0x20002052UL, //! #74  LPBK1      Vreg_vsense                      POS_PN     "Ryal LDO lv100 vsense"
    SH_MADC0_MADC_SH_ATTEN_VCM                       = 0x00002065UL, //! #75  MADC0      MADC_SH_ATTEN_VCM                DIFF_PN    "MADC-SH Attenuator Common-Mode Reference"
    SH_MADC0_MADC_SH_BIAS_TST                        = 0x00002064UL, //! #76  MADC0      MADC_SH_BIAS_TST                 DIFF_PN    "MADC-SH Ibias current * 21KOhm"
    SH_MADC0_MADC_SH_MOD_INPUT                       = 0x00002061UL, //! #77  MADC0      MADC_SH_MOD_INPUT                DIFF_PN    "MADC-SH Modulator Inputs"
    SH_MADC0_MADC_SH_MOD_INT_VCM1                    = 0x40002060UL, //! #78  MADC0      MADC_SH_MOD_INT_VCM1             NEG_PN     "MADC-SH Modulator internal Vcm 1"
    SH_MADC0_MADC_SH_MOD_INT_VCM2                    = 0x20002060UL, //! #79  MADC0      MADC_SH_MOD_INT_VCM2             POS_PN     "MADC-SH Modulator internal Vcm 2"
    SH_MADC0_MADC_SH_MOD_VCM_IN                      = 0x00002063UL, //! #80  MADC0      MADC_SH_MOD_VCM_IN               DIFF_PN    "MADC-SH Modulator Vcm Input"
    SH_MADC0_MADC_SH_MOD_VREF                        = 0x00002062UL, //! #81  MADC0      MADC_SH_MOD_VREF                 DIFF_PN    "MADC-SH Modulator Vref"
    SH_MADC0_MADC_SH_VDDH                            = 0x00002066UL, //! #82  MADC0      MADC_SH_VDDH                     DIFF_PN    "MADC-SH Vddh"
    SH_MADC0_MADC_TX_ATTEN_VCM                       = 0x0000206DUL, //! #83  MADC0      MADC_TX_ATTEN_VCM                DIFF_PN    "MADC-TX Attenuator Common-Mode Reference"
    SH_MADC0_MADC_TX_BIAS_TST                        = 0x0000206CUL, //! #84  MADC0      MADC_TX_BIAS_TST                 DIFF_PN    "MADC-TX Ibias current * 21KOhm"
    SH_MADC0_MADC_TX_MOD_INPUT                       = 0x00002069UL, //! #85  MADC0      MADC_TX_MOD_INPUT                DIFF_PN    "MADC-TX Modulator inputs "
    SH_MADC0_MADC_TX_MOD_INT_VCM1                    = 0x40002068UL, //! #86  MADC0      MADC_TX_MOD_INT_VCM1             NEG_PN     "MADC-TX Modulator internal Vcm 1"
    SH_MADC0_MADC_TX_MOD_INT_VCM2                    = 0x20002068UL, //! #87  MADC0      MADC_TX_MOD_INT_VCM2             POS_PN     "MADC-TX Modulator internal Vcm 2"
    SH_MADC0_MADC_TX_MOD_VCM_IN                      = 0x0000206BUL, //! #88  MADC0      MADC_TX_MOD_VCM_IN               DIFF_PN    "MADC-TX Modulator Vcm Input"
    SH_MADC0_MADC_TX_MOD_VREF                        = 0x0000206AUL, //! #89  MADC0      MADC_TX_MOD_VREF                 DIFF_PN    "MADC-TX ADC Buffered Vref Input"
    SH_MADC0_MADC_TX_VDDH                            = 0x0000206EUL, //! #90  MADC0      MADC_TX_VDDH                     DIFF_PN    "MADC-TX Local Vddh"
    SH_MADC1_MADC_RX_ATTEN_VCM                       = 0x0000207DUL, //! #91  MADC1      MADC_RX_ATTEN_VCM                DIFF_PN    "MADC-RX Attenuator Common-Mode Reference"
    SH_MADC1_MADC_RX_BIAS_TST                        = 0x0000207CUL, //! #92  MADC1      MADC_RX_BIAS_TST                 DIFF_PN    "MADC-RX Ibias current * 21KOhm"
    SH_MADC1_MADC_RX_MOD_INPUT                       = 0x00002079UL, //! #93  MADC1      MADC_RX_MOD_INPUT                DIFF_PN    "MADC-RX Modulator Inputs"
    SH_MADC1_MADC_RX_MOD_INT_VCM1                    = 0x40002078UL, //! #94  MADC1      MADC_RX_MOD_INT_VCM1             NEG_PN     "MADC-RX Modulator internal Vcm 1"
    SH_MADC1_MADC_RX_MOD_INT_VCM2                    = 0x20002078UL, //! #95  MADC1      MADC_RX_MOD_INT_VCM2             POS_PN     "MADC-RX Modulator internal Vcm 2"
    SH_MADC1_MADC_RX_MOD_VCM_IN                      = 0x0000207BUL, //! #96  MADC1      MADC_RX_MOD_VCM_IN               DIFF_PN    "MADC-RX Modulator Vcm Input"
    SH_MADC1_MADC_RX_MOD_VREF                        = 0x0000207AUL, //! #97  MADC1      MADC_RX_MOD_VREF                 DIFF_PN    "MADC-RX Modulator Vref"
    SH_MADC1_MADC_RX_VDDH                            = 0x0000207EUL, //! #98  MADC1      MADC_RX_VDDH                     DIFF_PN    "MADC-RX Vddh"
    SH_MADC1_TEMP1_GND                               = 0x40002084UL, //! #99  MADC1      TEMP1_GND                        NEG_PN     "MADC Temp Sensor 1 Local Ground"
    SH_MADC1_TEMP1_I0                                = 0x20002086UL, //! #100 MADC1      TEMP1_I0                         POS_PN     "MADC Temp Sensor 1 I_0"
    SH_MADC1_TEMP1_POWERUP                           = 0x60002086UL, //! #101 MADC1      TEMP1_POWERUP                    OFF        "MADC Temp Sensor 1 Powerup State"
    SH_MADC1_TEMP1_V0                                = 0x40002085UL, //! #102 MADC1      TEMP1_V0                         NEG_PN     "MADC Temp Sensor 1 Vb"
    SH_MADC1_TEMP1_V0_EMT                            = 0x00002085UL, //! #103 MADC1      TEMP1_V0_EMT                     DIFF_PN    "MADC Temp Sensor 1 Vb-Ve"
    SH_MADC1_TEMP1_VDD1P8                            = 0x00002084UL, //! #104 MADC1      TEMP1_VDD1P8                     DIFF_PN    "MADC Temp Sensor 1 V1p8 Supply"
    SH_MADC1_TEMP1_VT                                = 0x00002087UL, //! #105 MADC1      TEMP1_VT                         DIFF_PN    "MADC Temp Sensor 1 Vt"
    SH_MADC1_TEMP2_EMT                               = 0x40002091UL, //! #106 MADC1      TEMP2_EMT                        NEG_PN     "MADC Temp Sensor 2 Ve"
    SH_MADC1_TEMP2_GND                               = 0x40002090UL, //! #107 MADC1      TEMP2_GND                        NEG_PN     "MADC Temp Sensor 2 Local Ground"
    SH_MADC1_TEMP2_V0                                = 0x40002092UL, //! #108 MADC1      TEMP2_V0                         NEG_PN     "MADC Temp Sensor 2 Vb"
    SH_MADC1_TEMP2_V0_EMT                            = 0x00002091UL, //! #109 MADC1      TEMP2_V0_EMT                     DIFF_PN    "MADC Temp Sensor 2 Vb-Ve"
    SH_MADC1_TEMP2_VDD1P8                            = 0x00002090UL, //! #110 MADC1      TEMP2_VDD1P8                     DIFF_PN    "MADC Temp Sensor 2 V1p8 Supply"
    SH_MADC1_TEMP2_VT                                = 0x00002093UL, //! #111 MADC1      TEMP2_VT                         DIFF_PN    "MADC Temp Sesnor 2 Vt"
    SH_MBIAS0_FL1                                    = 0x4000A0B0UL, //! #112 MBIAS0     FL1                              NEG_PN     "noConn"
    SH_MBIAS0_FL1B                                   = 0x2000A0B0UL, //! #113 MBIAS0     FL1B                             POS_PN     "noConn"
    SH_MBIAS0_GND                                    = 0x400030B0UL, //! #114 MBIAS0     GND                              NEG_PN     "Bias supply voltage Ground Side"
    SH_MBIAS0_IBG                                    = 0x400024B0UL, //! #115 MBIAS0     IBG                              NEG_PN     "I bandgap"
    SH_MBIAS0_IREF50U                                = 0x400028B0UL, //! #116 MBIAS0     IREF50U                          NEG_PN     "Iref 50uA"
    SH_MBIAS0_IVTR1P5                                = 0x200020D0UL, //! #117 MBIAS0     IVTR1P5                          POS_PN     "Ivtr 1.565uA current"
    SH_MBIAS0_IVTR50U                                = 0x200024B0UL, //! #118 MBIAS0     IVTR50U                          POS_PN     "I Vtr 50uA"
    SH_MBIAS0_IVTRDAC                                = 0x200020F0UL, //! #119 MBIAS0     IVTRDAC                          POS_PN     "Ivtr DAC current"
    SH_MBIAS0_IVTR_VMEAS                             = 0x000820B0UL, //! #120 MBIAS0     IVTR_VMEAS                       DIFF_PN    "Ivtr REG current"
    SH_MBIAS0_PBIAS                                  = 0x400022B0UL, //! #121 MBIAS0     PBIAS                            NEG_PN     "P bias voltage"
    SH_MBIAS0_PBIAS1                                 = 0x40002130UL, //! #122 MBIAS0     PBIAS1                           NEG_PN     "Pbias1 voltage"
    SH_MBIAS0_PCASC                                  = 0x400021B0UL, //! #123 MBIAS0     PCASC                            NEG_PN     "P Cascode voltage"
    SH_MBIAS0_VDD                                    = 0x000420B0UL, //! #124 MBIAS0     VDD                              DIFF_PN    "1.8V REG Supply Voltage"
    SH_MBIAS0_VDD1P8_DIFF                            = 0x000030B0UL, //! #125 MBIAS0     VDD1P8_DIFF                      DIFF_PN    "Bias supply voltage"
    SH_MBIAS0_VDD1P8_SE                              = 0x200030B0UL, //! #126 MBIAS0     VDD1P8_SE                        POS_PN     "Bias supply voltage Plus Side"
    SH_MBIAS0_VILOAD                                 = 0x000120B0UL, //! #127 MBIAS0     VILOAD                           DIFF_PN    "REG replicated load current into 1k"
    SH_MBIAS0_VMON0P9_DIFF                           = 0x000060B0UL, //! #128 MBIAS0     VMON0P9_DIFF                     DIFF_PN    "0.9V Digital Supply voltage"
    SH_MBIAS0_VMON0P9_SE                             = 0x200060B0UL, //! #129 MBIAS0     VMON0P9_SE                       POS_PN     "0.9V Digital Supply voltage"
    SH_MBIAS0_VMON1P35_DIFF                          = 0x000020B1UL, //! #130 MBIAS0     VMON1P35_DIFF                    DIFF_PN    "1.35V Supply Voltage"
    SH_MBIAS0_VMON1P35_SE                            = 0x200020B1UL, //! #131 MBIAS0     VMON1P35_SE                      POS_PN     "1.35V Supply Voltage"
    SH_MBIAS0_VMON3                                  = 0x200020B2UL, //! #132 MBIAS0     VMON3                            POS_PN     "digital vss"
    SH_MBIAS0_VMON4                                  = 0x200020B4UL, //! #133 MBIAS0     VMON4                            POS_PN     "asp_ss1_tsense0"
    SH_MBIAS0_VMON5                                  = 0x200020B8UL, //! #134 MBIAS0     VMON5                            POS_PN     "asp_ss1_tsense1"
    SH_MBIAS0_VMON6                                  = 0x200020C0UL, //! #135 MBIAS0     VMON6                            POS_PN     "asp_ss1_tsense2"
    SH_MBIAS0_VMONGND                                = 0x200040B0UL, //! #136 MBIAS0     VMONGND                          POS_PN     "Digital Ground"
    SH_MBIAS0_VREF50U                                = 0x200028B0UL, //! #137 MBIAS0     VREF50U                          POS_PN     "Iref 50uA"
    SH_MBIAS0_VREG                                   = 0x000220B0UL, //! #138 MBIAS0     VREG                             DIFF_PN    "REG output voltage"
    SH_MBIAS0_VVTR1P5                                = 0x200020D0UL, //! #139 MBIAS0     VVTR1P5                          POS_PN     "Ivtr 1.565uA current"
    SH_MBIAS0_VVTRDAC                                = 0x200020F0UL, //! #140 MBIAS0     VVTRDAC                          POS_PN     "Ivtr DAC current"
    SH_PLL2_XCP_IBIAS                                = 0x001022B1UL, //! #141 PLL2       XCP_IBIAS                        DIFF_PN    "CP ibias, which is the nbias net."
    SH_PLL2_XCP_NULL_BRANCH                          = 0x001030B1UL, //! #142 PLL2       XCP_NULL_BRANCH                  DIFF_PN    "CP null_branch"
    SH_PLL2_XCP_PBIAS                                = 0x001024B1UL, //! #143 PLL2       XCP_PBIAS                        DIFF_PN    "CP pbias"
    SH_PLL2_XCP_PP_INPUT                             = 0x001028B1UL, //! #144 PLL2       XCP_PP_INPUT                     DIFF_PN    "CP pp_input"
    SH_PLL2_XCP_REPLICA_BIAS                         = 0x001040B1UL, //! #145 PLL2       XCP_REPLICA_BIAS                 DIFF_PN    "CP replica_bias."
    SH_PLL2_XCP_VDDHV                                = 0x001021B1UL, //! #146 PLL2       XCP_VDDHV                        DIFF_PN    "CP VDDHV 1.8V local supply."
    SH_PLL2_XGATEFLT_GND                             = 0x001022B2UL, //! #147 PLL2       XGATEFLT_GND                     DIFF_PN    "VCO Gate-Bias Filter, GND to GND dummy measurement.  Should be zero."
    SH_PLL2_XGATEFLT_IN                              = 0x001021B2UL, //! #148 PLL2       XGATEFLT_IN                      DIFF_PN    "VCO Gate-Bias Filter, un-filtered gate bias voltage, on net in."
    SH_PLL2_XLOCKDET_VREF_HIGH                       = 0x001022B4UL, //! #149 PLL2       XLOCKDET_VREF_HIGH               DIFF_PN    "VCO Lock Detect high voltage reference."
    SH_PLL2_XLOCKDET_VREF_LOW                        = 0x001021B4UL, //! #150 PLL2       XLOCKDET_VREF_LOW                DIFF_PN    "VCO Lock Detect low voltage reference."
    SH_PLL2_XLOOPFLT_C1_TOP                          = 0x001021B8UL, //! #151 PLL2       XLOOPFLT_C1_TOP                  DIFF_PN    "Loop filter C1 top plate voltage.  This is the large vctrl integrating cap.  Thus, this is also the filtered VCO control voltage, vctrl."
    SH_PLL2_XLOOPFLT_IBIAS_DRIVE                     = 0x001022B8UL, //! #152 PLL2       XLOOPFLT_IBIAS_DRIVE             DIFF_PN    "Loop filter ibias_drive net.  This can be biased to set the VCO control voltage during fcal, to a desired value."
    SH_PLL2_XLOOPFLT_VDD1P8                          = 0x001028B8UL, //! #153 PLL2       XLOOPFLT_VDD1P8                  DIFF_PN    "Loop filter local VDD1P8."
    SH_PLL2_XLOOPFLT_VDDCP_TGATE_BIAS                = 0x001024B8UL, //! #154 PLL2       XLOOPFLT_VDDCP_TGATE_BIAS        DIFF_PN    "Loop filter tgate vdd supply."
    SH_PLL2_XREGTMG_GND_SE                           = 0x401040C0UL, //! #155 PLL2       XREGTMG_GND_SE                   NEG_PN     "Timing Regulator GND, referred to MADC gnd."
    SH_PLL2_XREGTMG_ICTRL                            = 0x001030C0UL, //! #156 PLL2       XREGTMG_ICTRL                    DIFF_PN    "Timing Regulator Ictrl net voltage.  This is unfiltered Vref.  Rfilt is 288K."
    SH_PLL2_XREGTMG_RSENSE_M                         = 0x001021C0UL, //! #157 PLL2       XREGTMG_RSENSE_M                 DIFF_PN    "Timing Regulator VDD18 to rsense_m, voltage drop.  Measures the nominal nmos current sink of 50uA through a 13.44K resistor."
    SH_PLL2_XREGTMG_RSENSE_P                         = 0x001022C0UL, //! #158 PLL2       XREGTMG_RSENSE_P                 DIFF_PN    "Timing Regulator rsense_p to local GND, voltage drop.  Pmos nominal current source of 50uA into 13.44K resistor."
    SH_PLL2_XREGTMG_VDD_1P8                          = 0x001040C0UL, //! #159 PLL2       XREGTMG_VDD_1P8                  DIFF_PN    "Timing Regulator VDD18, to local GND."
    SH_PLL2_XREGTMG_VREF_SE                          = 0x401028C0UL, //! #160 PLL2       XREGTMG_VREF_SE                  NEG_PN     "Timing Regulator Vref, referred to MADC gnd."
    SH_PLL2_XREGTMG_VREG                             = 0x001024C0UL, //! #161 PLL2       XREGTMG_VREG                     DIFF_PN    "Timing Regulator Vreg to local GND."
    SH_PLL2_XREGTMG_VREG_VREF_ERR                    = 0x001028C0UL, //! #162 PLL2       XREGTMG_VREG_VREF_ERR            DIFF_PN    "Timing Regulator Vreg to Vref error voltage."
    SH_PLL2_XREGVCO_GATE_MOUT                        = 0x201021D0UL, //! #163 PLL2       XREGVCO_GATE_MOUT                POS_PN     "VCO Shunt Reg gate_mout voltage.  This is the output device, mpout, gate voltage."
    SH_PLL2_XREGVCO_VDD                              = 0x301021D0UL, //! #164 PLL2       XREGVCO_VDD                      POS_PN     "VCO Shunt Reg Input Supply"
    SH_PLL2_XREGVCO_VREF                             = 0x001022D0UL, //! #165 PLL2       XREGVCO_VREF                     DIFF_PN    "VCO Shunt Reg vref, reference voltage.  One Vtp below vreg, on mpomir."
    SH_PLL2_XREGVCO_VREG                             = 0x001024D0UL, //! #166 PLL2       XREGVCO_VREG                     DIFF_PN    "VCO Shunt Reg vreg, output voltage.  This is the vco core supply voltage and should be kept below 1.0V, normally."
    SH_PLL2_XREGVCO_VSENSE_ILOAD                     = 0x001028D0UL, //! #167 PLL2       XREGVCO_VSENSE_ILOAD             DIFF_PN    "VCO Shunt Reg Vsense, load current measurement.  Isense is 4 over 596 times Iload times 8.96K ohms.  20mA equals 1.20 volts.  NOTE - Schematic design error, over-voltage may fwd-bias bulk.  Not dangerous, but requires fix. "
    SH_PLL2_XVARVFLT_IREF_0                          = 0x001022F0UL, //! #168 PLL2       XVARVFLT_IREF_0                  DIFF_PN    "VCO Varactor Bulk 0 voltage."
    SH_PLL2_XVARVFLT_IREF_1                          = 0x001021F0UL, //! #169 PLL2       XVARVFLT_IREF_1                  DIFF_PN    "VCO Varactor Bulk 1 voltage."
    SH_PLL2_XVTR_IB                                  = 0x00102530UL, //! #170 PLL2       XVTR_IB                          DIFF_PN    "PLL VTR ibias.  Nominally, 150uA into 6.72k ohms."
    SH_PLL2_XVTR_VDD_1P8                             = 0x00102230UL, //! #171 PLL2       XVTR_VDD_1P8                     DIFF_PN    "PLL VTR 1.8V Supply"
    SH_PLL2_XVTR_VT_MEAS                             = 0x00102930UL, //! #172 PLL2       XVTR_VT_MEAS                     DIFF_PN    "PLL VTR Vt measurement, gate voltage of mnvtr1."
    SH_PMON0_ICTLA                                   = 0x401060B4UL, //! #173 PMON0      ICTLA                            NEG_PN     "PMON Ictl"
    SH_PMON0_ICTLB                                   = 0x001060B5UL, //! #174 PMON0      ICTLB                            DIFF_PN    "PMON Ictl"
    SH_PMON0_ICTLB_FLIP                              = 0x101060B5UL, //! #175 PMON0      ICTLB_FLIP                       DIFF_PN    "PMON Ictl"
    SH_PMON0_OUT_DIFF                                = 0x001060B2UL, //! #176 PMON0      OUT_DIFF                         DIFF_PN    "PMON out_diff"
    SH_PMON0_OUT_SF                                  = 0x001060B1UL, //! #177 PMON0      OUT_SF                           DIFF_PN    "PMON out_sf"
    SH_PMON0_TAP_HVT35_ND                            = 0x001060F0UL, //! #178 PMON0      TAP_HVT35_ND                     DIFF_PN    "VDD HVT35 ND"
    SH_PMON0_TAP_HVT35_NR                            = 0x00106100UL, //! #179 PMON0      TAP_HVT35_NR                     DIFF_PN    "VDD HVT35 NR"
    SH_PMON0_TAP_LVT35_ND                            = 0x00106110UL, //! #180 PMON0      TAP_LVT35_ND                     DIFF_PN    "VDD LVT35 ND"
    SH_PMON0_TAP_LVT35_NR                            = 0x00106120UL, //! #181 PMON0      TAP_LVT35_NR                     DIFF_PN    "VDD LVT35 NR"
    SH_PMON0_TAP_SVT30_ND                            = 0x001060D0UL, //! #182 PMON0      TAP_SVT30_ND                     DIFF_PN    "VDD SVT30 ND"
    SH_PMON0_TAP_SVT30_ND_4IN1_1                     = 0x00106130UL, //! #183 PMON0      TAP_SVT30_ND_4IN1_1              DIFF_PN    "VDD SVT30 ND M1/M2 route"
    SH_PMON0_TAP_SVT30_ND_4IN1_2                     = 0x00106140UL, //! #184 PMON0      TAP_SVT30_ND_4IN1_2              DIFF_PN    "VDD SVT30 ND M3/M4 route"
    SH_PMON0_TAP_SVT30_ND_4IN1_3                     = 0x00106150UL, //! #185 PMON0      TAP_SVT30_ND_4IN1_3              DIFF_PN    "VDD SVT30 ND M5 route"
    SH_PMON0_TAP_SVT30_ND_4IN1_4                     = 0x00106160UL, //! #186 PMON0      TAP_SVT30_ND_4IN1_4              DIFF_PN    "VDD SVT30 ND M6 route"
    SH_PMON0_TAP_SVT30_NR                            = 0x001060E0UL, //! #187 PMON0      TAP_SVT30_NR                     DIFF_PN    "VDD SVT30 NR"
    SH_PMON0_TAP_SVT30_NR_4IN1_1                     = 0x00106170UL, //! #188 PMON0      TAP_SVT30_NR_4IN1_1              DIFF_PN    "VDD SVT30 NR M1/M2 route"
    SH_PMON0_TAP_SVT30_NR_4IN1_2                     = 0x00106180UL, //! #189 PMON0      TAP_SVT30_NR_4IN1_2              DIFF_PN    "VDD SVT30 NR M3/M4 route"
    SH_PMON0_TAP_SVT30_NR_4IN1_3                     = 0x00106190UL, //! #190 PMON0      TAP_SVT30_NR_4IN1_3              DIFF_PN    "VDD SVT30 NR M5 route"
    SH_PMON0_TAP_SVT30_NR_4IN1_4                     = 0x001061A0UL, //! #191 PMON0      TAP_SVT30_NR_4IN1_4              DIFF_PN    "VDD SVT30 NR M6 route"
    SH_PMON0_TAP_SVT35_ND                            = 0x001060B0UL, //! #192 PMON0      TAP_SVT35_ND                     DIFF_PN    "VDD SVT35 ND"
    SH_PMON0_TAP_SVT35_NR                            = 0x001060C0UL, //! #193 PMON0      TAP_SVT35_NR                     DIFF_PN    "VDD SVT35 NR"
    SH_PMON0_VAH_REF                                 = 0x401060B3UL, //! #194 PMON0      VAH_REF                          NEG_PN     "PMON Vah Ref"
    SH_PMON0_VDD18                                   = 0x001060B6UL, //! #195 PMON0      VDD18                            DIFF_PN    "PMON VDD18"
    SH_PMON0_VREG                                    = 0x201060B4UL, //! #196 PMON0      VREG                             POS_PN     "PMON Vreg"
    SH_PMON0_VSENSE                                  = 0x201060B3UL, //! #197 PMON0      VSENSE                           POS_PN     "PMON Vsense"
    SH_XREF0_XOSC_VAGC_FILT                          = 0x00106231UL, //! #198 XREF0      XOSC_VAGC_FILT                   DIFF_PN
    SH_XREF0_XOSC_VAGC_START_MAX                     = 0x001061F1UL, //! #199 XREF0      XOSC_VAGC_START_MAX              DIFF_PN
    SH_XREF0_XOSC_VMEAS_IAGC                         = 0x001062B1UL, //! #200 XREF0      XOSC_VMEAS_IAGC                  DIFF_PN
    SH_XREF0_XOSC_VPOSPKMNVT_FILT                    = 0x001061D1UL, //! #201 XREF0      XOSC_VPOSPKMNVT_FILT             DIFF_PN
    SH_XREF0_XREFDIG_SENSE_VREG                      = 0x001061D2UL, //! #202 XREF0      XREFDIG_SENSE_VREG               DIFF_PN
    SH_XREF0_XREFDIG_VDD_1P8                         = 0x001062B2UL, //! #203 XREF0      XREFDIG_VDD_1P8                  DIFF_PN
    SH_XREF0_XREFDIG_VDD_MVTN                        = 0x00106232UL, //! #204 XREF0      XREFDIG_VDD_MVTN                 DIFF_PN
    SH_XREF0_XREFDIG_XTALI_MVTN                      = 0x001061F2UL, //! #205 XREF0      XREFDIG_XTALI_MVTN               DIFF_PN
    SH_XREF0_XREFPLL_GND_DIFF                        = 0x001061F4UL, //! #206 XREF0      XREFPLL_GND_DIFF                 DIFF_PN
    SH_XREF0_XREFPLL_GND_SE                          = 0x201061F4UL, //! #207 XREF0      XREFPLL_GND_SE                   POS_PN
    SH_XREF0_XREFPLL_SENSE_VREG                      = 0x001061D4UL, //! #208 XREF0      XREFPLL_SENSE_VREG               DIFF_PN
    SH_XREF0_XREG_ICTRL                              = 0x001061F8UL, //! #209 XREF0      XREG_ICTRL                       DIFF_PN
    SH_XREF0_XREG_V1P8                               = 0x001062B8UL, //! #210 XREF0      XREG_V1P8                        DIFF_PN
    SH_XREF0_XREG_VERROR                             = 0x001061D8UL, //! #211 XREF0      XREG_VERROR                      DIFF_PN
    SH_XREF0_XREG_VILOAD                             = 0x001063B8UL, //! #212 XREF0      XREG_VILOAD                      DIFF_PN
    SH_XREF0_XREG_VREG                               = 0x00106238UL, //! #213 XREF0      XREG_VREG                        DIFF_PN
    SH_XREF0_XVTR_IB                                 = 0x00106240UL, //! #214 XREF0      XVTR_IB                          DIFF_PN    "XREF VTR ibias.  Nominally, 150uA into 6.72k ohms."
    SH_XREF0_XVTR_VDD_1P8                            = 0x001061E0UL, //! #215 XREF0      XVTR_VDD_1P8                     DIFF_PN    "XREF VTR 1.8V Supply"
    SH_XREF0_XVTR_VT_MEAS                            = 0x001062C0UL, //! #216 XREF0      XVTR_VT_MEAS                     DIFF_PN    "XREF VTR Vt measurement, gate voltage of mnvtr1."
    SH_OFF = -1,
    SH_FLOAT = -2,
    SH_NUM_MEASUREMENTS = 217
};

//! enum for the list RX-affiliated Aprobes
enum Aprobe_Rx_Probe
{
    RX_ADCCFG_SADC_ADCIN_I_VG                        = 0x00000000UL, //! #0   ADCCFG     sadc_adcin_i_vg                  DIFF_PN    "sadc i channel virtual ground (=vgb = 2/3*vddh)"
    RX_ADCCFG_SADC_ADCIN_Q_VG                        = 0x00000001UL, //! #1   ADCCFG     sadc_adcin_q_vg                  DIFF_PN    "sadc q channel virtual ground (=vgb = 2/3*vddh)"
    RX_ADCCFG_SADC_BG                                = 0x00000003UL, //! #2   ADCCFG     sadc_bg                          DIFF_PN    "sadc bandgap voltage"
    RX_ADCCFG_SADC_CP_DIAG_CPMP_SF                   = 0x00000009UL, //! #3   ADCCFG     sadc_cp_diag_cpmp_sf             DIFF_PN    "cp_diag_vcp_sf_sf w.r.t. cp_gnd (B) A-B = cp_voltage"
    RX_ADCCFG_SADC_CP_DIAG_GND                       = 0x00000007UL, //! #4   ADCCFG     sadc_cp_diag_gnd                 DIFF_PN    "CP_gnd w.r.t IQ_GND"
    RX_ADCCFG_SADC_CP_DIAG_GND_SF                    = 0x00000008UL, //! #5   ADCCFG     sadc_cp_diag_gnd_sf              DIFF_PN    "cp_diag_gnd_sf_sf w.r.t. cp_gnd (A)"
    RX_ADCCFG_SADC_HV_LDO_VDD                        = 0x30000010UL, //! #6   ADCCFG     sadc_hv_ldo_vdd                  POS_PN     "HV_LDO : Gate Mout -VDD"
    RX_ADCCFG_SADC_HV_LDO_VREF                       = 0x00000011UL, //! #7   ADCCFG     sadc_hv_ldo_vref                 DIFF_PN    "HV_LDO : Reference voltage"
    RX_ADCCFG_SADC_HV_LDO_VREG                       = 0x00000012UL, //! #8   ADCCFG     sadc_hv_ldo_vreg                 DIFF_PN    "HV_LDO : Regulated voltage"
    RX_ADCCFG_SADC_HV_LDO_VSENSE                     = 0x00000013UL, //! #9   ADCCFG     sadc_hv_ldo_vsense               DIFF_PN    "HV_LDO : Sense voltage"
    RX_ADCCFG_SADC_HV_LDO_VSG                        = 0x00000010UL, //! #10  ADCCFG     sadc_hv_ldo_vsg                  DIFF_PN    "HV_LDO : Gate Mout -VDD"
    RX_ADCCFG_SADC_LV_LDO_DIFF_1                     = 0x00000015UL, //! #11  ADCCFG     sadc_lv_ldo_diff_1               DIFF_PN    "LV_LDO : GND - out_diff"
    RX_ADCCFG_SADC_LV_LDO_DIFF_2                     = 0x00000016UL, //! #12  ADCCFG     sadc_lv_ldo_diff_2               DIFF_PN    "LV_LDO : VSENSE - VAH_REF"
    RX_ADCCFG_SADC_LV_LDO_OUT_ERROR                  = 0x00000017UL, //! #13  ADCCFG     sadc_lv_ldo_out_error            DIFF_PN    "LV_LDO : VREG - ictrl : Error"
    RX_ADCCFG_SADC_LV_LDO_OUT_ICTRL                  = 0x00000018UL, //! #14  ADCCFG     sadc_lv_ldo_out_ictrl            DIFF_PN    "LV_LDO : ictrl"
    RX_ADCCFG_SADC_LV_LDO_OUT_SF                     = 0x00000014UL, //! #15  ADCCFG     sadc_lv_ldo_out_sf               DIFF_PN    "LV_LDO : Output source follower (out_sf)"
    RX_ADCCFG_SADC_LV_LDO_OUT_VDD                    = 0x00000019UL, //! #16  ADCCFG     sadc_lv_ldo_out_vdd              DIFF_PN    "LV_LDO : VDD ( LDO input voltage)"
    RX_ADCCFG_SADC_VDDH                              = 0x00000004UL, //! #17  ADCCFG     sadc_vddh                        DIFF_PN    "sadc 1.6V ldo output"
    RX_ADCCFG_SADC_VDDL                              = 0x00000005UL, //! #18  ADCCFG     sadc_vddl                        DIFF_PN    "Sadc 0.9V ldo output"
    RX_ADCCFG_SADC_VGB                               = 0x00000002UL, //! #19  ADCCFG     sadc_vgb                         DIFF_PN    "sadc vgb : 2/3*vddh"
    RX_ADCCFG_SADC_VREF                              = 0x00000006UL, //! #20  ADCCFG     sadc_vref                        DIFF_PN    "sadc reference voltage"
    RX_QILOCFG_VANAH                                 = 0x00000024UL, //! #21  QILOCFG    VanaH                            DIFF_PN    "Regulator supply input, 1.8V(1.78V)"
    RX_QILOCFG_VANAL                                 = 0x00000023UL, //! #22  QILOCFG    VanaL                            DIFF_PN    "Regulator supply input, 1.1V(1.1V)"
    RX_QILOCFG_VGATE_NFET                            = 0x00000022UL, //! #23  QILOCFG    Vgate_nfet                       DIFF_PN    "Regulator output current-source transistor gate drive(1.33V)"
    RX_QILOCFG_VGATE_PFET                            = 0x00000021UL, //! #24  QILOCFG    Vgate_pfet                       DIFF_PN    "Regulator output source-follower gate drive(0.9V)"
    RX_QILOCFG_VAH_REF                               = 0x00000025UL, //! #25  QILOCFG    vah_ref                          DIFF_PN    "Converts Iload into a voltage referred to VanaH equation is (VanaH-(0.015*Iload/3)*500) (60mV)"
    RX_QILOCFG_VLDO_REF                              = 0x00000026UL, //! #26  QILOCFG    vldo_ref                         DIFF_PN    "Reference voltage fed to the LDO input(0.9V)"
    RX_QILOCFG_VOUT_FB                               = 0x00000020UL, //! #27  QILOCFG    vout_fb                          DIFF_PN    "Regulated output(0.9)V"
    RX_QILOEN_IBIAS_VTR                              = 0x0000003CUL, //! #28  QILOEN     Ibias_VTR                        DIFF_PN    "50uA Vtr current is converted to a voltage using a 6.612K resistor (0.3306V)"
    RX_QILOEN_GND_INVI_MINUS_INVQ                    = 0x00000030UL, //! #29  QILOEN     gnd_invi_minus_invq              DIFF_PN    "Inverter I gnd on P and gnd Q supply on Q differential measures offset in supplies(0V)"
    RX_QILOEN_VBIAS_LODRV                            = 0x0000003BUL, //! #30  QILOEN     vbias_lodrv                      DIFF_PN    "Vbias of the Mixer buffer LO driver amplifier controlled by cdac_lodrv  (0.45V)"
    RX_QILOEN_VBINJ                                  = 0x0000003AUL, //! #31  QILOEN     vbinj                            DIFF_PN    "Vbias of the injection transistors connected to inverter controlled by cdac_inj(0.5V)"
    RX_QILOEN_VCMBUFI                                = 0x00000033UL, //! #32  QILOEN     vcmbufi                          DIFF_PN    "Common source of the Inphase QILO buffer transistors controlled by cdac_buf(0.45V)"
    RX_QILOEN_VCMBUFQ                                = 0x00000032UL, //! #33  QILOEN     vcmbufq                          DIFF_PN    "Common source of the Quadrature QILO buffer transistors controlled by cdac_buf(0.45V)"
    RX_QILOEN_VCMQUAD                                = 0x00000034UL, //! #34  QILOEN     vcmquad                          DIFF_PN    "Common source of the Quadrature enforcer transistors controlled by cdac_quad(0.65V)"
    RX_QILOEN_VDD_ILOI                               = 0x00000038UL, //! #35  QILOEN     vdd_iloi                         DIFF_PN    "Vdd of the QILO inductor center tap Inphase circuits (0.9V)"
    RX_QILOEN_VDD_ILOQ                               = 0x00000037UL, //! #36  QILOEN     vdd_iloq                         DIFF_PN    "Vdd of the QILO inductor center tap Quadrature phase circuits (0.9V)"
    RX_QILOEN_VDD_INVI                               = 0x20000031UL, //! #37  QILOEN     vdd_invi                         POS_PN     "Inverter I supply on P measured wrt MADC gnd (0.9V)"
    RX_QILOEN_VDD_INVI_MINUS_INVQ                    = 0x00000031UL, //! #38  QILOEN     vdd_invi_minus_invq              DIFF_PN    "Inverter I supply on P and Inverter Q supply on Q differential measures offset in supplies(0V)"
    RX_QILOEN_VIBLO                                  = 0x00000039UL, //! #39  QILOEN     viblo                            DIFF_PN    "Vbias of the QILO bypass injection transistors connected to inverter controlled by cdac_ilo(0.5V)"
    RX_QILOEN_VSR_PI                                 = 0x20000036UL, //! #40  QILOEN     vsr_pi                           POS_PN     "Common source of inphase QILO core transistors (0.4V)"
    RX_QILOEN_VSR_PI_MINUS_NI                        = 0x00000036UL, //! #41  QILOEN     vsr_pi_minus_ni                  DIFF_PN    "Offset in the QILO core sources in the Inphase circuits(0V)"
    RX_QILOEN_VSR_PQ                                 = 0x20000035UL, //! #42  QILOEN     vsr_pq                           POS_PN     "Common source of inphase  QILO core transistors (0.4V)"
    RX_QILOEN_VSR_PQ_MINUS_NQ                        = 0x00000035UL, //! #43  QILOEN     vsr_pq_minus_nq                  DIFF_PN    "Offset in the QILO core sources in the Quadrature phase circuits(0V)"
    RX_RXFE2_IDAC_VDD1P8                             = 0x00000142UL, //! #44  RXFE2      IDAC_VDD1P8                      DIFF_PN    "local vdd1p8 at mixer DAC"
    RX_RXFE2_IDAC_I_VREF                             = 0x20000172UL, //! #45  RXFE2      IDAC_i_vref                      POS_PN
    RX_RXFE2_IDAC_IB_75_DRAIN                        = 0x20000152UL, //! #46  RXFE2      IDAC_ib_75_drain                 POS_PN
    RX_RXFE2_IDAC_OPAMP_REF_VOLTAGE                  = 0x20000162UL, //! #47  RXFE2      IDAC_opamp_ref_voltage           POS_PN
    RX_RXFE2_IDAC_Q_VREF                             = 0x40000172UL, //! #48  RXFE2      IDAC_q_vref                      NEG_PN
    RX_RXFE2_JLDO_1P5_ICTRL                          = 0x400001C5UL, //! #49  RXFE2      JLDO_1P5_ictrl                   NEG_PN
    RX_RXFE2_JLDO_1P5_ICTRL_FLIP                     = 0x500001C5UL, //! #50  RXFE2      JLDO_1P5_ictrl_flip              NEG_PN
    RX_RXFE2_JLDO_HV20_TOP_VDD                       = 0x200001A7UL, //! #51  RXFE2      JLDO_hv20_top_VDD                POS_PN
    RX_RXFE2_JLDO_HV20_TOP_GATE_MOUT                 = 0x200001A7UL, //! #52  RXFE2      JLDO_hv20_top_gate_mout          POS_PN
    RX_RXFE2_JLDO_HV20_TOP_VREF                      = 0x000001B7UL, //! #53  RXFE2      JLDO_hv20_top_vref               DIFF_PN
    RX_RXFE2_JLDO_HV20_TOP_VREG                      = 0x000001C7UL, //! #54  RXFE2      JLDO_hv20_top_vreg               DIFF_PN
    RX_RXFE2_JLDO_HV20_TOP_VSENSE                    = 0x000001D7UL, //! #55  RXFE2      JLDO_hv20_top_vsense             DIFF_PN
    RX_RXFE2_LNA_0_AT_BIAS                           = 0x40000145UL, //! #56  RXFE2      LNA_0_at_bias                    NEG_PN
    RX_RXFE2_LNA_0_MT_BIAS                           = 0x20000145UL, //! #57  RXFE2      LNA_0_mt_bias                    POS_PN
    RX_RXFE2_LNA_1_AT_BIAS                           = 0x40000155UL, //! #58  RXFE2      LNA_1_at_bias                    NEG_PN
    RX_RXFE2_LNA_1_MT_BIAS                           = 0x20000155UL, //! #59  RXFE2      LNA_1_mt_bias                    POS_PN
    RX_RXFE2_LNA_2_AT_BIAS                           = 0x40000165UL, //! #60  RXFE2      LNA_2_at_bias                    NEG_PN
    RX_RXFE2_LNA_2_MT_BIAS                           = 0x20000165UL, //! #61  RXFE2      LNA_2_mt_bias                    POS_PN
    RX_RXFE2_LNA_GND                                 = 0x40000195UL, //! #62  RXFE2      LNA_gnd                          NEG_PN     "GND at  RX"
    RX_RXFE2_LNA_SPARE0_BIAS_N                       = 0x40000175UL, //! #63  RXFE2      LNA_spare0_bias_n                NEG_PN
    RX_RXFE2_LNA_SPARE0_BIAS_P                       = 0x20000175UL, //! #64  RXFE2      LNA_spare0_bias_p                POS_PN
    RX_RXFE2_LNA_STG1_LDO_ICTRL                      = 0x400001B5UL, //! #65  RXFE2      LNA_stg1_ldo_ictrl               NEG_PN
    RX_RXFE2_LNA_VREG_0P9                            = 0x20000185UL, //! #66  RXFE2      LNA_vreg_0P9                     POS_PN     "local 0p9 at LNAs"
    RX_RXFE2_OPAMP_I_CHANNEL_VDD1P8                  = 0x00000140UL, //! #67  RXFE2      OPAMP_I_channel_VDD1P8           DIFF_PN    "local vdd1p8 at Opamp I channel"
    RX_RXFE2_OPAMP_I_CHANNEL_BIAS_VDD1P8             = 0x00000143UL, //! #68  RXFE2      OPAMP_I_channel_bias_VDD1P8      DIFF_PN    "local vdd1p8 at Opamp I channel bias"
    RX_RXFE2_OPAMP_I_CHANNEL_BIAS_DRAIN              = 0x40000163UL, //! #69  RXFE2      OPAMP_I_channel_bias_drain       NEG_PN
    RX_RXFE2_OPAMP_I_CHANNEL_BIAS_IB2                = 0x20000153UL, //! #70  RXFE2      OPAMP_I_channel_bias_ib2         POS_PN
    RX_RXFE2_OPAMP_I_CHANNEL_BIAS_IB2_DRAIN          = 0x40000153UL, //! #71  RXFE2      OPAMP_I_channel_bias_ib2_drain   NEG_PN
    RX_RXFE2_OPAMP_I_CHANNEL_BIAS_ITAIL              = 0x20000163UL, //! #72  RXFE2      OPAMP_I_channel_bias_itail       POS_PN
    RX_RXFE2_OPAMP_I_CHANNEL_BIAS_VIN_N              = 0x40000173UL, //! #73  RXFE2      OPAMP_I_channel_bias_vin_n       NEG_PN
    RX_RXFE2_OPAMP_I_CHANNEL_BIAS_VIN_P              = 0x20000173UL, //! #74  RXFE2      OPAMP_I_channel_bias_vin_p       POS_PN
    RX_RXFE2_OPAMP_I_CHANNEL_DRAIN                   = 0x40000160UL, //! #75  RXFE2      OPAMP_I_channel_drain            NEG_PN
    RX_RXFE2_OPAMP_I_CHANNEL_IB2                     = 0x20000150UL, //! #76  RXFE2      OPAMP_I_channel_ib2              POS_PN
    RX_RXFE2_OPAMP_I_CHANNEL_IB2_DRAIN               = 0x40000150UL, //! #77  RXFE2      OPAMP_I_channel_ib2_drain        NEG_PN
    RX_RXFE2_OPAMP_I_CHANNEL_ITAIL                   = 0x20000160UL, //! #78  RXFE2      OPAMP_I_channel_itail            POS_PN
    RX_RXFE2_OPAMP_I_CHANNEL_VIN_N                   = 0x40000170UL, //! #79  RXFE2      OPAMP_I_channel_vin_n            NEG_PN
    RX_RXFE2_OPAMP_I_CHANNEL_VIN_P                   = 0x20000170UL, //! #80  RXFE2      OPAMP_I_channel_vin_p            POS_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_VDD1P8                  = 0x00000141UL, //! #81  RXFE2      OPAMP_Q_channel_VDD1P8           DIFF_PN    "local vdd1p8 at Opamp Q channel"
    RX_RXFE2_OPAMP_Q_CHANNEL_BIAS_VDD1P8             = 0x00000144UL, //! #82  RXFE2      OPAMP_Q_channel_bias_VDD1P8      DIFF_PN    "local vdd1p8 at Opamp Q channel bias"
    RX_RXFE2_OPAMP_Q_CHANNEL_BIAS_DRAIN              = 0x40000164UL, //! #83  RXFE2      OPAMP_Q_channel_bias_drain       NEG_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_BIAS_IB2                = 0x20000154UL, //! #84  RXFE2      OPAMP_Q_channel_bias_ib2         POS_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_BIAS_IB2_DRAIN          = 0x40000154UL, //! #85  RXFE2      OPAMP_Q_channel_bias_ib2_drain   NEG_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_BIAS_ITAIL              = 0x20000164UL, //! #86  RXFE2      OPAMP_Q_channel_bias_itail       POS_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_BIAS_VIN_N              = 0x40000174UL, //! #87  RXFE2      OPAMP_Q_channel_bias_vin_n       NEG_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_BIAS_VIN_P              = 0x20000174UL, //! #88  RXFE2      OPAMP_Q_channel_bias_vin_p       POS_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_DRAIN                   = 0x40000161UL, //! #89  RXFE2      OPAMP_Q_channel_drain            NEG_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_IB2                     = 0x20000151UL, //! #90  RXFE2      OPAMP_Q_channel_ib2              POS_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_IB2_DRAIN               = 0x40000151UL, //! #91  RXFE2      OPAMP_Q_channel_ib2_drain        NEG_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_ITAIL                   = 0x20000161UL, //! #92  RXFE2      OPAMP_Q_channel_itail            POS_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_VIN_N                   = 0x40000171UL, //! #93  RXFE2      OPAMP_Q_channel_vin_n            NEG_PN
    RX_RXFE2_OPAMP_Q_CHANNEL_VIN_P                   = 0x20000171UL, //! #94  RXFE2      OPAMP_Q_channel_vin_p            POS_PN
    RX_RXFE2_PKDET_DC_CAL_P_0                        = 0x20000195UL, //! #95  RXFE2      PKDET_DC_cal_p_0                 POS_PN
    RX_RXFE2_PKDET_IVO                               = 0x00000168UL, //! #96  RXFE2      PKDET_IVO                        DIFF_PN    "PkDet IV converter Voltage output"
    RX_RXFE2_PKDET_O                                 = 0x00000158UL, //! #97  RXFE2      PKDET_O                          DIFF_PN    "PkDet front-end overall Voltage output"
    RX_RXFE2_PKDET_V1P5                              = 0x00000148UL, //! #98  RXFE2      PKDET_V1P5                       DIFF_PN    "pkDet local Voltage Supply v1p5"
    RX_RXFE2_PKDET_VD                                = 0x000001A8UL, //! #99  RXFE2      PKDET_VD                         DIFF_PN    "Front-End drain Voltage"
    RX_RXFE2_PKDET_VDET                              = 0x00000178UL, //! #100 RXFE2      PKDET_VDET                       DIFF_PN    "Opamp reference voltage"
    RX_RXFE2_PKDET_VFB                               = 0x00000198UL, //! #101 RXFE2      PKDET_VFB                        DIFF_PN    "Opamp feedback signal Voltage"
    RX_RXFE2_PKDET_VFBR                              = 0x00000188UL, //! #102 RXFE2      PKDET_VFBR                       DIFF_PN    "Opamp feedback reference Voltage"
    RX_RXFE2_PKDET_DC_CAL_N_0                        = 0x200001B5UL, //! #103 RXFE2      PKDET_dc_cal_n_0                 POS_PN
    RX_RXFE2_PKDET_DC_CAL_N_1                        = 0x200001C5UL, //! #104 RXFE2      PKDET_dc_cal_n_1                 POS_PN
    RX_RXFE2_PKDET_DC_CAL_P_1                        = 0x200001A5UL, //! #105 RXFE2      PKDET_dc_cal_p_1                 POS_PN
    RX_RXFE2_PKDET_PD_VREF_0                         = 0x200001D5UL, //! #106 RXFE2      PKDET_pd_vref_0                  POS_PN
    RX_RXFE2_PKDET_PD_VREF_1                         = 0x400001D5UL, //! #107 RXFE2      PKDET_pd_vref_1                  NEG_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_VDD                  = 0x00000197UL, //! #108 RXFE2      RYLDO_lv100_nm_top_VDD           DIFF_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_ICTRL_N              = 0x40000177UL, //! #109 RXFE2      RYLDO_lv100_nm_top_ictrl_n       NEG_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_ICTRL_P              = 0x00000187UL, //! #110 RXFE2      RYLDO_lv100_nm_top_ictrl_p       DIFF_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_OUT_DIFF             = 0x00000157UL, //! #111 RXFE2      RYLDO_lv100_nm_top_out_diff      DIFF_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_OUT_SF               = 0x00000147UL, //! #112 RXFE2      RYLDO_lv100_nm_top_out_sf        DIFF_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_VAH_REF              = 0x40000167UL, //! #113 RXFE2      RYLDO_lv100_nm_top_vah_ref       NEG_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_VREG                 = 0x20000177UL, //! #114 RXFE2      RYLDO_lv100_nm_top_vreg          POS_PN
    RX_RXFE2_RYLDO_LV100_NM_TOP_VSENSE               = 0x20000167UL, //! #115 RXFE2      RYLDO_lv100_nm_top_vsense        POS_PN
    RX_RXFE2_TSENSE_FS                               = 0x00000189UL, //! #116 RXFE2      TSENSE_FS                        DIFF_PN    "Thermal sensor: This gives us the ability to inject external current in a force sense"
    RX_RXFE2_TSENSE_VAH                              = 0x00000159UL, //! #117 RXFE2      TSENSE_VAH                       DIFF_PN    "Thermal sensor VAH Supply Voltage"
    RX_RXFE2_TSENSE_VO                               = 0x00000169UL, //! #118 RXFE2      TSENSE_VO                        DIFF_PN    "Thermal sensor Voltage output"
    RX_RXFE2_TSENSE_VT                               = 0x000001C9UL, //! #119 RXFE2      TSENSE_VT                        DIFF_PN    "Thermal sensor VTR Threshold voltage"
    RX_RXFE2_VDD1P5                                  = 0x30000185UL, //! #120 RXFE2      VDD1P5                           NEG_PN
    RX_RXFE2_VDD1P5_1                                = 0x400001A5UL, //! #121 RXFE2      VDD1P5_1                         NEG_PN     "local VDD1p5"
    RX_SYNCRX0_GND                                   = 0x400002C0UL, //! #122 SYNCRX0    GND                              NEG_PN     "Local Ground"
    RX_SYNCRX0_LDO_0P9                               = 0x20000248UL, //! #123 SYNCRX0    LDO_0P9                          POS_PN     "0.9V LDO Output"
    RX_SYNCRX0_LDO_REF2OUT                           = 0x00000248UL, //! #124 SYNCRX0    LDO_REF2OUT                      DIFF_PN    "Regulator reference to output voltage"
    RX_SYNCRX0_VDD_FSM_VDD1P1                        = 0x00000260UL, //! #125 SYNCRX0    VDD_FSM_VDD1P1                   DIFF_PN    "VDD_FSM 1.1V input to local_GND"
    RX_SYNCRX0_VDD_FSM_CURRENT                       = 0x00000244UL, //! #126 SYNCRX0    VDD_FSM_current                  DIFF_PN    "VDD_FSM Load Current"
    RX_SYNCRX0_VDD_FSM_ICTRL                         = 0x00000250UL, //! #127 SYNCRX0    VDD_FSM_ictrl                    DIFF_PN    "VDD_FSM_LDO Ictrl input to local GND"
    RX_SYNCRX0_VDD_FSM_ICTRL_FLIP                    = 0x10000250UL, //! #128 SYNCRX0    VDD_FSM_ictrl_flip               DIFF_PN    "VDD_FSM_LDO Ictrl input to local GND"
    RX_SYNCRX0_VDD_FSM_OUT_DIFF                      = 0x10000242UL, //! #129 SYNCRX0    VDD_FSM_out_diff                 DIFF_PN    "VDD_FSM Reg diff-pair output voltage"
    RX_SYNCRX0_VDD_FSM_OUT_SF                        = 0x00000241UL, //! #130 SYNCRX0    VDD_FSM_out_sf                   DIFF_PN    "VDD_FSM Reg second-stage output voltage"
    RX_SYNCRX0_VDD_FSM_VAH_REF                       = 0x40000244UL, //! #131 SYNCRX0    VDD_FSM_vah_ref                  NEG_PN     "VDD_FSM Load I_HI voltage"
    RX_SYNCRX0_VDD_FSM_VSENSE                        = 0x20000244UL, //! #132 SYNCRX0    VDD_FSM_vsense                   POS_PN     "VDD_FSM_Load I_LO voltage"
    RX_SYNCRX0_VDD_SENSEAMP                          = 0x00000280UL, //! #133 SYNCRX0    VDD_SenseAmp                     DIFF_PN    "VsenseAmp VDD output"
    RX_SYNCRX0_VDD_VADCCLK                           = 0x00000340UL, //! #134 SYNCRX0    VDD_VADCCLK                      DIFF_PN    "VADCCLK VDD output"
    RX_SYNCRX0_VGATE_SENSEAMP                        = 0x000002C0UL, //! #135 SYNCRX0    Vgate_SenseAmp                   DIFF_PN    "VsenseAmp LDO Vgate"
    RX_SYNCRX0_VGATE_VADCCLK                         = 0x00000440UL, //! #136 SYNCRX0    Vgate_VADCCLK                    DIFF_PN    "VADCCLK LDO Vgate"
    RX_VGA0_COARSE_DAC_I_IREF                        = 0x00000641UL, //! #137 VGA0       coarse_dac_i_iref                DIFF_PN
    RX_VGA0_COARSE_DAC_I_VB                          = 0x20000661UL, //! #138 VGA0       coarse_dac_i_vb                  POS_PN
    RX_VGA0_COARSE_DAC_I_VC                          = 0x20000651UL, //! #139 VGA0       coarse_dac_i_vc                  POS_PN
    RX_VGA0_COARSE_DAC_I_VCAS                        = 0x40000661UL, //! #140 VGA0       coarse_dac_i_vcas                NEG_PN
    RX_VGA0_COARSE_DAC_I_VDD1P5                      = 0x40000651UL, //! #141 VGA0       coarse_dac_i_vdd1p5              NEG_PN     "Local 1.5 V"
    RX_VGA0_COARSE_DAC_I_VDD1P8                      = 0x00000671UL, //! #142 VGA0       coarse_dac_i_vdd1p8              DIFF_PN    "Local 1.8 V"
    RX_VGA0_COARSE_DAC_Q_IREF                        = 0x00000648UL, //! #143 VGA0       coarse_dac_q_iref                DIFF_PN
    RX_VGA0_COARSE_DAC_Q_VB                          = 0x20000668UL, //! #144 VGA0       coarse_dac_q_vb                  POS_PN
    RX_VGA0_COARSE_DAC_Q_VC                          = 0x20000658UL, //! #145 VGA0       coarse_dac_q_vc                  POS_PN
    RX_VGA0_COARSE_DAC_Q_VCAS                        = 0x40000668UL, //! #146 VGA0       coarse_dac_q_vcas                NEG_PN
    RX_VGA0_COARSE_DAC_Q_VDD1P5                      = 0x40000658UL, //! #147 VGA0       coarse_dac_q_vdd1p5              NEG_PN     "Local 1.5 V"
    RX_VGA0_COARSE_DAC_Q_VDD1P8                      = 0x00000678UL, //! #148 VGA0       coarse_dac_q_vdd1p8              DIFF_PN    "Local 1.8 V"
    RX_VGA0_DAC_CAS_I_IB75UA                         = 0x00000643UL, //! #149 VGA0       dac_cas_i_ib75uA                 DIFF_PN
    RX_VGA0_DAC_CAS_I_N10A                           = 0x00000653UL, //! #150 VGA0       dac_cas_i_n10a                   DIFF_PN
    RX_VGA0_DAC_CAS_I_VDD1P8                         = 0x40000663UL, //! #151 VGA0       dac_cas_i_vdd1p8                 NEG_PN     "Local 1.8 V"
    RX_VGA0_DAC_CAS_I_VOUT                           = 0x00000673UL, //! #152 VGA0       dac_cas_i_vout                   DIFF_PN
    RX_VGA0_DAC_CAS_I_VOUT_REF                       = 0x20000663UL, //! #153 VGA0       dac_cas_i_vout_ref               POS_PN
    RX_VGA0_DAC_CAS_Q_IB75UA                         = 0x0000064AUL, //! #154 VGA0       dac_cas_q_ib75uA                 DIFF_PN
    RX_VGA0_DAC_CAS_Q_N10A                           = 0x0000065AUL, //! #155 VGA0       dac_cas_q_n10a                   DIFF_PN
    RX_VGA0_DAC_CAS_Q_VDD1P8                         = 0x4000066AUL, //! #156 VGA0       dac_cas_q_vdd1p8                 NEG_PN     "Local 1.8 V"
    RX_VGA0_DAC_CAS_Q_VOUT                           = 0x0000067AUL, //! #157 VGA0       dac_cas_q_vout                   DIFF_PN
    RX_VGA0_DAC_CAS_Q_VOUT_REF                       = 0x2000066AUL, //! #158 VGA0       dac_cas_q_vout_ref               POS_PN
    RX_VGA0_OPAMP_CMF_I_FB                           = 0x40000642UL, //! #159 VGA0       opamp_cmf_i_fb                   NEG_PN
    RX_VGA0_OPAMP_CMF_I_N13                          = 0x20000672UL, //! #160 VGA0       opamp_cmf_i_n13                  POS_PN
    RX_VGA0_OPAMP_CMF_I_N14                          = 0x40000672UL, //! #161 VGA0       opamp_cmf_i_n14                  NEG_PN
    RX_VGA0_OPAMP_CMF_I_ND1                          = 0x20000662UL, //! #162 VGA0       opamp_cmf_i_nd1                  POS_PN
    RX_VGA0_OPAMP_CMF_I_VDD1P8                       = 0x00000652UL, //! #163 VGA0       opamp_cmf_i_vdd1p8               DIFF_PN    "Local 1.8 V"
    RX_VGA0_OPAMP_CMF_I_VIN_REF                      = 0x20000642UL, //! #164 VGA0       opamp_cmf_i_vin_ref              POS_PN
    RX_VGA0_OPAMP_CMF_I_VOUT                         = 0x40000662UL, //! #165 VGA0       opamp_cmf_i_vout                 NEG_PN
    RX_VGA0_OPAMP_CMF_Q_FB                           = 0x40000649UL, //! #166 VGA0       opamp_cmf_q_fb                   NEG_PN
    RX_VGA0_OPAMP_CMF_Q_N13                          = 0x20000679UL, //! #167 VGA0       opamp_cmf_q_n13                  POS_PN
    RX_VGA0_OPAMP_CMF_Q_N14                          = 0x40000679UL, //! #168 VGA0       opamp_cmf_q_n14                  NEG_PN
    RX_VGA0_OPAMP_CMF_Q_ND1                          = 0x20000669UL, //! #169 VGA0       opamp_cmf_q_nd1                  POS_PN
    RX_VGA0_OPAMP_CMF_Q_VDD1P8                       = 0x00000659UL, //! #170 VGA0       opamp_cmf_q_vdd1p8               DIFF_PN    "Local 1.8 V"
    RX_VGA0_OPAMP_CMF_Q_VIN_REF                      = 0x20000649UL, //! #171 VGA0       opamp_cmf_q_vin_ref              POS_PN
    RX_VGA0_OPAMP_CMF_Q_VOUT                         = 0x40000669UL, //! #172 VGA0       opamp_cmf_q_vout                 NEG_PN
    RX_VGA0_OPAMP_VGA1_I_VDD0P9                      = 0x00000674UL, //! #173 VGA0       opamp_vga1_i_vdd0p9              DIFF_PN    "Local 0.9 V"
    RX_VGA0_OPAMP_VGA1_I_VDD1P4                      = 0x00000664UL, //! #174 VGA0       opamp_vga1_i_vdd1p4              DIFF_PN    "Local 1.4 V"
    RX_VGA0_OPAMP_VGA1_I_VI                          = 0x00000644UL, //! #175 VGA0       opamp_vga1_i_vi                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA1_I_VIN                         = 0x40000644UL, //! #176 VGA0       opamp_vga1_i_vin                 NEG_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA1_I_VIP                         = 0x20000644UL, //! #177 VGA0       opamp_vga1_i_vip                 POS_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA1_I_VO                          = 0x00000654UL, //! #178 VGA0       opamp_vga1_i_vo                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA1_I_VO_FLIP                     = 0x10000654UL, //! #179 VGA0       opamp_vga1_i_vo_flip             DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA1_I_VON                         = 0x40000654UL, //! #180 VGA0       opamp_vga1_i_von                 NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA1_I_VON_FLIP                    = 0x50000654UL, //! #181 VGA0       opamp_vga1_i_von_flip            NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA1_I_VOP                         = 0x20000654UL, //! #182 VGA0       opamp_vga1_i_vop                 POS_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA1_I_VOP_FLIP                    = 0x30000654UL, //! #183 VGA0       opamp_vga1_i_vop_flip            POS_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA1_Q_VDD0P9                      = 0x0000067BUL, //! #184 VGA0       opamp_vga1_q_vdd0p9              DIFF_PN    "Local 0.9 V"
    RX_VGA0_OPAMP_VGA1_Q_VDD1P4                      = 0x0000066BUL, //! #185 VGA0       opamp_vga1_q_vdd1p4              DIFF_PN    "Local 1.4 V"
    RX_VGA0_OPAMP_VGA1_Q_VI                          = 0x0000064BUL, //! #186 VGA0       opamp_vga1_q_vi                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA1_Q_VIN                         = 0x4000064BUL, //! #187 VGA0       opamp_vga1_q_vin                 NEG_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA1_Q_VIP                         = 0x2000064BUL, //! #188 VGA0       opamp_vga1_q_vip                 POS_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA1_Q_VO                          = 0x0000065BUL, //! #189 VGA0       opamp_vga1_q_vo                  DIFF_PN    "Opamp output"
    RX_VGA0_OPAMP_VGA1_Q_VON                         = 0x4000065BUL, //! #190 VGA0       opamp_vga1_q_von                 NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA1_Q_VOP                         = 0x2000065BUL, //! #191 VGA0       opamp_vga1_q_vop                 POS_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA2_I_VDD0P9                      = 0x00000675UL, //! #192 VGA0       opamp_vga2_i_vdd0p9              DIFF_PN    "Local 0.9 V"
    RX_VGA0_OPAMP_VGA2_I_VDD1P4                      = 0x00000665UL, //! #193 VGA0       opamp_vga2_i_vdd1p4              DIFF_PN    "Local 1.4 V"
    RX_VGA0_OPAMP_VGA2_I_VI                          = 0x00000645UL, //! #194 VGA0       opamp_vga2_i_vi                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA2_I_VIN                         = 0x40000645UL, //! #195 VGA0       opamp_vga2_i_vin                 NEG_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA2_I_VIP                         = 0x20000645UL, //! #196 VGA0       opamp_vga2_i_vip                 POS_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA2_I_VO                          = 0x00000655UL, //! #197 VGA0       opamp_vga2_i_vo                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA2_I_VO_FLIP                     = 0x10000655UL, //! #198 VGA0       opamp_vga2_i_vo_flip             DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA2_I_VON                         = 0x40000655UL, //! #199 VGA0       opamp_vga2_i_von                 NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA2_I_VON_FLIP                    = 0x50000655UL, //! #200 VGA0       opamp_vga2_i_von_flip            NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA2_I_VOP                         = 0x20000655UL, //! #201 VGA0       opamp_vga2_i_vop                 POS_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA2_I_VOP_FLIP                    = 0x30000655UL, //! #202 VGA0       opamp_vga2_i_vop_flip            POS_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA2_Q_VDD0P9                      = 0x0000067CUL, //! #203 VGA0       opamp_vga2_q_vdd0p9              DIFF_PN    "Local 0.9 V"
    RX_VGA0_OPAMP_VGA2_Q_VDD1P4                      = 0x0000066CUL, //! #204 VGA0       opamp_vga2_q_vdd1p4              DIFF_PN    "Local 1.4 V"
    RX_VGA0_OPAMP_VGA2_Q_VI                          = 0x0000064CUL, //! #205 VGA0       opamp_vga2_q_vi                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA2_Q_VIN                         = 0x4000064CUL, //! #206 VGA0       opamp_vga2_q_vin                 NEG_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA2_Q_VIP                         = 0x2000064CUL, //! #207 VGA0       opamp_vga2_q_vip                 POS_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA2_Q_VO                          = 0x0000065CUL, //! #208 VGA0       opamp_vga2_q_vo                  DIFF_PN    "Opamp output"
    RX_VGA0_OPAMP_VGA2_Q_VON                         = 0x4000065CUL, //! #209 VGA0       opamp_vga2_q_von                 NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA2_Q_VOP                         = 0x2000065CUL, //! #210 VGA0       opamp_vga2_q_vop                 POS_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA3_I_VDD0P9                      = 0x00000676UL, //! #211 VGA0       opamp_vga3_i_vdd0p9              DIFF_PN    "Local 0.9 V"
    RX_VGA0_OPAMP_VGA3_I_VDD1P4                      = 0x00000666UL, //! #212 VGA0       opamp_vga3_i_vdd1p4              DIFF_PN    "Local 1.4 V"
    RX_VGA0_OPAMP_VGA3_I_VI                          = 0x00000646UL, //! #213 VGA0       opamp_vga3_i_vi                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA3_I_VIN                         = 0x40000646UL, //! #214 VGA0       opamp_vga3_i_vin                 NEG_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA3_I_VIP                         = 0x20000646UL, //! #215 VGA0       opamp_vga3_i_vip                 POS_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA3_I_VO                          = 0x00000656UL, //! #216 VGA0       opamp_vga3_i_vo                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA3_I_VON                         = 0x40000656UL, //! #217 VGA0       opamp_vga3_i_von                 NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA3_I_VOP                         = 0x20000656UL, //! #218 VGA0       opamp_vga3_i_vop                 POS_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA3_Q_VDD0P9                      = 0x0000067DUL, //! #219 VGA0       opamp_vga3_q_vdd0p9              DIFF_PN    "Local 0.9 V"
    RX_VGA0_OPAMP_VGA3_Q_VDD1P4                      = 0x0000066DUL, //! #220 VGA0       opamp_vga3_q_vdd1p4              DIFF_PN    "Local 1.4 V"
    RX_VGA0_OPAMP_VGA3_Q_VI                          = 0x0000064DUL, //! #221 VGA0       opamp_vga3_q_vi                  DIFF_PN    "input of differential pair"
    RX_VGA0_OPAMP_VGA3_Q_VIN                         = 0x4000064DUL, //! #222 VGA0       opamp_vga3_q_vin                 NEG_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA3_Q_VIP                         = 0x2000064DUL, //! #223 VGA0       opamp_vga3_q_vip                 POS_PN     "input of differential pair"
    RX_VGA0_OPAMP_VGA3_Q_VO                          = 0x0000065DUL, //! #224 VGA0       opamp_vga3_q_vo                  DIFF_PN    "Opamp output"
    RX_VGA0_OPAMP_VGA3_Q_VON                         = 0x4000065DUL, //! #225 VGA0       opamp_vga3_q_von                 NEG_PN     "Opamp output"
    RX_VGA0_OPAMP_VGA3_Q_VOP                         = 0x2000065DUL, //! #226 VGA0       opamp_vga3_q_vop                 POS_PN     "Opamp output"
    RX_VGA0_VGA4_I_IB_100UA                          = 0x20000677UL, //! #227 VGA0       vga4_i_ib_100uA                  POS_PN
    RX_VGA0_VGA4_I_IB_LDO_50UA                       = 0x40000677UL, //! #228 VGA0       vga4_i_ib_ldo_50uA               NEG_PN
    RX_VGA0_VGA4_I_IO                                = 0x00000657UL, //! #229 VGA0       vga4_i_io                        DIFF_PN    "Output of GM"
    RX_VGA0_VGA4_I_ION                               = 0x40000657UL, //! #230 VGA0       vga4_i_ion                       NEG_PN     "Output of GM"
    RX_VGA0_VGA4_I_IOP                               = 0x20000657UL, //! #231 VGA0       vga4_i_iop                       POS_PN     "Output of GM"
    RX_VGA0_VGA4_I_NI                                = 0x00000667UL, //! #232 VGA0       vga4_i_ni                        DIFF_PN    "Input of GM"
    RX_VGA0_VGA4_I_NIN                               = 0x40000667UL, //! #233 VGA0       vga4_i_nin                       NEG_PN     "Input of GM"
    RX_VGA0_VGA4_I_NIP                               = 0x20000667UL, //! #234 VGA0       vga4_i_nip                       POS_PN     "Input of  GM"
    RX_VGA0_VGA4_I_VDD1P5                            = 0x00000647UL, //! #235 VGA0       vga4_i_vdd1p5                    DIFF_PN    "Local 1.5 V"
    RX_VGA0_VGA4_Q_IB_100UA                          = 0x2000067EUL, //! #236 VGA0       vga4_q_ib_100uA                  POS_PN
    RX_VGA0_VGA4_Q_IB_LDO_50UA                       = 0x4000067EUL, //! #237 VGA0       vga4_q_ib_ldo_50uA               NEG_PN
    RX_VGA0_VGA4_Q_IO                                = 0x0000065EUL, //! #238 VGA0       vga4_q_io                        DIFF_PN    "Output of GM"
    RX_VGA0_VGA4_Q_ION                               = 0x4000065EUL, //! #239 VGA0       vga4_q_ion                       NEG_PN     "Output of GM"
    RX_VGA0_VGA4_Q_IOP                               = 0x2000065EUL, //! #240 VGA0       vga4_q_iop                       POS_PN     "Output of GM"
    RX_VGA0_VGA4_Q_NI                                = 0x0000066EUL, //! #241 VGA0       vga4_q_ni                        DIFF_PN    "Input of GM"
    RX_VGA0_VGA4_Q_NIN                               = 0x4000066EUL, //! #242 VGA0       vga4_q_nin                       NEG_PN     "Input of GM"
    RX_VGA0_VGA4_Q_NIP                               = 0x2000066EUL, //! #243 VGA0       vga4_q_nip                       POS_PN     "Input of  GM"
    RX_VGA0_VGA4_Q_VDD1P5                            = 0x0000064EUL, //! #244 VGA0       vga4_q_vdd1p5                    DIFF_PN    "Local 1.5 V"
    RX_OFF = -1,
    RX_FLOAT = -2,
    RX_NUM_MEASUREMENTS = 245
};

#endif // sabineB

SRS_CLOSE_NAMESPACE()

#endif


