<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>Test_Process</header>
  <project-settings>
    <fam>ProASIC3</fam>
    <die>A3P125</die>
    <package>144 TQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/component/work/Test_Process</location>
    <state>GENERATED ( Sat Jul 30 20:24:54 2022 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\coreparameters_tgi.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\acmtable.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\coreabc.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\debugblk.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\instructions.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\instructnvm_bb.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\instructram.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\iram512x9_pa3.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\ram128x8_rtl.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\ram256x16_pa3.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\ram256x8_rtl.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\ramblocks.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\COREABC_0\rtl\vlog\core\support.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\component\work\Test_Process\Test_Process.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\hdl\Clyde_Memory_Controller.v</file>
    <file>C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\Clyde_IP_dev\APB_RAM_Controller_Test\smartgen\bibuf_16\bibuf_16.v</file>
  </fileset>
  <io>
    <port-name>DATA[10]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[5]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[4]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[11]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[13]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[12]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[6]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[15]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[14]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_we</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[8]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[13]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_oe</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[13]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[15]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[1]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_writeEnable</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[7]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[15]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[14]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[8]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[9]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[2]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[9]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[14]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[9]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[8]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[0]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[11]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[10]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>NSYSRESET</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[10]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[11]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[12]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[3]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_ce</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>PCLK</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_ub</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_address_0[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_lb</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>DATA[12]</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>io_data_write[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/Users/micha/SynologyDrive/Engineering/Projects/CHESS OBC/SoC/Clyde_IP_dev/APB_RAM_Controller_Test/smartgen/bibuf_16</core-location>
    <core-name>bibuf_16_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>Clyde_Memory_Controller</core-exttype>
    <core-location>hdl\Clyde_Memory_Controller.v</core-location>
    <core-name>Clyde_Memory_Controller_0</core-name>
  </core>
  <core type="SpiritModule">
    <core-exttype>IP</core-exttype>
    <core-type>SpiritModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>DirectCore</core-lib>
    <core-intname>COREABC</core-intname>
    <core-ver>3.8.102</core-ver>
    <core-desc>CoreABC (APB Bus Controller) is a simple, configurable, low gate count, programmable state machine/controller primarily targeted towards the implementation of AMBA (Advanced Microcontroller Bus Architecture) APB (Advanced Peripheral Bus) based designs. It is particularly suitable where:

- a programmable controller is required but a "full blown" CPU such as a Core8051s or Cortex-M1 is not needed or cannot be justified due to cost or resource/size constraints;
- a "full blown" CPU based system requires a CoreABC based programmable "offload engine/coprocessor" subsystem for performance reasons;
- an Microsemi Fusion system using, for example, CoreAI, CorePWM etc. requires programmable control either as a standalone design or as a Fusion analog "offload engine/coprocessor" for a larger CPU based system.

CoreABC is available through the Libero IDE IP Catalog through which it can be downloaded from a remote web based repository and installed into the user's local vault ready for use. It operates natively within the SmartDesign design entry environment allowing it to be easily instantiated, configured, connected to other IP core instances and generated ready for simulation, synthesis etc.
CoreABC is an AMBA3 APB master which can connect to and manage any APB slave peripherals via an AMBA3 APB bus fabric component such as CoreAPB3.

CoreABC supports a comprehensive assembler based configurable instruction set architecture and extensive and flexible configuration of size and feature options allowing it to be tuned to meet the resource constraints and processing power requirements of a wide variety of applications.
CoreABC supports three program storage modes:

- "Hard" mode: program image stored in an internal ROM implemented in FPGA fabric tiles;
- "Soft" mode: program image stored in Microsemi FPGA RAM blocks which are initialized at runtime from the binary image stored in Fusion NVM or an external flash memory;
- "NVM" mode (Fusion only): program image stored in and executed directly from Fusion NVM.
</core-desc>
    <core-param>
      <param-name>NVM with calibration data:</param-name>
      <param-value>true</param-value>
      <param-hdlname>ACT_CALIBRATIONDATA</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>APB Slot Size:</param-name>
      <param-value>4k locations</param-value>
      <param-hdlname>APB_AWIDTH</param-hdlname>
      <param-hdlvalue>12</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>APB Data Bus Width:</param-name>
      <param-value>16</param-value>
      <param-hdlname>APB_DWIDTH</param-hdlname>
      <param-hdlvalue>16</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Number of APB Slots:</param-name>
      <param-value>2</param-value>
      <param-hdlname>APB_SDEPTH</param-hdlname>
      <param-hdlvalue>2</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Verbose Simulation Log:</param-name>
      <param-value>true</param-value>
      <param-hdlname>DEBUG</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>APBWRT ACM</param-name>
      <param-value>false</param-value>
      <param-hdlname>EN_ACM</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>ADD, SUB, DEC, CMPLEQ</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_ADD</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>ALU Operations from Memory:</param-name>
      <param-value>false</param-value>
      <param-hdlname>EN_ALURAM</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>AND, BITCLR, BITTST</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_AND</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>CALL, RETURN, RETISR</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_CALL</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Supported Data Sources:</param-name>
      <param-value>Accumulator and Immediate</param-value>
      <param-hdlname>EN_DATAM</param-hdlname>
      <param-hdlvalue>2</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>INC</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_INC</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>APB Indirect Addressing:</param-name>
      <param-value>false</param-value>
      <param-hdlname>EN_INDIRECT</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Interrupt Support:</param-name>
      <param-value>Disabled</param-value>
      <param-hdlname>EN_INT</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>IOREAD</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_IOREAD</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>IOWRT</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_IOWRT</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>MULT</param-name>
      <param-value>Not Implemented</param-value>
      <param-hdlname>EN_MULT</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>OR, BITSET</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_OR</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>PUSH, POP</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_PUSH</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Internal Data/Stack Memory:</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_RAM</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>ECC support in Data/Stack Memory:</param-name>
      <param-value>false</param-value>
      <param-hdlname>EN_RAM_ECC</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>SHL, ROL</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_SHL</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>SHR, ROR</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_SHR</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>XOR, CMP</param-name>
      <param-value>true</param-value>
      <param-hdlname>EN_XOR</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>FPGA Family:</param-name>
      <param-value>ProASIC3</param-value>
      <param-hdlname>FAMILY</param-hdlname>
      <param-hdlvalue>15</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Maximum Number of Instructions:</param-name>
      <param-value>1024</param-value>
      <param-hdlname>ICWIDTH</param-hdlname>
      <param-hdlvalue>10</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Number of I/O Flags:</param-name>
      <param-value>0</param-value>
      <param-hdlname>IFWIDTH</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Number of I/O Inputs:</param-name>
      <param-value>1</param-value>
      <param-hdlname>IIWIDTH</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Instruction Memory Access</param-name>
      <param-value>None</param-value>
      <param-hdlname>IMEM_APB_ACCESS</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Initialization Width:</param-name>
      <param-value>11</param-value>
      <param-hdlname>INITWIDTH</param-hdlname>
      <param-hdlvalue>11</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Instruction Store:</param-name>
      <param-value>Hard (FPGA Tiles)</param-value>
      <param-hdlname>INSMODE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Number of I/O Outputs:</param-name>
      <param-value>1</param-value>
      <param-hdlname>IOWIDTH</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>ISR Address:</param-name>
      <param-value>1</param-value>
      <param-hdlname>ISRADDR</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>
      </param-name>
      <param-value>32</param-value>
      <param-hdlname>MAX_NVMDWIDTH</param-hdlname>
      <param-hdlvalue>32</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Stack Size:</param-name>
      <param-value>256</param-value>
      <param-hdlname>STWIDTH</param-hdlname>
      <param-hdlvalue>8</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Test Mode:</param-name>
      <param-value>User  configured code</param-value>
      <param-hdlname>TESTMODE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>
      </param-name>
      <param-value>22</param-value>
      <param-hdlname>UNIQ_STRING_LENGTH</param-hdlname>
      <param-hdlvalue>22</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Z Register Size (Bits):</param-name>
      <param-value>Disabled</param-value>
      <param-hdlname>ZRWIDTH</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-name>COREABC_0</core-name>
  </core>
  <core type="SpiritModule">
    <core-exttype>IP</core-exttype>
    <core-type>SpiritModule</core-type>
    <core-vendor>Actel</core-vendor>
    <core-lib>DirectCore</core-lib>
    <core-intname>CoreAPB3</core-intname>
    <core-ver>4.2.100</core-ver>
    <core-desc>
The CoreAPB3 component implements an APB3 (AMBA3 APB) fabric, which is backwards compatible with APB2 slave peripherals.There is one APB3 Master interface.</core-desc>
    <core-param>
      <param-name>APB Master Data Bus Width</param-name>
      <param-value>16-bit</param-value>
      <param-hdlname>APB_DWIDTH</param-hdlname>
      <param-hdlvalue>16</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 0:</param-name>
      <param-value>true</param-value>
      <param-hdlname>APBSLOT0ENABLE</param-hdlname>
      <param-hdlvalue>1</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 1:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT1ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 2:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT2ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 3:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT3ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 4:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT4ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 5:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT5ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 6:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT6ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 7:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT7ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 8:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT8ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 9:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT9ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 10:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT10ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 11:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT11ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 12:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT12ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 13:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT13ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 14:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT14ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 15:</param-name>
      <param-value>false</param-value>
      <param-hdlname>APBSLOT15ENABLE</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>FPGA Family:</param-name>
      <param-value>ProASIC3</param-value>
      <param-hdlname>FAMILY</param-hdlname>
      <param-hdlvalue>15</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Indirect Addressing:</param-name>
      <param-value>Not in use</param-value>
      <param-hdlname>IADDR_OPTION</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Number of address bits driven by master:</param-name>
      <param-value>16</param-value>
      <param-hdlname>MADDR_BITS</param-hdlname>
      <param-hdlvalue>16</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 0:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_0</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 1:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_1</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 2:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_2</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 3:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_3</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 4:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_4</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 5:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_5</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 6:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_6</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 7:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_7</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 8:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_8</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 9:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_9</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 10:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_10</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 11:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_11</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 12:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_12</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 13:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_13</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 14:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_14</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Slot 15:</param-name>
      <param-value>false</param-value>
      <param-hdlname>SC_15</param-hdlname>
      <param-hdlvalue>0</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-param>
      <param-name>Position in slave address of upper 4 bits of master address:</param-name>
      <param-value>[15:12] (Ignored if master address width >= 20 bits)</param-value>
      <param-hdlname>UPR_NIBBLE_POSN</param-hdlname>
      <param-hdlvalue>3</param-hdlvalue>
      <param-tag>spirit:hwParameter</param-tag>
    </core-param>
    <core-name>CoreAPB3_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for Test_Process</title>
    <description>The project contains the following subsystems:</description>
    <subsystems>
      <subsystem>
        <name>COREABC_0</name>
        <master>COREABC_0</master>
        <addressNames>
          <count>1</count>
          <name>
          </name>
        </addressNames>
      </subsystem>
    </subsystems>
  </memorysystem>
</datasheet>
