
*** Running vivado
    with args -log UARTConfigTest_s00_data_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UARTConfigTest_s00_data_fifo_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source UARTConfigTest_s00_data_fifo_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 374.031 ; gain = 81.008
INFO: [Synth 8-638] synthesizing module 'UARTConfigTest_s00_data_fifo_0' [e:/ETH2SER/SoftwareProjects/UART2ETH961206/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ip/UARTConfigTest_s00_data_fifo_0/synth/UARTConfigTest_s00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axi_data_fifo' [e:/ETH2SER/SoftwareProjects/UART2ETH961206/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1283]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axi_data_fifo' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961206/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1283]
INFO: [Synth 8-256] done synthesizing module 'UARTConfigTest_s00_data_fifo_0' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961206/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ip/UARTConfigTest_s00_data_fifo_0/synth/UARTConfigTest_s00_data_fifo_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 494.133 ; gain = 201.109
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 494.133 ; gain = 201.109
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 645.758 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 645.758 ; gain = 352.734
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 645.758 ; gain = 352.734
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 645.758 ; gain = 352.734
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 645.758 ; gain = 352.734
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 645.758 ; gain = 352.734
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 675.898 ; gain = 382.875
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 675.898 ; gain = 382.875
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 687.043 ; gain = 394.020
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 687.043 ; gain = 394.020
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 687.043 ; gain = 394.020
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 687.043 ; gain = 394.020
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 687.043 ; gain = 394.020
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 687.043 ; gain = 394.020
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 687.043 ; gain = 394.020

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 687.043 ; gain = 394.020
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 704.637 ; gain = 420.375
