

================================================================
== Vitis HLS Report for 'EphemeralKeyGeneration_A_1_Outline_VITIS_LOOP_118_3'
================================================================
* Date:           Tue May 20 14:31:35 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_3  |        ?|        ?|  7779 ~ 11807|          -|          -|     ?|        no|
        +--------------------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_306 = alloca i32 1" [src/sidh.c:87]   --->   Operation 34 'alloca' 'i_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 35 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%npts_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %npts_1"   --->   Operation 36 'read' 'npts_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%t1 = alloca i32 1" [src/ec_isogeny.c:63->src/sidh.c:120]   --->   Operation 37 'alloca' 't1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%t0 = alloca i32 1" [src/ec_isogeny.c:63->src/sidh.c:120]   --->   Operation 38 'alloca' 't0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 0, i32 %i_306" [src/sidh.c:87]   --->   Operation 39 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.inc" [src/sidh.c:118]   --->   Operation 40 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = load i32 %i_306" [src/sidh.c:118]   --->   Operation 41 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%icmp_ln118 = icmp_eq  i32 %i, i32 %npts_1_read" [src/sidh.c:118]   --->   Operation 42 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln118 = add i32 %i, i32 1" [src/sidh.c:118]   --->   Operation 43 'add' 'add_ln118' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.inc.split, void %for.inc96.loopexit.exitStub" [src/sidh.c:118]   --->   Operation 44 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:65->src/sidh.c:120]   --->   Operation 45 'call' 'call_ln111' <Predicate = (!icmp_ln118)> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln118, i32 %i_306" [src/sidh.c:87]   --->   Operation 46 'store' 'store_ln87' <Predicate = (!icmp_ln118)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:65->src/sidh.c:120]   --->   Operation 48 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:65->src/sidh.c:120]   --->   Operation 49 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:65->src/sidh.c:120]   --->   Operation 50 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 51 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:66->src/sidh.c:120]   --->   Operation 51 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:66->src/sidh.c:120]   --->   Operation 52 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 53 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:66->src/sidh.c:120]   --->   Operation 53 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:66->src/sidh.c:120]   --->   Operation 54 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 55 [2/2] (3.25ns)   --->   "%call_ln67 = call void @fp2mul503_mont.6, i64 %t0, i64 %coeff, i9 128, i64 %pts_X, i32 %i, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:67->src/sidh.c:120]   --->   Operation 55 'call' 'call_ln67' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln67 = call void @fp2mul503_mont.6, i64 %t0, i64 %coeff, i9 128, i64 %pts_X, i32 %i, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:67->src/sidh.c:120]   --->   Operation 56 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 57 [2/2] (3.25ns)   --->   "%call_ln68 = call void @fp2mul503_mont.6, i64 %t1, i64 %coeff, i9 256, i64 %pts_Z, i32 %i, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:68->src/sidh.c:120]   --->   Operation 57 'call' 'call_ln68' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln68 = call void @fp2mul503_mont.6, i64 %t1, i64 %coeff, i9 256, i64 %pts_Z, i32 %i, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:68->src/sidh.c:120]   --->   Operation 58 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln69 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:69->src/sidh.c:120]   --->   Operation 59 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln69 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:69->src/sidh.c:120]   --->   Operation 60 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln70 = call void @fp2mul503_mont.7, i64 %t0, i64 %coeff, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:70->src/sidh.c:120]   --->   Operation 61 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 62 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:71->src/sidh.c:120]   --->   Operation 62 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln70 = call void @fp2mul503_mont.7, i64 %t0, i64 %coeff, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:70->src/sidh.c:120]   --->   Operation 63 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:71->src/sidh.c:120]   --->   Operation 64 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 65 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:71->src/sidh.c:120]   --->   Operation 65 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:71->src/sidh.c:120]   --->   Operation 66 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 67 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:72->src/sidh.c:120]   --->   Operation 67 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln73 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:73->src/sidh.c:120]   --->   Operation 68 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:72->src/sidh.c:120]   --->   Operation 69 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln73 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:73->src/sidh.c:120]   --->   Operation 70 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 71 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:72->src/sidh.c:120]   --->   Operation 71 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:72->src/sidh.c:120]   --->   Operation 72 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 73 [2/2] (3.25ns)   --->   "%call_ln74 = call void @fp2sqr503_mont.135, i64 %pts_Z, i32 %i, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:74->src/sidh.c:120]   --->   Operation 73 'call' 'call_ln74' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 74 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.149, i64 %t1, i1 0, i64 %t0, i1 0, i64 %pts_X, i32 %i, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:75->src/sidh.c:120]   --->   Operation 74 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln74 = call void @fp2sqr503_mont.135, i64 %pts_Z, i32 %i, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:74->src/sidh.c:120]   --->   Operation 75 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_25 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.149, i64 %t1, i1 0, i64 %t0, i1 0, i64 %pts_X, i32 %i, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:75->src/sidh.c:120]   --->   Operation 76 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 77 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.149, i64 %t1, i1 1, i64 %t0, i1 1, i64 %pts_X, i32 %i, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:75->src/sidh.c:120]   --->   Operation 77 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.149, i64 %t1, i1 1, i64 %t0, i1 1, i64 %pts_X, i32 %i, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:75->src/sidh.c:120]   --->   Operation 78 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 79 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:76->src/sidh.c:120]   --->   Operation 79 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln77 = call void @fp2mul503_mont.132, i64 %pts_X, i32 %i, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:77->src/sidh.c:120]   --->   Operation 80 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:76->src/sidh.c:120]   --->   Operation 81 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_29 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fp2mul503_mont.132, i64 %pts_X, i32 %i, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:77->src/sidh.c:120]   --->   Operation 82 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 83 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:76->src/sidh.c:120]   --->   Operation 83 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:76->src/sidh.c:120]   --->   Operation 84 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln78 = call void @fp2mul503_mont.132, i64 %pts_Z, i32 %i, i64 %t0, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:78->src/sidh.c:120]   --->   Operation 85 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75" [src/sidh.c:118]   --->   Operation 86 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln78 = call void @fp2mul503_mont.132, i64 %pts_Z, i32 %i, i64 %t0, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:78->src/sidh.c:120]   --->   Operation 87 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_33 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.inc" [src/sidh.c:118]   --->   Operation 88 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', src/sidh.c:87) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln87', src/sidh.c:87) of constant 0 on local variable 'i', src/sidh.c:87 [13]  (1.588 ns)

 <State 2>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('i', src/sidh.c:118) on local variable 'i', src/sidh.c:87 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln118', src/sidh.c:118) [17]  (2.552 ns)
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:65->src/sidh.c:120) to 'fpadd503.150' [22]  (3.254 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:65->src/sidh.c:120) to 'fpadd503.150' [23]  (3.254 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:66->src/sidh.c:120) to 'fpsub503.144' [24]  (3.254 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:66->src/sidh.c:120) to 'fpsub503.144' [25]  (3.254 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln67', src/ec_isogeny.c:67->src/sidh.c:120) to 'fp2mul503_mont.6' [26]  (3.254 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln68', src/ec_isogeny.c:68->src/sidh.c:120) to 'fp2mul503_mont.6' [27]  (3.254 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:71->src/sidh.c:120) to 'fpadd503.150' [30]  (3.254 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:71->src/sidh.c:120) to 'fpadd503.150' [31]  (3.254 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:72->src/sidh.c:120) to 'fpsub503.144.275' [32]  (3.254 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:72->src/sidh.c:120) to 'fpsub503.144.275' [33]  (3.254 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln74', src/ec_isogeny.c:74->src/sidh.c:120) to 'fp2sqr503_mont.135' [35]  (3.254 ns)

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:75->src/sidh.c:120) to 'fpadd503.149' [37]  (3.254 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:76->src/sidh.c:120) to 'fpsub503.144.1' [38]  (3.254 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:76->src/sidh.c:120) to 'fpsub503.144.1' [39]  (3.254 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
