#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

enum clk_id {
	OSCCLK_RCO_APM = FIXED_RATE_TYPE,
	CLK_DLL_DCO,
	OSCCLK_APM,
	CLK_RCO_APM,
	CLK_RCO_I3C_PMIC,
	CLK_RCO_I3C_CP,
	OSCCLK_AUD,
	IOCLK_AUDIOCDCLK0,
	IOCLK_AUDIOCDCLK1,
	IOCLK_AUDIOCDCLK2,
	IOCLK_AUDIOCDCLK3,
	CLKIO_AUD_DSIF,
	IOCLK_AUDIOCDCLK4,
	IOCLK_AUDIOCDCLK5,
	AUDIO_LIF_BCLKI,
	OSCCLK_BUS0,
	OSCCLK_BUS1,
	OSCCLK_CMGP,
	OSCCLK_RCO_CMGP,
	CLK_RCO_CMGP,
	OSCCLK_CMU,
	OSCCLK_CORE,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL1,
	OSCCLK_CPUCL2,
	OSCCLK_CSIS,
	OSCCLK_DNC,
	OSCCLK_DNS,
	OSCCLK_DPU,
	OSCCLK_DSP,
	OSCCLK_DSP1,
	OSCCLK_DSP2,
	OSCCLK_G2D,
	OSCCLK_G3D,
	OSCCLK_HSI0,
	OSCCLK_HSI1,
	OSCCLK_HSI2,
	OSCCLK_IPP,
	OSCCLK_ITP,
	OSCCLK_MCSC,
	OSCCLK_MFC0,
	OSCCLK_MIF,
	OSCCLK_MIF1,
	OSCCLK_MIF2,
	OSCCLK_MIF3,
	OSCCLK_NPU,
	OSCCLK_NPU10,
	OSCCLK_NPU11,
	OSCCLK_NPUC,
	OSCCLK_PERIC0,
	OSCCLK_PERIC1,
	OSCCLK_PERIS,
	OSCCLK_S2D,
	I_SCLK_S2D,
	OSCCLK_SSP,
	OSCCLK_TNR,
	OSCCLK_VRA,
	OSCCLK_RCO_VTS,
	CLK_RCO_VTS,
	end_of_fixed_rate,
	num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	CLKCMU_HSI1_PCIE = FIXED_FACTOR_TYPE,
	CLKCMU_OTP,
	CLKCMU_HSI0_USBDP_DEBUG,
	CLKCMU_HSI2_PCIE,
	CLK_G3D_ADD_CH_CLK,
	CLK_MIF_BUSD,
	CLK_MIF1_BUSD,
	CLK_MIF2_BUSD,
	CLK_MIF3_BUSD,
	CLK_MIF_BUSD_S2D,
	end_of_fixed_factor,
	num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	PLL_AUD0 = PLL_TYPE,
	PLL_AUD1,
	PLL_SHARED1,
	PLL_SHARED4,
	PLL_SHARED3,
	PLL_SHARED2,
	PLL_SHARED0,
	PLL_G3D,
	PLL_MMC,
	PLL_CPUCL0,
	PLL_CPUCL1,
	PLL_MIF,
	PLL_MIF_EXT,
	PLL_MIF1,
	PLL_MIF2,
	PLL_MIF3,
	PLL_MIF_S2D,
	end_of_pll,
	num_of_pll = (end_of_pll - PLL_TYPE) & MASK_OF_ID,

	MUX_CLKCMU_CMGP_BUS = MUX_TYPE,
	MUX_CLK_APM_BUS,
	MUX_CLKCMU_VTS_BUS,
	MUX_CLK_APM_I3C_PMIC,
	MUX_CLK_APM_I3C_CP,
	MUX_CLK_AUD_UAIF3,
	MUX_CLK_AUD_UAIF2,
	MUX_CLK_AUD_UAIF1,
	MUX_CLK_AUD_UAIF0,
	MUX_CLK_AUD_CPU,
	MUX_CLK_AUD_DSIF,
	MUX_CLK_AUD_UAIF4,
	MUX_CLK_AUD_UAIF5,
	MUX_CLK_AUD_UAIF6,
	MUX_CLK_AUD_CNT,
	MUX_BUS0_CMUREF,
	MUX_BUS1_CMUREF,
	MUX_CLK_I2C_CMGP0,
	MUX_CLK_USI_CMGP0,
	MUX_CLK_USI_CMGP1,
	MUX_CLK_USI_CMGP2,
	MUX_CLK_USI_CMGP3,
	MUX_CLK_CMGP_ADC,
	MUX_CLK_I2C_CMGP1,
	MUX_CLK_I2C_CMGP2,
	MUX_CLK_I2C_CMGP3,
	MUX_CLK_CMGP_BUS,
	MUX_CLK_DBGCORE_UART_CMGP,
	MUX_CLKCMU_MFC0_MFC0,
	MUX_CLKCMU_HSI0_USB31DRD,
	MUX_CLKCMU_HSI1_UFS_EMBD,
	MUX_CLKCMU_BUS0_BUS,
	MUX_CLKCMU_G2D_G2D,
	MUX_CLKCMU_DSP_BUS,
	MUX_CLKCMU_CPUCL0_SWITCH,
	MUX_CLKCMU_CORE_BUS,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_IPP_BUS,
	MUX_CLKCMU_ITP_BUS,
	MUX_CLKCMU_AUD_CPU,
	MUX_CLKCMU_G2D_MSCL,
	MUX_CLKCMU_HPM,
	MUX_CLKCMU_CPUCL0_DBG_BUS,
	MUX_CLKCMU_HSI2_BUS,
	MUX_CLKCMU_CIS_CLK0,
	MUX_CLKCMU_CIS_CLK1,
	MUX_CLKCMU_CIS_CLK2,
	MUX_CLKCMU_CIS_CLK3,
	MUX_CLKCMU_HSI1_UFS_CARD,
	MUX_CMU_CMUREF,
	MUX_CLKCMU_PERIC0_BUS,
	MUX_CLKCMU_PERIC1_BUS,
	MUX_CLKCMU_PERIS_BUS,
	MUX_CLKCMU_HSI0_DPGTC,
	MUX_CLKCMU_HSI1_PCIE,
	MUX_CLKCMU_NPU_BUS,
	MUX_CLKCMU_APM_BUS,
	MUX_CLKCMU_HSI1_BUS,
	MUX_CLKCMU_CPUCL2_SWITCH,
	MUX_CLKCMU_MFC0_WFD,
	MUX_CLKCMU_MIF_BUSP,
	MUX_CLKCMU_PERIC0_IP,
	MUX_CLKCMU_PERIC1_IP,
	MUX_CLKCMU_HSI0_USBDP_DEBUG,
	CLKCMU_DPU_BUS,
	MUX_CLKCMU_DPU_ALT,
	MUX_CLKCMU_CPUCL1_SWITCH,
	MUX_CLKCMU_HSI2_PCIE,
	MUX_CLKCMU_HSI0_BUS,
	MUX_CLK_CMU_CMUREF,
	MUX_CLKCMU_VRA_BUS,
	MUX_CLKCMU_CIS_CLK4,
	MUX_CLKCMU_DPU,
	MUX_CLKCMU_HSI1_MMC_CARD,
	MUX_CLKCMU_CMU_BOOST,
	MUX_CLKCMU_CPUCL2_BUSP,
	MUX_CLKCMU_BUS1_BUS,
	MUX_CLKCMU_BUS1_SSS,
	MUX_CLKCMU_CSIS_BUS,
	MUX_CLKCMU_DNC_BUS,
	MUX_CLKCMU_TNR_BUS,
	MUX_CLKCMU_MCSC_BUS,
	MUX_CLKCMU_DNS_BUS,
	MUX_CLKCMU_DNC_BUSM,
	MUX_CLKCMU_MCSC_GDC,
	MUX_CLKCMU_CSIS_OIS_MCU,
	MUX_CLKCMU_SSP_BUS,
	MUX_CLKCMU_CIS_CLK5,
	MUX_CLKCMU_CMU_BOOST_CPU,
	MUX_CORE_CMUREF,
	MUX_CLK_CPUCL0_PLL,
	MUX_CPUCL0_CMUREF,
	MUX_CLK_CPUCL1_PLL,
	MUX_CPUCL1_CMUREF,
	MUX_CPUCL2_CMUREF,
	MUX_CLK_G3D_BUSD,
	MUX_MIF_CMUREF,
	MUX_MIF1_CMUREF,
	MUX_MIF2_CMUREF,
	MUX_MIF3_CMUREF,
	MUX_CLK_S2D_CORE,
	MUX_CLK_VTS_BUS,
	MUX_CLK_VTS_DMIC_IF,
	MUX_CLK_VTS_DMIC_AUD,
	MUX_CLK_VTS_SERIAL_LIF,
	APM_CMU_APM_CLKOUT0,
	APM_CMU_APM_CLKOUT1,
	AUD_CMU_AUD_CLKOUT0,
	AUD_CMU_AUD_CLKOUT1,
	BUS0_CMU_BUS0_CLKOUT0,
	BUS0_CMU_BUS0_CLKOUT1,
	BUS1_CMU_BUS1_CLKOUT0,
	BUS1_CMU_BUS1_CLKOUT1,
	CMGP_CMU_CMGP_CLKOUT0,
	CMGP_CMU_CMGP_CLKOUT1,
	CMU_CMU_TOP_CLKOUT0,
	CMU_CMU_TOP_CLKOUT1,
	CORE_CMU_CORE_CLKOUT0,
	CORE_CMU_CORE_CLKOUT1,
	CPUCL0_CMU_CPUCL0_CLKOUT0,
	CPUCL0_CMU_CPUCL0_CLKOUT1,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT0,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT1,
	CPUCL1_CMU_CPUCL1_CLKOUT0,
	CPUCL1_CMU_CPUCL1_CLKOUT1,
	CPUCL2_CMU_CPUCL2_CLKOUT0,
	CPUCL2_CMU_CPUCL2_CLKOUT1,
	CSIS_CMU_CSIS_CLKOUT0,
	CSIS_CMU_CSIS_CLKOUT1,
	DNC_CMU_DNC_CLKOUT0,
	DNC_CMU_DNC_CLKOUT1,
	DNS_CMU_DNS_CLKOUT0,
	DNS_CMU_DNS_CLKOUT1,
	DPU_CMU_DPU_CLKOUT0,
	DPU_CMU_DPU_CLKOUT1,
	DSP_CMU_DSP_CLKOUT0,
	DSP_CMU_DSP_CLKOUT1,
	DSP1_CMU_DSP1_CLKOUT0,
	DSP1_CMU_DSP1_CLKOUT1,
	DSP2_CMU_DSP2_CLKOUT0,
	DSP2_CMU_DSP2_CLKOUT1,
	G2D_CMU_G2D_CLKOUT0,
	G2D_CMU_G2D_CLKOUT1,
	G3D_CMU_G3D_CLKOUT0,
	G3D_CMU_G3D_CLKOUT1,
	G3D_EMBEDDED_CMU_G3D_CLKOUT0,
	G3D_EMBEDDED_CMU_G3D_CLKOUT1,
	HSI0_CMU_HSI0_CLKOUT0,
	HSI0_CMU_HSI0_CLKOUT1,
	HSI1_CMU_HSI1_CLKOUT0,
	HSI1_CMU_HSI1_CLKOUT1,
	HSI2_CMU_HSI2_CLKOUT0,
	HSI2_CMU_HSI2_CLKOUT1,
	IPP_CMU_IPP_CLKOUT0,
	IPP_CMU_IPP_CLKOUT1,
	ITP_CMU_ITP_CLKOUT0,
	ITP_CMU_ITP_CLKOUT1,
	MCSC_CMU_MCSC_CLKOUT0,
	MCSC_CMU_MCSC_CLKOUT1,
	MFC0_CMU_MFC0_CLKOUT0,
	MFC0_CMU_MFC0_CLKOUT1,
	MIF_CMU_MIF_CLKOUT0,
	MIF_CMU_MIF_CLKOUT1,
	MIF1_CMU_MIF1_CLKOUT0,
	MIF1_CMU_MIF1_CLKOUT1,
	MIF2_CMU_MIF2_CLKOUT0,
	MIF2_CMU_MIF2_CLKOUT1,
	MIF3_CMU_MIF3_CLKOUT0,
	MIF3_CMU_MIF3_CLKOUT1,
	NPU_CMU_NPU_CLKOUT0,
	NPU_CMU_NPU_CLKOUT1,
	NPU10_CMU_NPU10_CLKOUT0,
	NPU10_CMU_NPU10_CLKOUT1,
	NPU11_CMU_NPU11_CLKOUT0,
	NPU11_CMU_NPU11_CLKOUT1,
	NPUC_CMU_NPUC_CLKOUT0,
	NPUC_CMU_NPUC_CLKOUT1,
	PERIC0_CMU_PERIC0_CLKOUT0,
	PERIC0_CMU_PERIC0_CLKOUT1,
	PERIC1_CMU_PERIC1_CLKOUT0,
	PERIC1_CMU_PERIC1_CLKOUT1,
	PERIS_CMU_PERIS_CLKOUT0,
	PERIS_CMU_PERIS_CLKOUT1,
	SSP_CMU_SSP_CLKOUT0,
	SSP_CMU_SSP_CLKOUT1,
	TNR_CMU_TNR_CLKOUT0,
	TNR_CMU_TNR_CLKOUT1,
	VRA_CMU_VRA_CLKOUT0,
	VRA_CMU_VRA_CLKOUT1,
	VTS_CMU_VTS_CLKOUT0,
	VTS_CMU_VTS_CLKOUT1,
	MUX_CLKCMU_APM_BUS_USER = ((MASK_OF_ID & VTS_CMU_VTS_CLKOUT1) | USER_MUX_TYPE) + 1,
	MUX_DLL_USER,
	MUX_CLKMUX_APM_RCO_USER,
	MUX_CLKMUX_APM_RCO_I3C_PMIC_USER,
	MUX_CLKMUX_APM_RCO_I3C_CP_USER,
	MUX_CLKCMU_AUD_CPU_USER,
	MUX_CLKCMU_BUS0_BUS_USER,
	MUX_CLKCMU_BUS1_BUS_USER,
	MUX_CLKCMU_BUS1_SSS_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CORE_BUS_USER,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_DBG_BUS_USER,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	MUX_CLKCMU_CPUCL2_BUSP_USER,
	MUX_CLKCMU_CSIS_BUS_USER,
	MUX_CLKCMU_CSIS_OIS_MCU_USER,
	MUX_CLKCMU_DNC_BUS_USER,
	MUX_CLKCMU_DNC_BUSM_USER,
	MUX_CLKCMU_DNS_BUS_USER,
	MUX_CLKCMU_DPU_BUS_USER,
	MUX_CLKCMU_DSP_BUS_USER,
	MUX_CLKCMU_DSP1_BUS_USER,
	MUX_CLKCMU_DSP2_BUS_USER,
	MUX_CLKCMU_G2D_G2D_USER,
	MUX_CLKCMU_G2D_MSCL_USER,
	MUX_CLKCMU_G3D_SWITCH_USER,
	MUX_CLKCMU_EMBEDDED_G3D_USER,
	MUX_CLKCMU_G3D_BUS_USER,
	MUX_CLKCMU_HSI0_BUS_USER,
	MUX_CLKCMU_HSI0_USB31DRD_USER,
	MUX_CLKCMU_HSI0_USBDP_DEBUG_USER,
	MUX_CLKCMU_HSI0_DPGTC_USER,
	MUX_CLKCMU_HSI1_BUS_USER,
	MUX_CLKCMU_HSI1_MMC_CARD_USER,
	MUX_CLKCMU_HSI1_PCIE_USER,
	MUX_CLKCMU_HSI1_UFS_CARD_USER,
	MUX_CLKCMU_HSI1_UFS_EMBD_USER,
	MUX_CLKCMU_HSI2_BUS_USER,
	MUX_CLKCMU_HSI2_PCIE_USER,
	MUX_CLKCMU_IPP_BUS_USER,
	MUX_CLKCMU_ITP_BUS_USER,
	MUX_CLKCMU_MCSC_BUS_USER,
	MUX_CLKCMU_MCSC_GDC_USER,
	MUX_CLKCMU_MFC0_MFC0_USER,
	MUX_CLKCMU_MFC0_WFD_USER,
	MUX_CLKCMU_MIF_BUSP_USER,
	CLKMUX_MIF_DDRPHY2X,
	MUX_CLKCMU_MIF1_BUSP_USER,
	CLKMUX_MIF1_DDRPHY2X,
	MUX_CLKCMU_MIF2_BUSP_USER,
	CLKMUX_MIF2_DDRPHY2X,
	MUX_CLKCMU_MIF3_BUSP_USER,
	CLKMUX_MIF3_DDRPHY2X,
	MUX_CLKCMU_NPU_BUS_USER,
	MUX_CLKCMU_NPU10_BUS_USER,
	MUX_CLKCMU_NPU11_BUS_USER,
	MUX_CLKCMU_NPUC_BUS_USER,
	MUX_CLKCMU_PERIC0_BUS_USER,
	MUX_CLKCMU_PERIC0_USI00_USI_USER,
	MUX_CLKCMU_PERIC0_USI01_USI_USER,
	MUX_CLKCMU_PERIC0_USI02_USI_USER,
	MUX_CLKCMU_PERIC0_USI03_USI_USER,
	MUX_CLKCMU_PERIC0_USI04_USI_USER,
	MUX_CLKCMU_PERIC0_USI05_USI_USER,
	MUX_CLKCMU_PERIC0_USI_I2C_USER,
	MUX_CLKCMU_PERIC0_UART_DBG,
	MUX_CLKCMU_PERIC0_USI13_USI_USER,
	MUX_CLKCMU_PERIC0_USI14_USI_USER,
	MUX_CLKCMU_PERIC0_USI15_USI_USER,
	MUX_CLKCMU_PERIC1_BUS_USER,
	MUX_CLKCMU_PERIC1_UART_BT_USER,
	MUX_CLKCMU_PERIC1_USI_I2C_USER,
	MUX_CLKCMU_PERIC1_USI06_USI_USER,
	MUX_CLKCMU_PERIC1_USI07_USI_USER,
	MUX_CLKCMU_PERIC1_USI08_USI_USER,
	MUX_CLKCMU_PERIC1_USI09_USI_USER,
	MUX_CLKCMU_PERIC1_USI10_USI_USER,
	MUX_CLKCMU_PERIC1_USI11_USI_USER,
	MUX_CLKCMU_PERIC1_USI12_USI_USER,
	MUX_CLKCMU_PERIC1_USI18_USI_USER,
	MUX_CLKCMU_PERIC1_USI16_USI_USER,
	MUX_CLKCMU_PERIC1_USI17_USI_USER,
	MUX_CLKCMU_PERIS_BUS_USER,
	CLKCMU_MIF_DDRPHY2X_S2D,
	MUX_CLKCMU_SSP_BUS_USER,
	MUX_CLKCMU_TNR_BUS_USER,
	MUX_CLKCMU_VRA_BUS_USER,
	MUX_CLKCMU_VTS_BUS_USER,
	MUX_CLKCMU_VTS_RCO_USER,
	MUX_CLKCMU_VTS_AUD0_USER,
	MUX_CLKCMU_VTS_AUD1_USER,
	MUX_HCHGEN_CLK_AUD_CPU = ((MASK_OF_ID & MUX_CLKCMU_VTS_AUD1_USER) | CONST_MUX_TYPE) + 1,
	MUX_CLK_PERIS_GIC,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	CLKCMU_VTS_BUS = DIV_TYPE,
	DIV_CLK_APM_BUS,
	CLKCMU_CMGP_BUS,
	DIV_CLK_APM_I3C_PMIC,
	DIV_CLK_APM_I3C_CP,
	DIV_CLK_AUD_PLL,
	DIV_CLK_AUD_AUDIF,
	DIV_CLK_AUD_CPU_PCLKDBG,
	DIV_CLK_AUD_DSIF,
	DIV_CLK_AUD_UAIF0,
	DIV_CLK_AUD_UAIF1,
	DIV_CLK_AUD_UAIF2,
	DIV_CLK_AUD_UAIF3,
	DIV_CLK_AUD_CPU_ACLK,
	DIV_CLK_AUD_BUS,
	DIV_CLK_AUD_BUSP,
	DIV_CLK_AUD_CNT,
	DIV_CLK_AUD_UAIF4,
	DIV_CLK_AUD_UAIF5,
	DIV_CLK_AUD_SCLK,
	DIV_CLK_AUD_DMIC1,
	DIV_CLK_AUD_UAIF6,
	DIV_CLK_AUD_DMIC0,
	DIV_CLK_BUS0_BUSP,
	DIV_CLK_BUS1_BUSP,
	DIV_CLK_I2C_CMGP0,
	DIV_CLK_USI_CMGP1,
	DIV_CLK_USI_CMGP0,
	DIV_CLK_USI_CMGP2,
	DIV_CLK_USI_CMGP3,
	DIV_CLK_CMGP_ADC,
	DIV_CLK_I2C_CMGP1,
	DIV_CLK_I2C_CMGP2,
	DIV_CLK_I2C_CMGP3,
	DIV_CLK_CMGP_BUS,
	DIV_CLK_DBGCORE_UART_CMGP,
	CLKCMU_APM_BUS,
	PLL_SHARED0_DIV2,
	CLKCMU_G3D_SWITCH,
	CLKCMU_PERIC0_BUS,
	CLKCMU_PERIS_BUS,
	CLKCMU_HSI2_BUS,
	DIV_CLKCMU_DPU_ALT,
	PLL_SHARED1_DIV2,
	PLL_SHARED4_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	CLKCMU_MFC0_MFC0,
	CLKCMU_G2D_G2D,
	CLKCMU_HSI0_USB31DRD,
	CLKCMU_HSI1_UFS_EMBD,
	CLKCMU_DSP_BUS,
	CLKCMU_PERIC1_BUS,
	CLKCMU_BUS0_BUS,
	CLKCMU_CPUCL2_SWITCH,
	CLKCMU_CPUCL0_SWITCH,
	CLKCMU_CORE_BUS,
	CLKCMU_IPP_BUS,
	CLKCMU_ITP_BUS,
	CLKCMU_AUD_CPU,
	CLKCMU_G2D_MSCL,
	CLKCMU_HPM,
	CLKCMU_CPUCL0_DBG_BUS,
	CLKCMU_CIS_CLK0,
	CLKCMU_CIS_CLK1,
	CLKCMU_CIS_CLK2,
	CLKCMU_CIS_CLK3,
	CLKCMU_HSI1_UFS_CARD,
	PLL_SHARED1_DIV4,
	CLKCMU_HSI0_DPGTC,
	DIV_CLK_CMU_CMUREF,
	CLKCMU_NPU_BUS,
	CLKCMU_MFC0_WFD,
	CLKCMU_MIF_BUSP,
	CLKCMU_PERIC0_IP,
	CLKCMU_PERIC1_IP,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV3,
	DIV_CLKCMU_DPU,
	CLKCMU_CPUCL1_SWITCH,
	CLKCMU_HSI0_BUS,
	CLKCMU_VRA_BUS,
	CLKCMU_CIS_CLK4,
	CLKCMU_CMU_BOOST,
	CLKCMU_CPUCL2_BUSP,
	CLKCMU_BUS1_BUS,
	CLKCMU_BUS1_SSS,
	CLKCMU_CSIS_BUS,
	CLKCMU_DNC_BUS,
	CLKCMU_TNR_BUS,
	CLKCMU_MCSC_BUS,
	PLL_SHARED2_DIV2,
	CLKCMU_DNS_BUS,
	CLKCMU_DNC_BUSM,
	CLKCMU_HSI1_BUS,
	CLKCMU_HSI1_MMC_CARD,
	CLKCMU_MCSC_GDC,
	CLKCMU_CSIS_OIS_MCU,
	CLKCMU_SSP_BUS,
	CLKCMU_CIS_CLK5,
	CLKCMU_CMU_BOOST_CPU,
	DIV_CLK_CORE_BUSP,
	DIV_CLK_CPUCL0_CMUREF,
	DIV_CLK_CLUSTER0_ACLK,
	DIV_CLK_CLUSTER0_ATCLK,
	DIV_CLK_CLUSTER0_PCLKDBG,
	DIV_CLK_CLUSTER0_PERIPHCLK,
	DIV_CLK_CPUCL0_DBG_PCLKDBG,
	DIV_CLK_CPUCL0_PCLK,
	DIV_CLK_CPUCL0_DBG_BUS,
	DIV_CLK_CPUCL1_CMUREF,
	DIV_CLK_CSIS_BUSP,
	DIV_CLK_DNC_BUSP,
	DIV_CLK_DNS_BUSP,
	DIV_CLK_DPU_BUSP,
	DIV_CLK_DSP_BUSP,
	DIV_CLK_DSP1_BUSP,
	DIV_CLK_DSP2_BUSP,
	DIV_CLK_G2D_BUSP,
	DIV_CLK_G3D_BUSP,
	DIV_CLK_IPP_BUSP,
	DIV_CLK_ITP_BUSP,
	DIV_CLK_MCSC_BUSP,
	DIV_CLK_MFC0_BUSP,
	DIV_CLK_NPU_BUSP,
	DIV_CLK_NPU10_BUSP,
	DIV_CLK_NPU11_BUSP,
	DIV_CLK_NPUC_BUSP,
	DIV_CLK_PERIC0_USI00_USI,
	DIV_CLK_PERIC0_USI01_USI,
	DIV_CLK_PERIC0_USI02_USI,
	DIV_CLK_PERIC0_USI03_USI,
	DIV_CLK_PERIC0_USI04_USI,
	DIV_CLK_PERIC0_USI05_USI,
	DIV_CLK_PERIC0_USI_I2C,
	DIV_CLK_PERIC0_UART_DBG,
	DIV_CLK_PERIC0_USI13_USI,
	DIV_CLK_PERIC0_USI14_USI,
	DIV_CLK_PERIC0_USI15_USI,
	DIV_CLK_PERIC1_UART_BT,
	DIV_CLK_PERIC1_USI_I2C,
	DIV_CLK_PERIC1_USI06_USI,
	DIV_CLK_PERIC1_USI07_USI,
	DIV_CLK_PERIC1_USI08_USI,
	DIV_CLK_PERIC1_USI18_USI,
	DIV_CLK_PERIC1_USI12_USI,
	DIV_CLK_PERIC1_USI09_USI,
	DIV_CLK_PERIC1_USI10_USI,
	DIV_CLK_PERIC1_USI11_USI,
	DIV_CLK_PERIC1_USI16_USI,
	DIV_CLK_PERIC1_USI17_USI,
	DIV_CLK_SSP_BUSP,
	DIV_CLK_TNR_BUSP,
	DIV_CLK_VRA_BUSP,
	DIV_CLK_VTS_DMIC_IF,
	DIV_CLK_VTS_DMIC_IF_DIV2,
	DIV_CLK_VTS_BUS,
	DIV_CLK_VTS_DMIC_IF_PAD,
	DIV_CLK_VTS_DMIC_AUD,
	DIV_CLK_VTS_DMIC_AUD_PAD,
	DIV_CLK_VTS_DMIC_AUD_DIV2,
	DIV_CLK_VTS_SERIAL_LIF,
	DIV_CLK_CPUCL0_CPU = ((MASK_OF_ID & DIV_CLK_VTS_SERIAL_LIF) | CONST_DIV_TYPE) + 1,
	DIV_CLK_CPUCL1_CPU,
	DIV_CLK_CSIS_BUS,
	DIV_CLK_DNC_BUS,
	DIV_CLK_DNS_BUS,
	DIV_CLK_DSP_BUS,
	DIV_CLK_DSP1_BUS,
	DIV_CLK_DSP2_BUS,
	DIV_CLK_G3D_BUSD,
	DIV_CLK_IPP_BUS,
	DIV_CLK_ITP_BUS,
	DIV_CLK_MCSC_BUS,
	DIV_CLK_NPU_BUS,
	DIV_CLK_NPU10_BUS,
	DIV_CLK_NPU11_BUS,
	DIV_CLK_NPUC_BUS,
	DIV_CLK_TNR_BUS,
	DIV_CLK_VRA_BUS,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK = GATE_TYPE,
	GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	GATE_CLKCMU_VTS_BUS,
	GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK,
	GATE_CLKCMU_CMGP_BUS,
	GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK,
	GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK,
	GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK,
	CLK_AUD_DMIC1,
	GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	CLK_AUD_DMIC0,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK,
	GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0,
	GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0,
	GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK,
	GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK,
	GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK,
	GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1,
	GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK,
	GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK,
	GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK,
	GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK,
	CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK,
	GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2,
	GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2,
	GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK,
	GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK,
	GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM,
	GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2,
	CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK,
	GATE_CLKCMU_APM_BUS,
	GATE_CLKCMU_HSI2_BUS,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFC0_MFC0,
	GATE_CLKCMU_G2D_G2D,
	GATE_CLKCMU_HSI0_USB31DRD,
	GATE_CLKCMU_HSI1_UFS_EMBD,
	GATE_CLKCMU_HSI1_BUS,
	GATE_CLKCMU_HSI1_MMC_CARD,
	GATE_CLKCMU_DPU_BUS,
	GATE_CLKCMU_G3D_SWITCH,
	GATE_CLKCMU_PERIS_BUS,
	GATE_CLKCMU_DSP_BUS,
	GATE_CLKCMU_PERIC0_BUS,
	GATE_CLKCMU_PERIC1_BUS,
	GATE_CLKCMU_BUS0_BUS,
	GATE_CLKCMU_CPUCL2_SWITCH,
	GATE_CLKCMU_CPUCL0_SWITCH,
	GATE_CLKCMU_CORE_BUS,
	GATE_CLKCMU_IPP_BUS,
	GATE_CLKCMU_ITP_BUS,
	GATE_CLKCMU_AUD_CPU,
	GATE_CLKCMU_G2D_MSCL,
	GATE_CLKCMU_HPM,
	GATE_CLKCMU_HSI1_PCIE,
	GATE_CLKCMU_CPUCL0_DBG_BUS,
	GATE_CLKCMU_CIS_CLK0,
	GATE_CLKCMU_CIS_CLK1,
	GATE_CLKCMU_CIS_CLK3,
	GATE_CLKCMU_CIS_CLK2,
	GATE_CLKCMU_HSI1_UFS_CARD,
	GATE_CLKCMU_HSI0_DPGTC,
	GATE_CLKCMU_NPU_BUS,
	GATE_CLKCMU_MFC0_WFD,
	GATE_CLKCMU_MIF_BUSP,
	GATE_CLKCMU_PERIC0_IP,
	GATE_CLKCMU_PERIC1_IP,
	GATE_CLKCMU_HSI0_USBDP_DEBUG,
	GATE_CLKCMU_DPU,
	GATE_CLKCMU_CPUCL1_SWITCH,
	GATE_CLKCMU_HSI2_PCIE,
	GATE_CLKCMU_HSI0_BUS,
	GATE_CLKCMU_VRA_BUS,
	GATE_CLKCMU_CIS_CLK4,
	GATE_CLKCMU_CPUCL2_BUSP,
	GATE_CLKCMU_BUS1_BUS,
	GATE_CLKCMU_BUS1_SSS,
	GATE_CLKCMU_CSIS_BUS,
	GATE_CLKCMU_DNC_BUS,
	GATE_CLKCMU_TNR_BUS,
	GATE_CLKCMU_MCSC_BUS,
	GATE_CLKCMU_DNS_BUS,
	GATE_CLKCMU_DNC_BUSM,
	GATE_CLKCMU_MCSC_GDC,
	CLKCMU_G3D_BUS,
	GATE_CLKCMU_CSIS_OIS_MCU,
	GATE_CLKCMU_SSP_BUS,
	GATE_CLKCMU_CIS_CLK5,
	CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE,
	GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE,
	GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE,
	GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM,
	GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS,
	CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK,
	CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2,
	GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK,
	GATE_CLK_CPUCL0_CPU,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	GATE_CLK_CPUCL1_CPU,
	CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK,
	CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN,
	CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC,
	CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK,
	CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1,
	GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2,
	GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK,
	GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK,
	GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
	GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5,
	CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK,
	CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK,
	GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH,
	GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID,
	GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW,
	GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM,
	GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM,
	GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK,
	CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK,
	GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK,
	CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM,
	GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK,
	GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK,
	CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK,
	CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX,
	GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2,
	CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK,
	GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
	GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH,
	GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK,
	GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
	GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK,
	CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK,
	CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK,
	CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM,
	GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM,
	GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN,
	CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE,
	GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40,
	GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK,
	GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK,
	GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
	GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2,
	GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY,
	CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2,
	GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK,
	GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN,
	GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO,
	GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK,
	GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK,
	GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK,
	GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK,
	CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1,
	GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2,
	GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT,
	GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS,
	GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK,
	CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK,
	CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK,
	CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK,
	CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM,
	GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM,
	GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK,
	CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK,
	GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK,
	GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK,
	GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK,
	GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK,
	GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK,
	GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM,
	GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK,
	GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK,
	GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK,
	GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK,
	GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK,
	GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI,
	GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI,
	GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK,
	GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2,
	GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2,
	GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK,
	GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1,
	GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2,
	GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK,
	CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK,
	CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK,
	GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK,
	CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK,
	CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK,
	CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK,
	GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK,
	GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK,
	GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK,
	GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK,
	GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK,
	GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1,
	GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2,
	GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK,
	GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK,
	GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK,
	CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK,
	GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK,
	CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK,
	CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK,
	CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK,
	GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK,
	GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK,
	CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK,
	CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK,
	GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK,
	GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1,
	GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK,
	CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK,
	GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2,
	CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK,
	GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK,
	CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK,
	CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK,
	CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK,
	CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK,
	GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK,
	CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK,
	GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK,
	GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK,
	CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK,
	CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK,
	CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK,
	GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK,
	GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK,
	GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK,
	GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK,
	GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK,
	GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK,
	GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK,
	GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK,
	CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7,
	GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8,
	GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14,
	GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15,
	GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK,
	GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK,
	GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK,
	GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK,
	GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK,
	CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
	GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM,
	GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK,
	GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK,
	GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK,
	CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK,
	GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK,
	GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
	GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK,
	GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM,
	GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK,
	CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK,
	CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM,
	GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1,
	GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2,
	GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK,
	GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK,
	GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK,
	GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
	CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
	CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
	GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
	GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK,
	GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK,
	GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK,
	GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK,
	GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
	GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
	GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
	GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK,
	GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
	GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK,
	GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK,
	GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
	GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK,
	GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
	GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2,
	GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK,
	GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK,
	end_of_gate,
	num_of_gate = (end_of_gate - GATE_TYPE) & MASK_OF_ID,

};
#endif
