*****************************************************************

  Device    [DLLMUX]

  Author    [yqtan]

  Abstract  [The Prim Device DLLMUX]

  Revision History:

********************************************************************************/
//grid device started
grid
device DLLMUX
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_DLL_CLKSEL[2:0] = 3'b000
    );
    port
    (
// configuration_body_def_on


    config input SC_DLL_CLKSEL[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DLL_CLKSEL[2],SC_DLL_CLKSEL[1],SC_DLL_CLKSEL[0]" */,

// configuration_body_def_end

        input CLK_IO[1:0] = 2'b11,
        input CLK_INPUT = 1'b1,
        output CLK_OUT
    );
};
//grid device end


/*******************************************************************************

  Device    [DLLMUX]

  Author    []

  Abstract  [The structure netlist of DLLMUX is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
//grid device structure netlist started

structure netlist of DLLMUX
{
    routing
    {
        ( CLK_INPUT --> CLK_OUT ) = 150;
        ( CLK_IO[0] --> CLK_OUT ) = 150;
        ( CLK_IO[1] --> CLK_OUT ) = 150;

    }
};
//grid device structure netlist end


//grid device configure body started

configuration cfg of DLLMUX
{

 // assign config body begin
    SC_DLL_CLKSEL  :=  CP_DLL_CLKSEL;
// assign config body end
    if ( CLK_INPUT --> CLK_OUT )
    {
        SC_DLL_CLKSEL := 3'b001;
    }

    if ( CLK_IO[0] --> CLK_OUT )
    {
        SC_DLL_CLKSEL := 3'b010;
    }

    if ( CLK_IO[1] --> CLK_OUT )
    {
        SC_DLL_CLKSEL := 3'b100;
    }

};

//grid device configure body end

