#! /home/jiayandong/2022_Spring/CSE_148/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/jiayandong/2022_Spring/CSE_148/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/jiayandong/2022_Spring/CSE_148/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/jiayandong/2022_Spring/CSE_148/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/jiayandong/2022_Spring/CSE_148/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/jiayandong/2022_Spring/CSE_148/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555558c92c0 .scope module, "mac_tb" "mac_tb" 2 5;
 .timescale 0 0;
P_0x5555558bb910 .param/l "bw" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x5555558bb950 .param/l "psum_bw" 0 2 8, +C4<00000000000000000000000000010000>;
v0x5555558f43e0_0 .var "a", 3 0;
v0x5555558f44c0_0 .var "b", 3 0;
v0x5555558f4590_0 .var "c", 15 0;
v0x5555558f4690_0 .var "clk", 0 0;
v0x5555558f4760_0 .var "expected_out", 15 0;
v0x5555558f4850_0 .var/i "i", 31 0;
v0x5555558f4910_0 .net "out", 15 0, L_0x5555558f53c0;  1 drivers
v0x5555558f49d0_0 .var/i "w_dec", 31 0;
v0x5555558f4a90_0 .var/i "w_file", 31 0;
v0x5555558f4c00_0 .var/i "w_scan_file", 31 0;
v0x5555558f4ce0_0 .var/i "x_dec", 31 0;
v0x5555558f4dc0_0 .var/i "x_file", 31 0;
v0x5555558f4ea0_0 .var/i "x_scan_file", 31 0;
S_0x5555558c94f0 .scope function.vec4.s4, "dec2bin" "dec2bin" 2 29, 2 29 0, S_0x5555558c92c0;
 .timescale 0 0;
; Variable dec2bin is vec4 return value of scope S_0x5555558c94f0
v0x555555890290_0 .var/i "weight", 31 0;
TD_mac_tb.dec2bin ;
    %load/vec4 v0x555555890290_0;
    %cmpi/s 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
    %load/vec4 v0x555555890290_0;
    %addi 8, 0, 32;
    %store/vec4 v0x555555890290_0, 0, 32;
T_0.1 ;
    %load/vec4 v0x555555890290_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
    %load/vec4 v0x555555890290_0;
    %subi 4, 0, 32;
    %store/vec4 v0x555555890290_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x555555890290_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
    %load/vec4 v0x555555890290_0;
    %subi 2, 0, 32;
    %store/vec4 v0x555555890290_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
T_0.5 ;
    %load/vec4 v0x555555890290_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to dec2bin (store_vec4_to_lval)
T_0.7 ;
    %end;
S_0x5555558f2f60 .scope module, "mac_instance" "mac" 2 81, 3 3 0, S_0x5555558c92c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 16 "c";
P_0x5555558beba0 .param/l "bw" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5555558bebe0 .param/l "psum_bw" 0 3 6, +C4<00000000000000000000000000010000>;
v0x555555890050_0 .net/s *"_ivl_0", 7 0, L_0x5555558f4f80;  1 drivers
v0x5555558f3310_0 .net/s *"_ivl_2", 7 0, L_0x5555558f5080;  1 drivers
v0x5555558f33f0_0 .net/s *"_ivl_6", 15 0, L_0x5555558f52a0;  1 drivers
v0x5555558f34e0_0 .net/s "a", 3 0, v0x5555558f43e0_0;  1 drivers
v0x5555558f35c0_0 .var/s "a_q", 3 0;
v0x5555558f36f0_0 .net/s "b", 3 0, v0x5555558f44c0_0;  1 drivers
v0x5555558f37d0_0 .var/s "b_q", 3 0;
v0x5555558f38b0_0 .net/s "c", 15 0, v0x5555558f4590_0;  1 drivers
v0x5555558f3990_0 .var/s "c_q", 15 0;
v0x5555558f3a70_0 .net/s "clk", 0 0, v0x5555558f4690_0;  1 drivers
v0x5555558f3b30_0 .net/s "out", 15 0, L_0x5555558f53c0;  alias, 1 drivers
v0x5555558f3c10_0 .net/s "product", 7 0, L_0x5555558f5180;  1 drivers
E_0x5555558c7010 .event posedge, v0x5555558f3a70_0;
L_0x5555558f4f80 .extend/s 8, v0x5555558f35c0_0;
L_0x5555558f5080 .extend/s 8, v0x5555558f37d0_0;
L_0x5555558f5180 .arith/mult 8, L_0x5555558f4f80, L_0x5555558f5080;
L_0x5555558f52a0 .extend/s 16, L_0x5555558f5180;
L_0x5555558f53c0 .arith/sum 16, L_0x5555558f52a0, v0x5555558f3990_0;
S_0x5555558f3d90 .scope function.vec4.s16, "mac_predicted" "mac_predicted" 2 66, 2 66 0, S_0x5555558c92c0;
 .timescale 0 0;
v0x5555558f3f20_0 .var/s "a", 3 0;
v0x5555558f4000_0 .var/s "b", 3 0;
v0x5555558f40e0_0 .var/s "c", 15 0;
; Variable mac_predicted is vec4 return value of scope S_0x5555558f3d90
v0x5555558f42b0_0 .var/s "product", 7 0;
TD_mac_tb.mac_predicted ;
    %load/vec4 v0x5555558f3f20_0;
    %pad/s 8;
    %load/vec4 v0x5555558f4000_0;
    %pad/s 8;
    %mul;
    %store/vec4 v0x5555558f42b0_0, 0, 8;
    %load/vec4 v0x5555558f42b0_0;
    %pad/s 16;
    %load/vec4 v0x5555558f40e0_0;
    %add;
    %ret/vec4 0, 0, 16;  Assign to mac_predicted (store_vec4_to_lval)
    %end;
    .scope S_0x5555558f2f60;
T_2 ;
    %wait E_0x5555558c7010;
    %load/vec4 v0x5555558f36f0_0;
    %assign/vec4 v0x5555558f37d0_0, 0;
    %load/vec4 v0x5555558f34e0_0;
    %assign/vec4 v0x5555558f35c0_0, 0;
    %load/vec4 v0x5555558f38b0_0;
    %assign/vec4 v0x5555558f3990_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555558c92c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555558f4760_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x5555558c92c0;
T_4 ;
    %vpi_func 2 92 "$fopen" 32, "b_data.txt", "r" {0 0 0};
    %store/vec4 v0x5555558f4a90_0, 0, 32;
    %vpi_func 2 93 "$fopen" 32, "a_data.txt", "r" {0 0 0};
    %store/vec4 v0x5555558f4dc0_0, 0, 32;
    %vpi_call 2 95 "$dumpfile", "mac_tb.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555558c92c0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %vpi_call 2 102 "$display", "-------------------- Computation start --------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555558f4850_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5555558f4850_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %vpi_func 2 110 "$fscanf" 32, v0x5555558f4a90_0, "%d\012", v0x5555558f49d0_0 {0 0 0};
    %store/vec4 v0x5555558f4c00_0, 0, 32;
    %vpi_func 2 111 "$fscanf" 32, v0x5555558f4dc0_0, "%d\012", v0x5555558f4ce0_0 {0 0 0};
    %store/vec4 v0x5555558f4ea0_0, 0, 32;
    %load/vec4 v0x5555558f4ce0_0;
    %store/vec4 v0x555555890290_0, 0, 32;
    %callf/vec4 TD_mac_tb.dec2bin, S_0x5555558c94f0;
    %store/vec4 v0x5555558f43e0_0, 0, 4;
    %load/vec4 v0x5555558f49d0_0;
    %store/vec4 v0x555555890290_0, 0, 32;
    %callf/vec4 TD_mac_tb.dec2bin, S_0x5555558c94f0;
    %store/vec4 v0x5555558f44c0_0, 0, 4;
    %load/vec4 v0x5555558f4760_0;
    %store/vec4 v0x5555558f4590_0, 0, 16;
    %load/vec4 v0x5555558f4850_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5555558f4910_0;
    %load/vec4 v0x5555558f4760_0;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 118 "$display", "Correct result! Out: %d, Expected out: %d", v0x5555558f4910_0, v0x5555558f4760_0 {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 120 "$display", "Wrong result! Out: %d, Expected out: %d", v0x5555558f4910_0, v0x5555558f4760_0 {0 0 0};
T_4.5 ;
T_4.2 ;
    %load/vec4 v0x5555558f43e0_0;
    %load/vec4 v0x5555558f44c0_0;
    %load/vec4 v0x5555558f4590_0;
    %store/vec4 v0x5555558f40e0_0, 0, 16;
    %store/vec4 v0x5555558f4000_0, 0, 4;
    %store/vec4 v0x5555558f3f20_0, 0, 4;
    %callf/vec4 TD_mac_tb.mac_predicted, S_0x5555558f3d90;
    %store/vec4 v0x5555558f4760_0, 0, 16;
    %load/vec4 v0x5555558f4850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555558f4850_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558f4690_0, 0, 1;
    %vpi_call 2 132 "$display", "-------------------- Computation completed --------------------" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./verilog/mac_tb.v";
    "./verilog/mac.v";
