#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000106d970 .scope module, "tb_RegBank" "tb_RegBank" 2 4;
 .timescale -9 -9;
v0000000000fb0830_0 .var "clk", 0 0;
v0000000000fb05b0_0 .net "readData1", 7 0, L_000000000106ddb0;  1 drivers
v0000000000fb0330_0 .net "readData2", 7 0, L_0000000000f644d0;  1 drivers
v0000000000fb0510_0 .var "readRegister1", 2 0;
v0000000000fafe30_0 .var "readRegister2", 2 0;
v0000000000fb0790_0 .var "writeData", 7 0;
v0000000000fb03d0_0 .var "writeRegister", 2 0;
S_000000000106db00 .scope module, "testUnit" "RegBank" 2 25, 3 3 0, S_000000000106d970;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "readData1";
    .port_info 1 /OUTPUT 8 "readData2";
    .port_info 2 /INPUT 3 "readRegister1";
    .port_info 3 /INPUT 3 "readRegister2";
    .port_info 4 /INPUT 3 "writeRegister";
    .port_info 5 /INPUT 8 "writeData";
    .port_info 6 /INPUT 1 "clk";
L_000000000106ddb0 .functor BUFZ 8, L_0000000000fb0290, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000f644d0 .functor BUFZ 8, L_0000000000fb0ab0, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000106dd10 .array "R", 7 0, 7 0;
v0000000000f32d20_0 .net *"_ivl_0", 7 0, L_0000000000fb0290;  1 drivers
v0000000000faf840_0 .net *"_ivl_10", 4 0, L_0000000000fafd90;  1 drivers
L_0000000000fb8db0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000faf8e0_0 .net *"_ivl_13", 1 0, L_0000000000fb8db0;  1 drivers
v0000000000faf980_0 .net *"_ivl_2", 4 0, L_0000000000fb0650;  1 drivers
L_0000000000fb8d68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000fafa20_0 .net *"_ivl_5", 1 0, L_0000000000fb8d68;  1 drivers
v0000000000fafac0_0 .net *"_ivl_8", 7 0, L_0000000000fb0ab0;  1 drivers
v0000000000fafb60_0 .net "clk", 0 0, v0000000000fb0830_0;  1 drivers
v0000000000fafc00_0 .var/i "i", 31 0;
v0000000000fafca0_0 .net "readData1", 7 0, L_000000000106ddb0;  alias, 1 drivers
v0000000000fb0a10_0 .net "readData2", 7 0, L_0000000000f644d0;  alias, 1 drivers
v0000000000fb0b50_0 .net "readRegister1", 2 0, v0000000000fb0510_0;  1 drivers
v0000000000faff70_0 .net "readRegister2", 2 0, v0000000000fafe30_0;  1 drivers
v0000000000fb0c90_0 .net "writeData", 7 0, v0000000000fb0790_0;  1 drivers
v0000000000fafed0_0 .net "writeRegister", 2 0, v0000000000fb03d0_0;  1 drivers
E_000000000106b600 .event posedge, v0000000000fafb60_0;
L_0000000000fb0290 .array/port v000000000106dd10, L_0000000000fb0650;
L_0000000000fb0650 .concat [ 3 2 0 0], v0000000000fb0510_0, L_0000000000fb8d68;
L_0000000000fb0ab0 .array/port v000000000106dd10, L_0000000000fafd90;
L_0000000000fafd90 .concat [ 3 2 0 0], v0000000000fafe30_0, L_0000000000fb8db0;
    .scope S_000000000106db00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fafc00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000000fafc00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000000fafc00_0;
    %store/vec4a v000000000106dd10, 4, 0;
    %load/vec4 v0000000000fafc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fafc00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_000000000106db00;
T_1 ;
    %wait E_000000000106b600;
    %load/vec4 v0000000000fb0c90_0;
    %load/vec4 v0000000000fafed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000106dd10, 4, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000106d970;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fb0830_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000000000106d970;
T_3 ;
    %vpi_call 2 7 "$dumpfile", "RegBank.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000001, S_000000000106d970 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000106d970;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0000000000fb0830_0;
    %inv;
    %store/vec4 v0000000000fb0830_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000106d970;
T_5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000000fb0510_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000fafe30_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000fb03d0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0000000000fb0790_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000fb0510_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000fafe30_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000fb03d0_0, 0, 3;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000000000fb0790_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000fb0510_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000fafe30_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000000fb03d0_0, 0, 3;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0000000000fb0790_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 46 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_RegBank.v";
    "./RegBank.v";
