// Seed: 1125020581
module module_0;
  assign module_2.type_2 = 0;
  integer id_2;
  assign id_1 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5
);
  rtran ((id_0), id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    output wire id_2,
    input tri id_3,
    output supply1 id_4,
    output supply1 id_5,
    output wand id_6,
    id_9,
    input uwire id_7
);
  assign id_4 = 1;
  wire id_10;
  module_0 modCall_1 ();
endmodule
