# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../sum1bit/sum1bit.srcs/sources_1/new/sum1bit.v" \
"../../../../sum4bcc.srcs/sources_1/new/sum4bcc.v" \
"../../../../sum4bcc.srcs/sim_1/new/TB_sum4bcc.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
