# This is a sample makefile for a C program

# Compiler
CC = gcc

# Compiler flags
CFLAGS = -Wall -c -g

# Source files
SOURCES = main.c helper.c

# Object files
OBJECTS = $(SOURCES:.c=.o) 

# Target executable
TARGET = program

# Default target
all: $(TARGET)

# Compile source files into object files
%.o: %.c
	$(CC) $(CFLAGS) $< -o $@

# Build target executable from object files
$(TARGET): $(OBJECTS)
	$(CC) $(OBJECTS) -o $(TARGET)

# Clean build files
clean:
	rm -f $(OBJECTS) $(TARGET)