m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/twoANDNOTORDataFlowLevel
vthreeANDThreeORGateLevel
!s110 1597130631
!i10b 1
!s100 S0cOjgmE7?WjZA@^cEjcO0
IoN4RXnMTie62LOz@7N3me3
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/threeANDThreeORGateLevel
w1597130628
8/home/sriram/Documents/Verilog/threeANDThreeORGateLevel/threeANDThreeORGateLevel.v
F/home/sriram/Documents/Verilog/threeANDThreeORGateLevel/threeANDThreeORGateLevel.v
L0 5
OV;L;10.5b;63
r1
!s85 0
31
!s108 1597130631.000000
!s107 /home/sriram/Documents/Verilog/threeANDThreeORGateLevel/threeANDThreeORGateLevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/threeANDThreeORGateLevel/threeANDThreeORGateLevel.v|
!i113 1
o-work work
tCvgOpt 0
nthree@a@n@d@three@o@r@gate@level
