/*
 * stm32f1.h
 *
 *  Created on: Jan 22, 2024
 *      Author: TAMRD
 */

#ifndef INC_STM32F1_H_
#define INC_STM32F1_H_

#define __vo volatile

//Buoc 1
#define FLASH_BASEADDR  0x08000000U
#define SRAM_BASEADDR   0x20000000U
#define ROM_BASEADDR	0x1FFFF000U

//Buoc 2
#define PERIPH_BASEADDR 	0x40000000U
#define APB1PERIPH_BASEADDR PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR	0x40010000U
#define AHBPERIPH_BASEADDR	0x40018000U

//Buoc 3
#define EXTI_BASEADDR 	(APB2PERIPH_BASEADDR + 0x0400)
#define GPIOA_BASEADDR 	(APB2PERIPH_BASEADDR + 0x0800) //APB2
#define GPIOB_BASEADDR 	(APB2PERIPH_BASEADDR + 0x0C00)
#define GPIOC_BASEADDR 	(APB2PERIPH_BASEADDR + 0x1000)
#define GPIOD_BASEADDR 	(APB2PERIPH_BASEADDR + 0x1400)
#define GPIOE_BASEADDR 	(APB2PERIPH_BASEADDR + 0x1800)
#define USART1_BASEADDR (APB2PERIPH_BASEADDR + 0x3800)
#define SPI1_BASEADDR 	(APB2PERIPH_BASEADDR + 0x3000)

#define RCC_BASEADDR 	0x40021000U   //AHB

#define I2C1_BASEADDR 	(APB1PERIPH_BASEADDR + 0x5400) //APB1
#define I2C2_BASEADDR 	(APB1PERIPH_BASEADDR + 0x5800)
#define USART2_BASEADDR (APB1PERIPH_BASEADDR + 0x4800)
#define USART3_BASEADDR (APB1PERIPH_BASEADDR + 0x3800)
#define SPI2_BASEADDR 	(APB1PERIPH_BASEADDR + 0x3000)

//Buoc 4
typedef struct
{
	__vo uint32_t CRL;
	__vo uint32_t CRH;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t BRR;
	__vo uint32_t LCKR;
}GPIO_RegDef_t;

// Buoc 5
#define GPIOA ((GPIO_RegDef_t*) GPIOA_BASEADDR)
#define GPIOB ((GPIO_RegDef_t*) GPIOB_BASEADDR)
#define GPIOC ((GPIO_RegDef_t*) GPIOC_BASEADDR)
#define GPIOD ((GPIO_RegDef_t*) GPIOD_BASEADDR)
#define GPIOE ((GPIO_RegDef_t*) GPIOE_BASEADDR)

typedef struct
{
	__vo uint32_t CR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t APB2RSTR;
	__vo uint32_t APB1RSTR;
	__vo uint32_t AHBENR;
	__vo uint32_t APB2ENR;
	__vo uint32_t APB1ENR;
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	__vo uint32_t AHBRSTR;
	__vo uint32_t CFGR2;
}RCC_RegDef_t;

#define RCC ((GPIO_RegDef_t*) RCC_BASEADDR)


#endif /* INC_STM32F1_H_ */
