|ED_aula1
buzzer <= inst153.DB_MAX_OUTPUT_PORT_TYPE
key[1] => key_deb:inst34.key
key[2] => key_deb:inst35.key
key[3] => key_deb:inst40.key
key[4] => key_deb:inst42.key
Clock => key_deb:inst34.clock
Clock => key_deb:inst40.clock
Clock => key_deb:inst42.clock
Clock => key_deb:inst35.clock
Clock => alarme1:inst144.Clk
Clock => Cronometro:inst.Clk
Clock => LPM_COUNTER:inst33.clock
Clock => inst126.CLK
Clock => alarme1:inst146.Clk
Clock => Cronometro:inst181.Clk
Clock => LPM_COUNTER:inst82.clock
Clock => inst180.CLK
Clock => alarme1:inst147.Clk
Clock => Cronometro:inst196.Clk
Clock => LPM_COUNTER:inst96.clock
Clock => inst195.CLK
Clock => alarme2:inst155.Clk
Clock => Cronometro:inst114.Clk
Clock => LPM_COUNTER:inst64.clock
Clock => inst141.CLK
DIG[1] <= Multiplex_cronometros:inst156.Digito_1
DIG[2] <= Multiplex_cronometros:inst156.Digito_2
DIG[3] <= Multiplex_cronometros:inst156.Digito_3
DIG[4] <= Multiplex_cronometros:inst156.Digito_4
led[1] <= inst84.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= inst43.DB_MAX_OUTPUT_PORT_TYPE
SEG[0] <= Multiplex_cronometros:inst156.Seg_0
SEG[1] <= Multiplex_cronometros:inst156.Seg_1
SEG[2] <= Multiplex_cronometros:inst156.Seg_2
SEG[3] <= Multiplex_cronometros:inst156.Seg_3
SEG[4] <= Multiplex_cronometros:inst156.Seg_4
SEG[5] <= Multiplex_cronometros:inst156.Seg_5
SEG[6] <= Multiplex_cronometros:inst156.Seg_6


|ED_aula1|Contador_updown2bits:inst106
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao1 => inst43.IN0
botao1 => inst78.IN0
botao2 => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|key_deb:inst34
key_deb <= inst.DB_MAX_OUTPUT_PORT_TYPE
clock => LPM_COUNTER:inst5.clock
clock => inst6.CLK
key => inst1.IN0


|ED_aula1|key_deb:inst34|LPM_COUNTER:inst5
clock => cntr_72h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
cout <= cntr_72h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|key_deb:inst34|LPM_COUNTER:inst5|cntr_72h:auto_generated
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|key_deb:inst34|LPM_COUNTER:inst5|cntr_72h:auto_generated|cmpr_bic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1


|ED_aula1|key_deb:inst40
key_deb <= inst.DB_MAX_OUTPUT_PORT_TYPE
clock => LPM_COUNTER:inst5.clock
clock => inst6.CLK
key => inst1.IN0


|ED_aula1|key_deb:inst40|LPM_COUNTER:inst5
clock => cntr_72h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
cout <= cntr_72h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|key_deb:inst40|LPM_COUNTER:inst5|cntr_72h:auto_generated
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|key_deb:inst40|LPM_COUNTER:inst5|cntr_72h:auto_generated|cmpr_bic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1


|ED_aula1|key_deb:inst42
key_deb <= inst.DB_MAX_OUTPUT_PORT_TYPE
clock => LPM_COUNTER:inst5.clock
clock => inst6.CLK
key => inst1.IN0


|ED_aula1|key_deb:inst42|LPM_COUNTER:inst5
clock => cntr_72h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
cout <= cntr_72h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|key_deb:inst42|LPM_COUNTER:inst5|cntr_72h:auto_generated
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|key_deb:inst42|LPM_COUNTER:inst5|cntr_72h:auto_generated|cmpr_bic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1


|ED_aula1|key_deb:inst35
key_deb <= inst.DB_MAX_OUTPUT_PORT_TYPE
clock => LPM_COUNTER:inst5.clock
clock => inst6.CLK
key => inst1.IN0


|ED_aula1|key_deb:inst35|LPM_COUNTER:inst5
clock => cntr_72h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
cout <= cntr_72h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|key_deb:inst35|LPM_COUNTER:inst5|cntr_72h:auto_generated
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|key_deb:inst35|LPM_COUNTER:inst5|cntr_72h:auto_generated|cmpr_bic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1


|ED_aula1|alarme1:inst144
buzz_out <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Clk => LPM_COUNTER:inst39.clock
Clk => inst131.CLK
Clk => LPM_COUNTER:inst62.clock
Clk => inst133.CLK
Clk => LPM_COUNTER:inst37.clock
Clk => LPM_COUNTER:inst61.clock
sinal_chegada => inst13.IN0


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst39
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst39|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst39|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst62
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst62|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst62|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst37
clock => cntr_egg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst37|cntr_egg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst37|cntr_egg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst61
clock => cntr_vkg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst61|cntr_vkg:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK


|ED_aula1|alarme1:inst144|LPM_COUNTER:inst61|cntr_vkg:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst
SegA <= Multiplexador:inst15.SegA
atv_display => inst3.IN0
Clk => LPM_COUNTER:inst5.clock
Clk => inst6.CLK
Clk => Seletor_blink:inst2.Clk
Amen => inst53.IN0
Amen => inst58.IN0
Amen => inst56.IN0
Amen => inst60.IN0
Bmen => inst54.IN0
Bmen => inst55.IN0
Bmen => inst59.IN1
Bmen => inst60.IN1
Freq_contagem => inst33.IN0
Pausa_sel => inst33.IN1
Aopcao => inst45.IN0
Aopcao => inst50.IN0
Aopcao => inst48.IN0
Aopcao => inst52.IN0
Bopcao => inst46.IN0
Bopcao => inst47.IN0
Bopcao => inst51.IN1
Bopcao => inst52.IN1
Cont1 => inst62.IN1
Cont1 => inst68.IN1
Cont1 => inst66.IN1
Cont1 => inst64.IN1
Cont2 => inst81.IN1
Cont2 => inst82.IN1
Cont2 => inst87.IN1
Cont2 => inst71.IN1
Resetcont_sel => Contador_4DIG:inst38.Reset
SegB <= Multiplexador:inst15.SegB
SegC <= Multiplexador:inst15.SegC
SegD <= Multiplexador:inst15.SegD
SegE <= Multiplexador:inst15.SegE
SegF <= Multiplexador:inst15.SegF
SegG <= Multiplexador:inst15.SegG
Digito1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Digito2 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Digito3 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Digito4 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada <= chegada.DB_MAX_OUTPUT_PORT_TYPE
Resetstart_sel => ~NO_FANOUT~


|ED_aula1|Cronometro:inst|Multiplexador:inst15
SegA <= inst80.DB_MAX_OUTPUT_PORT_TYPE
7seg_1 => inst.IN0
7seg_1 => inst9.IN0
7seg_1 => inst15.IN0
7seg_1 => inst21.IN0
7seg_1 => inst27.IN0
7seg_1 => inst33.IN0
7seg_1 => inst39.IN0
A_1 => inst.IN1
7seg_100 => inst5.IN0
7seg_100 => inst11.IN0
7seg_100 => inst17.IN0
7seg_100 => inst23.IN0
7seg_100 => inst29.IN0
7seg_100 => inst35.IN0
7seg_100 => inst41.IN0
A_100 => inst5.IN1
7seg_1000 => inst6.IN0
7seg_1000 => inst12.IN0
7seg_1000 => inst18.IN0
7seg_1000 => inst24.IN0
7seg_1000 => inst30.IN0
7seg_1000 => inst36.IN0
7seg_1000 => inst42.IN0
A_1000 => inst6.IN1
7seg_10 => inst4.IN0
7seg_10 => inst10.IN0
7seg_10 => inst16.IN0
7seg_10 => inst22.IN0
7seg_10 => inst28.IN0
7seg_10 => inst34.IN0
7seg_10 => inst40.IN0
A_10 => inst4.IN1
SegB <= inst81.DB_MAX_OUTPUT_PORT_TYPE
B_1 => inst9.IN1
B_100 => inst11.IN1
B_1000 => inst12.IN1
B_10 => inst10.IN1
SegC <= inst82.DB_MAX_OUTPUT_PORT_TYPE
C_1 => inst15.IN1
C_100 => inst17.IN1
C_1000 => inst18.IN1
C_10 => inst16.IN1
SegD <= inst83.DB_MAX_OUTPUT_PORT_TYPE
D_1 => inst21.IN1
D_100 => inst23.IN1
D_1000 => inst24.IN1
D_10 => inst22.IN1
SegE <= inst84.DB_MAX_OUTPUT_PORT_TYPE
E_1 => inst27.IN1
E_100 => inst29.IN1
E_1000 => inst30.IN1
E_10 => inst28.IN1
SegF <= inst85.DB_MAX_OUTPUT_PORT_TYPE
F_1 => inst33.IN1
F_100 => inst35.IN1
F_1000 => inst36.IN1
F_10 => inst34.IN1
SegG <= inst86.DB_MAX_OUTPUT_PORT_TYPE
G_1 => inst39.IN1
G_100 => inst41.IN1
G_1000 => inst42.IN1
G_10 => inst40.IN1


|ED_aula1|Cronometro:inst|Seletor_display:inst1
7seg_1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clock => inst.CLK
7seg_10 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
7seg_100 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
7seg_1000 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|LPM_COUNTER:inst5
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst|LPM_COUNTER:inst5|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|LPM_COUNTER:inst5|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|Cronometro:inst|decod_display7seg:inst24
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Mostragem_display:inst18
A_unidade <= inst4.DB_MAX_OUTPUT_PORT_TYPE
selmenu3 => inst2.IN0
selmenu3 => inst200.IN0
selmenu3 => inst9.IN0
selmenu3 => inst14.IN0
selmenu3 => inst111.IN0
selmenu3 => inst112.IN0
selmenu3 => inst114.IN0
selmenu3 => inst19.IN0
selmenu3 => inst82.IN0
selmenu3 => inst180.IN0
selmenu3 => inst116.IN0
selmenu3 => inst20.IN0
selmenu3 => inst117.IN0
selmenu3 => inst118.IN0
selmenu3 => inst120.IN0
selmenu3 => inst48.IN0
selmenu2 => inst2.IN1
selmenu2 => inst200.IN1
selmenu2 => inst9.IN1
selmenu2 => inst14.IN1
selmenu2 => inst111.IN1
selmenu2 => inst112.IN1
selmenu2 => inst114.IN1
selmenu2 => inst19.IN1
selmenu2 => inst82.IN1
selmenu2 => inst180.IN1
selmenu2 => inst116.IN1
selmenu2 => inst20.IN1
selmenu2 => inst117.IN1
selmenu2 => inst118.IN1
selmenu2 => inst120.IN1
selmenu2 => inst48.IN1
Areg_1 => inst23.IN1
selmenu4 => inst.IN0
selmenu4 => inst5.IN0
selmenu4 => inst7.IN0
selmenu4 => inst12.IN0
selmenu4 => inst99.IN0
selmenu4 => inst80.IN0
selmenu4 => inst113.IN0
selmenu4 => inst17.IN0
selmenu4 => inst150.IN0
selmenu4 => inst83.IN0
selmenu4 => inst84.IN0
selmenu4 => inst18.IN0
selmenu4 => inst77.IN0
selmenu4 => inst93.IN0
selmenu4 => inst119.IN0
selmenu4 => inst47.IN0
selmenu1 => inst.IN1
selmenu1 => inst5.IN1
selmenu1 => inst7.IN1
selmenu1 => inst12.IN1
selmenu1 => inst99.IN1
selmenu1 => inst80.IN1
selmenu1 => inst113.IN1
selmenu1 => inst17.IN1
selmenu1 => inst150.IN1
selmenu1 => inst83.IN1
selmenu1 => inst84.IN1
selmenu1 => inst18.IN1
selmenu1 => inst77.IN1
selmenu1 => inst93.IN1
selmenu1 => inst119.IN1
selmenu1 => inst47.IN1
Acont_1 => inst22.IN1
B_unidade <= inst405.DB_MAX_OUTPUT_PORT_TYPE
Breg_1 => inst25.IN1
Bcont_1 => inst24.IN1
C_unidade <= inst130.DB_MAX_OUTPUT_PORT_TYPE
Creg_1 => inst27.IN1
Ccont_1 => inst26.IN1
D_unidade <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1 => inst29.IN1
Dcont_1 => inst28.IN1
A_dezena <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Areg_10 => inst31.IN1
Acont_10 => inst30.IN1
B_dezena <= inst90.DB_MAX_OUTPUT_PORT_TYPE
Breg_10 => inst33.IN1
Bcont_10 => inst32.IN1
C_dezena <= inst81.DB_MAX_OUTPUT_PORT_TYPE
Creg_10 => inst35.IN1
Ccont_10 => inst34.IN1
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Dreg_10 => inst37.IN1
Dcont_10 => inst36.IN1
A_centena <= inst91.DB_MAX_OUTPUT_PORT_TYPE
Areg_100 => inst40.IN1
Acont_100 => inst39.IN1
B_centena <= inst115.DB_MAX_OUTPUT_PORT_TYPE
Breg_100 => inst42.IN1
Bcont_100 => inst41.IN1
C_centena <= inst92.DB_MAX_OUTPUT_PORT_TYPE
Creg_100 => inst44.IN1
Ccont_100 => inst43.IN1
D_centena <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Dreg_100 => inst46.IN1
Dcont_100 => inst45.IN1
A_milhar <= inst85.DB_MAX_OUTPUT_PORT_TYPE
Areg_1000 => inst51.IN1
Acont_1000 => inst50.IN1
B_milhar <= inst86.DB_MAX_OUTPUT_PORT_TYPE
Breg_1000 => inst53.IN1
Bcont_1000 => inst52.IN1
C_milhar <= inst181.DB_MAX_OUTPUT_PORT_TYPE
Creg_1000 => inst55.IN1
Ccont_1000 => inst54.IN1
D_milhar <= inst49.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1000 => inst57.IN1
Dcont_1000 => inst56.IN1


|ED_aula1|Cronometro:inst|Contador_4DIG:inst38
A_unidade <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst176.IN0
Reset => inst177.IN0
Reset => inst178.IN0
Reset => inst179.IN0
Clk => inst11.CLK
Clk => inst15.CLK
Clk => inst19.CLK
Clk => inst1.CLK
T => inst1.IN0
T => inst2.IN0
T => inst3.IN0
T => inst4.IN0
B_unidade <= inst11.DB_MAX_OUTPUT_PORT_TYPE
C_unidade <= inst15.DB_MAX_OUTPUT_PORT_TYPE
D_unidade <= inst19.DB_MAX_OUTPUT_PORT_TYPE
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
C_dezena <= inst46.DB_MAX_OUTPUT_PORT_TYPE
B_dezena <= inst13.DB_MAX_OUTPUT_PORT_TYPE
A_dezena <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D_centena <= inst23.DB_MAX_OUTPUT_PORT_TYPE
C_centena <= inst51.DB_MAX_OUTPUT_PORT_TYPE
B_centena <= inst260.DB_MAX_OUTPUT_PORT_TYPE
A_centena <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D_milhar <= inst25.DB_MAX_OUTPUT_PORT_TYPE
C_milhar <= inst251.DB_MAX_OUTPUT_PORT_TYPE
B_milhar <= inst60.DB_MAX_OUTPUT_PORT_TYPE
A_milhar <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Comparador:inst
fim_cont <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Acont_1 => inst4.IN0
Areg_1 => inst4.IN1
Bcont_1 => inst9.IN0
Breg_1 => inst9.IN1
Ccont_1 => inst10.IN0
Creg_1 => inst10.IN1
Dcont_1 => inst16.IN0
Dreg_1 => inst16.IN1
Acont_10 => inst5.IN0
Areg_10 => inst5.IN1
Bcont_10 => inst11.IN0
Breg_10 => inst11.IN1
Ccont_10 => inst12.IN0
Creg_10 => inst12.IN1
Dcont_10 => inst17.IN0
Dreg_10 => inst17.IN1
Acont_100 => inst6.IN0
Areg_100 => inst6.IN1
Bcont_100 => inst13.IN0
Breg_100 => inst13.IN1
Ccont_100 => inst14.IN0
Creg_100 => inst14.IN1
Dcont_100 => inst18.IN0
Dreg_100 => inst18.IN1
Acont_1000 => inst7.IN0
Areg_1000 => inst7.IN1
Bcont_1000 => inst15.IN0
Breg_1000 => inst15.IN1
Ccont_1000 => inst19.IN0
Creg_1000 => inst19.IN1
Dcont_1000 => inst20.IN0
Dreg_1000 => inst20.IN1
menu4_input => inst21.IN1


|ED_aula1|Cronometro:inst|Contador_updown:inst170
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Contador_updown:inst171
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Contador_updown:inst72
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Contador_updown:inst73
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|decod_display7seg:inst23
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|decod_display7seg:inst22
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|decod_display7seg:inst21
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Seletor_blink:inst2
dig_1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada => inst11.IN0
7seg_un => inst14.IN1
7seg_un => inst42.IN1
7seg_un => inst9.IN1
Clk => LPM_COUNTER:inst38.clock
Clk => inst21.CLK
Clk => LPM_COUNTER:inst30.clock
Clk => inst5.CLK
opcao1 => inst36.IN0
opcao1 => inst6.IN1
selmenu2 => inst36.IN1
selmenu2 => inst6.IN0
selmenu2 => inst46.IN1
selmenu2 => inst24.IN0
selmenu2 => inst39.IN1
selmenu2 => inst16.IN0
selmenu2 => inst37.IN1
selmenu2 => inst33.IN0
dig_3 <= inst47.DB_MAX_OUTPUT_PORT_TYPE
7seg_cn => inst28.IN1
7seg_cn => inst49.IN1
7seg_cn => inst25.IN1
opcao3 => inst46.IN0
opcao3 => inst24.IN1
dig_4 <= inst43.DB_MAX_OUTPUT_PORT_TYPE
7seg_dz => inst20.IN1
7seg_dz => inst45.IN1
7seg_dz => inst17.IN1
opcao2 => inst39.IN0
opcao2 => inst16.IN1
dig_2 <= inst51.DB_MAX_OUTPUT_PORT_TYPE
7seg_ml => inst32.IN1
7seg_ml => inst53.IN1
7seg_ml => inst34.IN1
opcao4 => inst37.IN0
opcao4 => inst33.IN1


|ED_aula1|Cronometro:inst|Seletor_blink:inst2|LPM_COUNTER:inst38
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst|Seletor_blink:inst2|LPM_COUNTER:inst30
clock => cntr_q3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
cout <= cntr_q3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated|cmpr_dic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1
datab[22] => data_wire[14].IN1
datab[23] => data_wire[14].IN1


|ED_aula1|Contador_updown2bits:inst69
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao1 => inst43.IN0
botao1 => inst78.IN0
botao2 => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst33
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|LPM_COUNTER:inst33|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst33|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme1:inst146
buzz_out <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Clk => LPM_COUNTER:inst39.clock
Clk => inst131.CLK
Clk => LPM_COUNTER:inst62.clock
Clk => inst133.CLK
Clk => LPM_COUNTER:inst37.clock
Clk => LPM_COUNTER:inst61.clock
sinal_chegada => inst13.IN0


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst39
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst39|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst39|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst62
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst62|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst62|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst37
clock => cntr_egg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst37|cntr_egg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst37|cntr_egg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst61
clock => cntr_vkg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst61|cntr_vkg:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK


|ED_aula1|alarme1:inst146|LPM_COUNTER:inst61|cntr_vkg:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst181
SegA <= Multiplexador:inst15.SegA
atv_display => inst3.IN0
Clk => LPM_COUNTER:inst5.clock
Clk => inst6.CLK
Clk => Seletor_blink:inst2.Clk
Amen => inst53.IN0
Amen => inst58.IN0
Amen => inst56.IN0
Amen => inst60.IN0
Bmen => inst54.IN0
Bmen => inst55.IN0
Bmen => inst59.IN1
Bmen => inst60.IN1
Freq_contagem => inst33.IN0
Pausa_sel => inst33.IN1
Aopcao => inst45.IN0
Aopcao => inst50.IN0
Aopcao => inst48.IN0
Aopcao => inst52.IN0
Bopcao => inst46.IN0
Bopcao => inst47.IN0
Bopcao => inst51.IN1
Bopcao => inst52.IN1
Cont1 => inst62.IN1
Cont1 => inst68.IN1
Cont1 => inst66.IN1
Cont1 => inst64.IN1
Cont2 => inst81.IN1
Cont2 => inst82.IN1
Cont2 => inst87.IN1
Cont2 => inst71.IN1
Resetcont_sel => Contador_4DIG:inst38.Reset
SegB <= Multiplexador:inst15.SegB
SegC <= Multiplexador:inst15.SegC
SegD <= Multiplexador:inst15.SegD
SegE <= Multiplexador:inst15.SegE
SegF <= Multiplexador:inst15.SegF
SegG <= Multiplexador:inst15.SegG
Digito1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Digito2 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Digito3 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Digito4 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada <= chegada.DB_MAX_OUTPUT_PORT_TYPE
Resetstart_sel => ~NO_FANOUT~


|ED_aula1|Cronometro:inst181|Multiplexador:inst15
SegA <= inst80.DB_MAX_OUTPUT_PORT_TYPE
7seg_1 => inst.IN0
7seg_1 => inst9.IN0
7seg_1 => inst15.IN0
7seg_1 => inst21.IN0
7seg_1 => inst27.IN0
7seg_1 => inst33.IN0
7seg_1 => inst39.IN0
A_1 => inst.IN1
7seg_100 => inst5.IN0
7seg_100 => inst11.IN0
7seg_100 => inst17.IN0
7seg_100 => inst23.IN0
7seg_100 => inst29.IN0
7seg_100 => inst35.IN0
7seg_100 => inst41.IN0
A_100 => inst5.IN1
7seg_1000 => inst6.IN0
7seg_1000 => inst12.IN0
7seg_1000 => inst18.IN0
7seg_1000 => inst24.IN0
7seg_1000 => inst30.IN0
7seg_1000 => inst36.IN0
7seg_1000 => inst42.IN0
A_1000 => inst6.IN1
7seg_10 => inst4.IN0
7seg_10 => inst10.IN0
7seg_10 => inst16.IN0
7seg_10 => inst22.IN0
7seg_10 => inst28.IN0
7seg_10 => inst34.IN0
7seg_10 => inst40.IN0
A_10 => inst4.IN1
SegB <= inst81.DB_MAX_OUTPUT_PORT_TYPE
B_1 => inst9.IN1
B_100 => inst11.IN1
B_1000 => inst12.IN1
B_10 => inst10.IN1
SegC <= inst82.DB_MAX_OUTPUT_PORT_TYPE
C_1 => inst15.IN1
C_100 => inst17.IN1
C_1000 => inst18.IN1
C_10 => inst16.IN1
SegD <= inst83.DB_MAX_OUTPUT_PORT_TYPE
D_1 => inst21.IN1
D_100 => inst23.IN1
D_1000 => inst24.IN1
D_10 => inst22.IN1
SegE <= inst84.DB_MAX_OUTPUT_PORT_TYPE
E_1 => inst27.IN1
E_100 => inst29.IN1
E_1000 => inst30.IN1
E_10 => inst28.IN1
SegF <= inst85.DB_MAX_OUTPUT_PORT_TYPE
F_1 => inst33.IN1
F_100 => inst35.IN1
F_1000 => inst36.IN1
F_10 => inst34.IN1
SegG <= inst86.DB_MAX_OUTPUT_PORT_TYPE
G_1 => inst39.IN1
G_100 => inst41.IN1
G_1000 => inst42.IN1
G_10 => inst40.IN1


|ED_aula1|Cronometro:inst181|Seletor_display:inst1
7seg_1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clock => inst.CLK
7seg_10 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
7seg_100 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
7seg_1000 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|LPM_COUNTER:inst5
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst181|LPM_COUNTER:inst5|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|LPM_COUNTER:inst5|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|Cronometro:inst181|decod_display7seg:inst24
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Mostragem_display:inst18
A_unidade <= inst4.DB_MAX_OUTPUT_PORT_TYPE
selmenu3 => inst2.IN0
selmenu3 => inst200.IN0
selmenu3 => inst9.IN0
selmenu3 => inst14.IN0
selmenu3 => inst111.IN0
selmenu3 => inst112.IN0
selmenu3 => inst114.IN0
selmenu3 => inst19.IN0
selmenu3 => inst82.IN0
selmenu3 => inst180.IN0
selmenu3 => inst116.IN0
selmenu3 => inst20.IN0
selmenu3 => inst117.IN0
selmenu3 => inst118.IN0
selmenu3 => inst120.IN0
selmenu3 => inst48.IN0
selmenu2 => inst2.IN1
selmenu2 => inst200.IN1
selmenu2 => inst9.IN1
selmenu2 => inst14.IN1
selmenu2 => inst111.IN1
selmenu2 => inst112.IN1
selmenu2 => inst114.IN1
selmenu2 => inst19.IN1
selmenu2 => inst82.IN1
selmenu2 => inst180.IN1
selmenu2 => inst116.IN1
selmenu2 => inst20.IN1
selmenu2 => inst117.IN1
selmenu2 => inst118.IN1
selmenu2 => inst120.IN1
selmenu2 => inst48.IN1
Areg_1 => inst23.IN1
selmenu4 => inst.IN0
selmenu4 => inst5.IN0
selmenu4 => inst7.IN0
selmenu4 => inst12.IN0
selmenu4 => inst99.IN0
selmenu4 => inst80.IN0
selmenu4 => inst113.IN0
selmenu4 => inst17.IN0
selmenu4 => inst150.IN0
selmenu4 => inst83.IN0
selmenu4 => inst84.IN0
selmenu4 => inst18.IN0
selmenu4 => inst77.IN0
selmenu4 => inst93.IN0
selmenu4 => inst119.IN0
selmenu4 => inst47.IN0
selmenu1 => inst.IN1
selmenu1 => inst5.IN1
selmenu1 => inst7.IN1
selmenu1 => inst12.IN1
selmenu1 => inst99.IN1
selmenu1 => inst80.IN1
selmenu1 => inst113.IN1
selmenu1 => inst17.IN1
selmenu1 => inst150.IN1
selmenu1 => inst83.IN1
selmenu1 => inst84.IN1
selmenu1 => inst18.IN1
selmenu1 => inst77.IN1
selmenu1 => inst93.IN1
selmenu1 => inst119.IN1
selmenu1 => inst47.IN1
Acont_1 => inst22.IN1
B_unidade <= inst405.DB_MAX_OUTPUT_PORT_TYPE
Breg_1 => inst25.IN1
Bcont_1 => inst24.IN1
C_unidade <= inst130.DB_MAX_OUTPUT_PORT_TYPE
Creg_1 => inst27.IN1
Ccont_1 => inst26.IN1
D_unidade <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1 => inst29.IN1
Dcont_1 => inst28.IN1
A_dezena <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Areg_10 => inst31.IN1
Acont_10 => inst30.IN1
B_dezena <= inst90.DB_MAX_OUTPUT_PORT_TYPE
Breg_10 => inst33.IN1
Bcont_10 => inst32.IN1
C_dezena <= inst81.DB_MAX_OUTPUT_PORT_TYPE
Creg_10 => inst35.IN1
Ccont_10 => inst34.IN1
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Dreg_10 => inst37.IN1
Dcont_10 => inst36.IN1
A_centena <= inst91.DB_MAX_OUTPUT_PORT_TYPE
Areg_100 => inst40.IN1
Acont_100 => inst39.IN1
B_centena <= inst115.DB_MAX_OUTPUT_PORT_TYPE
Breg_100 => inst42.IN1
Bcont_100 => inst41.IN1
C_centena <= inst92.DB_MAX_OUTPUT_PORT_TYPE
Creg_100 => inst44.IN1
Ccont_100 => inst43.IN1
D_centena <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Dreg_100 => inst46.IN1
Dcont_100 => inst45.IN1
A_milhar <= inst85.DB_MAX_OUTPUT_PORT_TYPE
Areg_1000 => inst51.IN1
Acont_1000 => inst50.IN1
B_milhar <= inst86.DB_MAX_OUTPUT_PORT_TYPE
Breg_1000 => inst53.IN1
Bcont_1000 => inst52.IN1
C_milhar <= inst181.DB_MAX_OUTPUT_PORT_TYPE
Creg_1000 => inst55.IN1
Ccont_1000 => inst54.IN1
D_milhar <= inst49.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1000 => inst57.IN1
Dcont_1000 => inst56.IN1


|ED_aula1|Cronometro:inst181|Contador_4DIG:inst38
A_unidade <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst176.IN0
Reset => inst177.IN0
Reset => inst178.IN0
Reset => inst179.IN0
Clk => inst11.CLK
Clk => inst15.CLK
Clk => inst19.CLK
Clk => inst1.CLK
T => inst1.IN0
T => inst2.IN0
T => inst3.IN0
T => inst4.IN0
B_unidade <= inst11.DB_MAX_OUTPUT_PORT_TYPE
C_unidade <= inst15.DB_MAX_OUTPUT_PORT_TYPE
D_unidade <= inst19.DB_MAX_OUTPUT_PORT_TYPE
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
C_dezena <= inst46.DB_MAX_OUTPUT_PORT_TYPE
B_dezena <= inst13.DB_MAX_OUTPUT_PORT_TYPE
A_dezena <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D_centena <= inst23.DB_MAX_OUTPUT_PORT_TYPE
C_centena <= inst51.DB_MAX_OUTPUT_PORT_TYPE
B_centena <= inst260.DB_MAX_OUTPUT_PORT_TYPE
A_centena <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D_milhar <= inst25.DB_MAX_OUTPUT_PORT_TYPE
C_milhar <= inst251.DB_MAX_OUTPUT_PORT_TYPE
B_milhar <= inst60.DB_MAX_OUTPUT_PORT_TYPE
A_milhar <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Comparador:inst
fim_cont <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Acont_1 => inst4.IN0
Areg_1 => inst4.IN1
Bcont_1 => inst9.IN0
Breg_1 => inst9.IN1
Ccont_1 => inst10.IN0
Creg_1 => inst10.IN1
Dcont_1 => inst16.IN0
Dreg_1 => inst16.IN1
Acont_10 => inst5.IN0
Areg_10 => inst5.IN1
Bcont_10 => inst11.IN0
Breg_10 => inst11.IN1
Ccont_10 => inst12.IN0
Creg_10 => inst12.IN1
Dcont_10 => inst17.IN0
Dreg_10 => inst17.IN1
Acont_100 => inst6.IN0
Areg_100 => inst6.IN1
Bcont_100 => inst13.IN0
Breg_100 => inst13.IN1
Ccont_100 => inst14.IN0
Creg_100 => inst14.IN1
Dcont_100 => inst18.IN0
Dreg_100 => inst18.IN1
Acont_1000 => inst7.IN0
Areg_1000 => inst7.IN1
Bcont_1000 => inst15.IN0
Breg_1000 => inst15.IN1
Ccont_1000 => inst19.IN0
Creg_1000 => inst19.IN1
Dcont_1000 => inst20.IN0
Dreg_1000 => inst20.IN1
menu4_input => inst21.IN1


|ED_aula1|Cronometro:inst181|Contador_updown:inst170
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Contador_updown:inst171
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Contador_updown:inst72
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Contador_updown:inst73
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|decod_display7seg:inst23
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|decod_display7seg:inst22
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|decod_display7seg:inst21
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Seletor_blink:inst2
dig_1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada => inst11.IN0
7seg_un => inst14.IN1
7seg_un => inst42.IN1
7seg_un => inst9.IN1
Clk => LPM_COUNTER:inst38.clock
Clk => inst21.CLK
Clk => LPM_COUNTER:inst30.clock
Clk => inst5.CLK
opcao1 => inst36.IN0
opcao1 => inst6.IN1
selmenu2 => inst36.IN1
selmenu2 => inst6.IN0
selmenu2 => inst46.IN1
selmenu2 => inst24.IN0
selmenu2 => inst39.IN1
selmenu2 => inst16.IN0
selmenu2 => inst37.IN1
selmenu2 => inst33.IN0
dig_3 <= inst47.DB_MAX_OUTPUT_PORT_TYPE
7seg_cn => inst28.IN1
7seg_cn => inst49.IN1
7seg_cn => inst25.IN1
opcao3 => inst46.IN0
opcao3 => inst24.IN1
dig_4 <= inst43.DB_MAX_OUTPUT_PORT_TYPE
7seg_dz => inst20.IN1
7seg_dz => inst45.IN1
7seg_dz => inst17.IN1
opcao2 => inst39.IN0
opcao2 => inst16.IN1
dig_2 <= inst51.DB_MAX_OUTPUT_PORT_TYPE
7seg_ml => inst32.IN1
7seg_ml => inst53.IN1
7seg_ml => inst34.IN1
opcao4 => inst37.IN0
opcao4 => inst33.IN1


|ED_aula1|Cronometro:inst181|Seletor_blink:inst2|LPM_COUNTER:inst38
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst181|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst181|Seletor_blink:inst2|LPM_COUNTER:inst30
clock => cntr_q3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
cout <= cntr_q3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst181|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst181|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated|cmpr_dic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1
datab[22] => data_wire[14].IN1
datab[23] => data_wire[14].IN1


|ED_aula1|LPM_COUNTER:inst82
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|LPM_COUNTER:inst82|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst82|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|alarme1:inst147
buzz_out <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Clk => LPM_COUNTER:inst39.clock
Clk => inst131.CLK
Clk => LPM_COUNTER:inst62.clock
Clk => inst133.CLK
Clk => LPM_COUNTER:inst37.clock
Clk => LPM_COUNTER:inst61.clock
sinal_chegada => inst13.IN0


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst39
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst39|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst39|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst62
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst62|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst62|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst37
clock => cntr_egg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst37|cntr_egg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst37|cntr_egg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst61
clock => cntr_vkg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst61|cntr_vkg:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK


|ED_aula1|alarme1:inst147|LPM_COUNTER:inst61|cntr_vkg:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst196
SegA <= Multiplexador:inst15.SegA
atv_display => inst3.IN0
Clk => LPM_COUNTER:inst5.clock
Clk => inst6.CLK
Clk => Seletor_blink:inst2.Clk
Amen => inst53.IN0
Amen => inst58.IN0
Amen => inst56.IN0
Amen => inst60.IN0
Bmen => inst54.IN0
Bmen => inst55.IN0
Bmen => inst59.IN1
Bmen => inst60.IN1
Freq_contagem => inst33.IN0
Pausa_sel => inst33.IN1
Aopcao => inst45.IN0
Aopcao => inst50.IN0
Aopcao => inst48.IN0
Aopcao => inst52.IN0
Bopcao => inst46.IN0
Bopcao => inst47.IN0
Bopcao => inst51.IN1
Bopcao => inst52.IN1
Cont1 => inst62.IN1
Cont1 => inst68.IN1
Cont1 => inst66.IN1
Cont1 => inst64.IN1
Cont2 => inst81.IN1
Cont2 => inst82.IN1
Cont2 => inst87.IN1
Cont2 => inst71.IN1
Resetcont_sel => Contador_4DIG:inst38.Reset
SegB <= Multiplexador:inst15.SegB
SegC <= Multiplexador:inst15.SegC
SegD <= Multiplexador:inst15.SegD
SegE <= Multiplexador:inst15.SegE
SegF <= Multiplexador:inst15.SegF
SegG <= Multiplexador:inst15.SegG
Digito1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Digito2 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Digito3 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Digito4 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada <= chegada.DB_MAX_OUTPUT_PORT_TYPE
Resetstart_sel => ~NO_FANOUT~


|ED_aula1|Cronometro:inst196|Multiplexador:inst15
SegA <= inst80.DB_MAX_OUTPUT_PORT_TYPE
7seg_1 => inst.IN0
7seg_1 => inst9.IN0
7seg_1 => inst15.IN0
7seg_1 => inst21.IN0
7seg_1 => inst27.IN0
7seg_1 => inst33.IN0
7seg_1 => inst39.IN0
A_1 => inst.IN1
7seg_100 => inst5.IN0
7seg_100 => inst11.IN0
7seg_100 => inst17.IN0
7seg_100 => inst23.IN0
7seg_100 => inst29.IN0
7seg_100 => inst35.IN0
7seg_100 => inst41.IN0
A_100 => inst5.IN1
7seg_1000 => inst6.IN0
7seg_1000 => inst12.IN0
7seg_1000 => inst18.IN0
7seg_1000 => inst24.IN0
7seg_1000 => inst30.IN0
7seg_1000 => inst36.IN0
7seg_1000 => inst42.IN0
A_1000 => inst6.IN1
7seg_10 => inst4.IN0
7seg_10 => inst10.IN0
7seg_10 => inst16.IN0
7seg_10 => inst22.IN0
7seg_10 => inst28.IN0
7seg_10 => inst34.IN0
7seg_10 => inst40.IN0
A_10 => inst4.IN1
SegB <= inst81.DB_MAX_OUTPUT_PORT_TYPE
B_1 => inst9.IN1
B_100 => inst11.IN1
B_1000 => inst12.IN1
B_10 => inst10.IN1
SegC <= inst82.DB_MAX_OUTPUT_PORT_TYPE
C_1 => inst15.IN1
C_100 => inst17.IN1
C_1000 => inst18.IN1
C_10 => inst16.IN1
SegD <= inst83.DB_MAX_OUTPUT_PORT_TYPE
D_1 => inst21.IN1
D_100 => inst23.IN1
D_1000 => inst24.IN1
D_10 => inst22.IN1
SegE <= inst84.DB_MAX_OUTPUT_PORT_TYPE
E_1 => inst27.IN1
E_100 => inst29.IN1
E_1000 => inst30.IN1
E_10 => inst28.IN1
SegF <= inst85.DB_MAX_OUTPUT_PORT_TYPE
F_1 => inst33.IN1
F_100 => inst35.IN1
F_1000 => inst36.IN1
F_10 => inst34.IN1
SegG <= inst86.DB_MAX_OUTPUT_PORT_TYPE
G_1 => inst39.IN1
G_100 => inst41.IN1
G_1000 => inst42.IN1
G_10 => inst40.IN1


|ED_aula1|Cronometro:inst196|Seletor_display:inst1
7seg_1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clock => inst.CLK
7seg_10 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
7seg_100 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
7seg_1000 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|LPM_COUNTER:inst5
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst196|LPM_COUNTER:inst5|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|LPM_COUNTER:inst5|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|Cronometro:inst196|decod_display7seg:inst24
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Mostragem_display:inst18
A_unidade <= inst4.DB_MAX_OUTPUT_PORT_TYPE
selmenu3 => inst2.IN0
selmenu3 => inst200.IN0
selmenu3 => inst9.IN0
selmenu3 => inst14.IN0
selmenu3 => inst111.IN0
selmenu3 => inst112.IN0
selmenu3 => inst114.IN0
selmenu3 => inst19.IN0
selmenu3 => inst82.IN0
selmenu3 => inst180.IN0
selmenu3 => inst116.IN0
selmenu3 => inst20.IN0
selmenu3 => inst117.IN0
selmenu3 => inst118.IN0
selmenu3 => inst120.IN0
selmenu3 => inst48.IN0
selmenu2 => inst2.IN1
selmenu2 => inst200.IN1
selmenu2 => inst9.IN1
selmenu2 => inst14.IN1
selmenu2 => inst111.IN1
selmenu2 => inst112.IN1
selmenu2 => inst114.IN1
selmenu2 => inst19.IN1
selmenu2 => inst82.IN1
selmenu2 => inst180.IN1
selmenu2 => inst116.IN1
selmenu2 => inst20.IN1
selmenu2 => inst117.IN1
selmenu2 => inst118.IN1
selmenu2 => inst120.IN1
selmenu2 => inst48.IN1
Areg_1 => inst23.IN1
selmenu4 => inst.IN0
selmenu4 => inst5.IN0
selmenu4 => inst7.IN0
selmenu4 => inst12.IN0
selmenu4 => inst99.IN0
selmenu4 => inst80.IN0
selmenu4 => inst113.IN0
selmenu4 => inst17.IN0
selmenu4 => inst150.IN0
selmenu4 => inst83.IN0
selmenu4 => inst84.IN0
selmenu4 => inst18.IN0
selmenu4 => inst77.IN0
selmenu4 => inst93.IN0
selmenu4 => inst119.IN0
selmenu4 => inst47.IN0
selmenu1 => inst.IN1
selmenu1 => inst5.IN1
selmenu1 => inst7.IN1
selmenu1 => inst12.IN1
selmenu1 => inst99.IN1
selmenu1 => inst80.IN1
selmenu1 => inst113.IN1
selmenu1 => inst17.IN1
selmenu1 => inst150.IN1
selmenu1 => inst83.IN1
selmenu1 => inst84.IN1
selmenu1 => inst18.IN1
selmenu1 => inst77.IN1
selmenu1 => inst93.IN1
selmenu1 => inst119.IN1
selmenu1 => inst47.IN1
Acont_1 => inst22.IN1
B_unidade <= inst405.DB_MAX_OUTPUT_PORT_TYPE
Breg_1 => inst25.IN1
Bcont_1 => inst24.IN1
C_unidade <= inst130.DB_MAX_OUTPUT_PORT_TYPE
Creg_1 => inst27.IN1
Ccont_1 => inst26.IN1
D_unidade <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1 => inst29.IN1
Dcont_1 => inst28.IN1
A_dezena <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Areg_10 => inst31.IN1
Acont_10 => inst30.IN1
B_dezena <= inst90.DB_MAX_OUTPUT_PORT_TYPE
Breg_10 => inst33.IN1
Bcont_10 => inst32.IN1
C_dezena <= inst81.DB_MAX_OUTPUT_PORT_TYPE
Creg_10 => inst35.IN1
Ccont_10 => inst34.IN1
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Dreg_10 => inst37.IN1
Dcont_10 => inst36.IN1
A_centena <= inst91.DB_MAX_OUTPUT_PORT_TYPE
Areg_100 => inst40.IN1
Acont_100 => inst39.IN1
B_centena <= inst115.DB_MAX_OUTPUT_PORT_TYPE
Breg_100 => inst42.IN1
Bcont_100 => inst41.IN1
C_centena <= inst92.DB_MAX_OUTPUT_PORT_TYPE
Creg_100 => inst44.IN1
Ccont_100 => inst43.IN1
D_centena <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Dreg_100 => inst46.IN1
Dcont_100 => inst45.IN1
A_milhar <= inst85.DB_MAX_OUTPUT_PORT_TYPE
Areg_1000 => inst51.IN1
Acont_1000 => inst50.IN1
B_milhar <= inst86.DB_MAX_OUTPUT_PORT_TYPE
Breg_1000 => inst53.IN1
Bcont_1000 => inst52.IN1
C_milhar <= inst181.DB_MAX_OUTPUT_PORT_TYPE
Creg_1000 => inst55.IN1
Ccont_1000 => inst54.IN1
D_milhar <= inst49.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1000 => inst57.IN1
Dcont_1000 => inst56.IN1


|ED_aula1|Cronometro:inst196|Contador_4DIG:inst38
A_unidade <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst176.IN0
Reset => inst177.IN0
Reset => inst178.IN0
Reset => inst179.IN0
Clk => inst11.CLK
Clk => inst15.CLK
Clk => inst19.CLK
Clk => inst1.CLK
T => inst1.IN0
T => inst2.IN0
T => inst3.IN0
T => inst4.IN0
B_unidade <= inst11.DB_MAX_OUTPUT_PORT_TYPE
C_unidade <= inst15.DB_MAX_OUTPUT_PORT_TYPE
D_unidade <= inst19.DB_MAX_OUTPUT_PORT_TYPE
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
C_dezena <= inst46.DB_MAX_OUTPUT_PORT_TYPE
B_dezena <= inst13.DB_MAX_OUTPUT_PORT_TYPE
A_dezena <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D_centena <= inst23.DB_MAX_OUTPUT_PORT_TYPE
C_centena <= inst51.DB_MAX_OUTPUT_PORT_TYPE
B_centena <= inst260.DB_MAX_OUTPUT_PORT_TYPE
A_centena <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D_milhar <= inst25.DB_MAX_OUTPUT_PORT_TYPE
C_milhar <= inst251.DB_MAX_OUTPUT_PORT_TYPE
B_milhar <= inst60.DB_MAX_OUTPUT_PORT_TYPE
A_milhar <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Comparador:inst
fim_cont <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Acont_1 => inst4.IN0
Areg_1 => inst4.IN1
Bcont_1 => inst9.IN0
Breg_1 => inst9.IN1
Ccont_1 => inst10.IN0
Creg_1 => inst10.IN1
Dcont_1 => inst16.IN0
Dreg_1 => inst16.IN1
Acont_10 => inst5.IN0
Areg_10 => inst5.IN1
Bcont_10 => inst11.IN0
Breg_10 => inst11.IN1
Ccont_10 => inst12.IN0
Creg_10 => inst12.IN1
Dcont_10 => inst17.IN0
Dreg_10 => inst17.IN1
Acont_100 => inst6.IN0
Areg_100 => inst6.IN1
Bcont_100 => inst13.IN0
Breg_100 => inst13.IN1
Ccont_100 => inst14.IN0
Creg_100 => inst14.IN1
Dcont_100 => inst18.IN0
Dreg_100 => inst18.IN1
Acont_1000 => inst7.IN0
Areg_1000 => inst7.IN1
Bcont_1000 => inst15.IN0
Breg_1000 => inst15.IN1
Ccont_1000 => inst19.IN0
Creg_1000 => inst19.IN1
Dcont_1000 => inst20.IN0
Dreg_1000 => inst20.IN1
menu4_input => inst21.IN1


|ED_aula1|Cronometro:inst196|Contador_updown:inst170
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Contador_updown:inst171
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Contador_updown:inst72
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Contador_updown:inst73
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|decod_display7seg:inst23
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|decod_display7seg:inst22
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|decod_display7seg:inst21
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Seletor_blink:inst2
dig_1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada => inst11.IN0
7seg_un => inst14.IN1
7seg_un => inst42.IN1
7seg_un => inst9.IN1
Clk => LPM_COUNTER:inst38.clock
Clk => inst21.CLK
Clk => LPM_COUNTER:inst30.clock
Clk => inst5.CLK
opcao1 => inst36.IN0
opcao1 => inst6.IN1
selmenu2 => inst36.IN1
selmenu2 => inst6.IN0
selmenu2 => inst46.IN1
selmenu2 => inst24.IN0
selmenu2 => inst39.IN1
selmenu2 => inst16.IN0
selmenu2 => inst37.IN1
selmenu2 => inst33.IN0
dig_3 <= inst47.DB_MAX_OUTPUT_PORT_TYPE
7seg_cn => inst28.IN1
7seg_cn => inst49.IN1
7seg_cn => inst25.IN1
opcao3 => inst46.IN0
opcao3 => inst24.IN1
dig_4 <= inst43.DB_MAX_OUTPUT_PORT_TYPE
7seg_dz => inst20.IN1
7seg_dz => inst45.IN1
7seg_dz => inst17.IN1
opcao2 => inst39.IN0
opcao2 => inst16.IN1
dig_2 <= inst51.DB_MAX_OUTPUT_PORT_TYPE
7seg_ml => inst32.IN1
7seg_ml => inst53.IN1
7seg_ml => inst34.IN1
opcao4 => inst37.IN0
opcao4 => inst33.IN1


|ED_aula1|Cronometro:inst196|Seletor_blink:inst2|LPM_COUNTER:inst38
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst196|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst196|Seletor_blink:inst2|LPM_COUNTER:inst30
clock => cntr_q3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
cout <= cntr_q3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst196|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst196|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated|cmpr_dic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1
datab[22] => data_wire[14].IN1
datab[23] => data_wire[14].IN1


|ED_aula1|LPM_COUNTER:inst96
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|LPM_COUNTER:inst96|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst96|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|alarme2:inst155
buzz_out <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Clk => LPM_COUNTER:inst39.clock
Clk => inst131.CLK
Clk => LPM_COUNTER:inst63.clock
Clk => inst134.CLK
Clk => LPM_COUNTER:inst62.clock
Clk => inst133.CLK
sinal_chegada => inst13.IN0


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst39
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst39|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst39|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst63
clock => cntr_q3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
cout <= cntr_q3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst63|cntr_q3h:auto_generated
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst63|cntr_q3h:auto_generated|cmpr_dic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1
datab[22] => data_wire[14].IN1
datab[23] => data_wire[14].IN1


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst62
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst62|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|alarme2:inst155|LPM_COUNTER:inst62|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst114
SegA <= Multiplexador:inst15.SegA
atv_display => inst3.IN0
Clk => LPM_COUNTER:inst5.clock
Clk => inst6.CLK
Clk => Seletor_blink:inst2.Clk
Amen => inst53.IN0
Amen => inst58.IN0
Amen => inst56.IN0
Amen => inst60.IN0
Bmen => inst54.IN0
Bmen => inst55.IN0
Bmen => inst59.IN1
Bmen => inst60.IN1
Freq_contagem => inst33.IN0
Pausa_sel => inst33.IN1
Aopcao => inst45.IN0
Aopcao => inst50.IN0
Aopcao => inst48.IN0
Aopcao => inst52.IN0
Bopcao => inst46.IN0
Bopcao => inst47.IN0
Bopcao => inst51.IN1
Bopcao => inst52.IN1
Cont1 => inst62.IN1
Cont1 => inst68.IN1
Cont1 => inst66.IN1
Cont1 => inst64.IN1
Cont2 => inst81.IN1
Cont2 => inst82.IN1
Cont2 => inst87.IN1
Cont2 => inst71.IN1
Resetcont_sel => Contador_4DIG:inst38.Reset
SegB <= Multiplexador:inst15.SegB
SegC <= Multiplexador:inst15.SegC
SegD <= Multiplexador:inst15.SegD
SegE <= Multiplexador:inst15.SegE
SegF <= Multiplexador:inst15.SegF
SegG <= Multiplexador:inst15.SegG
Digito1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Digito2 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
Digito3 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Digito4 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada <= chegada.DB_MAX_OUTPUT_PORT_TYPE
Resetstart_sel => ~NO_FANOUT~


|ED_aula1|Cronometro:inst114|Multiplexador:inst15
SegA <= inst80.DB_MAX_OUTPUT_PORT_TYPE
7seg_1 => inst.IN0
7seg_1 => inst9.IN0
7seg_1 => inst15.IN0
7seg_1 => inst21.IN0
7seg_1 => inst27.IN0
7seg_1 => inst33.IN0
7seg_1 => inst39.IN0
A_1 => inst.IN1
7seg_100 => inst5.IN0
7seg_100 => inst11.IN0
7seg_100 => inst17.IN0
7seg_100 => inst23.IN0
7seg_100 => inst29.IN0
7seg_100 => inst35.IN0
7seg_100 => inst41.IN0
A_100 => inst5.IN1
7seg_1000 => inst6.IN0
7seg_1000 => inst12.IN0
7seg_1000 => inst18.IN0
7seg_1000 => inst24.IN0
7seg_1000 => inst30.IN0
7seg_1000 => inst36.IN0
7seg_1000 => inst42.IN0
A_1000 => inst6.IN1
7seg_10 => inst4.IN0
7seg_10 => inst10.IN0
7seg_10 => inst16.IN0
7seg_10 => inst22.IN0
7seg_10 => inst28.IN0
7seg_10 => inst34.IN0
7seg_10 => inst40.IN0
A_10 => inst4.IN1
SegB <= inst81.DB_MAX_OUTPUT_PORT_TYPE
B_1 => inst9.IN1
B_100 => inst11.IN1
B_1000 => inst12.IN1
B_10 => inst10.IN1
SegC <= inst82.DB_MAX_OUTPUT_PORT_TYPE
C_1 => inst15.IN1
C_100 => inst17.IN1
C_1000 => inst18.IN1
C_10 => inst16.IN1
SegD <= inst83.DB_MAX_OUTPUT_PORT_TYPE
D_1 => inst21.IN1
D_100 => inst23.IN1
D_1000 => inst24.IN1
D_10 => inst22.IN1
SegE <= inst84.DB_MAX_OUTPUT_PORT_TYPE
E_1 => inst27.IN1
E_100 => inst29.IN1
E_1000 => inst30.IN1
E_10 => inst28.IN1
SegF <= inst85.DB_MAX_OUTPUT_PORT_TYPE
F_1 => inst33.IN1
F_100 => inst35.IN1
F_1000 => inst36.IN1
F_10 => inst34.IN1
SegG <= inst86.DB_MAX_OUTPUT_PORT_TYPE
G_1 => inst39.IN1
G_100 => inst41.IN1
G_1000 => inst42.IN1
G_10 => inst40.IN1


|ED_aula1|Cronometro:inst114|Seletor_display:inst1
7seg_1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clock => inst.CLK
7seg_10 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
7seg_100 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
7seg_1000 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|LPM_COUNTER:inst5
clock => cntr_9vg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
cout <= cntr_9vg:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst114|LPM_COUNTER:inst5|cntr_9vg:auto_generated
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|LPM_COUNTER:inst5|cntr_9vg:auto_generated|cmpr_cic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1


|ED_aula1|Cronometro:inst114|decod_display7seg:inst24
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Mostragem_display:inst18
A_unidade <= inst4.DB_MAX_OUTPUT_PORT_TYPE
selmenu3 => inst2.IN0
selmenu3 => inst200.IN0
selmenu3 => inst9.IN0
selmenu3 => inst14.IN0
selmenu3 => inst111.IN0
selmenu3 => inst112.IN0
selmenu3 => inst114.IN0
selmenu3 => inst19.IN0
selmenu3 => inst82.IN0
selmenu3 => inst180.IN0
selmenu3 => inst116.IN0
selmenu3 => inst20.IN0
selmenu3 => inst117.IN0
selmenu3 => inst118.IN0
selmenu3 => inst120.IN0
selmenu3 => inst48.IN0
selmenu2 => inst2.IN1
selmenu2 => inst200.IN1
selmenu2 => inst9.IN1
selmenu2 => inst14.IN1
selmenu2 => inst111.IN1
selmenu2 => inst112.IN1
selmenu2 => inst114.IN1
selmenu2 => inst19.IN1
selmenu2 => inst82.IN1
selmenu2 => inst180.IN1
selmenu2 => inst116.IN1
selmenu2 => inst20.IN1
selmenu2 => inst117.IN1
selmenu2 => inst118.IN1
selmenu2 => inst120.IN1
selmenu2 => inst48.IN1
Areg_1 => inst23.IN1
selmenu4 => inst.IN0
selmenu4 => inst5.IN0
selmenu4 => inst7.IN0
selmenu4 => inst12.IN0
selmenu4 => inst99.IN0
selmenu4 => inst80.IN0
selmenu4 => inst113.IN0
selmenu4 => inst17.IN0
selmenu4 => inst150.IN0
selmenu4 => inst83.IN0
selmenu4 => inst84.IN0
selmenu4 => inst18.IN0
selmenu4 => inst77.IN0
selmenu4 => inst93.IN0
selmenu4 => inst119.IN0
selmenu4 => inst47.IN0
selmenu1 => inst.IN1
selmenu1 => inst5.IN1
selmenu1 => inst7.IN1
selmenu1 => inst12.IN1
selmenu1 => inst99.IN1
selmenu1 => inst80.IN1
selmenu1 => inst113.IN1
selmenu1 => inst17.IN1
selmenu1 => inst150.IN1
selmenu1 => inst83.IN1
selmenu1 => inst84.IN1
selmenu1 => inst18.IN1
selmenu1 => inst77.IN1
selmenu1 => inst93.IN1
selmenu1 => inst119.IN1
selmenu1 => inst47.IN1
Acont_1 => inst22.IN1
B_unidade <= inst405.DB_MAX_OUTPUT_PORT_TYPE
Breg_1 => inst25.IN1
Bcont_1 => inst24.IN1
C_unidade <= inst130.DB_MAX_OUTPUT_PORT_TYPE
Creg_1 => inst27.IN1
Ccont_1 => inst26.IN1
D_unidade <= inst16.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1 => inst29.IN1
Dcont_1 => inst28.IN1
A_dezena <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Areg_10 => inst31.IN1
Acont_10 => inst30.IN1
B_dezena <= inst90.DB_MAX_OUTPUT_PORT_TYPE
Breg_10 => inst33.IN1
Bcont_10 => inst32.IN1
C_dezena <= inst81.DB_MAX_OUTPUT_PORT_TYPE
Creg_10 => inst35.IN1
Ccont_10 => inst34.IN1
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
Dreg_10 => inst37.IN1
Dcont_10 => inst36.IN1
A_centena <= inst91.DB_MAX_OUTPUT_PORT_TYPE
Areg_100 => inst40.IN1
Acont_100 => inst39.IN1
B_centena <= inst115.DB_MAX_OUTPUT_PORT_TYPE
Breg_100 => inst42.IN1
Bcont_100 => inst41.IN1
C_centena <= inst92.DB_MAX_OUTPUT_PORT_TYPE
Creg_100 => inst44.IN1
Ccont_100 => inst43.IN1
D_centena <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Dreg_100 => inst46.IN1
Dcont_100 => inst45.IN1
A_milhar <= inst85.DB_MAX_OUTPUT_PORT_TYPE
Areg_1000 => inst51.IN1
Acont_1000 => inst50.IN1
B_milhar <= inst86.DB_MAX_OUTPUT_PORT_TYPE
Breg_1000 => inst53.IN1
Bcont_1000 => inst52.IN1
C_milhar <= inst181.DB_MAX_OUTPUT_PORT_TYPE
Creg_1000 => inst55.IN1
Ccont_1000 => inst54.IN1
D_milhar <= inst49.DB_MAX_OUTPUT_PORT_TYPE
Dreg_1000 => inst57.IN1
Dcont_1000 => inst56.IN1


|ED_aula1|Cronometro:inst114|Contador_4DIG:inst38
A_unidade <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Reset => inst176.IN0
Reset => inst177.IN0
Reset => inst178.IN0
Reset => inst179.IN0
Clk => inst11.CLK
Clk => inst15.CLK
Clk => inst19.CLK
Clk => inst1.CLK
T => inst1.IN0
T => inst2.IN0
T => inst3.IN0
T => inst4.IN0
B_unidade <= inst11.DB_MAX_OUTPUT_PORT_TYPE
C_unidade <= inst15.DB_MAX_OUTPUT_PORT_TYPE
D_unidade <= inst19.DB_MAX_OUTPUT_PORT_TYPE
D_dezena <= inst21.DB_MAX_OUTPUT_PORT_TYPE
C_dezena <= inst46.DB_MAX_OUTPUT_PORT_TYPE
B_dezena <= inst13.DB_MAX_OUTPUT_PORT_TYPE
A_dezena <= inst2.DB_MAX_OUTPUT_PORT_TYPE
D_centena <= inst23.DB_MAX_OUTPUT_PORT_TYPE
C_centena <= inst51.DB_MAX_OUTPUT_PORT_TYPE
B_centena <= inst260.DB_MAX_OUTPUT_PORT_TYPE
A_centena <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D_milhar <= inst25.DB_MAX_OUTPUT_PORT_TYPE
C_milhar <= inst251.DB_MAX_OUTPUT_PORT_TYPE
B_milhar <= inst60.DB_MAX_OUTPUT_PORT_TYPE
A_milhar <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Comparador:inst
fim_cont <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Acont_1 => inst4.IN0
Areg_1 => inst4.IN1
Bcont_1 => inst9.IN0
Breg_1 => inst9.IN1
Ccont_1 => inst10.IN0
Creg_1 => inst10.IN1
Dcont_1 => inst16.IN0
Dreg_1 => inst16.IN1
Acont_10 => inst5.IN0
Areg_10 => inst5.IN1
Bcont_10 => inst11.IN0
Breg_10 => inst11.IN1
Ccont_10 => inst12.IN0
Creg_10 => inst12.IN1
Dcont_10 => inst17.IN0
Dreg_10 => inst17.IN1
Acont_100 => inst6.IN0
Areg_100 => inst6.IN1
Bcont_100 => inst13.IN0
Breg_100 => inst13.IN1
Ccont_100 => inst14.IN0
Creg_100 => inst14.IN1
Dcont_100 => inst18.IN0
Dreg_100 => inst18.IN1
Acont_1000 => inst7.IN0
Areg_1000 => inst7.IN1
Bcont_1000 => inst15.IN0
Breg_1000 => inst15.IN1
Ccont_1000 => inst19.IN0
Creg_1000 => inst19.IN1
Dcont_1000 => inst20.IN0
Dreg_1000 => inst20.IN1
menu4_input => inst21.IN1


|ED_aula1|Cronometro:inst114|Contador_updown:inst170
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Contador_updown:inst171
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Contador_updown:inst72
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Contador_updown:inst73
QA <= inst.DB_MAX_OUTPUT_PORT_TYPE
botao_anterior => inst43.IN0
botao_anterior => inst32.IN2
botao_anterior => inst33.IN3
botao_anterior => inst23.IN0
botao_anterior => inst37.IN3
botao_anterior => inst18.IN2
botao_anterior => inst28.IN2
botao_anterior => inst17.IN2
botao_seguinte => inst44.IN1
QB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
QD <= inst13.DB_MAX_OUTPUT_PORT_TYPE
QC <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|decod_display7seg:inst23
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|decod_display7seg:inst22
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|decod_display7seg:inst21
seg_a <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B => inst10.IN0
B => inst11.IN0
B => inst5.IN0
B => inst50.IN0
B => inst49.IN1
B => inst24.IN0
B => inst30.IN1
B => inst29.IN0
D => inst10.IN1
D => inst28.IN2
D => inst31.IN1
C => inst9.IN0
C => inst3.IN0
C => inst13.IN1
C => inst45.IN0
C => inst27.IN0
C => inst26.IN0
C => inst30.IN0
A => inst9.IN1
A => inst11.IN1
A => inst13.IN0
A => inst45.IN2
A => inst7.IN0
seg_b <= inst12.DB_MAX_OUTPUT_PORT_TYPE
seg_c <= inst13.DB_MAX_OUTPUT_PORT_TYPE
seg_d <= inst4.DB_MAX_OUTPUT_PORT_TYPE
seg_e <= inst22.DB_MAX_OUTPUT_PORT_TYPE
seg_f <= inst28.DB_MAX_OUTPUT_PORT_TYPE
seg_g <= inst31.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Seletor_blink:inst2
dig_1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
sel_chegada => inst11.IN0
7seg_un => inst14.IN1
7seg_un => inst42.IN1
7seg_un => inst9.IN1
Clk => LPM_COUNTER:inst38.clock
Clk => inst21.CLK
Clk => LPM_COUNTER:inst30.clock
Clk => inst5.CLK
opcao1 => inst36.IN0
opcao1 => inst6.IN1
selmenu2 => inst36.IN1
selmenu2 => inst6.IN0
selmenu2 => inst46.IN1
selmenu2 => inst24.IN0
selmenu2 => inst39.IN1
selmenu2 => inst16.IN0
selmenu2 => inst37.IN1
selmenu2 => inst33.IN0
dig_3 <= inst47.DB_MAX_OUTPUT_PORT_TYPE
7seg_cn => inst28.IN1
7seg_cn => inst49.IN1
7seg_cn => inst25.IN1
opcao3 => inst46.IN0
opcao3 => inst24.IN1
dig_4 <= inst43.DB_MAX_OUTPUT_PORT_TYPE
7seg_dz => inst20.IN1
7seg_dz => inst45.IN1
7seg_dz => inst17.IN1
opcao2 => inst39.IN0
opcao2 => inst16.IN1
dig_2 <= inst51.DB_MAX_OUTPUT_PORT_TYPE
7seg_ml => inst32.IN1
7seg_ml => inst53.IN1
7seg_ml => inst34.IN1
opcao4 => inst37.IN0
opcao4 => inst33.IN1


|ED_aula1|Cronometro:inst114|Seletor_blink:inst2|LPM_COUNTER:inst38
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst114|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Seletor_blink:inst2|LPM_COUNTER:inst38|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Cronometro:inst114|Seletor_blink:inst2|LPM_COUNTER:inst30
clock => cntr_q3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
cout <= cntr_q3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|Cronometro:inst114|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|Cronometro:inst114|Seletor_blink:inst2|LPM_COUNTER:inst30|cntr_q3h:auto_generated|cmpr_dic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0
datab[0] => data_wire[3].IN1
datab[1] => data_wire[3].IN1
datab[2] => data_wire[4].IN1
datab[3] => data_wire[4].IN1
datab[4] => data_wire[5].IN1
datab[5] => data_wire[5].IN1
datab[6] => data_wire[6].IN1
datab[7] => data_wire[6].IN1
datab[8] => data_wire[7].IN1
datab[9] => data_wire[7].IN1
datab[10] => data_wire[8].IN1
datab[11] => data_wire[8].IN1
datab[12] => data_wire[9].IN1
datab[13] => data_wire[9].IN1
datab[14] => data_wire[10].IN1
datab[15] => data_wire[10].IN1
datab[16] => data_wire[11].IN1
datab[17] => data_wire[11].IN1
datab[18] => data_wire[12].IN1
datab[19] => data_wire[12].IN1
datab[20] => data_wire[13].IN1
datab[21] => data_wire[13].IN1
datab[22] => data_wire[14].IN1
datab[23] => data_wire[14].IN1


|ED_aula1|LPM_COUNTER:inst64
clock => cntr_r3h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= <GND>
q[12] <= <GND>
q[13] <= <GND>
q[14] <= <GND>
q[15] <= <GND>
q[16] <= <GND>
q[17] <= <GND>
q[18] <= <GND>
q[19] <= <GND>
q[20] <= <GND>
q[21] <= <GND>
q[22] <= <GND>
q[23] <= <GND>
q[24] <= <GND>
cout <= cntr_r3h:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ED_aula1|LPM_COUNTER:inst64|cntr_r3h:auto_generated
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|ED_aula1|LPM_COUNTER:inst64|cntr_r3h:auto_generated|cmpr_gic:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1


|ED_aula1|Multiplex_cronometros:inst156
Seg_0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
crono1 => inst142.IN0
crono1 => inst143.IN0
crono1 => inst144.IN0
crono1 => inst145.IN0
crono1 => inst146.IN0
crono1 => inst147.IN0
crono1 => inst150.IN0
crono1 => inst148.IN0
crono1 => inst149.IN0
crono1 => inst153.IN0
crono1 => inst151.IN0
SegAc1 => inst142.IN1
crono3 => inst160.IN0
crono3 => inst166.IN0
crono3 => inst167.IN0
crono3 => inst168.IN0
crono3 => inst169.IN0
crono3 => inst170.IN0
crono3 => inst172.IN0
crono3 => inst171.IN0
crono3 => inst174.IN0
crono3 => inst173.IN0
crono3 => inst175.IN0
SegAc3 => inst160.IN1
crono4 => inst176.IN0
crono4 => inst177.IN0
crono4 => inst178.IN0
crono4 => inst179.IN0
crono4 => inst180.IN0
crono4 => inst181.IN0
crono4 => inst183.IN0
crono4 => inst182.IN0
crono4 => inst185.IN0
crono4 => inst184.IN0
crono4 => inst186.IN0
SegAc4 => inst176.IN1
crono2 => inst154.IN0
crono2 => inst155.IN0
crono2 => inst156.IN0
crono2 => inst157.IN0
crono2 => inst158.IN0
crono2 => inst159.IN0
crono2 => inst162.IN0
crono2 => inst161.IN0
crono2 => inst165.IN0
crono2 => inst163.IN0
crono2 => inst164.IN0
SegAc2 => inst154.IN1
Seg_1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
SegBc1 => inst143.IN1
SegBc3 => inst166.IN1
SegBc4 => inst177.IN1
SegBc2 => inst155.IN1
Seg_2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
SegCc1 => inst144.IN1
SegCc3 => inst167.IN1
SegCc4 => inst178.IN1
SegCc2 => inst156.IN1
Seg_3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
SegDc1 => inst145.IN1
SegDc3 => inst168.IN1
SegDc4 => inst179.IN1
SegDc2 => inst157.IN1
Seg_4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
SegEc1 => inst146.IN1
SegEc3 => inst169.IN1
SegEc4 => inst180.IN1
SegEc2 => inst158.IN1
Seg_5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SegFc1 => inst147.IN1
SegFc3 => inst170.IN1
SegFc4 => inst181.IN1
SegFc2 => inst159.IN1
Seg_6 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
SegGc1 => inst150.IN1
SegGc3 => inst172.IN1
SegGc4 => inst183.IN1
SegGc2 => inst162.IN1
Digito_1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Digito1c1 => inst148.IN1
Digito1c3 => inst171.IN1
Digito1c4 => inst182.IN1
Digito1c2 => inst161.IN1
Digito_2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Digito2c1 => inst149.IN1
Digito2c3 => inst174.IN1
Digito2c4 => inst185.IN1
Digito2c2 => inst165.IN1
Digito_3 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Digito3c1 => inst153.IN1
Digito3c3 => inst173.IN1
Digito3c4 => inst184.IN1
Digito3c2 => inst163.IN1
Digito_4 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Digito4c1 => inst151.IN1
Digito4c3 => inst175.IN1
Digito4c4 => inst186.IN1
Digito4c2 => inst164.IN1


