<reference anchor="I-D.otis-network-overhead" target="https://datatracker.ietf.org/doc/html/draft-otis-network-overhead-00">
  <front>
    <title>Network Overhead Problem Statement</title>
    <author fullname="Douglas Otis" initials="D." surname="Otis">
      <organization>SANlight</organization>
    </author>
    <date year="2002" month="February" day="27"/>
    <abstract>
      <t>System performance is often limited by an integrated device interconnect. Process differences between logic and memory keep large-scale memory interconnects critical as Moore's Law surpasses the rate of packaging reductions. Two areas are related to memory interconnect performance when handling network messaging: - Logic and memory state context switching - Reassembly of partial messages with bifurcation of payload</t>
    </abstract>
  </front>
  <seriesInfo name="Internet-Draft" value="draft-otis-network-overhead-00"/>
</reference>