<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'GenerationGenerator_trueRandomIndex_V'('GenerationGenerator_s', ../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:61), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:51:00.233+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'GenerationGenerator_trueRandomIndex_V' has no reset." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:51:00.061+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'GenerationGenerator_randomNumberIndex_V'('GenerationGenerator_s', ../GenerationGenerator/GenerationGenerator.cpp:13), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:51:00.015+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'GenerationGenerator_randomNumberIndex_V' has no reset." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:59.999+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'generation_child2' has no reset." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:59.983+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'generation_child1' has no reset." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:59.968+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'generatingDone' has no reset." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:59.952+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (../GenerationGenerator/GenerationGenerator.cpp:95:31) in function 'GenerationGenerator::generateGeneration' : &#xD;&#xA;&#xD;&#xA;more than one sub loop." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:59.864+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../GenerationGenerator/GenerationGenerator.cpp:95:31) in function 'GenerationGenerator::generateGeneration' is an infinite loop." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:59.036+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../GenerationGenerator/GenerationGenerator.cpp:19:2) in function 'GenerationGenerator::produceRandom' is an infinite loop." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:59.020+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;generatingDone' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:51.153+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;startGenerating' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:26.990+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;mutation_probability' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:26.974+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;generation_child2' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:26.912+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;generation_child1' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:26.896+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;generation_parent2' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:26.881+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;generation_parent1' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:26.865+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;random' is deprecated. Please use the interface directive to specify the AXI interface." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:26.849+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:05.896+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2018.3/common/technology/xilinx/null/null.lib'." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:50:05.584+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;aclk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1273.543 ; gain = 561.133&#xD;&#xA;Contents of report file './report/GenerationGenerator_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;-------------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;| Date         : Thu Dec 20 14:55:53 2018&#xD;&#xA;| Host         : Centropy running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/GenerationGenerator_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z010-clg400&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;-------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 843 register/latch pins with no clock driven by root clock pin: aclk (HIGH)&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 1818 pins that are not constrained for maximum delay. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 56 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 37 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;There are no user specified timing constraints.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1273.543 ; gain = 0.000" projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:53.833+0100" type="Warning"/>
        <logs message="CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc:1]&#xD;&#xA;Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.&#xD;&#xA;Finished Parsing XDC File [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc]" projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:42.849+0100" type="Warning"/>
        <logs message="WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc:1]" projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:42.818+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:35.803+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 693.102 ; gain = 399.121&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 766.969 ; gain = 472.988&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 766.969 ; gain = 472.988&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    41|&#xD;&#xA;|2     |  bd_0_i |bd_0   |    41|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 776.496 ; gain = 240.191&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 776.496 ; gain = 482.516" projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:30.739+0100" type="Warning"/>
        <logs message="WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bd_0_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.&#xD;&#xA;Parsing XDC File [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]&#xD;&#xA;Finished Parsing XDC File [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 693.102 ; gain = 0.000&#xD;&#xA;Completed Processing XDC Constraints&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 693.102 ; gain = 0.000" projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:15.677+0100" type="Warning"/>
        <logs message="WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc:1]&#xD;&#xA;Finished Parsing XDC File [C:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/GenerationGenerator.xdc]" projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:15.661+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/Users/cml/Desktop/EmbededProject/Vivado/GeneticAlgoHls/solution1/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z010clg400-1 -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'" projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:55:05.599+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:53:36.017+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2018.3/common/technology/xilinx/null/null.lib'." projectName="GeneticAlgoHls" solutionName="solution1" date="2018-12-20T14:53:35.614+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
