design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/piotro/ppcpu_caravel/openlane/dcache,dcache,22_09_10_10_56,flow completed,0h53m39s0ms,0h21m38s0ms,-2.0,1.91,-1,26.42,10545.26,-1,0,0,0,0,0,0,0,420,0,-1,-1,4674777,457039,0.0,-5.33,0.0,-0.12,-1,0.0,-563.59,0.0,-0.97,-1,3186648224.0,0.0,55.78,72.07,34.93,66.81,-1,12885,24424,179,11556,0,0,0,23722,58,7,16,142,990,32,0,10770,10786,10774,11,1388,26448,0,27836,1867393.8303999999,0.055,0.0199,0.00037,0.0695,0.0255,5.53e-07,0.0799,0.0301,7.92e-07,15.14,11.0,90.9090909090909,10,AREA 0,10,50,1,153.6,153.18,0.32,0.3,sky130_fd_sc_hd,4,4
