// Seed: 1473982456
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input supply1 id_2
);
  assign id_1 = id_0;
  wire id_4 = id_4;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5
    , id_26,
    input tri0 id_6,
    input tri id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input wand id_11,
    output wand id_12,
    output uwire id_13,
    output wire id_14,
    output logic id_15,
    input supply0 id_16,
    input tri1 id_17,
    output tri1 id_18,
    input uwire id_19,
    input wand id_20,
    input supply1 id_21,
    output wire id_22,
    input wand id_23,
    input tri0 id_24
);
  always @(1'b0, {{1{id_21}},
    1'b0
  } or posedge 1)
  begin
    id_15 <= 1'd0;
  end
  tri0 id_27 = id_20;
  module_0(
      id_20, id_14, id_10
  );
endmodule
