// Seed: 1044080248
module module_0 (
    output logic id_0
);
  wand id_2, id_3;
  initial id_0 <= id_2;
  logic id_4;
  assign id_2 = -1;
  wire [1 : 1] id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wire id_2,
    output logic id_3,
    input tri1 id_4,
    output uwire id_5,
    input wor id_6,
    input wand id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input supply0 id_11,
    output tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    output logic id_15,
    output tri id_16
);
  initial
    if (1 % 1 / ~-1) @("") id_3 <= 1;
    else id_15 = -1'b0 == 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
endmodule
