##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                      | Frequency: 89.13 MHz  | Target: 0.03 MHz   | 
Clock: Clock_2                      | Frequency: 31.51 MHz  | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 61.77 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock                | Frequency: 59.19 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        3.90417e+007     39030447    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2        Clock_2        625000           593262      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_2        41666.7          30754       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          25478       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08333e+006     1066438     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase             
-------------------  ------------  ---------------------------  
SCL_OLED(0)_PAD:out  25281         CyBUS_CLK(fixed-function):R  
SCL_X(0)_PAD:out     24059         Clock_2:R                    
SCL_Y(0)_PAD:out     25536         Clock_2:R                    
SDA_OLED(0)_PAD:out  24952         CyBUS_CLK(fixed-function):R  
SDA_X(0)_PAD:out     25760         Clock_2:R                    
SDA_Y(0)_PAD:out     24925         Clock_2:R                    
TX_Pin(0)_PAD        31394         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 89.13 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39030447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 39041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  39030447  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell11     2777   5067  39030447  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell11     3350   8417  39030447  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  10720  39030447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 31.51 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_X:bI2C_UDB:Shifter:u0\/clock
Path slack     : 593262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25728
-------------------------------------   ----- 
End-of-path arrival time (ps)           25728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q               macrocell56     1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/main_4          macrocell15    10894  12144  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/q               macrocell15     3350  15494  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell19     4580  20074  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_0\/q       macrocell19     3350  23424  593262  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   2304  25728  593262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                            iocell6         2009   2009  25478  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5129   7138  25478  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10488  25478  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 59.19 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell30     1250   1250  1066438  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      3810   5060  1066438  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8410  1066438  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2295  10705  1066438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_X(0)/fb
Path End       : \I2C_X:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30754p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_X(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_X(0)/fb                         iocell13      1816   1816  30754  RISE       1
\I2C_X:bI2C_UDB:sda_in_reg\/main_0  macrocell51   5587   7403  30754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_reg\/clock_0                        macrocell51         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                            iocell6         2009   2009  25478  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5129   7138  25478  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10488  25478  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_X:bI2C_UDB:Shifter:u0\/clock
Path slack     : 593262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25728
-------------------------------------   ----- 
End-of-path arrival time (ps)           25728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q               macrocell56     1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/main_4          macrocell15    10894  12144  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/q               macrocell15     3350  15494  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell19     4580  20074  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_0\/q       macrocell19     3350  23424  593262  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   2304  25728  593262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell30     1250   1250  1066438  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      3810   5060  1066438  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8410  1066438  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2295  10705  1066438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39030447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 39041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  39030447  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell11     2777   5067  39030447  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell11     3350   8417  39030447  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  10720  39030447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                            iocell6         2009   2009  25478  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5129   7138  25478  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10488  25478  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30136p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                    iocell6       2009   2009  25478  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell34   6012   8021  30136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30136p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                     iocell6       2009   2009  25478  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell43   6012   8021  30136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30136p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                 iocell6       2009   2009  25478  RISE       1
\UART:BUART:rx_last\/main_0  macrocell44   6012   8021  30136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_X(0)/fb
Path End       : \I2C_X:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30754p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_X(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_X(0)/fb                         iocell13      1816   1816  30754  RISE       1
\I2C_X:bI2C_UDB:sda_in_reg\/main_0  macrocell51   5587   7403  30754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_reg\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30984p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                    iocell6       2009   2009  25478  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell37   5164   7173  30984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                     iocell6       2009   2009  25478  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell40   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Pin(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Pin(0)/in_clock                                          iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RX_Pin(0)/fb                     iocell6       2009   2009  25478  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell41   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_Y(0)/fb
Path End       : \I2C_Y:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31629p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_Y(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_Y(0)/fb                         iocell15      1828   1828  31629  RISE       1
\I2C_Y:bI2C_UDB:scl_in_reg\/main_0  macrocell85   4699   6527  31629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_reg\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_Y(0)/fb
Path End       : \I2C_Y:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31629p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_Y(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_Y(0)/fb                         iocell15      1828   1828  31629  RISE       1
\I2C_Y:bI2C_UDB:clk_eq_reg\/main_0  macrocell95   4699   6527  31629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_X(0)/fb
Path End       : \I2C_X:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 31653p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_X(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_X(0)/fb                       iocell13      1816   1816  30754  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_6  macrocell59   4688   6504  31653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_X(0)/fb
Path End       : \I2C_X:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31667p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_X(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_X(0)/fb                         iocell10      1835   1835  31667  RISE       1
\I2C_X:bI2C_UDB:scl_in_reg\/main_0  macrocell61   4654   6489  31667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_reg\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_X(0)/fb
Path End       : \I2C_X:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31667p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_X(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_X(0)/fb                         iocell10      1835   1835  31667  RISE       1
\I2C_X:bI2C_UDB:clk_eq_reg\/main_0  macrocell71   4654   6489  31667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_Y(0)/fb
Path End       : \I2C_Y:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 32176p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_Y(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_Y(0)/fb                         iocell14      1303   1303  32176  RISE       1
\I2C_Y:bI2C_UDB:sda_in_reg\/main_0  macrocell75   4677   5980  32176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_reg\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_Y(0)/fb
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 32176p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_Y(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_Y(0)/fb                       iocell14      1303   1303  32176  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_6  macrocell83   4677   5980  32176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_X:bI2C_UDB:Shifter:u0\/clock
Path slack     : 593262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25728
-------------------------------------   ----- 
End-of-path arrival time (ps)           25728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q               macrocell56     1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/main_4          macrocell15    10894  12144  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/q               macrocell15     3350  15494  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell19     4580  20074  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_0\/q       macrocell19     3350  23424  593262  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell5   2304  25728  593262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_X:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 593771p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27099
-------------------------------------   ----- 
End-of-path arrival time (ps)           27099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q                 macrocell56     1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/main_4            macrocell15    10894  12144  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/q                 macrocell15     3350  15494  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell16     4580  20074  593771  RISE       1
\I2C_X:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell16     3350  23424  593771  RISE       1
\I2C_X:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell6   3675  27099  593771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Y:bI2C_UDB:Shifter:u0\/clock
Path slack     : 593962p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25028
-------------------------------------   ----- 
End-of-path arrival time (ps)           25028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q               macrocell78     1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/main_2          macrocell22    11541  12791  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/q               macrocell22     3350  16141  593962  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     3228  19369  593962  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     3350  22719  593962  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell7   2309  25028  593962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_Y:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 595221p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25649
-------------------------------------   ----- 
End-of-path arrival time (ps)           25649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q                 macrocell78     1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/main_2            macrocell22    11541  12791  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/q                 macrocell22     3350  16141  593962  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell23     3228  19369  595221  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell23     3350  22719  595221  RISE       1
\I2C_Y:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell8   2930  25649  595221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_2\/clock_0
Path slack     : 598783p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22707
-------------------------------------   ----- 
End-of-path arrival time (ps)           22707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q             macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:m_state_2_split\/main_8  macrocell48  15816  17066  598783  RISE       1
\I2C_Y:bI2C_UDB:m_state_2_split\/q       macrocell48   3350  20416  598783  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/main_5        macrocell78   2291  22707  598783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_X:bI2C_UDB:Shifter:u0\/clock
Path slack     : 599827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19163
-------------------------------------   ----- 
End-of-path arrival time (ps)           19163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q               macrocell56     1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell18     8326   9576  599827  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/q       macrocell18     3350  12926  599827  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell5   6237  19163  599827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 600142p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21348
-------------------------------------   ----- 
End-of-path arrival time (ps)           21348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q               macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell18   8326   9576  599827  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/q       macrocell18   3350  12926  599827  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/main_0       macrocell67   8422  21348  600142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_X:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_X:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 600196p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20674
-------------------------------------   ----- 
End-of-path arrival time (ps)           20674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  600196  RISE       1
\I2C_X:bI2C_UDB:cs_addr_clkgen_0\/main_0      macrocell17    11426  15006  600196  RISE       1
\I2C_X:bI2C_UDB:cs_addr_clkgen_0\/q           macrocell17     3350  18356  600196  RISE       1
\I2C_X:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0   datapathcell6   2317  20674  600196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_Y:bI2C_UDB:Shifter:u0\/clock
Path slack     : 600228p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18762
-------------------------------------   ----- 
End-of-path arrival time (ps)           18762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q               macrocell80     1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell25     9395  10645  600228  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/q       macrocell25     3350  13995  600228  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell7   4767  18762  600228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:status_0\/clock_0
Path slack     : 601284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20206
-------------------------------------   ----- 
End-of-path arrival time (ps)           20206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q               macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell25   9395  10645  600228  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/q       macrocell25   3350  13995  600228  RISE       1
\I2C_Y:bI2C_UDB:status_0\/main_1           macrocell84   6211  20206  601284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 601416p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20074
-------------------------------------   ----- 
End-of-path arrival time (ps)           20074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q            macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/main_4       macrocell15  10894  12144  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/q            macrocell15   3350  15494  593262  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell66   4580  20074  601416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_X:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:m_state_4\/clock_0
Path slack     : 601742p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19748
-------------------------------------   ----- 
End-of-path arrival time (ps)           19748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  600196  RISE       1
\I2C_X:bI2C_UDB:m_state_4_split\/main_3       macrocell1     10521  14101  601742  RISE       1
\I2C_X:bI2C_UDB:m_state_4_split\/q            macrocell1      3350  17451  601742  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/main_6             macrocell52     2297  19748  601742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_Y:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 601867p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19003
-------------------------------------   ----- 
End-of-path arrival time (ps)           19003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q                 macrocell78     1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell24    12110  13360  601867  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell24     3350  16710  601867  RISE       1
\I2C_Y:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell8   2293  19003  601867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 602121p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19369
-------------------------------------   ----- 
End-of-path arrival time (ps)           19369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q            macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/main_2       macrocell22  11541  12791  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/q            macrocell22   3350  16141  593962  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell90   3228  19369  602121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 602181p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19309
-------------------------------------   ----- 
End-of-path arrival time (ps)           19309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q               macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell25   9395  10645  600228  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/q       macrocell25   3350  13995  600228  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/main_0       macrocell91   5314  19309  602181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:Net_643_3\/main_8
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 603048p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18442
-------------------------------------   ----- 
End-of-path arrival time (ps)           18442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q       macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/main_2  macrocell22  11541  12791  593962  RISE       1
\I2C_Y:bI2C_UDB:cnt_reset\/q       macrocell22   3350  16141  593962  RISE       1
\I2C_Y:Net_643_3\/main_8           macrocell96   2301  18442  603048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 603075p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18415
-------------------------------------   ----- 
End-of-path arrival time (ps)           18415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q               macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_0_split\/main_9  macrocell42  10145  11395  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_0_split\/q       macrocell42   3350  14745  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_8        macrocell80   3670  18415  603075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:Net_643_3\/main_8
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 603076p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18414
-------------------------------------   ----- 
End-of-path arrival time (ps)           18414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q       macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/main_4  macrocell15  10894  12144  593262  RISE       1
\I2C_X:bI2C_UDB:cnt_reset\/q       macrocell15   3350  15494  593262  RISE       1
\I2C_X:Net_643_3\/main_8           macrocell72   2920  18414  603076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_X:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:m_state_2\/clock_0
Path slack     : 603102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18388
-------------------------------------   ----- 
End-of-path arrival time (ps)           18388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  600196  RISE       1
\I2C_X:bI2C_UDB:m_state_2_split\/main_3       macrocell92     9173  12753  603102  RISE       1
\I2C_X:bI2C_UDB:m_state_2_split\/q            macrocell92     3350  16103  603102  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/main_5             macrocell54     2285  18388  603102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 603189p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18301
-------------------------------------   ----- 
End-of-path arrival time (ps)           18301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q               macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell25   9395  10645  600228  RISE       1
\I2C_Y:bI2C_UDB:cs_addr_shifter_1\/q       macrocell25   3350  13995  600228  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_1           macrocell81   4306  18301  603189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 603314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18176
-------------------------------------   ----- 
End-of-path arrival time (ps)           18176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q               macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell18   8326   9576  599827  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/q       macrocell18   3350  12926  599827  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_1           macrocell57   5251  18176  603314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:status_0\/clock_0
Path slack     : 603314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18176
-------------------------------------   ----- 
End-of-path arrival time (ps)           18176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q               macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell18   8326   9576  599827  RISE       1
\I2C_X:bI2C_UDB:cs_addr_shifter_1\/q       macrocell18   3350  12926  599827  RISE       1
\I2C_X:bI2C_UDB:status_0\/main_1           macrocell60   5251  18176  603314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:status_2\/clock_0
Path slack     : 603453p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18037
-------------------------------------   ----- 
End-of-path arrival time (ps)           18037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q      macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:status_2\/main_5  macrocell82  16787  18037  603453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 603839p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17651
-------------------------------------   ----- 
End-of-path arrival time (ps)           17651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:lost_arb_reg\/q           macrocell67   1250   1250  603474  RISE       1
\I2C_X:bI2C_UDB:m_state_0_split\/main_11  macrocell68  10128  11378  603839  RISE       1
\I2C_X:bI2C_UDB:m_state_0_split\/q        macrocell68   3350  14728  603839  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_8         macrocell56   2923  17651  603839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_4\/clock_0
Path slack     : 604029p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17461
-------------------------------------   ----- 
End-of-path arrival time (ps)           17461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q             macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:m_state_4_split\/main_8  macrocell49   9936  11186  604029  RISE       1
\I2C_Y:bI2C_UDB:m_state_4_split\/q       macrocell49   3350  14536  604029  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/main_6        macrocell76   2925  17461  604029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 608130p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13360
-------------------------------------   ----- 
End-of-path arrival time (ps)           13360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q       macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_3  macrocell80  12110  13360  608130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:status_0\/clock_0
Path slack     : 608145p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13345
-------------------------------------   ----- 
End-of-path arrival time (ps)           13345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q      macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:status_0\/main_4  macrocell84  12095  13345  608145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:Net_643_3\/main_3
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 608145p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13345
-------------------------------------   ----- 
End-of-path arrival time (ps)           13345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q  macrocell78   1250   1250  593962  RISE       1
\I2C_Y:Net_643_3\/main_3      macrocell96  12095  13345  608145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:m_state_4\/clock_0
Path slack     : 608392p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13098
-------------------------------------   ----- 
End-of-path arrival time (ps)           13098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q       macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/main_4  macrocell52  11848  13098  608392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:sda_x_wire\/main_7
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 608392p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13098
-------------------------------------   ----- 
End-of-path arrival time (ps)           13098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q  macrocell56   1250   1250  593262  RISE       1
\I2C_X:sda_x_wire\/main_7     macrocell73  11848  13098  608392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_X:sda_x_wire\/main_9
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 608544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:lost_arb_reg\/q  macrocell67   1250   1250  603474  RISE       1
\I2C_X:sda_x_wire\/main_9        macrocell73  11696  12946  608544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 608699p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12791
-------------------------------------   ----- 
End-of-path arrival time (ps)           12791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q      macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_3  macrocell83  11541  12791  608699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:status_2\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q      macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:status_2\/main_4  macrocell82  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609385p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12105
-------------------------------------   ----- 
End-of-path arrival time (ps)           12105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q       macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_5  macrocell79  10855  12105  609385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q         macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_9  macrocell77  10284  11534  609956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609965p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11525
-------------------------------------   ----- 
End-of-path arrival time (ps)           11525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q         macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_6  macrocell79  10275  11525  609965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:m_state_2\/clock_0
Path slack     : 610179p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q         macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/main_3  macrocell54  10061  11311  610179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:status_0\/clock_0
Path slack     : 610302p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11188
-------------------------------------   ----- 
End-of-path arrival time (ps)           11188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q      macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:status_0\/main_5  macrocell84   9938  11188  610302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:Net_643_3\/main_4
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 610302p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11188
-------------------------------------   ----- 
End-of-path arrival time (ps)           11188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q  macrocell79   1250   1250  596124  RISE       1
\I2C_Y:Net_643_3\/main_4      macrocell96   9938  11188  610302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_4\/clock_0
Path slack     : 610379p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q       macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/main_2  macrocell76   9861  11111  610379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:sda_x_wire\/main_5
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 610379p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q  macrocell78   1250   1250  593962  RISE       1
\I2C_Y:sda_x_wire\/main_5     macrocell97   9861  11111  610379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 610399p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11091
-------------------------------------   ----- 
End-of-path arrival time (ps)           11091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q      macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_4  macrocell81   9841  11091  610399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 610639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10851
-------------------------------------   ----- 
End-of-path arrival time (ps)           10851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q      macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_5  macrocell81   9601  10851  610639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 610648p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q              macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell93   9592  10842  610648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:sda_x_wire\/main_4
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 610660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q  macrocell77   1250   1250  597665  RISE       1
\I2C_Y:sda_x_wire\/main_4     macrocell97   9580  10830  610660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q              macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell69   9507  10757  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:status_0\/clock_0
Path slack     : 610788p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q      macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:status_0\/main_3  macrocell84   9452  10702  610788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:Net_643_3\/main_2
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 610788p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q  macrocell77   1250   1250  597665  RISE       1
\I2C_Y:Net_643_3\/main_2      macrocell96   9452  10702  610788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_2\/clock_0
Path slack     : 610818p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q         macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/main_3  macrocell78   9422  10672  610818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:status_2\/clock_0
Path slack     : 610818p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10672
-------------------------------------   ----- 
End-of-path arrival time (ps)           10672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q        macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:status_2\/main_6  macrocell82   9422  10672  610818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610845p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q       macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_8  macrocell77   9395  10645  610845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 610861p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q      macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_4  macrocell83   9379  10629  610861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 610951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q       macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_1  macrocell56   9289  10539  610951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 610951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q      macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_1  macrocell59   9289  10539  610951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q         macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/main_5  macrocell52   9077  10327  611163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:sda_x_wire\/main_8
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 611163p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q  macrocell74   1250   1250  605086  RISE       1
\I2C_X:sda_x_wire\/main_8   macrocell73   9077  10327  611163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 611235p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q      macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_3  macrocell81   9005  10255  611235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611249p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q       macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_4  macrocell80   8991  10241  611249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 611285p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q      macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_3  macrocell57   8955  10205  611285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:status_0\/clock_0
Path slack     : 611285p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q      macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:status_0\/main_3  macrocell60   8955  10205  611285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611339p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q       macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_6  macrocell77   8901  10151  611339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10139
-------------------------------------   ----- 
End-of-path arrival time (ps)           10139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q       macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_3  macrocell79   8889  10139  611351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 611454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10036
-------------------------------------   ----- 
End-of-path arrival time (ps)           10036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q            macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/main_1  macrocell67   8786  10036  611454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q       macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/main_1  macrocell54   8765  10015  611475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611510p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  600196  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_0             macrocell56     6400   9980  611510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_X:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_X:bI2C_UDB:StsReg\/clock
Path slack     : 611571p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12929
-------------------------------------   ----- 
End-of-path arrival time (ps)           12929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:scl_in_last_reg\/q  macrocell62    1250   1250  600987  RISE       1
\I2C_X:bI2C_UDB:status_5\/main_1    macrocell13    5440   6690  611571  RISE       1
\I2C_X:bI2C_UDB:status_5\/q         macrocell13    3350  10040  611571  RISE       1
\I2C_X:bI2C_UDB:StsReg\/status_5    statusicell4   2889  12929  611571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:StsReg\/clock                              statusicell4        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q       macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/main_3  macrocell76   8393   9643  611847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:sda_x_wire\/main_6
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 611847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q  macrocell79   1250   1250  596124  RISE       1
\I2C_Y:sda_x_wire\/main_6     macrocell97   8393   9643  611847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9624
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q       macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_1  macrocell55   8374   9624  611866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:status_2\/clock_0
Path slack     : 611869p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q      macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:status_2\/main_1  macrocell58   8371   9621  611869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611914p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9576
-------------------------------------   ---- 
End-of-path arrival time (ps)           9576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q       macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_8  macrocell53   8326   9576  611914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:status_2\/clock_0
Path slack     : 611928p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9562
-------------------------------------   ---- 
End-of-path arrival time (ps)           9562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q      macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:status_2\/main_5  macrocell58   8312   9562  611928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9559
-------------------------------------   ---- 
End-of-path arrival time (ps)           9559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q       macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_5  macrocell55   8309   9559  611931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612018p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q  macrocell90   1250   1250  602100  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/main_4  macrocell78   8222   9472  612018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_X:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 612127p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/q       macrocell66   1250   1250  597421  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell69   8113   9363  612127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612200p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q       macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/main_1  macrocell78   8040   9290  612200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:status_2\/clock_0
Path slack     : 612200p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q      macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:status_2\/main_2  macrocell82   8040   9290  612200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:status_2\/clock_0
Path slack     : 612203p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q      macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:status_2\/main_3  macrocell58   8037   9287  612203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:Net_643_3\/main_2
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 612231p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9259
-------------------------------------   ---- 
End-of-path arrival time (ps)           9259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q  macrocell53   1250   1250  595391  RISE       1
\I2C_X:Net_643_3\/main_2      macrocell72   8009   9259  612231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:sda_x_wire\/main_4
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 612279p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q  macrocell53   1250   1250  595391  RISE       1
\I2C_X:sda_x_wire\/main_4     macrocell73   7961   9211  612279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612390p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q       macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_2  macrocell80   7850   9100  612390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 612402p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q      macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_2  macrocell83   7838   9088  612402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 612492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8998
-------------------------------------   ---- 
End-of-path arrival time (ps)           8998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q            macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/main_1  macrocell91   7748   8998  612492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 612492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8998
-------------------------------------   ---- 
End-of-path arrival time (ps)           8998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q            macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/main_5  macrocell94   7748   8998  612492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 612502p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q        macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_7  macrocell81   7738   8988  612502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 612502p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q              macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell90   7738   8988  612502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612567p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8923
-------------------------------------   ---- 
End-of-path arrival time (ps)           8923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q       macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_4  macrocell53   7673   8923  612567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:lost_arb_reg\/q     macrocell91   1250   1250  605671  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_11  macrocell77   7672   8922  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q      macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_6  macrocell57   7672   8922  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612626p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q       macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/main_3  macrocell52   7614   8864  612626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:sda_x_wire\/main_6
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 612626p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q  macrocell55   1250   1250  595748  RISE       1
\I2C_X:sda_x_wire\/main_6     macrocell73   7614   8864  612626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q         macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/main_5  macrocell76   7596   8846  612644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:sda_x_wire\/main_8
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 612644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q  macrocell98   1250   1250  603075  RISE       1
\I2C_Y:sda_x_wire\/main_8   macrocell97   7596   8846  612644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612731p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q       macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_5  macrocell80   7509   8759  612731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q      macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_5  macrocell83   7505   8755  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612763p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8727
-------------------------------------   ---- 
End-of-path arrival time (ps)           8727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q       macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_6  macrocell53   7477   8727  612763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612780p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8710
-------------------------------------   ---- 
End-of-path arrival time (ps)           8710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q       macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/main_0  macrocell78   7460   8710  612780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:status_2\/clock_0
Path slack     : 612780p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8710
-------------------------------------   ---- 
End-of-path arrival time (ps)           8710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q      macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:status_2\/main_1  macrocell82   7460   8710  612780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613056p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8434
-------------------------------------   ---- 
End-of-path arrival time (ps)           8434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/q  macrocell66   1250   1250  597421  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_7  macrocell56   7184   8434  613056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 613056p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8434
-------------------------------------   ---- 
End-of-path arrival time (ps)           8434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/q  macrocell66   1250   1250  597421  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_8   macrocell59   7184   8434  613056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  602550  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_3             macrocell77     4743   8323  613167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613180p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  602550  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_0             macrocell79     4730   8310  613180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613227p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8263
-------------------------------------   ---- 
End-of-path arrival time (ps)           8263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q       macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_3  macrocell55   7013   8263  613227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613274p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:lost_arb_reg\/q     macrocell67   1250   1250  603474  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_11  macrocell53   6966   8216  613274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613326p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q         macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_9  macrocell53   6914   8164  613326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:status_2\/clock_0
Path slack     : 613340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q        macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:status_2\/main_6  macrocell58   6900   8150  613340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 613340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q              macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell66   6900   8150  613340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Y:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613392p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell4   1210   1210  606903  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/main_0           macrocell76    6888   8098  613392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Y:sda_x_wire\/main_1
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 613392p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell4   1210   1210  606903  RISE       1
\I2C_Y:sda_x_wire\/main_1                   macrocell97    6888   8098  613392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Y:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_Y:bI2C_UDB:StsReg\/clock
Path slack     : 613414p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11086
-------------------------------------   ----- 
End-of-path arrival time (ps)           11086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_reg\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:scl_in_reg\/q     macrocell85    1250   1250  602574  RISE       1
\I2C_Y:bI2C_UDB:status_5\/main_0  macrocell20    3582   4832  613414  RISE       1
\I2C_Y:bI2C_UDB:status_5\/q       macrocell20    3350   8182  613414  RISE       1
\I2C_Y:bI2C_UDB:StsReg\/status_5  statusicell5   2905  11086  613414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:StsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613483p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q       macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/main_4  macrocell76   6757   8007  613483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:sda_x_wire\/main_7
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 613483p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q  macrocell80   1250   1250  597998  RISE       1
\I2C_Y:sda_x_wire\/main_7     macrocell97   6757   8007  613483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Y:sda_x_wire\/main_9
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 613493p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7997
-------------------------------------   ---- 
End-of-path arrival time (ps)           7997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:lost_arb_reg\/q  macrocell91   1250   1250  605671  RISE       1
\I2C_Y:sda_x_wire\/main_9        macrocell97   6747   7997  613493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_X:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:m_state_2\/clock_0
Path slack     : 613505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7985
-------------------------------------   ---- 
End-of-path arrival time (ps)           7985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/q  macrocell66   1250   1250  597421  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/main_4  macrocell54   6735   7985  613505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  600196  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_3             macrocell53     4366   7946  613544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613545p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  600196  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_0             macrocell55     4365   7945  613545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q       macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_5  macrocell56   6596   7846  613644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 613644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q      macrocell56   1250   1250  593262  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_5  macrocell59   6596   7846  613644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:Net_643_3\/main_6
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 613656p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q  macrocell74   1250   1250  605086  RISE       1
\I2C_X:Net_643_3\/main_6    macrocell72   6584   7834  613656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 613671p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q        macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_7  macrocell57   6569   7819  613671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:status_0\/clock_0
Path slack     : 613671p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q        macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:status_0\/main_6  macrocell60   6569   7819  613671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_0\/q
Path End       : \I2C_X:Net_643_3\/main_5
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 613712p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_0\/q  macrocell56   1250   1250  593262  RISE       1
\I2C_X:Net_643_3\/main_5      macrocell72   6528   7778  613712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 613723p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q      macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_5  macrocell57   6517   7767  613723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:status_0\/clock_0
Path slack     : 613723p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q      macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:status_0\/main_5  macrocell60   6517   7767  613723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613891p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q         macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_6  macrocell55   6349   7599  613891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Y:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q       macrocell90   1250   1250  602100  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell93   6319   7569  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:Net_643_3\/main_3
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 613941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q  macrocell54   1250   1250  600414  RISE       1
\I2C_X:Net_643_3\/main_3      macrocell72   6299   7549  613941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_X:Net_643_3\/main_7
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 613974p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/q  macrocell66   1250   1250  597421  RISE       1
\I2C_X:Net_643_3\/main_7           macrocell72   6266   7516  613974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 614046p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q      macrocell80   1250   1250  597998  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_6  macrocell81   6194   7444  614046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614386p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q   macrocell90   1250   1250  602100  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_10  macrocell77   5854   7104  614386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 614402p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q  macrocell90   1250   1250  602100  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_7  macrocell79   5838   7088  614402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_X:sda_x_wire\/main_2
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 614571p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6919
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Shifter:u0\/so_comb  datapathcell5   2520   2520  614571  RISE       1
\I2C_X:sda_x_wire\/main_2            macrocell73     4399   6919  614571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614641p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6849
-------------------------------------   ---- 
End-of-path arrival time (ps)           6849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3   1210   1210  609057  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_1           macrocell53    5639   6849  614641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q       macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_4  macrocell77   5582   6832  614658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 614671p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q       macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_1  macrocell79   5569   6819  614671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:Net_643_3\/main_4
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 614719p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q  macrocell55   1250   1250  595748  RISE       1
\I2C_X:Net_643_3\/main_4      macrocell72   5521   6771  614719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_X:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 614800p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:scl_in_last_reg\/q    macrocell62   1250   1250  600987  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/main_1  macrocell70   5440   6690  614800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614837p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q       macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_3  macrocell56   5403   6653  614837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 614837p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q      macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_3  macrocell59   5403   6653  614837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 614904p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q      macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_4  macrocell57   5336   6586  614904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:status_0\/clock_0
Path slack     : 614904p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q      macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:status_0\/main_4  macrocell60   5336   6586  614904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615011p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  602550  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_0             macrocell80     2899   6479  615011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Y:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 615151p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:lost_arb_reg\/q       macrocell91   1250   1250  605671  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/main_2  macrocell91   5089   6339  615151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615255p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell4   1210   1210  607682  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_0           macrocell77    5025   6235  615255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_X:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 615336p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_reg\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:scl_in_reg\/q            macrocell61   1250   1250  599252  RISE       1
\I2C_X:bI2C_UDB:scl_in_last_reg\/main_0  macrocell62   4904   6154  615336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_X:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 615387p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_reg\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:sda_in_reg\/q            macrocell51   1250   1250  615387  RISE       1
\I2C_X:bI2C_UDB:sda_in_last_reg\/main_0  macrocell64   4853   6103  615387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:Net_643_3\/main_1
Capture Clock  : \I2C_X:Net_643_3\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q  macrocell52   1250   1250  599446  RISE       1
\I2C_X:Net_643_3\/main_1      macrocell72   4716   5966  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 615530p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell6   2290   2290  607375  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell66     3670   5960  615530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615530p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q       macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/main_0  macrocell54   4710   5960  615530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615571p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell4   1210   1210  606759  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_1           macrocell77    4709   5919  615571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 615591p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q      macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_2  macrocell57   4649   5899  615591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:status_0\/clock_0
Path slack     : 615591p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q      macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:status_0\/main_2  macrocell60   4649   5899  615591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_X:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 615725p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:scl_in_last_reg\/q        macrocell62   1250   1250  600987  RISE       1
\I2C_X:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell63   4515   5765  615725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell63         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Y:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_Y:bI2C_UDB:Shifter:u0\/clock
Path slack     : 615793p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_reg\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:sda_in_reg\/q         macrocell75     1250   1250  615793  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/route_si  datapathcell7   4457   5707  615793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615944p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5546
-------------------------------------   ---- 
End-of-path arrival time (ps)           5546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q       macrocell52   1250   1250  599446  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/main_1  macrocell52   4296   5546  615944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_4\/q
Path End       : \I2C_X:sda_x_wire\/main_3
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 615944p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5546
-------------------------------------   ---- 
End-of-path arrival time (ps)           5546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_4\/q  macrocell52   1250   1250  599446  RISE       1
\I2C_X:sda_x_wire\/main_3     macrocell73   4296   5546  615944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Y:Net_643_3\/main_5
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 615958p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_0\/q  macrocell80   1250   1250  597998  RISE       1
\I2C_Y:Net_643_3\/main_5      macrocell96   4282   5532  615958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_X:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615979p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_reg\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:scl_in_reg\/q         macrocell61   1250   1250  599252  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/main_0  macrocell70   4261   5511  615979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_X:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_X:bI2C_UDB:Shifter:u0\/clock
Path slack     : 616074p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_reg\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:sda_in_reg\/q         macrocell51     1250   1250  615387  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/route_si  datapathcell5   4176   5426  616074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:Shifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616087p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3   1210   1210  609604  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_0           macrocell53    4193   5403  616087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:Net_643_3\/q
Path End       : \I2C_Y:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:Net_643_3\/q                 macrocell96   1250   1250  601406  RISE       1
\I2C_Y:bI2C_UDB:clk_eq_reg\/main_1  macrocell95   4085   5335  616155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q       macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_4  macrocell56   3976   5226  616264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 616264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q      macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_4  macrocell59   3976   5226  616264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616270p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell8   2290   2290  608111  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell90     2930   5220  616270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616287p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q       macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_5  macrocell77   3953   5203  616287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616333p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_3\/q       macrocell77   1250   1250  597665  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_2  macrocell79   3907   5157  616333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:status_2\/q
Path End       : \I2C_X:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:status_2\/clock_0
Path slack     : 616335p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:status_2\/q       macrocell58   1250   1250  616335  RISE       1
\I2C_X:bI2C_UDB:status_2\/main_0  macrocell58   3905   5155  616335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Y:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 616365p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_reg\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:sda_in_reg\/q            macrocell75   1250   1250  615793  RISE       1
\I2C_Y:bI2C_UDB:sda_in_last_reg\/main_0  macrocell88   3875   5125  616365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616416p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q       macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_1  macrocell80   3824   5074  616416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 616427p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q      macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_1  macrocell83   3813   5063  616427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:status_0\/clock_0
Path slack     : 616438p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q      macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:status_0\/main_2  macrocell84   3802   5052  616438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:Net_643_3\/main_1
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 616438p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q  macrocell76   1250   1250  601690  RISE       1
\I2C_Y:Net_643_3\/main_1      macrocell96   3802   5052  616438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:sda_x_wire\/q
Path End       : \I2C_X:sda_x_wire\/main_0
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 616450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:sda_x_wire\/q       macrocell73   1250   1250  616450  RISE       1
\I2C_X:sda_x_wire\/main_0  macrocell73   3790   5040  616450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:sda_x_wire\/q
Path End       : \I2C_Y:sda_x_wire\/main_0
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 616473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:sda_x_wire\/q       macrocell97   1250   1250  616473  RISE       1
\I2C_Y:sda_x_wire\/main_0  macrocell97   3767   5017  616473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616498p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q       macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/main_2  macrocell54   3742   4992  616498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q       macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_2  macrocell56   3735   4985  616505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 616505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q      macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_2  macrocell59   3735   4985  616505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q       macrocell54   1250   1250  600414  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/main_2  macrocell52   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_2\/q
Path End       : \I2C_X:sda_x_wire\/main_5
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 616507p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_2\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_2\/q  macrocell54   1250   1250  600414  RISE       1
\I2C_X:sda_x_wire\/main_5     macrocell73   3733   4983  616507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:Net_643_3\/q
Path End       : \I2C_X:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_X:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:Net_643_3\/clock_0                                  macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:Net_643_3\/q                 macrocell72   1250   1250  601262  RISE       1
\I2C_X:bI2C_UDB:clk_eq_reg\/main_1  macrocell71   3712   4962  616528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616599p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3   1210   1210  611753  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_2           macrocell53    3681   4891  616599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_Y:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:m_reset\/clock_0
Path slack     : 616627p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell4   1210   1210  616627  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/main_0             macrocell98    3653   4863  616627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q       macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/main_2  macrocell78   3610   4860  616630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Y:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:status_2\/clock_0
Path slack     : 616630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_2\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_2\/q      macrocell78   1250   1250  593962  RISE       1
\I2C_Y:bI2C_UDB:status_2\/main_3  macrocell82   3610   4860  616630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Y:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_reg\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:scl_in_reg\/q         macrocell85   1250   1250  602574  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/main_0  macrocell94   3582   4832  616658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_Y:sda_x_wire\/main_2
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 616667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:Shifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:Shifter:u0\/so_comb  datapathcell7   2520   2520  616667  RISE       1
\I2C_Y:sda_x_wire\/main_2            macrocell97     2303   4823  616667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_X:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 616754p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:lost_arb_reg\/q       macrocell67   1250   1250  603474  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/main_2  macrocell67   3486   4736  616754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616809p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q  macrocell90   1250   1250  602100  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_7  macrocell80   3431   4681  616809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 616837p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q  macrocell90   1250   1250  602100  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_8   macrocell83   3403   4653  616837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell4   1210   1210  611363  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_2           macrocell77    3424   4634  616856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_X:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616903p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  611274  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/main_0           macrocell52    3377   4587  616903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_4\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_X:sda_x_wire\/main_1
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 616903p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  611274  RISE       1
\I2C_X:sda_x_wire\/main_1                   macrocell73    3377   4587  616903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:status_2\/q
Path End       : \I2C_Y:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:status_2\/clock_0
Path slack     : 616961p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:status_2\/q       macrocell82   1250   1250  616961  RISE       1
\I2C_Y:bI2C_UDB:status_2\/main_0  macrocell82   3279   4529  616961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Y:Net_643_3\/main_7
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 616993p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc1_reg\/q  macrocell90   1250   1250  602100  RISE       1
\I2C_Y:Net_643_3\/main_7           macrocell96   3247   4497  616993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_X:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_X:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617015p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:sda_in_last_reg\/q    macrocell64   1250   1250  613786  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/main_3  macrocell70   3225   4475  617015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Y:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:scl_in_last_reg\/q        macrocell86   1250   1250  603199  RISE       1
\I2C_Y:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell87   3220   4470  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Y:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:scl_in_last_reg\/q    macrocell86   1250   1250  603199  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/main_1  macrocell94   3220   4470  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:status_3\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 617021p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:status_3\/q       macrocell81   1250   1250  617021  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_0  macrocell81   3219   4469  617021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617022p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q       macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_2  macrocell55   3218   4468  617022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:status_2\/clock_0
Path slack     : 617024p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q      macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:status_2\/main_2  macrocell58   3216   4466  617024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_3\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617031p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_3\/q       macrocell53   1250   1250  595391  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_5  macrocell53   3209   4459  617031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:status_1\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 617070p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:status_1\/q       macrocell59   1250   1250  617070  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_0  macrocell59   3170   4420  617070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 617139p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q        macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_7  macrocell83   3101   4351  617139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617142p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q         macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/main_6  macrocell80   3098   4348  617142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_0\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617173p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q       macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_7  macrocell53   3067   4317  617173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:status_2\/clock_0
Path slack     : 617176p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q      macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:status_2\/main_4  macrocell58   3064   4314  617176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_2\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:status_0\/clock_0
Path slack     : 617291p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q        macrocell98   1250   1250  603075  RISE       1
\I2C_Y:bI2C_UDB:status_0\/main_6  macrocell84   2949   4199  617291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_reset\/q
Path End       : \I2C_Y:Net_643_3\/main_6
Capture Clock  : \I2C_Y:Net_643_3\/clock_0
Path slack     : 617291p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_reset\/clock_0                           macrocell98         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_reset\/q  macrocell98   1250   1250  603075  RISE       1
\I2C_Y:Net_643_3\/main_6    macrocell96   2949   4199  617291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:Net_643_3\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_state_1\/q
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617303p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_state_1\/q       macrocell55   1250   1250  595748  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_4  macrocell55   2937   4187  617303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_X:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_X:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617304p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/q  macrocell66   1250   1250  597421  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/main_7  macrocell55   2936   4186  617304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_1\/clock_0                         macrocell55         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_X:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_X:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617304p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc1_reg\/q   macrocell66   1250   1250  597421  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/main_10  macrocell53   2936   4186  617304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_3\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_X:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_X:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617307p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:scl_in_last2_reg\/q   macrocell63   1250   1250  614078  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/main_2  macrocell70   2933   4183  617307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Y:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 617309p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_reg\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:scl_in_reg\/q            macrocell85   1250   1250  602574  RISE       1
\I2C_Y:bI2C_UDB:scl_in_last_reg\/main_0  macrocell86   2931   4181  617309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell86         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q       macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/main_7  macrocell77   2926   4176  617314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_3\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617314p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_1\/q       macrocell79   1250   1250  596124  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/main_4  macrocell79   2926   4176  617314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_1\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_X:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_X:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617315p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:sda_in_last2_reg\/q   macrocell65   1250   1250  614086  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/main_4  macrocell70   2925   4175  617315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_Y:sda_x_wire\/main_10
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:clkgen_tc2_reg\/q  macrocell93   1250   1250  617318  RISE       1
\I2C_Y:sda_x_wire\/main_10         macrocell97   2922   4172  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_X:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:m_reset\/clock_0
Path slack     : 617335p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3   1210   1210  617335  RISE       1
\I2C_X:bI2C_UDB:m_reset\/main_0             macrocell74    2945   4155  617335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Y:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:sda_in_last_reg\/q    macrocell88   1250   1250  614198  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/main_3  macrocell94   2797   4047  617443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q         macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/main_6  macrocell56   2791   4041  617449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_state_0\/clock_0                         macrocell56         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_X:bI2C_UDB:status_1\/clock_0
Path slack     : 617449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q        macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:status_1\/main_7  macrocell59   2791   4041  617449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_1\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Y:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:sda_in_last_reg\/q        macrocell88   1250   1250  614198  RISE       1
\I2C_Y:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell89   2779   4029  617461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:m_reset\/q
Path End       : \I2C_X:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_X:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617465p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:m_reset\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:m_reset\/q            macrocell74   1250   1250  605086  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/main_5  macrocell70   2775   4025  617465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:status_3\/q
Path End       : \I2C_X:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:status_3\/clock_0
Path slack     : 617610p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:status_3\/q       macrocell57   1250   1250  617610  RISE       1
\I2C_X:bI2C_UDB:status_3\/main_0  macrocell57   2630   3880  617610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_3\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:status_3\/clock_0
Path slack     : 617656p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q      macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:status_3\/main_2  macrocell81   2584   3834  617656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_Y:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617656p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q       macrocell76   1250   1250  601690  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/main_1  macrocell76   2584   3834  617656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Y:sda_x_wire\/main_3
Capture Clock  : \I2C_Y:sda_x_wire\/clock_0
Path slack     : 617656p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:m_state_4\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:m_state_4\/q  macrocell76   1250   1250  601690  RISE       1
\I2C_Y:sda_x_wire\/main_3     macrocell97   2584   3834  617656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:sda_x_wire\/clock_0                                 macrocell97         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_Y:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:sda_in_last2_reg\/q   macrocell89   1250   1250  614675  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/main_4  macrocell94   2320   3570  617920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_X:sda_x_wire\/main_10
Capture Clock  : \I2C_X:sda_x_wire\/clock_0
Path slack     : 617921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:clkgen_tc2_reg\/q  macrocell69   1250   1250  617921  RISE       1
\I2C_X:sda_x_wire\/main_10         macrocell73   2319   3569  617921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:sda_x_wire\/clock_0                                 macrocell73         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_X:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_X:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617930p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:bus_busy_reg\/q       macrocell70   1250   1250  617930  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/main_6  macrocell70   2310   3560  617930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_Y:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617930p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:scl_in_last2_reg\/q   macrocell87   1250   1250  614685  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/main_2  macrocell94   2310   3560  617930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_Y:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617937p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:bus_busy_reg\/q       macrocell94   1250   1250  617937  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/main_6  macrocell94   2303   3553  617937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_X:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:sda_in_last_reg\/q        macrocell64   1250   1250  613786  RISE       1
\I2C_X:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell65   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:status_1\/q
Path End       : \I2C_Y:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:status_1\/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:status_1\/q       macrocell83   1250   1250  617941  RISE       1
\I2C_Y:bI2C_UDB:status_1\/main_0  macrocell83   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_1\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_X:bI2C_UDB:status_0\/q
Path End       : \I2C_X:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_X:bI2C_UDB:status_0\/clock_0
Path slack     : 617944p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_X:bI2C_UDB:status_0\/q       macrocell60   1250   1250  617944  RISE       1
\I2C_X:bI2C_UDB:status_0\/main_0  macrocell60   2296   3546  617944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_X:bI2C_UDB:status_0\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Y:bI2C_UDB:status_0\/q
Path End       : \I2C_Y:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_Y:bI2C_UDB:status_0\/clock_0
Path slack     : 617948p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   625000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_Y:bI2C_UDB:status_0\/q       macrocell84   1250   1250  617948  RISE       1
\I2C_Y:bI2C_UDB:status_0\/main_0  macrocell84   2292   3542  617948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Y:bI2C_UDB:status_0\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell30     1250   1250  1066438  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      3810   5060  1066438  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   8410  1066438  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2295  10705  1066438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067914p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell37   1250   1250  1067914  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell6    3146   4396  1067914  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350   7746  1067914  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  10059  1067914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1068903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13930
-------------------------------------   ----- 
End-of-path arrival time (ps)           13930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068903  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      4677   8257  1068903  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  11607  1068903  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2323  13930  1068903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1069624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069624  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2234   5814  1069624  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350   9164  1069624  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    4046  13209  1069624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8257
-------------------------------------   ---- 
End-of-path arrival time (ps)           8257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068903  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell30     4677   8257  1071566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell41   1250   1250  1068759  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell34   6440   7690  1072134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell41   1250   1250  1068759  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell43   6440   7690  1072134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068686  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4907   5097  1072226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell29     1250   1250  1067636  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3562   4812  1072512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell34     1250   1250  1068433  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3362   4612  1072711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell33     1250   1250  1068761  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3346   4596  1072728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073147  RISE       1
\UART:BUART:txn\/main_3                macrocell28     2306   6676  1073147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell30     1250   1250  1066438  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2897   4147  1073176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell38     1250   1250  1073536  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2537   3787  1073536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073883p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell31   1250   1250  1067951  RISE       1
\UART:BUART:txn\/main_4    macrocell28   4691   5941  1073883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell41   1250   1250  1068759  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell40   4274   5524  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell41   1250   1250  1068759  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell41   4274   5524  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell31   1250   1250  1067951  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell30   4131   5381  1074443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell31   1250   1250  1067951  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell32   4131   5381  1074443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074663  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell38   3221   5161  1074663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074665  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell38   3218   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074663  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell40   3215   5155  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074663  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell41   3215   5155  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074665  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell40   3212   5152  1074671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074665  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell41   3212   5152  1074671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell35   3208   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell36   3208   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell37   3208   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074677  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell35   3206   5146  1074677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074677  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell36   3206   5146  1074677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074677  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell37   3206   5146  1074677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074679  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell35   3204   5144  1074679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074679  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell36   3204   5144  1074679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074679  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell37   3204   5144  1074679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell30   1250   1250  1066438  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell29   3810   5060  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell30   1250   1250  1066438  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell31   3810   5060  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell35     1250   1250  1070723  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3990   5240  1074964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074985  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell38   2898   4838  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell29   1250   1250  1067636  RISE       1
\UART:BUART:txn\/main_1    macrocell28   3578   4828  1074995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell32   1250   1250  1075051  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell29   3522   4772  1075051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell32   1250   1250  1075051  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell31   3522   4772  1075051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell29   1250   1250  1067636  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell30   3519   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell29   1250   1250  1067636  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell32   3519   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell34   1250   1250  1068433  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell35   3517   4767  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell34   1250   1250  1068433  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell36   3517   4767  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell34   1250   1250  1068433  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell37   3517   4767  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell34   1250   1250  1068433  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell39   3517   4767  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075143p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1073536  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell34   3431   4681  1075143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075143p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1073536  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell43   3431   4681  1075143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell33   1250   1250  1068761  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell35   3359   4609  1075214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell33   1250   1250  1068761  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell36   3359   4609  1075214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell33   1250   1250  1068761  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell37   3359   4609  1075214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell33   1250   1250  1068761  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell39   3359   4609  1075214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068686  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell30     4349   4539  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068686  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell32     4349   4539  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell37   1250   1250  1067914  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell34   3146   4396  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell37   1250   1250  1067914  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell43   3146   4396  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell40   1250   1250  1070785  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell34   3143   4393  1075430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell40   1250   1250  1070785  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell43   3143   4393  1075430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell36   1250   1250  1067926  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell34   3134   4384  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell36   1250   1250  1067926  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell43   3134   4384  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell34   2319   4259  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075566p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074677  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell34   2317   4257  1075566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074679  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell34   2315   4255  1075568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell30   1250   1250  1066438  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell30   2891   4141  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell30   1250   1250  1066438  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell32   2891   4141  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075684p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell30   1250   1250  1066438  RISE       1
\UART:BUART:txn\/main_2    macrocell28   2889   4139  1075684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell44   1250   1250  1075686  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell37   2888   4138  1075686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell28   1250   1250  1075945  RISE       1
\UART:BUART:txn\/main_0  macrocell28   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell34   1250   1250  1068433  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell34   2627   3877  1075946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell34   1250   1250  1068433  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell43   2627   3877  1075946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell29   1250   1250  1067636  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell29   2612   3862  1075961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075961p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell29   1250   1250  1067636  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell31   2612   3862  1075961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell32   1250   1250  1075051  RISE       1
\UART:BUART:txn\/main_6   macrocell28   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell32   1250   1250  1075051  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell30   2607   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076044p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell38   1250   1250  1073536  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell35   2529   3779  1076044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076044p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1073536  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell36   2529   3779  1076044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076044p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell38   1250   1250  1073536  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell37   2529   3779  1076044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell33   1250   1250  1068761  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell34   2299   3549  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell33   1250   1250  1068761  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell43   2299   3549  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell31   1250   1250  1067951  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell29   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell31   1250   1250  1067951  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell31   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell40   1250   1250  1070785  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell40   2248   3498  1076325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell37   1250   1250  1067914  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell35   2245   3495  1076328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell37   1250   1250  1067914  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell36   2245   3495  1076328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell37   1250   1250  1067914  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell37   2245   3495  1076328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell37   1250   1250  1067914  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell39   2245   3495  1076328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell36   1250   1250  1067926  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell35   2238   3488  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell36   1250   1250  1067926  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell36   2238   3488  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell36   1250   1250  1067926  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell37   2238   3488  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell36   1250   1250  1067926  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell39   2238   3488  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3432
-------------------------------------   ---- 
End-of-path arrival time (ps)           3432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076391  RISE       1
\UART:BUART:txn\/main_5                      macrocell28     3242   3432  1076391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell28         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2812
-------------------------------------   ---- 
End-of-path arrival time (ps)           2812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068686  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell29     2622   2812  1077011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2812
-------------------------------------   ---- 
End-of-path arrival time (ps)           2812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068686  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell31     2622   2812  1077011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2504
-------------------------------------   ---- 
End-of-path arrival time (ps)           2504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076391  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell29     2314   2504  1077319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2504
-------------------------------------   ---- 
End-of-path arrival time (ps)           2504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076391  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell31     2314   2504  1077319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1078722p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell43    1250   1250  1078722  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2861   4111  1078722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39030447p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 39041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  39030447  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell11     2777   5067  39030447  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell11     3350   8417  39030447  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2303  10720  39030447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 39030536p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 39035607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  39030447  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2780   5070  39030536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 39031564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 39035607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell45     1250   1250  39031499  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2793   4043  39031564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 39032271p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 39038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  39032271  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell46     3376   5886  39032271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 39032271p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 39038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  39032271  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell47     3376   5886  39032271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_467/main_1
Capture Clock  : Net_467/clock_0
Path slack     : 39033035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 39038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  39032271  RISE       1
Net_467/main_1                        macrocell50     2611   5121  39033035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_467/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_467/main_0
Capture Clock  : Net_467/clock_0
Path slack     : 39034142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 39038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell45   1250   1250  39031499  RISE       1
Net_467/main_0                   macrocell50   2765   4015  39034142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_467/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 39034605p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 39038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  39034605  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell45    2341   3551  39034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 39034668p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 39038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell46   1250   1250  39034668  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell47   2238   3488  39034668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39037036p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   39041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 39041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell47    1250   1250  39037036  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2880   4130  39037036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

