{
  "module_name": "rtl8xxxu.h",
  "hash_id": "5ee8ac16972b6bf5287e1943730cd66b25e54193c5e15044c66c39463c5c3e0d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu.h",
  "human_readable_source": " \n \n\n#include <asm/byteorder.h>\n\n#define RTL8XXXU_DEBUG_REG_WRITE\t0x01\n#define RTL8XXXU_DEBUG_REG_READ\t\t0x02\n#define RTL8XXXU_DEBUG_RFREG_WRITE\t0x04\n#define RTL8XXXU_DEBUG_RFREG_READ\t0x08\n#define RTL8XXXU_DEBUG_CHANNEL\t\t0x10\n#define RTL8XXXU_DEBUG_TX\t\t0x20\n#define RTL8XXXU_DEBUG_TX_DUMP\t\t0x40\n#define RTL8XXXU_DEBUG_RX\t\t0x80\n#define RTL8XXXU_DEBUG_RX_DUMP\t\t0x100\n#define RTL8XXXU_DEBUG_USB\t\t0x200\n#define RTL8XXXU_DEBUG_KEY\t\t0x400\n#define RTL8XXXU_DEBUG_H2C\t\t0x800\n#define RTL8XXXU_DEBUG_ACTION\t\t0x1000\n#define RTL8XXXU_DEBUG_EFUSE\t\t0x2000\n#define RTL8XXXU_DEBUG_INTERRUPT\t0x4000\n\n#define RTW_USB_CONTROL_MSG_TIMEOUT\t500\n#define RTL8XXXU_MAX_REG_POLL\t\t500\n#define\tUSB_INTR_CONTENT_LENGTH\t\t56\n\n#define RTL8XXXU_OUT_ENDPOINTS\t\t6\n\n#define REALTEK_USB_READ\t\t0xc0\n#define REALTEK_USB_WRITE\t\t0x40\n#define REALTEK_USB_CMD_REQ\t\t0x05\n#define REALTEK_USB_CMD_IDX\t\t0x00\n\n#define TX_TOTAL_PAGE_NUM\t\t0xf8\n#define TX_TOTAL_PAGE_NUM_8188F\t\t0xf7\n#define TX_TOTAL_PAGE_NUM_8188E\t\t0xa9\n#define TX_TOTAL_PAGE_NUM_8192E\t\t0xf3\n#define TX_TOTAL_PAGE_NUM_8723B\t\t0xf7\n#define TX_TOTAL_PAGE_NUM_8192F\t\t0xf7\n \n#define TX_PAGE_NUM_PUBQ\t\t0xe7\n#define TX_PAGE_NUM_HI_PQ\t\t0x0c\n#define TX_PAGE_NUM_LO_PQ\t\t0x02\n#define TX_PAGE_NUM_NORM_PQ\t\t0x02\n\n#define TX_PAGE_NUM_PUBQ_8188F\t\t0xe5\n#define TX_PAGE_NUM_HI_PQ_8188F\t\t0x0c\n#define TX_PAGE_NUM_LO_PQ_8188F\t\t0x02\n#define TX_PAGE_NUM_NORM_PQ_8188F\t0x02\n\n#define TX_PAGE_NUM_PUBQ_8188E\t\t0x47\n#define TX_PAGE_NUM_HI_PQ_8188E\t\t0x29\n#define TX_PAGE_NUM_LO_PQ_8188E\t\t0x1c\n#define TX_PAGE_NUM_NORM_PQ_8188E\t0x1c\n\n#define TX_PAGE_NUM_PUBQ_8192E\t\t0xe7\n#define TX_PAGE_NUM_HI_PQ_8192E\t\t0x08\n#define TX_PAGE_NUM_LO_PQ_8192E\t\t0x0c\n#define TX_PAGE_NUM_NORM_PQ_8192E\t0x00\n\n#define TX_PAGE_NUM_PUBQ_8723B\t\t0xe7\n#define TX_PAGE_NUM_HI_PQ_8723B\t\t0x0c\n#define TX_PAGE_NUM_LO_PQ_8723B\t\t0x02\n#define TX_PAGE_NUM_NORM_PQ_8723B\t0x02\n\n#define TX_PAGE_NUM_PUBQ_8192F\t\t0xde\n#define TX_PAGE_NUM_HI_PQ_8192F\t\t0x08\n#define TX_PAGE_NUM_LO_PQ_8192F\t\t0x08\n#define TX_PAGE_NUM_NORM_PQ_8192F\t0x08\n\n#define RTL_FW_PAGE_SIZE\t\t4096\n#define RTL8XXXU_FIRMWARE_POLL_MAX\t1000\n\n#define RTL8723A_CHANNEL_GROUPS\t\t3\n#define RTL8723A_MAX_RF_PATHS\t\t2\n#define RTL8723B_CHANNEL_GROUPS\t\t6\n#define RTL8723B_TX_COUNT\t\t4\n#define RTL8723B_MAX_RF_PATHS\t\t4\n#define RTL8XXXU_MAX_CHANNEL_GROUPS\t6\n#define RF6052_MAX_TX_PWR\t\t0x3f\n\n#define EFUSE_MAP_LEN\t\t\t512\n#define EFUSE_MAX_SECTION_8723A\t\t64\n#define EFUSE_REAL_CONTENT_LEN_8723A\t512\n#define EFUSE_BT_MAP_LEN_8723A\t\t1024\n#define EFUSE_MAX_WORD_UNIT\t\t4\n#define EFUSE_UNDEFINED\t\t\t0xff\n\nenum rtl8xxxu_rtl_chip {\n\tRTL8192S = 0x81920,\n\tRTL8191S = 0x81910,\n\tRTL8192C = 0x8192c,\n\tRTL8191C = 0x8191c,\n\tRTL8188C = 0x8188c,\n\tRTL8188R = 0x81889,\n\tRTL8192D = 0x8192d,\n\tRTL8723A = 0x8723a,\n\tRTL8188E = 0x8188e,\n\tRTL8812  = 0x88120,\n\tRTL8821  = 0x88210,\n\tRTL8192E = 0x8192e,\n\tRTL8191E = 0x8191e,\n\tRTL8723B = 0x8723b,\n\tRTL8814A = 0x8814a,\n\tRTL8881A = 0x8881a,\n\tRTL8821B = 0x8821b,\n\tRTL8822B = 0x8822b,\n\tRTL8703B = 0x8703b,\n\tRTL8195A = 0x8195a,\n\tRTL8188F = 0x8188f,\n\tRTL8710B = 0x8710b,\n\tRTL8192F = 0x8192f,\n};\n\nenum rtl8xxxu_rx_type {\n\tRX_TYPE_DATA_PKT = 0,\n\tRX_TYPE_C2H = 1,\n\tRX_TYPE_ERROR = -1\n};\n\nstruct rtl8xxxu_rxdesc16 {\n#ifdef __LITTLE_ENDIAN\n\tu32 pktlen:14;\n\tu32 crc32:1;\n\tu32 icverr:1;\n\tu32 drvinfo_sz:4;\n\tu32 security:3;\n\tu32 qos:1;\n\tu32 shift:2;\n\tu32 phy_stats:1;\n\tu32 swdec:1;\n\tu32 ls:1;\n\tu32 fs:1;\n\tu32 eor:1;\n\tu32 own:1;\n\n\tu32 macid:5;\n\tu32 tid:4;\n\tu32 hwrsvd:4;\n\tu32 amsdu:1;\n\tu32 paggr:1;\n\tu32 faggr:1;\n\tu32 a1fit:4;\n\tu32 a2fit:4;\n\tu32 pam:1;\n\tu32 pwr:1;\n\tu32 md:1;\n\tu32 mf:1;\n\tu32 type:2;\n\tu32 mc:1;\n\tu32 bc:1;\n\n\tu32 seq:12;\n\tu32 frag:4;\n\tu32 pkt_cnt:8;\n\tu32 reserved:6;\n\tu32 nextind:1;\n\tu32 reserved0:1;\n\n\tu32 rxmcs:6;\n\tu32 rxht:1;\n\tu32 gf:1;\n\tu32 splcp:1;\n\tu32 bw:1;\n\tu32 htc:1;\n\tu32 eosp:1;\n\tu32 bssidfit:2;\n\tu32 rpt_sel:2;\t\t \n\tu32 reserved1:14;\n\tu32 unicastwake:1;\n\tu32 magicwake:1;\n\n\tu32 pattern0match:1;\n\tu32 pattern1match:1;\n\tu32 pattern2match:1;\n\tu32 pattern3match:1;\n\tu32 pattern4match:1;\n\tu32 pattern5match:1;\n\tu32 pattern6match:1;\n\tu32 pattern7match:1;\n\tu32 pattern8match:1;\n\tu32 pattern9match:1;\n\tu32 patternamatch:1;\n\tu32 patternbmatch:1;\n\tu32 patterncmatch:1;\n\tu32 reserved2:19;\n#else\n\tu32 own:1;\n\tu32 eor:1;\n\tu32 fs:1;\n\tu32 ls:1;\n\tu32 swdec:1;\n\tu32 phy_stats:1;\n\tu32 shift:2;\n\tu32 qos:1;\n\tu32 security:3;\n\tu32 drvinfo_sz:4;\n\tu32 icverr:1;\n\tu32 crc32:1;\n\tu32 pktlen:14;\n\n\tu32 bc:1;\n\tu32 mc:1;\n\tu32 type:2;\n\tu32 mf:1;\n\tu32 md:1;\n\tu32 pwr:1;\n\tu32 pam:1;\n\tu32 a2fit:4;\n\tu32 a1fit:4;\n\tu32 faggr:1;\n\tu32 paggr:1;\n\tu32 amsdu:1;\n\tu32 hwrsvd:4;\n\tu32 tid:4;\n\tu32 macid:5;\n\n\tu32 reserved0:1;\n\tu32 nextind:1;\n\tu32 reserved:6;\n\tu32 pkt_cnt:8;\n\tu32 frag:4;\n\tu32 seq:12;\n\n\tu32 magicwake:1;\n\tu32 unicastwake:1;\n\tu32 reserved1:14;\n\tu32 rpt_sel:2;\t\t \n\tu32 bssidfit:2;\n\tu32 eosp:1;\n\tu32 htc:1;\n\tu32 bw:1;\n\tu32 splcp:1;\n\tu32 gf:1;\n\tu32 rxht:1;\n\tu32 rxmcs:6;\n\n\tu32 reserved2:19;\n\tu32 patterncmatch:1;\n\tu32 patternbmatch:1;\n\tu32 patternamatch:1;\n\tu32 pattern9match:1;\n\tu32 pattern8match:1;\n\tu32 pattern7match:1;\n\tu32 pattern6match:1;\n\tu32 pattern5match:1;\n\tu32 pattern4match:1;\n\tu32 pattern3match:1;\n\tu32 pattern2match:1;\n\tu32 pattern1match:1;\n\tu32 pattern0match:1;\n#endif\n\tu32 tsfl;\n#if 0\n\tu32 bassn:12;\n\tu32 bavld:1;\n\tu32 reserved3:19;\n#endif\n};\n\nstruct rtl8xxxu_rxdesc24 {\n#ifdef __LITTLE_ENDIAN\n\tu32 pktlen:14;\n\tu32 crc32:1;\n\tu32 icverr:1;\n\tu32 drvinfo_sz:4;\n\tu32 security:3;\n\tu32 qos:1;\n\tu32 shift:2;\n\tu32 phy_stats:1;\n\tu32 swdec:1;\n\tu32 ls:1;\n\tu32 fs:1;\n\tu32 eor:1;\n\tu32 own:1;\n\n\tu32 macid:7;\n\tu32 dummy1_0:1;\n\tu32 tid:4;\n\tu32 dummy1_1:1;\n\tu32 amsdu:1;\n\tu32 rxid_match:1;\n\tu32 paggr:1;\n\tu32 a1fit:4;\t \n\tu32 chkerr:1;\n\tu32 ipver:1;\n\tu32 tcpudp:1;\n\tu32 chkvld:1;\n\tu32 pam:1;\n\tu32 pwr:1;\n\tu32 more_data:1;\n\tu32 more_frag:1;\n\tu32 type:2;\n\tu32 mc:1;\n\tu32 bc:1;\n\n\tu32 seq:12;\n\tu32 frag:4;\n\tu32 rx_is_qos:1;\t \n\tu32 dummy2_0:1;\n\tu32 wlanhd_iv_len:6;\n\tu32 dummy2_1:4;\n\tu32 rpt_sel:1;\n\tu32 dummy2_2:3;\n\n\tu32 rxmcs:7;\n\tu32 dummy3_0:3;\n\tu32 htc:1;\n\tu32 eosp:1;\n\tu32 bssidfit:2;\n\tu32 dummy3_1:2;\n\tu32 usb_agg_pktnum:8;\t \n\tu32 dummy3_2:5;\n\tu32 pattern_match:1;\n\tu32 unicast_match:1;\n\tu32 magic_match:1;\n\n\tu32 splcp:1;\n\tu32 ldcp:1;\n\tu32 stbc:1;\n\tu32 dummy4_0:1;\n\tu32 bw:2;\n\tu32 dummy4_1:26;\n#else\n\tu32 own:1;\n\tu32 eor:1;\n\tu32 fs:1;\n\tu32 ls:1;\n\tu32 swdec:1;\n\tu32 phy_stats:1;\n\tu32 shift:2;\n\tu32 qos:1;\n\tu32 security:3;\n\tu32 drvinfo_sz:4;\n\tu32 icverr:1;\n\tu32 crc32:1;\n\tu32 pktlen:14;\n\n\tu32 bc:1;\n\tu32 mc:1;\n\tu32 type:2;\n\tu32 mf:1;\n\tu32 md:1;\n\tu32 pwr:1;\n\tu32 pam:1;\n\tu32 a2fit:4;\n\tu32 a1fit:4;\n\tu32 faggr:1;\n\tu32 paggr:1;\n\tu32 amsdu:1;\n\tu32 hwrsvd:4;\n\tu32 tid:4;\n\tu32 macid:5;\n\n\tu32 dummy2_2:3;\n\tu32 rpt_sel:1;\n\tu32 dummy2_1:4;\n\tu32 wlanhd_iv_len:6;\n\tu32 dummy2_0:1;\n\tu32 rx_is_qos:1;\n\tu32 frag:4;\t\t \n\tu32 seq:12;\n\n\tu32 magic_match:1;\n\tu32 unicast_match:1;\n\tu32 pattern_match:1;\n\tu32 dummy3_2:5;\n\tu32 usb_agg_pktnum:8;\n\tu32 dummy3_1:2;\t\t \n\tu32 bssidfit:2;\n\tu32 eosp:1;\n\tu32 htc:1;\n\tu32 dummy3_0:3;\n\tu32 rxmcs:7;\n\n\tu32 dumm4_1:26;\n\tu32 bw:2;\n\tu32 dummy4_0:1;\n\tu32 stbc:1;\n\tu32 ldcp:1;\n\tu32 splcp:1;\n#endif\n\tu32 tsfl;\n};\n\nstruct rtl8xxxu_txdesc32 {\n\t__le16 pkt_size;\n\tu8 pkt_offset;\n\tu8 txdw0;\n\t__le32 txdw1;\n\t__le32 txdw2;\n\t__le32 txdw3;\n\t__le32 txdw4;\n\t__le32 txdw5;\n\t__le32 txdw6;\n\t__le16 csum;\n\t__le16 txdw7;\n};\n\nstruct rtl8xxxu_txdesc40 {\n\t__le16 pkt_size;\n\tu8 pkt_offset;\n\tu8 txdw0;\n\t__le32 txdw1;\n\t__le32 txdw2;\n\t__le32 txdw3;\n\t__le32 txdw4;\n\t__le32 txdw5;\n\t__le32 txdw6;\n\t__le16 csum;\n\t__le16 txdw7;\n\t__le32 txdw8;\n\t__le32 txdw9;\n};\n\n \n#define DESC_RATE_1M\t\t\t0x00\n#define DESC_RATE_2M\t\t\t0x01\n#define DESC_RATE_5_5M\t\t\t0x02\n#define DESC_RATE_11M\t\t\t0x03\n\n \n#define DESC_RATE_6M\t\t\t0x04\n#define DESC_RATE_9M\t\t\t0x05\n#define DESC_RATE_12M\t\t\t0x06\n#define DESC_RATE_18M\t\t\t0x07\n#define DESC_RATE_24M\t\t\t0x08\n#define DESC_RATE_36M\t\t\t0x09\n#define DESC_RATE_48M\t\t\t0x0a\n#define DESC_RATE_54M\t\t\t0x0b\n\n \n#define DESC_RATE_MCS0\t\t\t0x0c\n#define DESC_RATE_MCS1\t\t\t0x0d\n#define DESC_RATE_MCS2\t\t\t0x0e\n#define DESC_RATE_MCS3\t\t\t0x0f\n#define DESC_RATE_MCS4\t\t\t0x10\n#define DESC_RATE_MCS5\t\t\t0x11\n#define DESC_RATE_MCS6\t\t\t0x12\n#define DESC_RATE_MCS7\t\t\t0x13\n#define DESC_RATE_MCS8\t\t\t0x14\n#define DESC_RATE_MCS9\t\t\t0x15\n#define DESC_RATE_MCS10\t\t\t0x16\n#define DESC_RATE_MCS11\t\t\t0x17\n#define DESC_RATE_MCS12\t\t\t0x18\n#define DESC_RATE_MCS13\t\t\t0x19\n#define DESC_RATE_MCS14\t\t\t0x1a\n#define DESC_RATE_MCS15\t\t\t0x1b\n#define DESC_RATE_MCS15_SG\t\t0x1c\n#define DESC_RATE_MCS32\t\t\t0x20\n\n#define TXDESC_OFFSET_SZ\t\t0\n#define TXDESC_OFFSET_SHT\t\t16\n#if 0\n#define TXDESC_BMC\t\t\tBIT(24)\n#define TXDESC_LSG\t\t\tBIT(26)\n#define TXDESC_FSG\t\t\tBIT(27)\n#define TXDESC_OWN\t\t\tBIT(31)\n#else\n#define TXDESC_BROADMULTICAST\t\tBIT(0)\n#define TXDESC_HTC\t\t\tBIT(1)\n#define TXDESC_LAST_SEGMENT\t\tBIT(2)\n#define TXDESC_FIRST_SEGMENT\t\tBIT(3)\n#define TXDESC_LINIP\t\t\tBIT(4)\n#define TXDESC_NO_ACM\t\t\tBIT(5)\n#define TXDESC_GF\t\t\tBIT(6)\n#define TXDESC_OWN\t\t\tBIT(7)\n#endif\n\n \n \n#define TXDESC_PKT_OFFSET_SZ\t\t0\n#define TXDESC32_AGG_ENABLE\t\tBIT(5)\n#define TXDESC32_AGG_BREAK\t\tBIT(6)\n#define TXDESC40_MACID_SHIFT\t\t0\n#define TXDESC40_MACID_MASK\t\t0x00f0\n#define TXDESC_QUEUE_SHIFT\t\t8\n#define TXDESC_QUEUE_MASK\t\t0x1f00\n#define TXDESC_QUEUE_BK\t\t\t0x2\n#define TXDESC_QUEUE_BE\t\t\t0x0\n#define TXDESC_QUEUE_VI\t\t\t0x5\n#define TXDESC_QUEUE_VO\t\t\t0x7\n#define TXDESC_QUEUE_BEACON\t\t0x10\n#define TXDESC_QUEUE_HIGH\t\t0x11\n#define TXDESC_QUEUE_MGNT\t\t0x12\n#define TXDESC_QUEUE_CMD\t\t0x13\n#define TXDESC_QUEUE_MAX\t\t(TXDESC_QUEUE_CMD + 1)\n#define TXDESC40_RDG_NAV_EXT\t\tBIT(13)\n#define TXDESC40_LSIG_TXOP_ENABLE\tBIT(14)\n#define TXDESC40_PIFS\t\t\tBIT(15)\n\n#define DESC_RATE_ID_SHIFT\t\t16\n#define DESC_RATE_ID_MASK\t\t0xf\n#define TXDESC_NAVUSEHDR\t\tBIT(20)\n#define TXDESC_SEC_RC4\t\t\t0x00400000\n#define TXDESC_SEC_AES\t\t\t0x00c00000\n#define TXDESC_PKT_OFFSET_SHIFT\t\t26\n#define TXDESC_AGG_EN\t\t\tBIT(29)\n#define TXDESC_HWPC\t\t\tBIT(31)\n\n \n#define TXDESC40_PAID_SHIFT\t\t0\n#define TXDESC40_PAID_MASK\t\t0x1ff\n#define TXDESC40_CCA_RTS_SHIFT\t\t10\n#define TXDESC40_CCA_RTS_MASK\t\t0xc00\n#define TXDESC40_AGG_ENABLE\t\tBIT(12)\n#define TXDESC40_RDG_ENABLE\t\tBIT(13)\n#define TXDESC40_AGG_BREAK\t\tBIT(16)\n#define TXDESC40_MORE_FRAG\t\tBIT(17)\n#define TXDESC40_RAW\t\t\tBIT(18)\n#define TXDESC32_ACK_REPORT\t\tBIT(19)\n#define TXDESC40_SPE_RPT\t\tBIT(19)\n#define TXDESC_AMPDU_DENSITY_SHIFT\t20\n#define TXDESC40_BT_INT\t\t\tBIT(23)\n#define TXDESC40_GID_SHIFT\t\t24\n#define TXDESC_ANTENNA_SELECT_A\t\tBIT(24)\n#define TXDESC_ANTENNA_SELECT_B\t\tBIT(25)\n\n \n#define TXDESC40_USE_DRIVER_RATE\tBIT(8)\n#define TXDESC40_CTS_SELF_ENABLE\tBIT(11)\n#define TXDESC40_RTS_CTS_ENABLE\t\tBIT(12)\n#define TXDESC40_HW_RTS_ENABLE\t\tBIT(13)\n#define TXDESC32_SEQ_SHIFT\t\t16\n#define TXDESC32_SEQ_MASK\t\t0x0fff0000\n\n \n#define TXDESC32_RTS_RATE_SHIFT\t\t0\n#define TXDESC32_RTS_RATE_MASK\t\t0x3f\n#define TXDESC32_QOS\t\t\tBIT(6)\n#define TXDESC32_HW_SEQ_ENABLE\t\tBIT(7)\n#define TXDESC32_USE_DRIVER_RATE\tBIT(8)\n#define TXDESC_DISABLE_DATA_FB\t\tBIT(10)\n#define TXDESC32_CTS_SELF_ENABLE\tBIT(11)\n#define TXDESC32_RTS_CTS_ENABLE\t\tBIT(12)\n#define TXDESC32_HW_RTS_ENABLE\t\tBIT(13)\n#define TXDESC32_PT_STAGE_MASK\t\tGENMASK(17, 15)\n#define TXDESC_PRIME_CH_OFF_LOWER\tBIT(20)\n#define TXDESC_PRIME_CH_OFF_UPPER\tBIT(21)\n#define TXDESC32_SHORT_PREAMBLE\t\tBIT(24)\n#define TXDESC_DATA_BW\t\t\tBIT(25)\n#define TXDESC_RTS_DATA_BW\t\tBIT(27)\n#define TXDESC_RTS_PRIME_CH_OFF_LOWER\tBIT(28)\n#define TXDESC_RTS_PRIME_CH_OFF_UPPER\tBIT(29)\n#define TXDESC40_DATA_RATE_FB_SHIFT\t8\n#define TXDESC40_DATA_RATE_FB_MASK\t0x00001f00\n#define TXDESC40_RETRY_LIMIT_ENABLE\tBIT(17)\n#define TXDESC40_RETRY_LIMIT_SHIFT\t18\n#define TXDESC40_RETRY_LIMIT_MASK\t0x00fc0000\n#define TXDESC40_RTS_RATE_SHIFT\t\t24\n#define TXDESC40_RTS_RATE_MASK\t\t0x3f000000\n\n \n#define TXDESC40_SHORT_PREAMBLE\t\tBIT(4)\n#define TXDESC32_SHORT_GI\t\tBIT(6)\n#define TXDESC_CCX_TAG\t\t\tBIT(7)\n#define TXDESC32_RETRY_LIMIT_ENABLE\tBIT(17)\n#define TXDESC32_RETRY_LIMIT_SHIFT\t18\n#define TXDESC32_RETRY_LIMIT_MASK\t0x00fc0000\n\n \n#define TXDESC_MAX_AGG_SHIFT\t\t11\n#define TXDESC_USB_TX_AGG_SHIT\t\t24\n\n \n#define TXDESC_ANTENNA_SELECT_C\t\tBIT(29)\n\n \n#define TXDESC40_HW_SEQ_ENABLE\t\tBIT(15)\n\n \n#define TXDESC40_SEQ_SHIFT\t\t12\n#define TXDESC40_SEQ_MASK\t\t0x00fff000\n\nstruct phy_rx_agc_info {\n#ifdef __LITTLE_ENDIAN\n\tu8\tgain:7, trsw:1;\n#else\n\tu8\ttrsw:1, gain:7;\n#endif\n};\n\n#define CCK_AGC_RPT_LNA_IDX_MASK\tGENMASK(7, 5)\n#define CCK_AGC_RPT_VGA_IDX_MASK\tGENMASK(4, 0)\n\nstruct rtl8723au_phy_stats {\n\tstruct phy_rx_agc_info path_agc[RTL8723A_MAX_RF_PATHS];\n\tu8\tch_corr[RTL8723A_MAX_RF_PATHS];\n\tu8\tcck_sig_qual_ofdm_pwdb_all;\n\tu8\tcck_agc_rpt_ofdm_cfosho_a;\n\tu8\tcck_rpt_b_ofdm_cfosho_b;\n\tu8\treserved_1;\n\tu8\tnoise_power_db_msb;\n\ts8\tpath_cfotail[RTL8723A_MAX_RF_PATHS];\n\tu8\tpcts_mask[RTL8723A_MAX_RF_PATHS];\n\ts8\tstream_rxevm[RTL8723A_MAX_RF_PATHS];\n\tu8\tpath_rxsnr[RTL8723A_MAX_RF_PATHS];\n\tu8\tnoise_power_db_lsb;\n\tu8\treserved_2[3];\n\tu8\tstream_csi[RTL8723A_MAX_RF_PATHS];\n\tu8\tstream_target_csi[RTL8723A_MAX_RF_PATHS];\n\ts8\tsig_evm;\n\tu8\treserved_3;\n\n#ifdef __LITTLE_ENDIAN\n\tu8\tantsel_rx_keep_2:1;\t \n\tu8\tsgi_en:1;\n\tu8\trxsc:2;\n\tu8\tidle_long:1;\n\tu8\tr_ant_train_en:1;\n\tu8\tantenna_select_b:1;\n\tu8\tantenna_select:1;\n#else\t \n\tu8\tantenna_select:1;\n\tu8\tantenna_select_b:1;\n\tu8\tr_ant_train_en:1;\n\tu8\tidle_long:1;\n\tu8\trxsc:2;\n\tu8\tsgi_en:1;\n\tu8\tantsel_rx_keep_2:1;\t \n#endif\n};\n\nstruct jaguar2_phy_stats_type0 {\n\t \n\tu8\t\tpage_num;\n\tu8\t\tpwdb;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tgain: 6;\n\tu8\t\trsvd_0: 1;\n\tu8\t\ttrsw: 1;\n#else\n\tu8\t\ttrsw: 1;\n\tu8\t\trsvd_0: 1;\n\tu8\t\tgain: 6;\n#endif\n\tu8\t\trsvd_1;\n\n\t \n\tu8\t\trsvd_2;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\trxsc: 4;\n\tu8\t\tagc_table: 4;\n#else\n\tu8\t\tagc_table: 4;\n\tu8\t\trxsc: 4;\n#endif\n\tu8\t\tchannel;\n\tu8\t\tband;\n\n\t \n\tu16\t\tlength;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tantidx_a: 3;\n\tu8\t\tantidx_b: 3;\n\tu8\t\trsvd_3: 2;\n\tu8\t\tantidx_c: 3;\n\tu8\t\tantidx_d: 3;\n\tu8\t\trsvd_4:2;\n#else\n\tu8\t\trsvd_3: 2;\n\tu8\t\tantidx_b: 3;\n\tu8\t\tantidx_a: 3;\n\tu8\t\trsvd_4:2;\n\tu8\t\tantidx_d: 3;\n\tu8\t\tantidx_c: 3;\n#endif\n\n\t \n\tu8\t\tsignal_quality;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tvga:5;\n\tu8\t\tlna_l:3;\n\tu8\t\tbb_power:6;\n\tu8\t\trsvd_9:1;\n\tu8\t\tlna_h:1;\n#else\n\tu8\t\tlna_l:3;\n\tu8\t\tvga:5;\n\tu8\t\tlna_h:1;\n\tu8\t\trsvd_9:1;\n\tu8\t\tbb_power:6;\n#endif\n\tu8\t\trsvd_5;\n\n\t \n\tu32\t\trsvd_6;\n\n\t \n\tu32\t\trsvd_7;\n\n\t \n\tu32\t\trsvd_8;\n} __packed;\n\nstruct jaguar2_phy_stats_type1 {\n\t \n\tu8\t\tpage_num;\n\tu8\t\tpwdb[4];\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tl_rxsc: 4;\n\tu8\t\tht_rxsc: 4;\n#else\n\tu8\t\tht_rxsc: 4;\n\tu8\t\tl_rxsc: 4;\n#endif\n\tu8\t\tchannel;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tband: 2;\n\tu8\t\trsvd_0: 1;\n\tu8\t\thw_antsw_occu: 1;\n\tu8\t\tgnt_bt: 1;\n\tu8\t\tldpc: 1;\n\tu8\t\tstbc: 1;\n\tu8\t\tbeamformed: 1;\n#else\n\tu8\t\tbeamformed: 1;\n\tu8\t\tstbc: 1;\n\tu8\t\tldpc: 1;\n\tu8\t\tgnt_bt: 1;\n\tu8\t\thw_antsw_occu: 1;\n\tu8\t\trsvd_0: 1;\n\tu8\t\tband: 2;\n#endif\n\n\t \n\tu16\t\tlsig_length;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tantidx_a: 3;\n\tu8\t\tantidx_b: 3;\n\tu8\t\trsvd_1: 2;\n\tu8\t\tantidx_c: 3;\n\tu8\t\tantidx_d: 3;\n\tu8\t\trsvd_2: 2;\n#else\n\tu8\t\trsvd_1: 2;\n\tu8\t\tantidx_b: 3;\n\tu8\t\tantidx_a: 3;\n\tu8\t\trsvd_2: 2;\n\tu8\t\tantidx_d: 3;\n\tu8\t\tantidx_c: 3;\n#endif\n\n\t \n\tu8\t\tpaid;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tpaid_msb: 1;\n\tu8\t\tgid: 6;\n\tu8\t\trsvd_3: 1;\n#else\n\tu8\t\trsvd_3: 1;\n\tu8\t\tgid: 6;\n\tu8\t\tpaid_msb: 1;\n#endif\n\tu8\t\tintf_pos;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tintf_pos_msb: 1;\n\tu8\t\trsvd_4: 2;\n\tu8\t\tnb_intf_flag: 1;\n\tu8\t\trf_mode: 2;\n\tu8\t\trsvd_5: 2;\n#else\n\tu8\t\trsvd_5: 2;\n\tu8\t\trf_mode: 2;\n\tu8\t\tnb_intf_flag: 1;\n\tu8\t\trsvd_4: 2;\n\tu8\t\tintf_pos_msb: 1;\n#endif\n\n\t \n\ts8\t\trxevm[4];\t\t\t \n\n\t \n\ts8\t\tcfo_tail[4];\t\t\t \n\n\t \n\ts8\t\trxsnr[4];\t\t\t \n} __packed;\n\nstruct jaguar2_phy_stats_type2 {\n\t \n\tu8\t\tpage_num;\n\tu8\t\tpwdb[4];\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tl_rxsc: 4;\n\tu8\t\tht_rxsc: 4;\n#else\n\tu8\t\tht_rxsc: 4;\n\tu8\t\tl_rxsc: 4;\n#endif\n\tu8\t\tchannel;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tband: 2;\n\tu8\t\trsvd_0: 1;\n\tu8\t\thw_antsw_occu: 1;\n\tu8\t\tgnt_bt: 1;\n\tu8\t\tldpc: 1;\n\tu8\t\tstbc: 1;\n\tu8\t\tbeamformed: 1;\n#else\n\tu8\t\tbeamformed: 1;\n\tu8\t\tstbc: 1;\n\tu8\t\tldpc: 1;\n\tu8\t\tgnt_bt: 1;\n\tu8\t\thw_antsw_occu: 1;\n\tu8\t\trsvd_0: 1;\n\tu8\t\tband: 2;\n#endif\n\n\t \n#ifdef __LITTLE_ENDIAN\n\tu8\t\tshift_l_map: 6;\n\tu8\t\trsvd_1: 2;\n#else\n\tu8\t\trsvd_1: 2;\n\tu8\t\tshift_l_map: 6;\n#endif\n\tu8\t\tcnt_pw2cca;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tagc_table_a: 4;\n\tu8\t\tagc_table_b: 4;\n\tu8\t\tagc_table_c: 4;\n\tu8\t\tagc_table_d: 4;\n#else\n\tu8\t\tagc_table_b: 4;\n\tu8\t\tagc_table_a: 4;\n\tu8\t\tagc_table_d: 4;\n\tu8\t\tagc_table_c: 4;\n#endif\n\n\t \n\tu8\t\tcnt_cca2agc_rdy;\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tgain_a: 6;\n\tu8\t\trsvd_2: 1;\n\tu8\t\ttrsw_a: 1;\n\tu8\t\tgain_b: 6;\n\tu8\t\trsvd_3: 1;\n\tu8\t\ttrsw_b: 1;\n\tu8\t\tgain_c: 6;\n\tu8\t\trsvd_4: 1;\n\tu8\t\ttrsw_c: 1;\n\tu8\t\tgain_d: 6;\n\tu8\t\trsvd_5: 1;\n\tu8\t\ttrsw_d: 1;\n\tu8\t\taagc_step_a: 2;\n\tu8\t\taagc_step_b: 2;\n\tu8\t\taagc_step_c: 2;\n\tu8\t\taagc_step_d: 2;\n#else\n\tu8\t\ttrsw_a: 1;\n\tu8\t\trsvd_2: 1;\n\tu8\t\tgain_a: 6;\n\tu8\t\ttrsw_b: 1;\n\tu8\t\trsvd_3: 1;\n\tu8\t\tgain_b: 6;\n\tu8\t\ttrsw_c: 1;\n\tu8\t\trsvd_4: 1;\n\tu8\t\tgain_c: 6;\n\tu8\t\ttrsw_d: 1;\n\tu8\t\trsvd_5: 1;\n\tu8\t\tgain_d: 6;\n\tu8\t\taagc_step_d: 2;\n\tu8\t\taagc_step_c: 2;\n\tu8\t\taagc_step_b: 2;\n\tu8\t\taagc_step_a: 2;\n#endif\n\tu8\t\tht_aagc_gain[4];\n\tu8\t\tdagc_gain[4];\n#ifdef __LITTLE_ENDIAN\n\tu8\t\tcounter: 6;\n\tu8\t\trsvd_6: 2;\n\tu8\t\tsyn_count: 5;\n\tu8\t\trsvd_7:3;\n#else\n\tu8\t\trsvd_6: 2;\n\tu8\t\tcounter: 6;\n\tu8\t\trsvd_7:3;\n\tu8\t\tsyn_count: 5;\n#endif\n} __packed;\n\n \n#define RTL8XXXU_ADDA_REGS\t\t16\n#define RTL8XXXU_MAC_REGS\t\t4\n#define RTL8XXXU_BB_REGS\t\t9\n\nstruct rtl8xxxu_firmware_header {\n\t__le16\tsignature;\t\t \n\tu8\tcategory;\t\t \n\tu8\tfunction;\n\n\t__le16\tmajor_version;\t\t \n\tu8\tminor_version;\t\t \n\tu8\treserved1;\n\n\tu8\tmonth;\t\t\t \n\tu8\tdate;\t\t\t \n\tu8\thour;\t\t\t \n\tu8\tminute;\t\t\t \n\n\t__le16\tramcodesize;\t\t \n\tu16\treserved2;\n\n\t__le32\tsvn_idx;\t\t \n\tu32\treserved3;\n\n\tu32\treserved4;\n\tu32\treserved5;\n\n\tu8\tdata[];\n};\n\n \nstruct rtl8xxxu_power_base {\n\tu32 reg_0e00;\n\tu32 reg_0e04;\n\tu32 reg_0e08;\n\tu32 reg_086c;\n\n\tu32 reg_0e10;\n\tu32 reg_0e14;\n\tu32 reg_0e18;\n\tu32 reg_0e1c;\n\n\tu32 reg_0830;\n\tu32 reg_0834;\n\tu32 reg_0838;\n\tu32 reg_086c_2;\n\n\tu32 reg_083c;\n\tu32 reg_0848;\n\tu32 reg_084c;\n\tu32 reg_0868;\n};\n\n \nstruct rtl8723au_idx {\n#ifdef __LITTLE_ENDIAN\n\tint\ta:4;\n\tint\tb:4;\n#else\n\tint\tb:4;\n\tint\ta:4;\n#endif\n} __attribute__((packed));\n\nstruct rtl8723au_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0xe];\n\tu8 cck_tx_power_index_A[3];\t \n\tu8 cck_tx_power_index_B[3];\n\tu8 ht40_1s_tx_power_index_A[3];\t \n\tu8 ht40_1s_tx_power_index_B[3];\n\t \n\tstruct rtl8723au_idx ht20_tx_power_index_diff[3];\n\tstruct rtl8723au_idx ofdm_tx_power_index_diff[3];\n\tstruct rtl8723au_idx ht40_max_power_offset[3];\n\tstruct rtl8723au_idx ht20_max_power_offset[3];\n\tu8 channel_plan;\t\t \n\tu8 tssi_a;\n\tu8 thermal_meter;\n\tu8 rf_regulatory;\n\tu8 rf_option_2;\n\tu8 rf_option_3;\n\tu8 rf_option_4;\n\tu8 res7;\n\tu8 version\t\t\t ;\n\tu8 customer_id_major;\n\tu8 customer_id_minor;\n\tu8 xtal_k;\n\tu8 chipset;\t\t\t \n\tu8 res8[0x82];\n\tu8 vid;\t\t\t\t \n\tu8 res9;\n\tu8 pid;\t\t\t\t \n\tu8 res10[0x0c];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 res11[2];\n\tu8 vendor_name[7];\n\tu8 res12[2];\n\tu8 device_name[0x29];\t\t \n};\n\nstruct rtl8192cu_efuse {\n\t__le16 rtl_id;\n\t__le16 hpon;\n\tu8 res0[2];\n\t__le16 clk;\n\t__le16 testr;\n\t__le16 vid;\n\t__le16 did;\n\t__le16 svid;\n\t__le16 smid;\t\t\t\t\t\t \n\tu8 res1[4];\n\tu8 mac_addr[ETH_ALEN];\t\t\t\t\t \n\tu8 res2[2];\n\tu8 vendor_name[7];\n\tu8 res3[3];\n\tu8 device_name[0x14];\t\t\t\t\t \n\tu8 res4[0x1e];\t\t\t\t\t\t \n\tu8 cck_tx_power_index_A[3];\t\t\t\t \n\tu8 cck_tx_power_index_B[3];\n\tu8 ht40_1s_tx_power_index_A[3];\t\t\t\t \n\tu8 ht40_1s_tx_power_index_B[3];\n\t \n\tstruct rtl8723au_idx ht40_2s_tx_power_index_diff[3];\n\tstruct rtl8723au_idx ht20_tx_power_index_diff[3];\t \n\tstruct rtl8723au_idx ofdm_tx_power_index_diff[3];\n\tstruct rtl8723au_idx ht40_max_power_offset[3];\t\t \n\tstruct rtl8723au_idx ht20_max_power_offset[3];\n\tu8 channel_plan;\t\t\t\t\t \n\tu8 tssi_a;\n\tu8 tssi_b;\n\tu8 thermal_meter;\t \t\t\t \n\tu8 rf_regulatory;\n\tu8 rf_option_2;\n\tu8 rf_option_3;\n\tu8 rf_option_4;\n\tu8 res5[1];\t\t\t\t\t\t \n\tu8 version;\n\tu8 customer_id;\n};\n\nstruct rtl8723bu_pwr_idx {\n#ifdef __LITTLE_ENDIAN\n\tint\tht20:4;\n\tint\tht40:4;\n\tint\tofdm:4;\n\tint\tcck:4;\n#else\n\tint\tcck:4;\n\tint\tofdm:4;\n\tint\tht40:4;\n\tint\tht20:4;\n#endif\n} __attribute__((packed));\n\nstruct rtl8723bu_efuse_tx_power {\n\tu8 cck_base[6];\n\tu8 ht40_base[5];\n\tstruct rtl8723au_idx ht20_ofdm_1s_diff;\n\tstruct rtl8723bu_pwr_idx pwr_diff[3];\n\tu8 dummy5g[24];  \n};\n\nstruct rtl8723bu_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x0e];\n\tstruct rtl8723bu_efuse_tx_power tx_power_index_A;\t \n\tstruct rtl8723bu_efuse_tx_power tx_power_index_B;\t \n\tstruct rtl8723bu_efuse_tx_power tx_power_index_C;\t \n\tstruct rtl8723bu_efuse_tx_power tx_power_index_D;\t \n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\n\tu8 thermal_meter;\n\tu8 iqk_lck;\n\tu8 pa_type;\t\t\t \n\tu8 lna_type_2g;\t\t\t \n\tu8 res2[3];\n\tu8 rf_board_option;\n\tu8 rf_feature_option;\n\tu8 rf_bt_setting;\n\tu8 eeprom_version;\n\tu8 eeprom_customer_id;\n\tu8 res3[2];\n\tu8 tx_pwr_calibrate_rate;\n\tu8 rf_antenna_option;\t\t \n\tu8 rfe_option;\n\tu8 res4[9];\n\tu8 usb_optional_function;\n\tu8 res5[0x1e];\n\tu8 res6[2];\n\tu8 serial[0x0b];\t\t \n\tu8 vid;\t\t\t\t \n\tu8 res7;\n\tu8 pid;\n\tu8 res8[4];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 res9[2];\n\tu8 vendor_name[0x07];\n\tu8 res10[2];\n\tu8 device_name[0x14];\n\tu8 res11[0xcf];\n\tu8 package_type;\t\t \n\tu8 res12[0x4];\n};\n\nstruct rtl8192eu_efuse_tx_power {\n\tu8 cck_base[6];\n\tu8 ht40_base[5];\n\tstruct rtl8723au_idx ht20_ofdm_1s_diff;\n\tstruct rtl8723bu_pwr_idx pwr_diff[3];\n\tu8 dummy5g[24];  \n};\n\nstruct rtl8192eu_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x0e];\n\tstruct rtl8192eu_efuse_tx_power tx_power_index_A;\t \n\tstruct rtl8192eu_efuse_tx_power tx_power_index_B;\t \n\tu8 res2[0x54];\n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\n\tu8 thermal_meter;\n\tu8 iqk_lck;\n\tu8 pa_type;\t\t\t \n\tu8 lna_type_2g;\t\t\t \n\tu8 res3[1];\n\tu8 lna_type_5g;\t\t\t \n\tu8 res4[1];\n\tu8 rf_board_option;\n\tu8 rf_feature_option;\n\tu8 rf_bt_setting;\n\tu8 eeprom_version;\n\tu8 eeprom_customer_id;\n\tu8 res5[3];\n\tu8 rf_antenna_option;\t\t \n\tu8 res6[6];\n\tu8 vid;\t\t\t\t \n\tu8 res7[1];\n\tu8 pid;\t\t\t\t \n\tu8 res8[1];\n\tu8 usb_optional_function;\n\tu8 res9[2];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 device_info[80];\n\tu8 res11[3];\n\tu8 unknown[0x0d];\t\t \n\tu8 res12[0xc3];\n};\n\nstruct rtl8188fu_efuse_tx_power {\n\tu8 cck_base[6];\n\tu8 ht40_base[5];\n\t \n\tstruct rtl8723au_idx ht20_ofdm_1s_diff;\n};\n\nstruct rtl8188fu_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x0e];\n\tstruct rtl8188fu_efuse_tx_power tx_power_index_A;\t \n\tu8 res1[0x9c];\t\t\t \n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\n\tu8 thermal_meter;\n\tu8 iqk_lck;\n\tu8 res2[5];\n\tu8 rf_board_option;\n\tu8 rf_feature_option;\n\tu8 rf_bt_setting;\n\tu8 eeprom_version;\n\tu8 eeprom_customer_id;\n\tu8 res3[2];\n\tu8 kfree_thermal_k_on;\n\tu8 rf_antenna_option;\t\t \n\tu8 rfe_option;\n\tu8 country_code;\n\tu8 res4[4];\n\tu8 vid;\t\t\t\t \n\tu8 res5[1];\n\tu8 pid;\t\t\t\t \n\tu8 res6[1];\n\tu8 usb_optional_function;\n\tu8 res7[2];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 res8[2];\n\tu8 vendor_name[7];\n\tu8 res9[2];\n\tu8 device_name[7];\t\t \n\tu8 res10[0x41];\n\tu8 unknown[0x0d];\t\t \n\tu8 res11[0xc3];\n};\n\nstruct rtl8188eu_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x0e];\n\tstruct rtl8192eu_efuse_tx_power tx_power_index_A;\t \n\tu8 res1[0x7e];\t\t\t \n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\n\tu8 thermal_meter;\n\tu8 iqk_lck;\n\tu8 res2[5];\n\tu8 rf_board_option;\n\tu8 rf_feature_option;\n\tu8 rf_bt_setting;\n\tu8 eeprom_version;\n\tu8 eeprom_customer_id;\n\tu8 res3[3];\n\tu8 rf_antenna_option;\t\t \n\tu8 res4[6];\n\tu8 vid;\t\t\t\t \n\tu8 res5[1];\n\tu8 pid;\t\t\t\t \n\tu8 res6[1];\n\tu8 usb_optional_function;\n\tu8 res7[2];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 res8[2];\n\tu8 vendor_name[7];\n\tu8 res9[2];\n\tu8 device_name[0x0b];\t\t \n\tu8 res10[2];\n\tu8 serial[0x0b];\t\t \n\tu8 res11[0x30];\n\tu8 unknown[0x0d];\t\t \n\tu8 res12[0xc3];\n} __packed;\n\nstruct rtl8710bu_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x1e];\n\tstruct rtl8188fu_efuse_tx_power tx_power_index_A;\t \n\tu8 res1[0x9c];\t\t\t \n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\t\t\t \n\tu8 thermal_meter;\t\t \n\tu8 res2[0x4f];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 res3[0x11];\n\tu8 rf_board_option;\t\t \n\tu8 res4[2];\n\tu8 eeprom_version;\t\t \n\tu8 eeprom_customer_id;\t\t \n\tu8 res5[5];\n\tu8 country_code;\t\t \n\tu8 res6[0x84];\n\tu8 vid[2];\t\t\t \n\tu8 pid[2];\t\t\t \n\tu8 res7[0x3c];\n} __packed;\n\nstruct rtl8192fu_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x0e];\n\tstruct rtl8192eu_efuse_tx_power tx_power_index_A;\t \n\tstruct rtl8192eu_efuse_tx_power tx_power_index_B;\t \n\tu8 res2[0x54];\n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\t\t\t \n\tu8 thermal_meter;\t\t \n\tu8 iqk_lck;\t\t\t \n\tu8 pa_type;\t\t\t \n\tu8 lna_type_2g;\t\t\t \n\tu8 res3[1];\n\tu8 lna_type_5g;\t\t\t \n\tu8 res4[1];\n\tu8 rf_board_option;\t\t \n\tu8 rf_feature_option;\t\t \n\tu8 rf_bt_setting;\t\t \n\tu8 eeprom_version;\t\t \n\tu8 eeprom_customer_id;\t\t \n\tu8 res5[3];\n\tu8 rf_antenna_option;\t\t \n\tu8 rfe_option;\t\t\t \n\tu8 country_code;\t\t \n\tu8 res6[52];\n\tu8 vid[2];\t\t\t \n\tu8 pid[2];\t\t\t \n\tu8 usb_optional_function;\t \n\tu8 res7[2];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 device_info[80];\t\t \n\tu8 res9[163];\n} __packed;\n\nstruct rtl8xxxu_reg8val {\n\tu16 reg;\n\tu8 val;\n};\n\nstruct rtl8xxxu_reg32val {\n\tu16 reg;\n\tu32 val;\n};\n\nstruct rtl8xxxu_rfregval {\n\tu8 reg;\n\tu32 val;\n};\n\nenum rtl8xxxu_rfpath {\n\tRF_A = 0,\n\tRF_B = 1,\n};\n\nstruct rtl8xxxu_rfregs {\n\tu16 hssiparm1;\n\tu16 hssiparm2;\n\tu16 lssiparm;\n\tu16 hspiread;\n\tu16 lssiread;\n\tu16 rf_sw_ctrl;\n};\n\n#define H2C_MAX_MBOX\t\t\t4\n#define H2C_EXT\t\t\t\tBIT(7)\n#define  H2C_JOIN_BSS_DISCONNECT\t0\n#define  H2C_JOIN_BSS_CONNECT\t\t1\n\n#define H2C_MACID_ROLE_STA\t\t1\n#define H2C_MACID_ROLE_AP\t\t2\n\n \nenum h2c_cmd_8723a {\n\tH2C_SET_POWER_MODE = 1,\n\tH2C_JOIN_BSS_REPORT = 2,\n\tH2C_SET_RSSI = 5,\n\tH2C_SET_RATE_MASK = (6 | H2C_EXT),\n};\n\nenum h2c_cmd_8723b {\n\t \n\tH2C_8723B_RSVD_PAGE = 0x00,\n\tH2C_8723B_MEDIA_STATUS_RPT = 0x01,\n\tH2C_8723B_SCAN_ENABLE = 0x02,\n\tH2C_8723B_KEEP_ALIVE = 0x03,\n\tH2C_8723B_DISCON_DECISION = 0x04,\n\tH2C_8723B_PSD_OFFLOAD = 0x05,\n\tH2C_8723B_AP_OFFLOAD = 0x08,\n\tH2C_8723B_BCN_RSVDPAGE = 0x09,\n\tH2C_8723B_PROBERSP_RSVDPAGE = 0x0A,\n\tH2C_8723B_FCS_RSVDPAGE = 0x10,\n\tH2C_8723B_FCS_INFO = 0x11,\n\tH2C_8723B_AP_WOW_GPIO_CTRL = 0x13,\n\n\t \n\tH2C_8723B_SET_PWR_MODE = 0x20,\n\tH2C_8723B_PS_TUNING_PARA = 0x21,\n\tH2C_8723B_PS_TUNING_PARA2 = 0x22,\n\tH2C_8723B_P2P_LPS_PARAM = 0x23,\n\tH2C_8723B_P2P_PS_OFFLOAD = 0x24,\n\tH2C_8723B_PS_SCAN_ENABLE = 0x25,\n\tH2C_8723B_SAP_PS_ = 0x26,\n\tH2C_8723B_INACTIVE_PS_ = 0x27,\n\tH2C_8723B_FWLPS_IN_IPS_ = 0x28,\n\n\t \n\tH2C_8723B_MACID_CFG_RAID = 0x40,\n\tH2C_8723B_TXBF = 0x41,\n\tH2C_8723B_RSSI_SETTING = 0x42,\n\tH2C_8723B_AP_REQ_TXRPT = 0x43,\n\tH2C_8723B_INIT_RATE_COLLECT = 0x44,\n\n\t \n\tH2C_8723B_B_TYPE_TDMA = 0x60,\n\tH2C_8723B_BT_INFO = 0x61,\n\tH2C_8723B_FORCE_BT_TXPWR = 0x62,\n\tH2C_8723B_BT_IGNORE_WLANACT = 0x63,\n\tH2C_8723B_DAC_SWING_VALUE = 0x64,\n\tH2C_8723B_ANT_SEL_RSV = 0x65,\n\tH2C_8723B_WL_OPMODE = 0x66,\n\tH2C_8723B_BT_MP_OPER = 0x67,\n\tH2C_8723B_BT_CONTROL = 0x68,\n\tH2C_8723B_BT_WIFI_CTRL = 0x69,\n\tH2C_8723B_BT_FW_PATCH = 0x6a,\n\tH2C_8723B_BT_WLAN_CALIBRATION = 0x6d,\n\tH2C_8723B_BT_GRANT = 0x6e,\n\n\t \n\tH2C_8723B_WOWLAN = 0x80,\n\tH2C_8723B_REMOTE_WAKE_CTRL = 0x81,\n\tH2C_8723B_AOAC_GLOBAL_INFO = 0x82,\n\tH2C_8723B_AOAC_RSVD_PAGE = 0x83,\n\tH2C_8723B_AOAC_RSVD_PAGE2 = 0x84,\n\tH2C_8723B_D0_SCAN_OFFLOAD_CTRL = 0x85,\n\tH2C_8723B_D0_SCAN_OFFLOAD_INFO = 0x86,\n\tH2C_8723B_CHNL_SWITCH_OFFLOAD = 0x87,\n\n\tH2C_8723B_RESET_TSF = 0xC0,\n};\n\n\nstruct h2c_cmd {\n\tunion {\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 data[7];\n\t\t} __packed cmd;\n\t\tstruct {\n\t\t\t__le32 data;\n\t\t\t__le16 ext;\n\t\t} __packed raw;\n\t\tstruct {\n\t\t\t__le32 data;\n\t\t\t__le32 ext;\n\t\t} __packed raw_wide;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 data;\n\t\t} __packed joinbss;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\t__le16 mask_hi;\n\t\t\tu8 arg;\n\t\t\t__le16 mask_lo;\n\t\t} __packed ramask;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 parm;\n\t\t\tu8 macid;\n\t\t\tu8 macid_end;\n\t\t} __packed media_status_rpt;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 macid;\n\t\t\t \n\t\t\tu8 data1;\n\t\t\t \n\t\t\tu8 data2;\n\t\t\tu8 ramask0;\n\t\t\tu8 ramask1;\n\t\t\tu8 ramask2;\n\t\t\tu8 ramask3;\n\t\t} __packed b_macid_cfg;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 data1;\n\t\t\tu8 data2;\n\t\t\tu8 data3;\n\t\t\tu8 data4;\n\t\t\tu8 data5;\n\t\t} __packed b_type_dma;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 data;\n\t\t} __packed bt_info;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 operreq;\n\t\t\tu8 opcode;\n\t\t\tu8 data;\n\t\t\tu8 addr;\n\t\t} __packed bt_mp_oper;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 data;\n\t\t} __packed bt_wlan_calibration;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 data;\n\t\t} __packed ignore_wlan;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 ant_inverse;\n\t\t\tu8 int_switch_type;\n\t\t} __packed ant_sel_rsv;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 data;\n\t\t} __packed bt_grant;\n\t\tstruct {\n\t\t\tu8 cmd;\n\t\t\tu8 macid;\n\t\t\tu8 unknown0;\n\t\t\tu8 rssi;\n\t\t\t \n\t\t\tu8 data;\n\t\t\t \n\t\t\tu8 ra_th_offset;\n\t\t\tu8 unknown1;\n\t\t\tu8 unknown2;\n\t\t} __packed rssi_report;\n\t};\n};\n\nenum c2h_evt_8723b {\n\tC2H_8723B_DEBUG = 0,\n\tC2H_8723B_TSF = 1,\n\tC2H_8723B_AP_RPT_RSP = 2,\n\tC2H_8723B_CCX_TX_RPT = 3,\n\tC2H_8723B_BT_RSSI = 4,\n\tC2H_8723B_BT_OP_MODE = 5,\n\tC2H_8723B_EXT_RA_RPT = 6,\n\tC2H_8723B_BT_INFO = 9,\n\tC2H_8723B_HW_INFO_EXCH = 0x0a,\n\tC2H_8723B_BT_MP_INFO = 0x0b,\n\tC2H_8723B_RA_REPORT = 0x0c,\n\tC2H_8723B_FW_DEBUG = 0xff,\n};\n\nenum bt_info_src_8723b {\n\tBT_INFO_SRC_8723B_WIFI_FW = 0x0,\n        BT_INFO_SRC_8723B_BT_RSP = 0x1,\n        BT_INFO_SRC_8723B_BT_ACTIVE_SEND = 0x2,\n};\n\nenum bt_mp_oper_opcode_8723b {\n\tBT_MP_OP_GET_BT_VERSION\t= 0x00,\n\tBT_MP_OP_RESET = 0x01,\n\tBT_MP_OP_TEST_CTRL = 0x02,\n\tBT_MP_OP_SET_BT_MODE = 0x03,\n\tBT_MP_OP_SET_CHNL_TX_GAIN = 0x04,\n\tBT_MP_OP_SET_PKT_TYPE_LEN = 0x05,\n\tBT_MP_OP_SET_PKT_CNT_L_PL_TYPE = 0x06,\n\tBT_MP_OP_SET_PKT_CNT_H_PKT_INTV = 0x07,\n\tBT_MP_OP_SET_PKT_HEADER = 0x08,\n\tBT_MP_OP_SET_WHITENCOEFF = 0x09,\n\tBT_MP_OP_SET_BD_ADDR_L = 0x0a,\n\tBT_MP_OP_SET_BD_ADDR_H = 0x0b,\n\tBT_MP_OP_WRITE_REG_ADDR = 0x0c,\n\tBT_MP_OP_WRITE_REG_VALUE = 0x0d,\n\tBT_MP_OP_GET_BT_STATUS = 0x0e,\n\tBT_MP_OP_GET_BD_ADDR_L = 0x0f,\n\tBT_MP_OP_GET_BD_ADDR_H = 0x10,\n\tBT_MP_OP_READ_REG = 0x11,\n\tBT_MP_OP_SET_TARGET_BD_ADDR_L = 0x12,\n\tBT_MP_OP_SET_TARGET_BD_ADDR_H = 0x13,\n\tBT_MP_OP_SET_TX_POWER_CALIBRATION = 0x14,\n\tBT_MP_OP_GET_RX_PKT_CNT_L = 0x15,\n\tBT_MP_OP_GET_RX_PKT_CNT_H = 0x16,\n\tBT_MP_OP_GET_RX_ERROR_BITS_L = 0x17,\n\tBT_MP_OP_GET_RX_ERROR_BITS_H = 0x18,\n\tBT_MP_OP_GET_RSSI = 0x19,\n\tBT_MP_OP_GET_CFO_HDR_QUALITY_L = 0x1a,\n\tBT_MP_OP_GET_CFO_HDR_QUALITY_H = 0x1b,\n\tBT_MP_OP_GET_TARGET_BD_ADDR_L = 0x1c,\n\tBT_MP_OP_GET_TARGET_BD_ADDR_H = 0x1d,\n\tBT_MP_OP_GET_AFH_MAP_L = 0x1e,\n\tBT_MP_OP_GET_AFH_MAP_M = 0x1f,\n\tBT_MP_OP_GET_AFH_MAP_H = 0x20,\n\tBT_MP_OP_GET_AFH_STATUS = 0x21,\n\tBT_MP_OP_SET_TRACKING_INTERVAL = 0x22,\n\tBT_MP_OP_SET_THERMAL_METER = 0x23,\n\tBT_MP_OP_ENABLE_CFO_TRACKING = 0x24,\n};\n\nenum rtl8xxxu_bw_mode {\n\tRTL8XXXU_CHANNEL_WIDTH_20 = 0,\n\tRTL8XXXU_CHANNEL_WIDTH_40 = 1,\n\tRTL8XXXU_CHANNEL_WIDTH_80 = 2,\n\tRTL8XXXU_CHANNEL_WIDTH_160 = 3,\n\tRTL8XXXU_CHANNEL_WIDTH_80_80 = 4,\n\tRTL8XXXU_CHANNEL_WIDTH_MAX = 5,\n};\n\nstruct rtl8723bu_c2h {\n\tu8 id;\n\tu8 seq;\n\tunion {\n\t\tstruct {\n\t\t\tu8 payload[0];\n\t\t} __packed raw;\n\t\tstruct {\n\t\t\tu8 ext_id;\n\t\t\tu8 status:4;\n\t\t\tu8 retlen:4;\n\t\t\tu8 opcode_ver:4;\n\t\t\tu8 req_num:4;\n\t\t\tu8 payload[2];\n\t\t} __packed bt_mp_info;\n\t\tstruct {\n\t\t\tu8 response_source:4;\n\t\t\tu8 dummy0_0:4;\n\n\t\t\tu8 bt_info;\n\n\t\t\tu8 retry_count:4;\n\t\t\tu8 dummy2_0:1;\n\t\t\tu8 bt_page:1;\n\t\t\tu8 tx_rx_mask:1;\n\t\t\tu8 dummy2_2:1;\n\n\t\t\tu8 rssi;\n\n\t\t\tu8 basic_rate:1;\n\t\t\tu8 bt_has_reset:1;\n\t\t\tu8 dummy4_1:1;\n\t\t\tu8 ignore_wlan:1;\n\t\t\tu8 auto_report:1;\n\t\t\tu8 dummy4_2:3;\n\n\t\t\tu8 a4;\n\t\t\tu8 a5;\n\t\t} __packed bt_info;\n\t\tstruct {\n\t\t\tu8 rate:7;\n\t\t\tu8 sgi:1;\n\t\t\tu8 macid;\n\t\t\tu8 ldpc:1;\n\t\t\tu8 txbf:1;\n\t\t\tu8 noisy_state:1;\n\t\t\tu8 dummy2_0:5;\n\t\t\tu8 dummy3_0;\n\t\t\tu8 dummy4_0;\n\t\t\tu8 dummy5_0;\n\t\t\tu8 bw;\n\t\t} __packed ra_report;\n\t};\n} __packed;\n\nstruct rtl8xxxu_fileops;\n\n \nenum wireless_mode {\n\tWIRELESS_MODE_UNKNOWN = 0,\n\t \n\tWIRELESS_MODE_B = BIT(0),\n\tWIRELESS_MODE_G = BIT(1),\n\tWIRELESS_MODE_A = BIT(2),\n\tWIRELESS_MODE_N_24G = BIT(3),\n\tWIRELESS_MODE_N_5G = BIT(4),\n\tWIRELESS_AUTO = BIT(5),\n\tWIRELESS_MODE_AC = BIT(6),\n\tWIRELESS_MODE_MAX = 0x7F,\n};\n\n \nenum ratr_table_mode_new {\n\tRATEID_IDX_BGN_40M_2SS = 0,\n\tRATEID_IDX_BGN_40M_1SS = 1,\n\tRATEID_IDX_BGN_20M_2SS_BN = 2,\n\tRATEID_IDX_BGN_20M_1SS_BN = 3,\n\tRATEID_IDX_GN_N2SS = 4,\n\tRATEID_IDX_GN_N1SS = 5,\n\tRATEID_IDX_BG = 6,\n\tRATEID_IDX_G = 7,\n\tRATEID_IDX_B = 8,\n\tRATEID_IDX_VHT_2SS = 9,\n\tRATEID_IDX_VHT_1SS = 10,\n\tRATEID_IDX_MIX1 = 11,\n\tRATEID_IDX_MIX2 = 12,\n\tRATEID_IDX_VHT_3SS = 13,\n\tRATEID_IDX_BGN_3SS = 14,\n};\n\n#define BT_INFO_8723B_1ANT_B_FTP\t\tBIT(7)\n#define BT_INFO_8723B_1ANT_B_A2DP\t\tBIT(6)\n#define BT_INFO_8723B_1ANT_B_HID\t\tBIT(5)\n#define BT_INFO_8723B_1ANT_B_SCO_BUSY\t\tBIT(4)\n#define BT_INFO_8723B_1ANT_B_ACL_BUSY\t\tBIT(3)\n#define BT_INFO_8723B_1ANT_B_INQ_PAGE\t\tBIT(2)\n#define BT_INFO_8723B_1ANT_B_SCO_ESCO\t\tBIT(1)\n#define BT_INFO_8723B_1ANT_B_CONNECTION\tBIT(0)\n\nenum _BT_8723B_1ANT_STATUS {\n\tBT_8723B_1ANT_STATUS_NON_CONNECTED_IDLE      = 0x0,\n\tBT_8723B_1ANT_STATUS_CONNECTED_IDLE          = 0x1,\n\tBT_8723B_1ANT_STATUS_INQ_PAGE                = 0x2,\n\tBT_8723B_1ANT_STATUS_ACL_BUSY                = 0x3,\n\tBT_8723B_1ANT_STATUS_SCO_BUSY                = 0x4,\n\tBT_8723B_1ANT_STATUS_ACL_SCO_BUSY            = 0x5,\n\tBT_8723B_1ANT_STATUS_MAX\n};\n\nstruct rtl8xxxu_btcoex {\n\tu8      bt_status;\n\tbool\tbt_busy;\n\tbool\thas_sco;\n\tbool\thas_a2dp;\n\tbool    has_hid;\n\tbool    has_pan;\n\tbool\thid_only;\n\tbool\ta2dp_only;\n\tbool    c2h_bt_inquiry;\n};\n\n#define RTL8XXXU_RATR_STA_INIT 0\n#define RTL8XXXU_RATR_STA_HIGH 1\n#define RTL8XXXU_RATR_STA_MID  2\n#define RTL8XXXU_RATR_STA_LOW  3\n\n#define RTL8XXXU_NOISE_FLOOR_MIN\t-100\n#define RTL8XXXU_SNR_THRESH_HIGH\t50\n#define RTL8XXXU_SNR_THRESH_LOW\t20\n\nstruct rtl8xxxu_ra_report {\n\tstruct rate_info txrate;\n\tu32 bit_rate;\n\tu8 desc_rate;\n};\n\nstruct rtl8xxxu_ra_info {\n\tu8 rate_id;\n\tu32 rate_mask;\n\tu32 ra_use_rate;\n\tu8 rate_sgi;\n\tu8 rssi_sta_ra;\t\t \n\tu8 pre_rssi_sta_ra;\n\tu8 sgi_enable;\n\tu8 decision_rate;\n\tu8 pre_rate;\n\tu8 highest_rate;\n\tu8 lowest_rate;\n\tu32 nsc_up;\n\tu32 nsc_down;\n\tu32 total;\n\tu16 retry[5];\n\tu16 drop;\n\tu16 rpt_time;\n\tu16 pre_min_rpt_time;\n\tu8 dynamic_tx_rpt_timing_counter;\n\tu8 ra_waiting_counter;\n\tu8 ra_pending_counter;\n\tu8 ra_drop_after_down;\n\tu8 pt_try_state;\t \n\tu8 pt_stage;\t\t \n\tu8 pt_stop_count;\t \n\tu8 pt_pre_rate;\t\t \n\tu8 pt_pre_rssi;\t\t \n\tu8 pt_mode_ss;\t\t \n\tu8 ra_stage;\t\t \n\tu8 pt_smooth_factor;\n};\n\n#define CFO_TH_XTAL_HIGH\t20  \n#define CFO_TH_XTAL_LOW\t10  \n#define CFO_TH_ATC\t\t80  \n\nstruct rtl8xxxu_cfo_tracking {\n\tbool adjust;\n\tbool atc_status;\n\tint cfo_tail[2];\n\tu8 crystal_cap;\n\tu32 packet_count;\n\tu32 packet_count_pre;\n};\n\n#define RTL8XXXU_HW_LED_CONTROL\t2\n#define RTL8XXXU_MAX_MAC_ID_NUM\t128\n#define RTL8XXXU_BC_MC_MACID\t0\n\nstruct rtl8xxxu_priv {\n\tstruct ieee80211_hw *hw;\n\tstruct usb_device *udev;\n\tstruct rtl8xxxu_fileops *fops;\n\n\tspinlock_t tx_urb_lock;\n\tstruct list_head tx_urb_free_list;\n\tint tx_urb_free_count;\n\tbool tx_stopped;\n\n\tspinlock_t rx_urb_lock;\n\tstruct list_head rx_urb_pending_list;\n\tint rx_urb_pending_count;\n\tbool shutdown;\n\tstruct work_struct rx_urb_wq;\n\n\tu8 mac_addr[ETH_ALEN];\n\tchar chip_name[8];\n\tchar chip_vendor[8];\n\tu8 cck_tx_power_index_A[RTL8XXXU_MAX_CHANNEL_GROUPS];\n\tu8 cck_tx_power_index_B[RTL8XXXU_MAX_CHANNEL_GROUPS];\n\tu8 ht40_1s_tx_power_index_A[RTL8XXXU_MAX_CHANNEL_GROUPS];\n\tu8 ht40_1s_tx_power_index_B[RTL8XXXU_MAX_CHANNEL_GROUPS];\n\t \n\tstruct rtl8723au_idx ht40_2s_tx_power_index_diff[\n\t\tRTL8723A_CHANNEL_GROUPS];\n\tstruct rtl8723au_idx ht20_tx_power_index_diff[RTL8723A_CHANNEL_GROUPS];\n\tstruct rtl8723au_idx ofdm_tx_power_index_diff[RTL8723A_CHANNEL_GROUPS];\n\tstruct rtl8723au_idx ht40_max_power_offset[RTL8723A_CHANNEL_GROUPS];\n\tstruct rtl8723au_idx ht20_max_power_offset[RTL8723A_CHANNEL_GROUPS];\n\t \n\tstruct rtl8723au_idx ofdm_tx_power_diff[RTL8723B_TX_COUNT];\n\tstruct rtl8723au_idx ht20_tx_power_diff[RTL8723B_TX_COUNT];\n\tstruct rtl8723au_idx ht40_tx_power_diff[RTL8723B_TX_COUNT];\n\tstruct rtl8xxxu_power_base *power_base;\n\tu8 package_type;\n\tu32 chip_cut:4;\n\tu32 rom_rev:4;\n\tu32 is_multi_func:1;\n\tu32 has_wifi:1;\n\tu32 has_bluetooth:1;\n\tu32 enable_bluetooth:1;\n\tu32 has_gps:1;\n\tu32 hi_pa:1;\n\tu32 vendor_umc:1;\n\tu32 vendor_smic:1;\n\tu32 has_polarity_ctrl:1;\n\tu32 has_eeprom:1;\n\tu32 boot_eeprom:1;\n\tu32 usb_interrupts:1;\n\tu32 ep_tx_high_queue:1;\n\tu32 ep_tx_normal_queue:1;\n\tu32 ep_tx_low_queue:1;\n\tu32 rx_buf_aggregation:1;\n\tu32 cck_agc_report_type:1;\n\tu32 cck_new_agc:1;\n\tu8 default_crystal_cap;\n\tu8 rfe_type;\n\tunsigned int pipe_interrupt;\n\tunsigned int pipe_in;\n\tunsigned int pipe_out[TXDESC_QUEUE_MAX];\n\tu8 out_ep[RTL8XXXU_OUT_ENDPOINTS];\n\tu8 ep_tx_count;\n\tu8 rf_paths;\n\tu8 rx_paths;\n\tu8 tx_paths;\n\tu32 rege94;\n\tu32 rege9c;\n\tu32 regeb4;\n\tu32 regebc;\n\tu32 regrcr;\n\tint next_mbox;\n\tint nr_out_eps;\n\n\tstruct mutex h2c_mutex;\n\t \n\tstruct mutex syson_indirect_access_mutex;\n\n\tstruct usb_anchor rx_anchor;\n\tstruct usb_anchor tx_anchor;\n\tstruct usb_anchor int_anchor;\n\tstruct rtl8xxxu_firmware_header *fw_data;\n\tsize_t fw_size;\n\tstruct mutex usb_buf_mutex;\n\tunion {\n\t\t__le32 val32;\n\t\t__le16 val16;\n\t\tu8 val8;\n\t} usb_buf;\n\tunion {\n\t\tu8 raw[EFUSE_MAP_LEN];\n\t\tstruct rtl8723au_efuse efuse8723;\n\t\tstruct rtl8723bu_efuse efuse8723bu;\n\t\tstruct rtl8192cu_efuse efuse8192;\n\t\tstruct rtl8192eu_efuse efuse8192eu;\n\t\tstruct rtl8188fu_efuse efuse8188fu;\n\t\tstruct rtl8188eu_efuse efuse8188eu;\n\t\tstruct rtl8710bu_efuse efuse8710bu;\n\t\tstruct rtl8192fu_efuse efuse8192fu;\n\t} efuse_wifi;\n\tu32 adda_backup[RTL8XXXU_ADDA_REGS];\n\tu32 mac_backup[RTL8XXXU_MAC_REGS];\n\tu32 bb_backup[RTL8XXXU_BB_REGS];\n\tu32 bb_recovery_backup[RTL8XXXU_BB_REGS];\n\tenum rtl8xxxu_rtl_chip rtl_chip;\n\tu8 pi_enabled:1;\n\tu8 no_pape:1;\n\tu8 int_buf[USB_INTR_CONTENT_LENGTH];\n\tu8 rssi_level;\n\tDECLARE_BITMAP(tx_aggr_started, IEEE80211_NUM_TIDS);\n\tDECLARE_BITMAP(tid_tx_operational, IEEE80211_NUM_TIDS);\n\t \n\tstruct ieee80211_vif *vif;\n\tstruct delayed_work ra_watchdog;\n\tstruct work_struct c2hcmd_work;\n\tstruct sk_buff_head c2hcmd_queue;\n\tstruct work_struct update_beacon_work;\n\tstruct rtl8xxxu_btcoex bt_coex;\n\tstruct rtl8xxxu_ra_report ra_report;\n\tstruct rtl8xxxu_cfo_tracking cfo_tracking;\n\tstruct rtl8xxxu_ra_info ra_info;\n\n\tbool led_registered;\n\tchar led_name[32];\n\tstruct led_classdev led_cdev;\n\tDECLARE_BITMAP(mac_id_map, RTL8XXXU_MAX_MAC_ID_NUM);\n};\n\nstruct rtl8xxxu_sta_info {\n\tstruct ieee80211_sta *sta;\n\tstruct ieee80211_vif *vif;\n\n\tu8 macid;\n};\n\nstruct rtl8xxxu_rx_urb {\n\tstruct urb urb;\n\tstruct ieee80211_hw *hw;\n\tstruct list_head list;\n};\n\nstruct rtl8xxxu_tx_urb {\n\tstruct urb urb;\n\tstruct ieee80211_hw *hw;\n\tstruct list_head list;\n};\n\nstruct rtl8xxxu_fileops {\n\tint (*identify_chip) (struct rtl8xxxu_priv *priv);\n\tint (*read_efuse) (struct rtl8xxxu_priv *priv);\n\tint (*parse_efuse) (struct rtl8xxxu_priv *priv);\n\tint (*load_firmware) (struct rtl8xxxu_priv *priv);\n\tint (*power_on) (struct rtl8xxxu_priv *priv);\n\tvoid (*power_off) (struct rtl8xxxu_priv *priv);\n\tvoid (*reset_8051) (struct rtl8xxxu_priv *priv);\n\tint (*llt_init) (struct rtl8xxxu_priv *priv);\n\tvoid (*init_phy_bb) (struct rtl8xxxu_priv *priv);\n\tint (*init_phy_rf) (struct rtl8xxxu_priv *priv);\n\tvoid (*phy_init_antenna_selection) (struct rtl8xxxu_priv *priv);\n\tvoid (*phy_lc_calibrate) (struct rtl8xxxu_priv *priv);\n\tvoid (*phy_iq_calibrate) (struct rtl8xxxu_priv *priv);\n\tvoid (*config_channel) (struct ieee80211_hw *hw);\n\tint (*parse_rx_desc) (struct rtl8xxxu_priv *priv, struct sk_buff *skb);\n\tvoid (*parse_phystats) (struct rtl8xxxu_priv *priv,\n\t\t\t\tstruct ieee80211_rx_status *rx_status,\n\t\t\t\tstruct rtl8723au_phy_stats *phy_stats,\n\t\t\t\tu32 rxmcs, struct ieee80211_hdr *hdr,\n\t\t\t\tbool crc_icv_err);\n\tvoid (*init_aggregation) (struct rtl8xxxu_priv *priv);\n\tvoid (*init_statistics) (struct rtl8xxxu_priv *priv);\n\tvoid (*init_burst) (struct rtl8xxxu_priv *priv);\n\tvoid (*enable_rf) (struct rtl8xxxu_priv *priv);\n\tvoid (*disable_rf) (struct rtl8xxxu_priv *priv);\n\tvoid (*usb_quirks) (struct rtl8xxxu_priv *priv);\n\tvoid (*set_tx_power) (struct rtl8xxxu_priv *priv, int channel,\n\t\t\t      bool ht40);\n\tvoid (*update_rate_mask) (struct rtl8xxxu_priv *priv,\n\t\t\t\t  u32 ramask, u8 rateid, int sgi, int txbw_40mhz,\n\t\t\t\t  u8 macid);\n\tvoid (*report_connect) (struct rtl8xxxu_priv *priv,\n\t\t\t\tu8 macid, u8 role, bool connect);\n\tvoid (*report_rssi) (struct rtl8xxxu_priv *priv, u8 macid, u8 rssi);\n\tvoid (*fill_txdesc) (struct ieee80211_hw *hw, struct ieee80211_hdr *hdr,\n\t\t\t     struct ieee80211_tx_info *tx_info,\n\t\t\t     struct rtl8xxxu_txdesc32 *tx_desc, bool sgi,\n\t\t\t     bool short_preamble, bool ampdu_enable,\n\t\t\t     u32 rts_rate, u8 macid);\n\tvoid (*set_crystal_cap) (struct rtl8xxxu_priv *priv, u8 crystal_cap);\n\ts8 (*cck_rssi) (struct rtl8xxxu_priv *priv, struct rtl8723au_phy_stats *phy_stats);\n\tint (*led_classdev_brightness_set) (struct led_classdev *led_cdev,\n\t\t\t\t\t    enum led_brightness brightness);\n\tint writeN_block_size;\n\tint rx_agg_buf_size;\n\tchar tx_desc_size;\n\tchar rx_desc_size;\n\tu8 has_s0s1:1;\n\tu8 has_tx_report:1;\n\tu8 gen2_thermal_meter:1;\n\tu8 needs_full_init:1;\n\tu8 init_reg_rxfltmap:1;\n\tu8 init_reg_pkt_life_time:1;\n\tu8 init_reg_hmtfr:1;\n\tu8 ampdu_max_time;\n\tu8 ustime_tsf_edca;\n\tu16 max_aggr_num;\n\tu8 supports_ap:1;\n\tu16 max_macid_num;\n\tu32 adda_1t_init;\n\tu32 adda_1t_path_on;\n\tu32 adda_2t_path_on_a;\n\tu32 adda_2t_path_on_b;\n\tu16 trxff_boundary;\n\tu8 pbp_rx;\n\tu8 pbp_tx;\n\tconst struct rtl8xxxu_reg8val *mactable;\n\tu8 total_page_num;\n\tu8 page_num_hi;\n\tu8 page_num_lo;\n\tu8 page_num_norm;\n\tu8 last_llt_entry;\n};\n\nextern int rtl8xxxu_debug;\n\nextern const struct rtl8xxxu_reg8val rtl8xxxu_gen1_mac_init_table[];\nextern const u32 rtl8xxxu_iqk_phy_iq_bb_reg[];\nu8 rtl8xxxu_read8(struct rtl8xxxu_priv *priv, u16 addr);\nu16 rtl8xxxu_read16(struct rtl8xxxu_priv *priv, u16 addr);\nu32 rtl8xxxu_read32(struct rtl8xxxu_priv *priv, u16 addr);\nint rtl8xxxu_write8(struct rtl8xxxu_priv *priv, u16 addr, u8 val);\nint rtl8xxxu_write16(struct rtl8xxxu_priv *priv, u16 addr, u16 val);\nint rtl8xxxu_write32(struct rtl8xxxu_priv *priv, u16 addr, u32 val);\nint rtl8xxxu_write8_set(struct rtl8xxxu_priv *priv, u16 addr, u8 bits);\nint rtl8xxxu_write8_clear(struct rtl8xxxu_priv *priv, u16 addr, u8 bits);\nint rtl8xxxu_write16_set(struct rtl8xxxu_priv *priv, u16 addr, u16 bits);\nint rtl8xxxu_write16_clear(struct rtl8xxxu_priv *priv, u16 addr, u16 bits);\nint rtl8xxxu_write32_set(struct rtl8xxxu_priv *priv, u16 addr, u32 bits);\nint rtl8xxxu_write32_clear(struct rtl8xxxu_priv *priv, u16 addr, u32 bits);\nint rtl8xxxu_write32_mask(struct rtl8xxxu_priv *priv, u16 addr,\n\t\t\t  u32 mask, u32 val);\n\nu32 rtl8xxxu_read_rfreg(struct rtl8xxxu_priv *priv,\n\t\t\tenum rtl8xxxu_rfpath path, u8 reg);\nint rtl8xxxu_write_rfreg(struct rtl8xxxu_priv *priv,\n\t\t\t enum rtl8xxxu_rfpath path, u8 reg, u32 data);\nint rtl8xxxu_write_rfreg_mask(struct rtl8xxxu_priv *priv,\n\t\t\t      enum rtl8xxxu_rfpath path, u8 reg,\n\t\t\t      u32 mask, u32 val);\nvoid rtl8xxxu_save_regs(struct rtl8xxxu_priv *priv, const u32 *regs,\n\t\t\tu32 *backup, int count);\nvoid rtl8xxxu_restore_regs(struct rtl8xxxu_priv *priv, const u32 *regs,\n\t\t\t   u32 *backup, int count);\nvoid rtl8xxxu_save_mac_regs(struct rtl8xxxu_priv *priv,\n\t\t\t    const u32 *reg, u32 *backup);\nvoid rtl8xxxu_restore_mac_regs(struct rtl8xxxu_priv *priv,\n\t\t\t       const u32 *reg, u32 *backup);\nvoid rtl8xxxu_path_adda_on(struct rtl8xxxu_priv *priv, const u32 *regs,\n\t\t\t   bool path_a_on);\nvoid rtl8xxxu_mac_calibration(struct rtl8xxxu_priv *priv,\n\t\t\t      const u32 *regs, u32 *backup);\nvoid rtl8xxxu_fill_iqk_matrix_a(struct rtl8xxxu_priv *priv, bool iqk_ok,\n\t\t\t\tint result[][8], int candidate, bool tx_only);\nvoid rtl8xxxu_fill_iqk_matrix_b(struct rtl8xxxu_priv *priv, bool iqk_ok,\n\t\t\t\tint result[][8], int candidate, bool tx_only);\nint rtl8xxxu_init_phy_rf(struct rtl8xxxu_priv *priv,\n\t\t\t const struct rtl8xxxu_rfregval *table,\n\t\t\t enum rtl8xxxu_rfpath path);\nint rtl8xxxu_init_phy_regs(struct rtl8xxxu_priv *priv,\n\t\t\t   const struct rtl8xxxu_reg32val *array);\nint rtl8xxxu_load_firmware(struct rtl8xxxu_priv *priv, const char *fw_name);\nvoid rtl8xxxu_firmware_self_reset(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_power_off(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_identify_vendor_1bit(struct rtl8xxxu_priv *priv, u32 vendor);\nvoid rtl8xxxu_identify_vendor_2bits(struct rtl8xxxu_priv *priv, u32 vendor);\nvoid rtl8xxxu_config_endpoints_sie(struct rtl8xxxu_priv *priv);\nint rtl8xxxu_config_endpoints_no_sie(struct rtl8xxxu_priv *priv);\nint rtl8xxxu_read_efuse8(struct rtl8xxxu_priv *priv, u16 offset, u8 *data);\nint rtl8xxxu_read_efuse(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_reset_8051(struct rtl8xxxu_priv *priv);\nint rtl8xxxu_auto_llt_table(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen2_prepare_calibrate(struct rtl8xxxu_priv *priv, u8 start);\nvoid rtl8723a_phy_lc_calibrate(struct rtl8xxxu_priv *priv);\nvoid rtl8188f_phy_lc_calibrate(struct rtl8xxxu_priv *priv);\nint rtl8xxxu_flush_fifo(struct rtl8xxxu_priv *priv);\nint rtl8xxxu_gen2_h2c_cmd(struct rtl8xxxu_priv *priv,\n\t\t\t  struct h2c_cmd *h2c, int len);\nint rtl8xxxu_active_to_lps(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_disabled_to_emu(struct rtl8xxxu_priv *priv);\nint rtl8xxxu_init_llt_table(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen1_phy_iq_calibrate(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen1_init_phy_bb(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen1_set_tx_power(struct rtl8xxxu_priv *priv,\n\t\t\t\tint channel, bool ht40);\nvoid rtl8188f_channel_to_group(int channel, int *group, int *cck_group);\nvoid rtl8188f_set_tx_power(struct rtl8xxxu_priv *priv,\n\t\t\t   int channel, bool ht40);\nvoid rtl8xxxu_gen1_config_channel(struct ieee80211_hw *hw);\nvoid rtl8xxxu_gen2_config_channel(struct ieee80211_hw *hw);\nvoid rtl8xxxu_gen1_usb_quirks(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen2_usb_quirks(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_update_rate_mask(struct rtl8xxxu_priv *priv,\n\t\t\t       u32 ramask, u8 rateid, int sgi, int txbw_40mhz, u8 macid);\nvoid rtl8xxxu_gen2_update_rate_mask(struct rtl8xxxu_priv *priv,\n\t\t\t\t    u32 ramask, u8 rateid, int sgi, int txbw_40mhz, u8 macid);\nvoid rtl8xxxu_gen1_report_connect(struct rtl8xxxu_priv *priv,\n\t\t\t\t  u8 macid, u8 role, bool connect);\nvoid rtl8xxxu_gen2_report_connect(struct rtl8xxxu_priv *priv,\n\t\t\t\t  u8 macid, u8 role, bool connect);\nvoid rtl8xxxu_gen1_report_rssi(struct rtl8xxxu_priv *priv, u8 macid, u8 rssi);\nvoid rtl8xxxu_gen2_report_rssi(struct rtl8xxxu_priv *priv, u8 macid, u8 rssi);\nvoid rtl8xxxu_gen1_init_aggregation(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen1_enable_rf(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen1_disable_rf(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_gen2_disable_rf(struct rtl8xxxu_priv *priv);\nvoid rtl8xxxu_init_burst(struct rtl8xxxu_priv *priv);\nint rtl8xxxu_parse_rxdesc16(struct rtl8xxxu_priv *priv, struct sk_buff *skb);\nint rtl8xxxu_parse_rxdesc24(struct rtl8xxxu_priv *priv, struct sk_buff *skb);\nvoid rtl8723au_rx_parse_phystats(struct rtl8xxxu_priv *priv,\n\t\t\t\t struct ieee80211_rx_status *rx_status,\n\t\t\t\t struct rtl8723au_phy_stats *phy_stats,\n\t\t\t\t u32 rxmcs, struct ieee80211_hdr *hdr,\n\t\t\t\t bool crc_icv_err);\nvoid jaguar2_rx_parse_phystats(struct rtl8xxxu_priv *priv,\n\t\t\t       struct ieee80211_rx_status *rx_status,\n\t\t\t       struct rtl8723au_phy_stats *phy_stats,\n\t\t\t       u32 rxmcs, struct ieee80211_hdr *hdr,\n\t\t\t       bool crc_icv_err);\nint rtl8xxxu_gen2_channel_to_group(int channel);\nbool rtl8xxxu_simularity_compare(struct rtl8xxxu_priv *priv,\n\t\t\t\t int result[][8], int c1, int c2);\nbool rtl8xxxu_gen2_simularity_compare(struct rtl8xxxu_priv *priv,\n\t\t\t\t      int result[][8], int c1, int c2);\nvoid rtl8xxxu_fill_txdesc_v1(struct ieee80211_hw *hw, struct ieee80211_hdr *hdr,\n\t\t\t     struct ieee80211_tx_info *tx_info,\n\t\t\t     struct rtl8xxxu_txdesc32 *tx_desc, bool sgi,\n\t\t\t     bool short_preamble, bool ampdu_enable,\n\t\t\t     u32 rts_rate, u8 macid);\nvoid rtl8xxxu_fill_txdesc_v2(struct ieee80211_hw *hw, struct ieee80211_hdr *hdr,\n\t\t\t     struct ieee80211_tx_info *tx_info,\n\t\t\t     struct rtl8xxxu_txdesc32 *tx_desc32, bool sgi,\n\t\t\t     bool short_preamble, bool ampdu_enable,\n\t\t\t     u32 rts_rate, u8 macid);\nvoid rtl8xxxu_fill_txdesc_v3(struct ieee80211_hw *hw, struct ieee80211_hdr *hdr,\n\t\t\t     struct ieee80211_tx_info *tx_info,\n\t\t\t     struct rtl8xxxu_txdesc32 *tx_desc32, bool sgi,\n\t\t\t     bool short_preamble, bool ampdu_enable,\n\t\t\t     u32 rts_rate, u8 macid);\nvoid rtl8723bu_set_ps_tdma(struct rtl8xxxu_priv *priv,\n\t\t\t   u8 arg1, u8 arg2, u8 arg3, u8 arg4, u8 arg5);\nvoid rtl8723bu_phy_init_antenna_selection(struct rtl8xxxu_priv *priv);\nvoid rtl8723a_set_crystal_cap(struct rtl8xxxu_priv *priv, u8 crystal_cap);\nvoid rtl8188f_set_crystal_cap(struct rtl8xxxu_priv *priv, u8 crystal_cap);\ns8 rtl8723a_cck_rssi(struct rtl8xxxu_priv *priv, struct rtl8723au_phy_stats *phy_stats);\nvoid rtl8xxxu_update_ra_report(struct rtl8xxxu_ra_report *rarpt,\n\t\t\t       u8 rate, u8 sgi, u8 bw);\nvoid rtl8188e_ra_info_init_all(struct rtl8xxxu_ra_info *ra);\nvoid rtl8188e_handle_ra_tx_report2(struct rtl8xxxu_priv *priv, struct sk_buff *skb);\n\nextern struct rtl8xxxu_fileops rtl8192fu_fops;\nextern struct rtl8xxxu_fileops rtl8710bu_fops;\nextern struct rtl8xxxu_fileops rtl8188fu_fops;\nextern struct rtl8xxxu_fileops rtl8188eu_fops;\nextern struct rtl8xxxu_fileops rtl8192cu_fops;\nextern struct rtl8xxxu_fileops rtl8192eu_fops;\nextern struct rtl8xxxu_fileops rtl8723au_fops;\nextern struct rtl8xxxu_fileops rtl8723bu_fops;\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}