INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/sources_1/new/lab0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/lab0/lab0.srcs/sim_1/new/counter_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_testbench
