{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717270887486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717270887486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 01 16:41:27 2024 " "Processing started: Sat Jun 01 16:41:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717270887486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270887486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270887486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717270887972 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717270887973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/jk_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemanivel.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemanivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaNivel " "Found entity 1: sistemaNivel" {  } { { "sistemaNivel.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaNivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemairrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemairrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaIrrigacao " "Found entity 1: sistemaIrrigacao" {  } { { "sistemaIrrigacao.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaIrrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717270896147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717270896147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717270896147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717270896147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_sync " "Found entity 1: dff_sync" {  } { { "dff_sync.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/dff_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shif.v 1 1 " "Found 1 design units, including 1 entities, in source file shif.v" { { "Info" "ISGN_ENTITY_NAME" "1 shif " "Found entity 1: shif" {  } { { "shif.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/shif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk390.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk390.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk390 " "Found entity 1: divisor_clk390" {  } { { "divisor_clk390.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk390.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd " "Found entity 1: contador_bcd" {  } { { "contador_bcd.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador_bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717270896168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717270896226 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a main.v(5) " "Output port \"a\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b main.v(5) " "Output port \"b\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c main.v(5) " "Output port \"c\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d main.v(5) " "Output port \"d\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e main.v(5) " "Output port \"e\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f main.v(5) " "Output port \"f\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896227 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "g main.v(5) " "Output port \"g\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d1 main.v(5) " "Output port \"d1\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d2 main.v(5) " "Output port \"d2\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d3 main.v(5) " "Output port \"d3\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d4 main.v(5) " "Output port \"d4\" at main.v(5) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cl0 main.v(6) " "Output port \"cl0\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cl1 main.v(6) " "Output port \"cl1\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cl2 main.v(6) " "Output port \"cl2\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cl3 main.v(6) " "Output port \"cl3\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cl4 main.v(6) " "Output port \"cl4\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ln0 main.v(6) " "Output port \"ln0\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ln1 main.v(6) " "Output port \"ln1\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ln2 main.v(6) " "Output port \"ln2\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ln3 main.v(6) " "Output port \"ln3\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ln4 main.v(6) " "Output port \"ln4\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ln5 main.v(6) " "Output port \"ln5\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ln6 main.v(6) " "Output port \"ln6\" at main.v(6) has no driver" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717270896228 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistemaIrrigacao sistemaIrrigacao:irrigacao_inst " "Elaborating entity \"sistemaIrrigacao\" for hierarchy \"sistemaIrrigacao:irrigacao_inst\"" {  } { { "main.v" "irrigacao_inst" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717270896236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistemaNivel sistemaNivel:nivel_inst " "Elaborating entity \"sistemaNivel\" for hierarchy \"sistemaNivel:nivel_inst\"" {  } { { "main.v" "nivel_inst" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717270896249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor\"" {  } { { "main.v" "divisor" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717270896261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor_clk.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717270896275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd contador_bcd:contador_segundos_unidades " "Elaborating entity \"contador_bcd\" for hierarchy \"contador_bcd:contador_segundos_unidades\"" {  } { { "main.v" "contador_segundos_unidades" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717270896291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_flipflop contador_bcd:contador_segundos_unidades\|jk_flipflop:ff0 " "Elaborating entity \"jk_flipflop\" for hierarchy \"contador_bcd:contador_segundos_unidades\|jk_flipflop:ff0\"" {  } { { "contador_bcd.v" "ff0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador_bcd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717270896313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador_segundos_decenas " "Elaborating entity \"contador\" for hierarchy \"contador:contador_segundos_decenas\"" {  } { { "main.v" "contador_segundos_decenas" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717270896326 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 ff0 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"ff0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador.v" "ff0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717270896351 "|main|contador:contador_segundos_decenas|jk_flipflop:ff0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 ff0 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"ff0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador.v" "ff0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717270896352 "|main|contador:contador_segundos_decenas|jk_flipflop:ff0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 ff0 32 1 " "Port \"ordered port 0\" on the entity instantiation of \"ff0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_bcd.v" "ff0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador_bcd.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717270896352 "|main|contador_bcd:contador_segundos_unidades|jk_flipflop:ff0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 ff0 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"ff0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contador_bcd.v" "ff0" { Text "D:/Dev/Verilog/SistemadeIrrigacao/contador_bcd.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717270896352 "|main|contador_bcd:contador_segundos_unidades|jk_flipflop:ff0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717270896491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e GND " "Pin \"e\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f GND " "Pin \"f\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|f"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|g"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1 GND " "Pin \"d1\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|d1"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2 GND " "Pin \"d2\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|d2"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3 GND " "Pin \"d3\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4 GND " "Pin \"d4\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|d4"} { "Warning" "WMLS_MLS_STUCK_PIN" "cl0 GND " "Pin \"cl0\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|cl0"} { "Warning" "WMLS_MLS_STUCK_PIN" "cl1 GND " "Pin \"cl1\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|cl1"} { "Warning" "WMLS_MLS_STUCK_PIN" "cl2 GND " "Pin \"cl2\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|cl2"} { "Warning" "WMLS_MLS_STUCK_PIN" "cl3 GND " "Pin \"cl3\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|cl3"} { "Warning" "WMLS_MLS_STUCK_PIN" "cl4 GND " "Pin \"cl4\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|cl4"} { "Warning" "WMLS_MLS_STUCK_PIN" "ln0 GND " "Pin \"ln0\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|ln0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ln1 GND " "Pin \"ln1\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|ln1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ln2 GND " "Pin \"ln2\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|ln2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ln3 GND " "Pin \"ln3\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|ln3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ln4 GND " "Pin \"ln4\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|ln4"} { "Warning" "WMLS_MLS_STUCK_PIN" "ln5 GND " "Pin \"ln5\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|ln5"} { "Warning" "WMLS_MLS_STUCK_PIN" "ln6 GND " "Pin \"ln6\" is stuck at GND" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717270896511 "|main|ln6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717270896511 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717270896559 "|main|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ua " "No output dependent on input pin \"Ua\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717270896559 "|main|Ua"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Us " "No output dependent on input pin \"Us\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717270896559 "|main|Us"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T " "No output dependent on input pin \"T\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717270896559 "|main|T"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch " "No output dependent on input pin \"switch\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717270896559 "|main|switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reiniciar " "No output dependent on input pin \"reiniciar\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717270896559 "|main|reiniciar"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717270896559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717270896559 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717270896559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717270896559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717270896559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg " "Generated suppressed messages file D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717270896760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 01 16:41:36 2024 " "Processing ended: Sat Jun 01 16:41:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717270896760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717270896760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717270896760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717270896760 ""}
