Classic Timing Analyzer report for counter
Sat May 14 23:06:20 2016
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+--------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+---------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.768 ns                        ; clk_1hz~reg0 ; clk_1hz       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 103.39 MHz ( period = 9.672 ns ) ; counter4[23] ; clk_1khz~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 103.39 MHz ( period = 9.672 ns )                    ; counter4[23] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.963 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; counter4[23] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.962 ns                ;
; N/A                                     ; 105.53 MHz ( period = 9.476 ns )                    ; counter4[23] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 8.767 ns                ;
; N/A                                     ; 105.54 MHz ( period = 9.475 ns )                    ; counter4[23] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 8.766 ns                ;
; N/A                                     ; 105.56 MHz ( period = 9.473 ns )                    ; counter4[23] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 8.764 ns                ;
; N/A                                     ; 105.57 MHz ( period = 9.472 ns )                    ; counter4[23] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 8.763 ns                ;
; N/A                                     ; 107.25 MHz ( period = 9.324 ns )                    ; counter4[22] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.615 ns                ;
; N/A                                     ; 107.26 MHz ( period = 9.323 ns )                    ; counter4[22] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.614 ns                ;
; N/A                                     ; 108.62 MHz ( period = 9.206 ns )                    ; counter4[5]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 109.10 MHz ( period = 9.166 ns )                    ; counter4[26] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 109.11 MHz ( period = 9.165 ns )                    ; counter4[26] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 109.55 MHz ( period = 9.128 ns )                    ; counter4[22] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 109.57 MHz ( period = 9.127 ns )                    ; counter4[22] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 8.418 ns                ;
; N/A                                     ; 109.59 MHz ( period = 9.125 ns )                    ; counter4[22] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; counter4[22] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 8.415 ns                ;
; N/A                                     ; 109.75 MHz ( period = 9.112 ns )                    ; counter4[5]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 109.87 MHz ( period = 9.102 ns )                    ; counter4[5]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 8.393 ns                ;
; N/A                                     ; 110.29 MHz ( period = 9.067 ns )                    ; counter4[5]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 110.79 MHz ( period = 9.026 ns )                    ; counter4[28] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.317 ns                ;
; N/A                                     ; 110.80 MHz ( period = 9.025 ns )                    ; counter4[28] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.316 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; counter4[23] ; counter4[2]    ; clk        ; clk      ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; counter4[0]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 8.295 ns                ;
; N/A                                     ; 111.48 MHz ( period = 8.970 ns )                    ; counter4[1]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 8.261 ns                ;
; N/A                                     ; 111.48 MHz ( period = 8.970 ns )                    ; counter4[26] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 8.261 ns                ;
; N/A                                     ; 111.50 MHz ( period = 8.969 ns )                    ; counter4[26] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 111.52 MHz ( period = 8.967 ns )                    ; counter4[26] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 8.258 ns                ;
; N/A                                     ; 111.53 MHz ( period = 8.966 ns )                    ; counter4[26] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 111.59 MHz ( period = 8.961 ns )                    ; counter4[13] ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 8.252 ns                ;
; N/A                                     ; 112.23 MHz ( period = 8.910 ns )                    ; counter4[0]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 8.201 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; counter4[0]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 112.46 MHz ( period = 8.892 ns )                    ; counter4[7]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 8.183 ns                ;
; N/A                                     ; 112.66 MHz ( period = 8.876 ns )                    ; counter4[1]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 8.167 ns                ;
; N/A                                     ; 112.78 MHz ( period = 8.867 ns )                    ; counter4[13] ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 8.158 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; counter4[1]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 8.157 ns                ;
; N/A                                     ; 112.80 MHz ( period = 8.865 ns )                    ; counter4[0]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 8.156 ns                ;
; N/A                                     ; 113.13 MHz ( period = 8.839 ns )                    ; counter4[2]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 8.130 ns                ;
; N/A                                     ; 113.24 MHz ( period = 8.831 ns )                    ; counter4[1]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 113.25 MHz ( period = 8.830 ns )                    ; counter4[28] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 8.121 ns                ;
; N/A                                     ; 113.26 MHz ( period = 8.829 ns )                    ; counter4[28] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 8.120 ns                ;
; N/A                                     ; 113.29 MHz ( period = 8.827 ns )                    ; counter4[28] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 113.30 MHz ( period = 8.826 ns )                    ; counter4[28] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 8.117 ns                ;
; N/A                                     ; 113.35 MHz ( period = 8.822 ns )                    ; counter4[13] ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 113.66 MHz ( period = 8.798 ns )                    ; counter4[7]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 8.089 ns                ;
; N/A                                     ; 113.68 MHz ( period = 8.797 ns )                    ; counter4[24] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.088 ns                ;
; N/A                                     ; 113.69 MHz ( period = 8.796 ns )                    ; counter4[24] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.087 ns                ;
; N/A                                     ; 113.79 MHz ( period = 8.788 ns )                    ; counter4[7]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 8.079 ns                ;
; N/A                                     ; 114.25 MHz ( period = 8.753 ns )                    ; counter4[15] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.044 ns                ;
; N/A                                     ; 114.25 MHz ( period = 8.753 ns )                    ; counter4[7]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 8.044 ns                ;
; N/A                                     ; 114.26 MHz ( period = 8.752 ns )                    ; counter4[15] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.043 ns                ;
; N/A                                     ; 114.29 MHz ( period = 8.750 ns )                    ; counter4[14] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.041 ns                ;
; N/A                                     ; 114.30 MHz ( period = 8.749 ns )                    ; counter4[14] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.040 ns                ;
; N/A                                     ; 114.31 MHz ( period = 8.748 ns )                    ; counter1[14] ; clk_1hz~reg0   ; clk        ; clk      ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 114.34 MHz ( period = 8.746 ns )                    ; counter1[14] ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 8.037 ns                ;
; N/A                                     ; 114.35 MHz ( period = 8.745 ns )                    ; counter4[2]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 114.36 MHz ( period = 8.744 ns )                    ; counter4[19] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.035 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter4[19] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.034 ns                ;
; N/A                                     ; 114.42 MHz ( period = 8.740 ns )                    ; counter1[14] ; counter1[1]    ; clk        ; clk      ; None                        ; None                      ; 8.031 ns                ;
; N/A                                     ; 114.48 MHz ( period = 8.735 ns )                    ; counter4[2]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 8.026 ns                ;
; N/A                                     ; 114.50 MHz ( period = 8.734 ns )                    ; counter1[9]  ; counter1[18]   ; clk        ; clk      ; None                        ; None                      ; 8.025 ns                ;
; N/A                                     ; 114.56 MHz ( period = 8.729 ns )                    ; counter4[16] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 8.020 ns                ;
; N/A                                     ; 114.57 MHz ( period = 8.728 ns )                    ; counter4[16] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 8.019 ns                ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; counter4[6]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; counter4[2]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 114.98 MHz ( period = 8.697 ns )                    ; counter1[9]  ; counter1[29]   ; clk        ; clk      ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; counter1[9]  ; counter1[21]   ; clk        ; clk      ; None                        ; None                      ; 7.987 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; counter4[22] ; counter4[2]    ; clk        ; clk      ; None                        ; None                      ; 7.955 ns                ;
; N/A                                     ; 115.86 MHz ( period = 8.631 ns )                    ; counter4[6]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 7.922 ns                ;
; N/A                                     ; 115.89 MHz ( period = 8.629 ns )                    ; counter1[9]  ; counter1[28]   ; clk        ; clk      ; None                        ; None                      ; 7.920 ns                ;
; N/A                                     ; 116.00 MHz ( period = 8.621 ns )                    ; counter4[6]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 7.912 ns                ;
; N/A                                     ; 116.25 MHz ( period = 8.602 ns )                    ; counter4[5]  ; counter4[21]   ; clk        ; clk      ; None                        ; None                      ; 7.893 ns                ;
; N/A                                     ; 116.27 MHz ( period = 8.601 ns )                    ; counter4[24] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 7.892 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; counter4[24] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 7.891 ns                ;
; N/A                                     ; 116.31 MHz ( period = 8.598 ns )                    ; counter4[24] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 116.32 MHz ( period = 8.597 ns )                    ; counter4[24] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 7.888 ns                ;
; N/A                                     ; 116.43 MHz ( period = 8.589 ns )                    ; counter4[27] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 7.880 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; counter4[27] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 7.879 ns                ;
; N/A                                     ; 116.47 MHz ( period = 8.586 ns )                    ; counter4[6]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 116.51 MHz ( period = 8.583 ns )                    ; counter2[22] ; counter2[14]   ; clk        ; clk      ; None                        ; None                      ; 7.874 ns                ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; counter2[22] ; counter2[17]   ; clk        ; clk      ; None                        ; None                      ; 7.871 ns                ;
; N/A                                     ; 116.60 MHz ( period = 8.576 ns )                    ; counter2[22] ; counter2[16]   ; clk        ; clk      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 116.65 MHz ( period = 8.573 ns )                    ; counter2[22] ; counter2[15]   ; clk        ; clk      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 116.67 MHz ( period = 8.571 ns )                    ; counter1[9]  ; counter1[25]   ; clk        ; clk      ; None                        ; None                      ; 7.862 ns                ;
; N/A                                     ; 116.73 MHz ( period = 8.567 ns )                    ; counter4[5]  ; counter4[23]   ; clk        ; clk      ; None                        ; None                      ; 7.858 ns                ;
; N/A                                     ; 116.86 MHz ( period = 8.557 ns )                    ; counter4[15] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 7.848 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; counter4[15] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 116.90 MHz ( period = 8.554 ns )                    ; counter4[14] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 7.845 ns                ;
; N/A                                     ; 116.90 MHz ( period = 8.554 ns )                    ; counter4[15] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 7.845 ns                ;
; N/A                                     ; 116.92 MHz ( period = 8.553 ns )                    ; counter4[15] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 116.92 MHz ( period = 8.553 ns )                    ; counter4[14] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 116.95 MHz ( period = 8.551 ns )                    ; counter4[14] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 7.842 ns                ;
; N/A                                     ; 116.96 MHz ( period = 8.550 ns )                    ; counter4[14] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 7.841 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; counter4[19] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 7.839 ns                ;
; N/A                                     ; 117.00 MHz ( period = 8.547 ns )                    ; counter4[19] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 7.838 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; counter4[5]  ; counter4[28]   ; clk        ; clk      ; None                        ; None                      ; 7.837 ns                ;
; N/A                                     ; 117.03 MHz ( period = 8.545 ns )                    ; counter4[19] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 7.836 ns                ;
; N/A                                     ; 117.04 MHz ( period = 8.544 ns )                    ; counter4[19] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 7.835 ns                ;
; N/A                                     ; 117.19 MHz ( period = 8.533 ns )                    ; counter4[8]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 117.19 MHz ( period = 8.533 ns )                    ; counter4[16] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 117.21 MHz ( period = 8.532 ns )                    ; counter4[16] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; counter4[16] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 7.821 ns                ;
; N/A                                     ; 117.25 MHz ( period = 8.529 ns )                    ; counter4[16] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 7.820 ns                ;
; N/A                                     ; 117.26 MHz ( period = 8.528 ns )                    ; counter3[28] ; clk_100hz~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.819 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; counter3[28] ; counter3[0]    ; clk        ; clk      ; None                        ; None                      ; 7.818 ns                ;
; N/A                                     ; 117.29 MHz ( period = 8.526 ns )                    ; counter3[28] ; counter3[14]   ; clk        ; clk      ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 117.56 MHz ( period = 8.506 ns )                    ; counter4[26] ; counter4[2]    ; clk        ; clk      ; None                        ; None                      ; 7.797 ns                ;
; N/A                                     ; 117.79 MHz ( period = 8.490 ns )                    ; counter3[22] ; clk_100hz~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.781 ns                ;
; N/A                                     ; 117.80 MHz ( period = 8.489 ns )                    ; counter3[22] ; counter3[0]    ; clk        ; clk      ; None                        ; None                      ; 7.780 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; counter3[22] ; counter3[14]   ; clk        ; clk      ; None                        ; None                      ; 7.779 ns                ;
; N/A                                     ; 117.87 MHz ( period = 8.484 ns )                    ; counter3[18] ; clk_100hz~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 117.88 MHz ( period = 8.483 ns )                    ; counter3[18] ; counter3[0]    ; clk        ; clk      ; None                        ; None                      ; 7.774 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; counter3[18] ; counter3[14]   ; clk        ; clk      ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 118.01 MHz ( period = 8.474 ns )                    ; counter4[5]  ; counter4[29]   ; clk        ; clk      ; None                        ; None                      ; 7.765 ns                ;
; N/A                                     ; 118.13 MHz ( period = 8.465 ns )                    ; counter1[15] ; clk_1hz~reg0   ; clk        ; clk      ; None                        ; None                      ; 7.756 ns                ;
; N/A                                     ; 118.16 MHz ( period = 8.463 ns )                    ; counter1[15] ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 7.754 ns                ;
; N/A                                     ; 118.25 MHz ( period = 8.457 ns )                    ; counter1[15] ; counter1[1]    ; clk        ; clk      ; None                        ; None                      ; 7.748 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; counter3[19] ; clk_100hz~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; counter3[19] ; counter3[0]    ; clk        ; clk      ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 118.41 MHz ( period = 8.445 ns )                    ; counter3[19] ; counter3[14]   ; clk        ; clk      ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 118.50 MHz ( period = 8.439 ns )                    ; counter4[8]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 118.62 MHz ( period = 8.430 ns )                    ; counter4[20] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 118.64 MHz ( period = 8.429 ns )                    ; counter4[20] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 7.720 ns                ;
; N/A                                     ; 118.64 MHz ( period = 8.429 ns )                    ; counter4[8]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 7.720 ns                ;
; N/A                                     ; 118.81 MHz ( period = 8.417 ns )                    ; counter2[23] ; counter2[14]   ; clk        ; clk      ; None                        ; None                      ; 7.708 ns                ;
; N/A                                     ; 118.85 MHz ( period = 8.414 ns )                    ; counter1[16] ; clk_1hz~reg0   ; clk        ; clk      ; None                        ; None                      ; 7.705 ns                ;
; N/A                                     ; 118.85 MHz ( period = 8.414 ns )                    ; counter2[23] ; counter2[17]   ; clk        ; clk      ; None                        ; None                      ; 7.705 ns                ;
; N/A                                     ; 118.88 MHz ( period = 8.412 ns )                    ; counter1[16] ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 118.91 MHz ( period = 8.410 ns )                    ; counter2[23] ; counter2[16]   ; clk        ; clk      ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 118.95 MHz ( period = 8.407 ns )                    ; counter2[23] ; counter2[15]   ; clk        ; clk      ; None                        ; None                      ; 7.698 ns                ;
; N/A                                     ; 118.96 MHz ( period = 8.406 ns )                    ; counter1[16] ; counter1[1]    ; clk        ; clk      ; None                        ; None                      ; 7.697 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; counter4[0]  ; counter4[21]   ; clk        ; clk      ; None                        ; None                      ; 7.691 ns                ;
; N/A                                     ; 119.09 MHz ( period = 8.397 ns )                    ; counter1[22] ; clk_1hz~reg0   ; clk        ; clk      ; None                        ; None                      ; 7.688 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; counter1[22] ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 7.686 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; counter4[9]  ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 7.686 ns                ;
; N/A                                     ; 119.13 MHz ( period = 8.394 ns )                    ; counter4[8]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 7.685 ns                ;
; N/A                                     ; 119.15 MHz ( period = 8.393 ns )                    ; counter4[27] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 7.684 ns                ;
; N/A                                     ; 119.16 MHz ( period = 8.392 ns )                    ; counter4[27] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 119.19 MHz ( period = 8.390 ns )                    ; counter4[27] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 7.681 ns                ;
; N/A                                     ; 119.20 MHz ( period = 8.389 ns )                    ; counter1[22] ; counter1[1]    ; clk        ; clk      ; None                        ; None                      ; 7.680 ns                ;
; N/A                                     ; 119.20 MHz ( period = 8.389 ns )                    ; counter4[27] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 7.680 ns                ;
; N/A                                     ; 119.53 MHz ( period = 8.366 ns )                    ; counter4[1]  ; counter4[21]   ; clk        ; clk      ; None                        ; None                      ; 7.657 ns                ;
; N/A                                     ; 119.53 MHz ( period = 8.366 ns )                    ; counter4[28] ; counter4[2]    ; clk        ; clk      ; None                        ; None                      ; 7.657 ns                ;
; N/A                                     ; 119.55 MHz ( period = 8.365 ns )                    ; counter4[0]  ; counter4[23]   ; clk        ; clk      ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 119.66 MHz ( period = 8.357 ns )                    ; counter4[13] ; counter4[21]   ; clk        ; clk      ; None                        ; None                      ; 7.648 ns                ;
; N/A                                     ; 119.83 MHz ( period = 8.345 ns )                    ; counter4[3]  ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; counter4[0]  ; counter4[28]   ; clk        ; clk      ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 119.85 MHz ( period = 8.344 ns )                    ; counter4[3]  ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 119.90 MHz ( period = 8.340 ns )                    ; counter3[0]  ; counter3[18]   ; clk        ; clk      ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 119.90 MHz ( period = 8.340 ns )                    ; counter4[0]  ; counter4[9]    ; clk        ; clk      ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 119.98 MHz ( period = 8.335 ns )                    ; counter3[6]  ; clk_100hz~reg0 ; clk        ; clk      ; None                        ; None                      ; 7.626 ns                ;
; N/A                                     ; 119.99 MHz ( period = 8.334 ns )                    ; counter3[6]  ; counter3[0]    ; clk        ; clk      ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 120.00 MHz ( period = 8.333 ns )                    ; counter3[6]  ; counter3[14]   ; clk        ; clk      ; None                        ; None                      ; 7.624 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; counter3[0]  ; counter3[14]   ; clk        ; clk      ; None                        ; None                      ; 7.623 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; counter4[5]  ; counter4[9]    ; clk        ; clk      ; None                        ; None                      ; 7.623 ns                ;
; N/A                                     ; 120.03 MHz ( period = 8.331 ns )                    ; counter4[1]  ; counter4[23]   ; clk        ; clk      ; None                        ; None                      ; 7.622 ns                ;
; N/A                                     ; 120.16 MHz ( period = 8.322 ns )                    ; counter4[13] ; counter4[23]   ; clk        ; clk      ; None                        ; None                      ; 7.613 ns                ;
; N/A                                     ; 120.29 MHz ( period = 8.313 ns )                    ; counter2[22] ; counter2[0]    ; clk        ; clk      ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 120.31 MHz ( period = 8.312 ns )                    ; counter1[5]  ; counter1[18]   ; clk        ; clk      ; None                        ; None                      ; 7.603 ns                ;
; N/A                                     ; 120.32 MHz ( period = 8.311 ns )                    ; counter1[0]  ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 7.602 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; counter4[1]  ; counter4[28]   ; clk        ; clk      ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 120.39 MHz ( period = 8.306 ns )                    ; counter4[1]  ; counter4[9]    ; clk        ; clk      ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; counter4[13] ; counter4[28]   ; clk        ; clk      ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 120.47 MHz ( period = 8.301 ns )                    ; counter4[9]  ; counter4[17]   ; clk        ; clk      ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 120.55 MHz ( period = 8.295 ns )                    ; counter1[0]  ; counter1[18]   ; clk        ; clk      ; None                        ; None                      ; 7.586 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; counter4[9]  ; counter4[13]   ; clk        ; clk      ; None                        ; None                      ; 7.582 ns                ;
; N/A                                     ; 120.64 MHz ( period = 8.289 ns )                    ; counter1[14] ; counter1[0]    ; clk        ; clk      ; None                        ; None                      ; 7.580 ns                ;
; N/A                                     ; 120.66 MHz ( period = 8.288 ns )                    ; counter4[7]  ; counter4[21]   ; clk        ; clk      ; None                        ; None                      ; 7.579 ns                ;
; N/A                                     ; 120.67 MHz ( period = 8.287 ns )                    ; counter3[0]  ; counter3[28]   ; clk        ; clk      ; None                        ; None                      ; 7.578 ns                ;
; N/A                                     ; 120.69 MHz ( period = 8.286 ns )                    ; counter4[11] ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 120.76 MHz ( period = 8.281 ns )                    ; counter4[5]  ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 7.572 ns                ;
; N/A                                     ; 120.85 MHz ( period = 8.275 ns )                    ; counter1[5]  ; counter1[29]   ; clk        ; clk      ; None                        ; None                      ; 7.566 ns                ;
; N/A                                     ; 120.85 MHz ( period = 8.275 ns )                    ; counter3[1]  ; counter3[18]   ; clk        ; clk      ; None                        ; None                      ; 7.566 ns                ;
; N/A                                     ; 120.86 MHz ( period = 8.274 ns )                    ; counter1[5]  ; counter1[21]   ; clk        ; clk      ; None                        ; None                      ; 7.565 ns                ;
; N/A                                     ; 120.89 MHz ( period = 8.272 ns )                    ; counter4[0]  ; counter4[29]   ; clk        ; clk      ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 120.96 MHz ( period = 8.267 ns )                    ; counter3[1]  ; counter3[14]   ; clk        ; clk      ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 121.07 MHz ( period = 8.260 ns )                    ; counter1[28] ; clk_1hz~reg0   ; clk        ; clk      ; None                        ; None                      ; 7.551 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; counter1[0]  ; counter1[29]   ; clk        ; clk      ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; counter1[28] ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 121.11 MHz ( period = 8.257 ns )                    ; counter1[0]  ; counter1[21]   ; clk        ; clk      ; None                        ; None                      ; 7.548 ns                ;
; N/A                                     ; 121.12 MHz ( period = 8.256 ns )                    ; counter4[9]  ; counter4[22]   ; clk        ; clk      ; None                        ; None                      ; 7.547 ns                ;
; N/A                                     ; 121.15 MHz ( period = 8.254 ns )                    ; counter4[17] ; counter4[25]   ; clk        ; clk      ; None                        ; None                      ; 7.545 ns                ;
; N/A                                     ; 121.17 MHz ( period = 8.253 ns )                    ; counter4[10] ; clk_1khz~reg0  ; clk        ; clk      ; None                        ; None                      ; 7.544 ns                ;
; N/A                                     ; 121.17 MHz ( period = 8.253 ns )                    ; counter4[7]  ; counter4[23]   ; clk        ; clk      ; None                        ; None                      ; 7.544 ns                ;
; N/A                                     ; 121.18 MHz ( period = 8.252 ns )                    ; counter1[28] ; counter1[1]    ; clk        ; clk      ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 121.18 MHz ( period = 8.252 ns )                    ; counter4[10] ; counter4[11]   ; clk        ; clk      ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 121.32 MHz ( period = 8.243 ns )                    ; counter1[24] ; clk_1hz~reg0   ; clk        ; clk      ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; counter1[24] ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 7.532 ns                ;
; N/A                                     ; 121.39 MHz ( period = 8.238 ns )                    ; counter4[1]  ; counter4[29]   ; clk        ; clk      ; None                        ; None                      ; 7.529 ns                ;
; N/A                                     ; 121.43 MHz ( period = 8.235 ns )                    ; counter1[24] ; counter1[1]    ; clk        ; clk      ; None                        ; None                      ; 7.526 ns                ;
; N/A                                     ; 121.43 MHz ( period = 8.235 ns )                    ; counter2[28] ; counter2[14]   ; clk        ; clk      ; None                        ; None                      ; 7.526 ns                ;
; N/A                                     ; 121.43 MHz ( period = 8.235 ns )                    ; counter4[2]  ; counter4[21]   ; clk        ; clk      ; None                        ; None                      ; 7.526 ns                ;
; N/A                                     ; 121.45 MHz ( period = 8.234 ns )                    ; counter4[20] ; counter4[8]    ; clk        ; clk      ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 121.46 MHz ( period = 8.233 ns )                    ; counter4[20] ; counter4[0]    ; clk        ; clk      ; None                        ; None                      ; 7.524 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; counter2[28] ; counter2[17]   ; clk        ; clk      ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; counter4[7]  ; counter4[28]   ; clk        ; clk      ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 121.49 MHz ( period = 8.231 ns )                    ; counter4[20] ; counter4[7]    ; clk        ; clk      ; None                        ; None                      ; 7.522 ns                ;
; N/A                                     ; 121.51 MHz ( period = 8.230 ns )                    ; counter4[20] ; counter4[6]    ; clk        ; clk      ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 121.52 MHz ( period = 8.229 ns )                    ; counter4[13] ; counter4[29]   ; clk        ; clk      ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; 121.54 MHz ( period = 8.228 ns )                    ; counter2[28] ; counter2[16]   ; clk        ; clk      ; None                        ; None                      ; 7.519 ns                ;
; N/A                                     ; 121.58 MHz ( period = 8.225 ns )                    ; counter1[1]  ; counter1[3]    ; clk        ; clk      ; None                        ; None                      ; 7.516 ns                ;
; N/A                                     ; 121.58 MHz ( period = 8.225 ns )                    ; counter2[28] ; counter2[15]   ; clk        ; clk      ; None                        ; None                      ; 7.516 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 10.768 ns  ; clk_1hz~reg0   ; clk_1hz   ; clk        ;
; N/A   ; None         ; 10.353 ns  ; clk_10hz~reg0  ; clk_10hz  ; clk        ;
; N/A   ; None         ; 10.281 ns  ; clk_1khz~reg0  ; clk_1khz  ; clk        ;
; N/A   ; None         ; 10.087 ns  ; clk_100hz~reg0 ; clk_100hz ; clk        ;
+-------+--------------+------------+----------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat May 14 23:06:20 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 103.39 MHz between source register "counter4[23]" and destination register "clk_1khz~reg0" (period= 9.672 ns)
    Info: + Longest register to register delay is 8.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N2; Fanout = 4; REG Node = 'counter4[23]'
        Info: 2: + IC(2.662 ns) + CELL(0.914 ns) = 3.576 ns; Loc. = LC_X3_Y2_N5; Fanout = 1; COMB Node = 'Equal3~1'
        Info: 3: + IC(0.706 ns) + CELL(0.914 ns) = 5.196 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; COMB Node = 'Equal3~4'
        Info: 4: + IC(1.200 ns) + CELL(0.511 ns) = 6.907 ns; Loc. = LC_X2_Y2_N9; Fanout = 7; COMB Node = 'Equal3~9'
        Info: 5: + IC(1.252 ns) + CELL(0.804 ns) = 8.963 ns; Loc. = LC_X3_Y2_N0; Fanout = 2; REG Node = 'clk_1khz~reg0'
        Info: Total cell delay = 3.143 ns ( 35.07 % )
        Info: Total interconnect delay = 5.820 ns ( 64.93 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.522 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 124; CLK Node = 'clk'
            Info: 2: + IC(3.472 ns) + CELL(0.918 ns) = 5.522 ns; Loc. = LC_X3_Y2_N0; Fanout = 2; REG Node = 'clk_1khz~reg0'
            Info: Total cell delay = 2.050 ns ( 37.12 % )
            Info: Total interconnect delay = 3.472 ns ( 62.88 % )
        Info: - Longest clock path from clock "clk" to source register is 5.522 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 124; CLK Node = 'clk'
            Info: 2: + IC(3.472 ns) + CELL(0.918 ns) = 5.522 ns; Loc. = LC_X4_Y3_N2; Fanout = 4; REG Node = 'counter4[23]'
            Info: Total cell delay = 2.050 ns ( 37.12 % )
            Info: Total interconnect delay = 3.472 ns ( 62.88 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk" to destination pin "clk_1hz" through register "clk_1hz~reg0" is 10.768 ns
    Info: + Longest clock path from clock "clk" to source register is 5.522 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 124; CLK Node = 'clk'
        Info: 2: + IC(3.472 ns) + CELL(0.918 ns) = 5.522 ns; Loc. = LC_X5_Y3_N1; Fanout = 2; REG Node = 'clk_1hz~reg0'
        Info: Total cell delay = 2.050 ns ( 37.12 % )
        Info: Total interconnect delay = 3.472 ns ( 62.88 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N1; Fanout = 2; REG Node = 'clk_1hz~reg0'
        Info: 2: + IC(2.548 ns) + CELL(2.322 ns) = 4.870 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'clk_1hz'
        Info: Total cell delay = 2.322 ns ( 47.68 % )
        Info: Total interconnect delay = 2.548 ns ( 52.32 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Sat May 14 23:06:21 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


