```verilog
module mod_a (
    output out1,
    output out2,
    input a,
    input b,
    input c,
    input d
);
    // Internal logic for mod_a
endmodule

module top_module ( 
    input a, 
    input b, 
    input c,
    input d,
    output out1,
    output out2
);
    // Instantiate the mod_a module
    mod_a inst_mod_a (
        .out1(out1), 
        .out2(out2), 
        .a(a), 
        .b(b), 
        .c(c), 
        .d(d)
    );
endmodule
```