- ğŸ‘‹ Hi, Iâ€™m @DineshkumarreddyKasireddygari.I pursuing Btech 3rd in RGUKT AP IIIT R.K VALLEY in Electronics and communication engineering branch.
- ğŸ‘€ My motive is to enhance my professional skills in VLSI domain.Iâ€™m interested in VLSI Verification and physical design domain.
- ğŸŒ± Iâ€™m completed learning Verilog HDL language in MAVEN SILICON.I'm currently learning System verilog.
- I'm learning Embedded systems through IndAC training.
- ğŸ’ï¸ Iâ€™m looking to work in Multinational VLSI companies and willing to develop VLSI technology.
- ğŸ“« kasireddydineshreddy@gmail.com is my personal Gmail account to contact me.
- Thank you!
<!---
DineshkumarreddyKasireddygari/DineshkumarreddyKasireddygari is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
