\hypertarget{acc_8h}{}\section{bsps/arm/atsam/include/libchip/include/acc.h File Reference}
\label{acc_8h}\index{bsps/arm/atsam/include/libchip/include/acc.h@{bsps/arm/atsam/include/libchip/include/acc.h}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$assert.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{acc_8h_ab60accae361e365b312860008ebcf55d}\label{acc_8h_ab60accae361e365b312860008ebcf55d}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B0}~0
\item 
\mbox{\Hypertarget{acc_8h_a645c3df44d7173fabc4bc06f159eb5a3}\label{acc_8h_a645c3df44d7173fabc4bc06f159eb5a3}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B1}~1
\item 
\mbox{\Hypertarget{acc_8h_ac9c8c0ddd16b4d71dfdc23e0eec56447}\label{acc_8h_ac9c8c0ddd16b4d71dfdc23e0eec56447}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B2}~2
\item 
\mbox{\Hypertarget{acc_8h_a82bd7f2df659771f2636c182d8f0bfee}\label{acc_8h_a82bd7f2df659771f2636c182d8f0bfee}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B3}~3
\item 
\mbox{\Hypertarget{acc_8h_a257e78bb7341acff3d7af9474e5d1605}\label{acc_8h_a257e78bb7341acff3d7af9474e5d1605}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B4}~4
\item 
\mbox{\Hypertarget{acc_8h_a7e231f4e9e11a7b0b7a7d8c272a96ba0}\label{acc_8h_a7e231f4e9e11a7b0b7a7d8c272a96ba0}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B5}~5
\item 
\mbox{\Hypertarget{acc_8h_a73e0f3dcfe818deb36fa6b7c10a8539c}\label{acc_8h_a73e0f3dcfe818deb36fa6b7c10a8539c}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B6}~6
\item 
\mbox{\Hypertarget{acc_8h_ac6373067fb95c80cf9755873926d7a49}\label{acc_8h_ac6373067fb95c80cf9755873926d7a49}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+P\+L\+U\+S\+\_\+\+A\+D12\+B7}~7
\item 
\mbox{\Hypertarget{acc_8h_ac42a44ba4e75a6df91fc179584807222}\label{acc_8h_ac42a44ba4e75a6df91fc179584807222}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+TS}~0
\item 
\mbox{\Hypertarget{acc_8h_a974e3bd93dbae7e32df67974d111585f}\label{acc_8h_a974e3bd93dbae7e32df67974d111585f}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+A\+D\+V\+R\+EF}~1
\item 
\mbox{\Hypertarget{acc_8h_ad6f126bc91d5138ba46d4505a7d65555}\label{acc_8h_ad6f126bc91d5138ba46d4505a7d65555}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+D\+A\+C0}~2
\item 
\mbox{\Hypertarget{acc_8h_acecf246f0e5789795cb51455a4654bbf}\label{acc_8h_acecf246f0e5789795cb51455a4654bbf}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+D\+A\+C1}~3
\item 
\mbox{\Hypertarget{acc_8h_a38e3d2784238d5a8562b9b5ef12c81ed}\label{acc_8h_a38e3d2784238d5a8562b9b5ef12c81ed}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+A\+D12\+B0}~4
\item 
\mbox{\Hypertarget{acc_8h_af06a012e350c03a5520fa00e773c3ba4}\label{acc_8h_af06a012e350c03a5520fa00e773c3ba4}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+A\+D12\+B1}~5
\item 
\mbox{\Hypertarget{acc_8h_a3a953e00a5434f3b6b27a7097491b902}\label{acc_8h_a3a953e00a5434f3b6b27a7097491b902}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+A\+D12\+B2}~6
\item 
\mbox{\Hypertarget{acc_8h_a5bbda0b84d0a19a080b310aaca43c820}\label{acc_8h_a5bbda0b84d0a19a080b310aaca43c820}} 
\#define {\bfseries A\+C\+C\+\_\+\+S\+E\+L\+M\+I\+N\+U\+S\+\_\+\+A\+D12\+B3}~7
\item 
\#define {\bfseries A\+C\+C\+\_\+\+Cfg\+Mode\+Reg}(p\+Acc,  mode)
\item 
\mbox{\Hypertarget{acc_8h_a96c50edb1063c26bd6dc0d49225c1b13}\label{acc_8h_a96c50edb1063c26bd6dc0d49225c1b13}} 
\#define {\bfseries A\+C\+C\+\_\+\+Get\+Mode\+Reg}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+MR)
\item 
\mbox{\Hypertarget{acc_8h_a22f7e0e8cc96a7bd618ce4bd33b944ca}\label{acc_8h_a22f7e0e8cc96a7bd618ce4bd33b944ca}} 
\#define {\bfseries A\+C\+C\+\_\+\+Start\+Conversion}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+CR = A\+C\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+RT)
\item 
\mbox{\Hypertarget{acc_8h_a826e78e8575d636a6ae065f4eda9ba0c}\label{acc_8h_a826e78e8575d636a6ae065f4eda9ba0c}} 
\#define {\bfseries A\+C\+C\+\_\+\+Soft\+Reset}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+CR = \mbox{\hyperlink{group__SAMV71__ACC_ga231124b62aab0eb3ec41276fe8a4c1e7}{A\+C\+C\+\_\+\+C\+R\+\_\+\+S\+W\+R\+ST}})
\item 
\#define {\bfseries A\+C\+C\+\_\+\+Enable\+Channel}(p\+Acc,  dw\+Channel)
\item 
\#define {\bfseries A\+C\+C\+\_\+\+Disable\+Channel}(p\+Acc,  dw\+Channel)
\item 
\#define {\bfseries A\+C\+C\+\_\+\+Enable\+It}(p\+Acc,  dw\+Mode)
\item 
\#define {\bfseries A\+C\+C\+\_\+\+Disable\+It}(p\+Acc,  dw\+Mode)
\item 
\mbox{\Hypertarget{acc_8h_a3206321a04e29d3514a1ac881b3c5d65}\label{acc_8h_a3206321a04e29d3514a1ac881b3c5d65}} 
\#define {\bfseries A\+C\+C\+\_\+\+Enable\+Data\+Ready\+It}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+I\+ER = A\+T91\+C\+\_\+\+A\+C\+C\+\_\+\+D\+R\+DY)
\item 
\mbox{\Hypertarget{acc_8h_a03c5dbde5644d57d4098c65e7e161f59}\label{acc_8h_a03c5dbde5644d57d4098c65e7e161f59}} 
\#define {\bfseries A\+C\+C\+\_\+\+Get\+Status}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+I\+SR)
\item 
\mbox{\Hypertarget{acc_8h_accff0db9e3581d1536ffdaa281174f0d}\label{acc_8h_accff0db9e3581d1536ffdaa281174f0d}} 
\#define {\bfseries A\+C\+C\+\_\+\+Get\+Channel\+Status}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+C\+H\+SR)
\item 
\mbox{\Hypertarget{acc_8h_a83aa66ad2bdd4c34fea7789f9d479a9f}\label{acc_8h_a83aa66ad2bdd4c34fea7789f9d479a9f}} 
\#define {\bfseries A\+C\+C\+\_\+\+Get\+Interrupt\+Mask\+Status}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+I\+MR)
\item 
\mbox{\Hypertarget{acc_8h_ab4d3ef25a193b88f4a99b1e1deb1bc97}\label{acc_8h_ab4d3ef25a193b88f4a99b1e1deb1bc97}} 
\#define {\bfseries A\+C\+C\+\_\+\+Get\+Last\+Converted\+Data}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+L\+C\+DR)
\item 
\#define {\bfseries A\+C\+C\+\_\+\+Cfg\+Analog\+Ctrl\+Reg}(p\+Acc,  dw\+Mode)
\item 
\#define {\bfseries A\+C\+C\+\_\+\+Cfg\+Ext\+Mode\+Reg}(p\+Acc,  extmode)
\item 
\mbox{\Hypertarget{acc_8h_a775867aabbe01c3731ee0ad82dc0b7a0}\label{acc_8h_a775867aabbe01c3731ee0ad82dc0b7a0}} 
\#define {\bfseries A\+C\+C\+\_\+\+Get\+Analog\+Ctrl\+Reg}(p\+Acc)~((p\+Acc)-\/$>$A\+C\+C\+\_\+\+A\+CR)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{acc_8h_aab2f696a12b92878953e494c2d8db3a8}{A\+C\+C\+\_\+\+Configure}} (\mbox{\hyperlink{structAcc}{Acc}} $\ast$p\+Acc, uint8\+\_\+t id\+Acc, uint8\+\_\+t uc\+Selplus, uint8\+\_\+t uc\+Selminus, uint16\+\_\+t w\+Ac\+\_\+en, uint16\+\_\+t w\+Edge, uint16\+\_\+t w\+Invert)
\begin{DoxyCompactList}\small\item\em Initialize the A\+CC controller. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{acc_8h_a943a8009be75f6fe0c615c2f82f9da14}{A\+C\+C\+\_\+\+Set\+Comparison\+Pair}} (\mbox{\hyperlink{structAcc}{Acc}} $\ast$p\+Acc, uint8\+\_\+t uc\+Selplus, uint8\+\_\+t uc\+Selminus)
\item 
uint32\+\_\+t \mbox{\hyperlink{acc_8h_ad6ad4854d9264759636e7766a32275fc}{A\+C\+C\+\_\+\+Get\+Comparison\+Result}} (\mbox{\hyperlink{structAcc}{Acc}} $\ast$p\+Acc, uint32\+\_\+t dw\+Status)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hypertarget{group__RTEMSBSPsARM_Purpose}{}\subsection{Purpose}\label{group__RTEMSBSPsARM_Purpose}
Interface for configuration the Analog-\/to-\/\+Digital Converter (A\+CC) peripheral.\hypertarget{group__RTEMSBSPsARM_Usage}{}\subsection{Usage}\label{group__RTEMSBSPsARM_Usage}

\begin{DoxyEnumerate}
\item Configurate the pins for A\+CC
\item Initialize the A\+CC with A\+C\+C\+\_\+\+Initialize().
\item Select the active channel using A\+C\+C\+\_\+\+Enable\+Channel()
\item Start the conversion with A\+C\+C\+\_\+\+Start\+Conversion()
\item Wait the end of the conversion by polling status with A\+C\+C\+\_\+\+Get\+Status()
\item Finally, get the converted data using A\+C\+C\+\_\+\+Get\+Converted\+Data() 
\end{DoxyEnumerate}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{acc_8h_a371b15037ed7a5a5c13b55334c099456}\label{acc_8h_a371b15037ed7a5a5c13b55334c099456}} 
\index{acc.h@{acc.h}!ACC\_CfgAnalogCtrlReg@{ACC\_CfgAnalogCtrlReg}}
\index{ACC\_CfgAnalogCtrlReg@{ACC\_CfgAnalogCtrlReg}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_CfgAnalogCtrlReg}{ACC\_CfgAnalogCtrlReg}}
{\footnotesize\ttfamily \#define A\+C\+C\+\_\+\+Cfg\+Analog\+Ctrl\+Reg(\begin{DoxyParamCaption}\item[{}]{p\+Acc,  }\item[{}]{dw\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        assert(((dwMode) \& 0xFFFCFF3C) == 0);\(\backslash\)}
\DoxyCodeLine{        (pAcc)->ACC\_ACR = (dwMode);\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{acc_8h_a76c281f3a332cc51c8f5958b97b3c267}\label{acc_8h_a76c281f3a332cc51c8f5958b97b3c267}} 
\index{acc.h@{acc.h}!ACC\_CfgExtModeReg@{ACC\_CfgExtModeReg}}
\index{ACC\_CfgExtModeReg@{ACC\_CfgExtModeReg}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_CfgExtModeReg}{ACC\_CfgExtModeReg}}
{\footnotesize\ttfamily \#define A\+C\+C\+\_\+\+Cfg\+Ext\+Mode\+Reg(\begin{DoxyParamCaption}\item[{}]{p\+Acc,  }\item[{}]{extmode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        assert(((extmode) \& 0xFF00FFFE) == 0);\(\backslash\)}
\DoxyCodeLine{        (pAcc)->ACC\_EMR = (extmode);\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{acc_8h_a1e01b62ddff25311d9af478472c7cdc4}\label{acc_8h_a1e01b62ddff25311d9af478472c7cdc4}} 
\index{acc.h@{acc.h}!ACC\_CfgModeReg@{ACC\_CfgModeReg}}
\index{ACC\_CfgModeReg@{ACC\_CfgModeReg}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_CfgModeReg}{ACC\_CfgModeReg}}
{\footnotesize\ttfamily \#define A\+C\+C\+\_\+\+Cfg\+Mode\+Reg(\begin{DoxyParamCaption}\item[{}]{p\+Acc,  }\item[{}]{mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \(\backslash\)}
\DoxyCodeLine{        (pAcc)->ACC\_MR = (mode);\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{acc_8h_a371b0319ec8dee4ba530512677d68958}\label{acc_8h_a371b0319ec8dee4ba530512677d68958}} 
\index{acc.h@{acc.h}!ACC\_DisableChannel@{ACC\_DisableChannel}}
\index{ACC\_DisableChannel@{ACC\_DisableChannel}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_DisableChannel}{ACC\_DisableChannel}}
{\footnotesize\ttfamily \#define A\+C\+C\+\_\+\+Disable\+Channel(\begin{DoxyParamCaption}\item[{}]{p\+Acc,  }\item[{}]{dw\+Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        assert(dwChannel < 16);\(\backslash\)}
\DoxyCodeLine{        (pAcc)->ACC\_CHDR = (1 << (dwChannel));\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{acc_8h_aaf35a7ba34c11b68bef46c51a7ae384e}\label{acc_8h_aaf35a7ba34c11b68bef46c51a7ae384e}} 
\index{acc.h@{acc.h}!ACC\_DisableIt@{ACC\_DisableIt}}
\index{ACC\_DisableIt@{ACC\_DisableIt}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_DisableIt}{ACC\_DisableIt}}
{\footnotesize\ttfamily \#define A\+C\+C\+\_\+\+Disable\+It(\begin{DoxyParamCaption}\item[{}]{p\+Acc,  }\item[{}]{dw\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        assert(((dwMode)\&0xFFF00000)== 0);\(\backslash\)}
\DoxyCodeLine{        (pAcc)->ACC\_IDR = (dwMode);\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{acc_8h_aa1b3c1370956a380d7e2ea48019e31cd}\label{acc_8h_aa1b3c1370956a380d7e2ea48019e31cd}} 
\index{acc.h@{acc.h}!ACC\_EnableChannel@{ACC\_EnableChannel}}
\index{ACC\_EnableChannel@{ACC\_EnableChannel}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_EnableChannel}{ACC\_EnableChannel}}
{\footnotesize\ttfamily \#define A\+C\+C\+\_\+\+Enable\+Channel(\begin{DoxyParamCaption}\item[{}]{p\+Acc,  }\item[{}]{dw\+Channel }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        assert(dwChannel < 16);\(\backslash\)}
\DoxyCodeLine{        (pAcc)->ACC\_CHER = (1 << (dwChannel));\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}
\mbox{\Hypertarget{acc_8h_a3535ea5c59c770cd906dea711419f8f1}\label{acc_8h_a3535ea5c59c770cd906dea711419f8f1}} 
\index{acc.h@{acc.h}!ACC\_EnableIt@{ACC\_EnableIt}}
\index{ACC\_EnableIt@{ACC\_EnableIt}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_EnableIt}{ACC\_EnableIt}}
{\footnotesize\ttfamily \#define A\+C\+C\+\_\+\+Enable\+It(\begin{DoxyParamCaption}\item[{}]{p\+Acc,  }\item[{}]{dw\+Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{\(\backslash\)}
\DoxyCodeLine{        assert(((dwMode)\&0xFFF00000)== 0);\(\backslash\)}
\DoxyCodeLine{        (pAcc)->ACC\_IER = (dwMode);\(\backslash\)}
\DoxyCodeLine{    \}}

\end{DoxyCode}


\subsection{Function Documentation}
\mbox{\Hypertarget{acc_8h_aab2f696a12b92878953e494c2d8db3a8}\label{acc_8h_aab2f696a12b92878953e494c2d8db3a8}} 
\index{acc.h@{acc.h}!ACC\_Configure@{ACC\_Configure}}
\index{ACC\_Configure@{ACC\_Configure}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_Configure()}{ACC\_Configure()}}
{\footnotesize\ttfamily void A\+C\+C\+\_\+\+Configure (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structAcc}{Acc}} $\ast$}]{p\+Acc,  }\item[{uint8\+\_\+t}]{id\+Acc,  }\item[{uint8\+\_\+t}]{uc\+Selplus,  }\item[{uint8\+\_\+t}]{uc\+Selminus,  }\item[{uint16\+\_\+t}]{w\+Ac\+\_\+en,  }\item[{uint16\+\_\+t}]{w\+Edge,  }\item[{uint16\+\_\+t}]{w\+Invert }\end{DoxyParamCaption})}



Initialize the A\+CC controller. 


\begin{DoxyParams}{Parameters}
{\em p\+Acc} & Pointer to an \mbox{\hyperlink{structAcc}{Acc}} instance. \\
\hline
{\em id\+Acc} & A\+CC identifier \\
\hline
{\em uc\+Selplus} & input connected to inp, 0$\sim$7 \\
\hline
{\em uc\+Selminus} & input connected to inm,0$\sim$7 \\
\hline
{\em w\+Ac\+\_\+en} & Analog comparator enabled/disabled \\
\hline
{\em w\+Edge} & CF flag triggering mode \\
\hline
{\em w\+Invert} & I\+N\+Vert comparator output,use pattern defined in the device header file \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{acc_8h_ad6ad4854d9264759636e7766a32275fc}\label{acc_8h_ad6ad4854d9264759636e7766a32275fc}} 
\index{acc.h@{acc.h}!ACC\_GetComparisonResult@{ACC\_GetComparisonResult}}
\index{ACC\_GetComparisonResult@{ACC\_GetComparisonResult}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_GetComparisonResult()}{ACC\_GetComparisonResult()}}
{\footnotesize\ttfamily uint32\+\_\+t A\+C\+C\+\_\+\+Get\+Comparison\+Result (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structAcc}{Acc}} $\ast$}]{p\+Acc,  }\item[{uint32\+\_\+t}]{dw\+Status }\end{DoxyParamCaption})}

Return Comparison Result 
\begin{DoxyParams}{Parameters}
{\em p\+Acc} & Pointer to an \mbox{\hyperlink{structAcc}{Acc}} instance. \\
\hline
{\em dw\+Status} & value of A\+C\+C\+\_\+\+I\+SR \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{acc_8h_a943a8009be75f6fe0c615c2f82f9da14}\label{acc_8h_a943a8009be75f6fe0c615c2f82f9da14}} 
\index{acc.h@{acc.h}!ACC\_SetComparisonPair@{ACC\_SetComparisonPair}}
\index{ACC\_SetComparisonPair@{ACC\_SetComparisonPair}!acc.h@{acc.h}}
\subsubsection{\texorpdfstring{ACC\_SetComparisonPair()}{ACC\_SetComparisonPair()}}
{\footnotesize\ttfamily void A\+C\+C\+\_\+\+Set\+Comparison\+Pair (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structAcc}{Acc}} $\ast$}]{p\+Acc,  }\item[{uint8\+\_\+t}]{uc\+Selplus,  }\item[{uint8\+\_\+t}]{uc\+Selminus }\end{DoxyParamCaption})}

Return the Channel Converted Data 
\begin{DoxyParams}{Parameters}
{\em p\+Acc} & Pointer to an \mbox{\hyperlink{structAcc}{Acc}} instance. \\
\hline
{\em uc\+Selplus} & input applied on A\+CC S\+E\+L\+P\+L\+US \\
\hline
{\em uc\+Selminus} & input applied on A\+CC S\+E\+L\+M\+I\+N\+US \\
\hline
\end{DoxyParams}
