// Generated by CIRCT unknown git version
module alu_mux_3z(	// file.cleaned.mlir:2:3
  input        sel_zero,	// file.cleaned.mlir:2:28
               sel_a,	// file.cleaned.mlir:2:47
               sel_b,	// file.cleaned.mlir:2:63
  input  [3:0] a,	// file.cleaned.mlir:2:79
               b,	// file.cleaned.mlir:2:91
  output       ena,	// file.cleaned.mlir:2:104
  output [3:0] Q	// file.cleaned.mlir:2:118
);

  wire [3:0] SYNTHESIZED_WIRE_2;	// file.cleaned.mlir:12:10
  wire [3:0] SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:9:10
  wire       SYNTHESIZED_WIRE_1;	// file.cleaned.mlir:8:10
  assign SYNTHESIZED_WIRE_1 = ~sel_zero;	// file.cleaned.mlir:8:10
  assign SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_2 | a & {4{sel_a}};	// file.cleaned.mlir:4:10, :5:10, :9:10, :12:10
  assign SYNTHESIZED_WIRE_2 = b & {4{sel_b}};	// file.cleaned.mlir:11:10, :12:10
  assign ena = sel_a | sel_b | sel_zero;	// file.cleaned.mlir:10:10, :13:5
  assign Q = SYNTHESIZED_WIRE_0 & {4{SYNTHESIZED_WIRE_1}};	// file.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :13:5
endmodule

