Xilinx Platform Studio (XPS)
Xilinx EDK 7.1.2 Build EDK_H.12.5.1

Xilinx EDK 7.1.2 Build EDK_H.12.5.1


XPS% *********************************************
Create behavioral simulation models ...
*********************************************
simgen bfm_system.mhs -p xc2vp70ff1704-7 -lang vhdl    -mixed yes  -s mti -X
/opt/Xilinx/iselib -E /opt/Xilinx/edklib -m behavioral
WARNING: vhdl is not supported as a language.  Using usenglish.
Simulation Model Generator
Xilinx EDK 7.1.2 EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Command Line: simgen -p xc2vp70ff1704-7 -lang vhdl -mixed yes -s mti -X
/opt/Xilinx/iselib -E /opt/Xilinx/edklib -m behavioral bfm_system.mhs 

MHS file              : /.../pcores/plb_ddr2_v1_00_b/bfmsim/bfm_system.mhs
Language (-lang)      : VHDL 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ModelSim (MTI)
Part (-p) [ family ]  : xc2vp70ff1704-7 [ virtex2p ]
Output directory (-od):
/home/alschult/BEE2_BSP/repository/pcores/plb_ddr2_v1_00_b/bfmsim/

Edklib (-E) : /opt/Xilinx/edklib/
Xlib (-X)   : /opt/Xilinx/iselib/



Simulation Model Generator started ...

Reading MHS file ...

Reading MPD definitions ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Check platform configuration ...
plb_v34 (plb_bus) -
/home/alschult/BEE2_BSP/repository/pcores/plb_ddr2_v1_00_b/bfmsim/bfm_system.mhs
:39 - 1 master(s) : 1 slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
plb_monitor_bfm (bfm_monitor) -
/opt/EDK/hw/XilinxBFMinterface/pcores/plb_monitor_bfm_v1_00_a/data/plb_monitor_b
fm_v2_1_0.mpd:59 - tool overriding c_plb_num_masters value 4 to 1
plb_monitor_bfm (bfm_monitor) -
/opt/EDK/hw/XilinxBFMinterface/pcores/plb_monitor_bfm_v1_00_a/data/plb_monitor_b
fm_v2_1_0.mpd:60 - tool overriding c_plb_num_slaves value 4 to 1
plb_monitor_bfm (bfm_monitor) -
/opt/EDK/hw/XilinxBFMinterface/pcores/plb_monitor_bfm_v1_00_a/data/plb_monitor_b
fm_v2_1_0.mpd:61 - tool overriding c_plb_mid_width value 2 to 1
plb_v34 (plb_bus) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd:
39 - tool overriding c_plb_num_masters value 4 to 1
plb_v34 (plb_bus) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd:
40 - tool overriding c_plb_num_slaves value 4 to 1
plb_v34 (plb_bus) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd:
41 - tool overriding c_plb_mid_width value 2 to 1
plb_ddr2_tb (plb_ddr2) -
/home/alschult/BEE2_BSP/repository/pcores/plb_ddr2_v1_00_b/bfmsim/pcores/plb_ddr
2_tb_v1_00_a/data/plb_ddr2_tb_v2_1_0.mpd:31 - tool overriding c_plb_num_masters
value 8 to 1
plb_ddr2_tb (plb_ddr2) -
/home/alschult/BEE2_BSP/repository/pcores/plb_ddr2_v1_00_b/bfmsim/pcores/plb_ddr
2_tb_v1_00_a/data/plb_ddr2_tb_v2_1_0.mpd:32 - tool overriding c_plb_mid_width
value 3 to 1

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Elaborating instances ...

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:MDT - (GLOBAL) - atleast l toplevel output/input needs to be defined!

Writing HDL ...

Generating simulator compile script ...
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/fifo_sync_128x16.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/fifo_sync_144x16.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/dword_stage.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/ud_count.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/cmd_gen.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/gen_dec.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/d_ff.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/sr_ff.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/up_count.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/byte_enable_gen.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/plb_ctrl.v'
ERROR:MDT - File not found in any repository
   'plb_ddr2_v1_00_a/hdl/verilog/plb_ddr2.v'

Using the following precompiled EDK libraries:
  /opt/Xilinx/edklib/plb_bfm/
  /opt/Xilinx/edklib/plb_master_bfm_v1_00_a/
  /opt/Xilinx/edklib/plb_monitor_bfm_v1_00_a/
  /opt/Xilinx/edklib/bfm_synch_v1_00_a/
  /opt/Xilinx/edklib/proc_common_v1_00_b/
  /opt/Xilinx/edklib/plb_v34_v1_02_a/


Generating simulator helper scripts ...
Simulation Model Generator done!

cat simulation/behavioral/bfm_system.do | sed -e "s/vlog\(.*\)/vlog
+define+MODELSIM\1/g" > simulation/behavioral/bfm_system.do.sed
mv simulation/behavioral/bfm_system.do.sed simulation/behavioral/bfm_system.do
No changes to be saved in MSS file
No changes to be saved in XMP file
