{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 20:20:33 2013 " "Info: Processing started: Mon Dec 16 20:20:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forty_eight_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file forty_eight_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forty_eight_mux-SYN " "Info: Found design unit 1: forty_eight_mux-SYN" {  } { { "forty_eight_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/forty_eight_mux.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 forty_eight_mux " "Info: Found entity 1: forty_eight_mux" {  } { { "forty_eight_mux.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/forty_eight_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file " "Info: Elaborating entity \"reg_file\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 24 32 102 40 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 40 32 102 56 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 56 32 102 72 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 72 32 102 88 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 88 32 102 104 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 104 32 102 120 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 120 32 102 136 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 136 32 102 152 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(0) " "Error: Illegal wire or bus name \"reg_0_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 24 216 277 40 "reg_0_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(1) " "Error: Illegal wire or bus name \"reg_0_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 40 216 277 56 "reg_0_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(2) " "Error: Illegal wire or bus name \"reg_0_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 56 216 277 72 "reg_0_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(3) " "Error: Illegal wire or bus name \"reg_0_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 72 216 277 88 "reg_0_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(4) " "Error: Illegal wire or bus name \"reg_0_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 88 216 277 104 "reg_0_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(5) " "Error: Illegal wire or bus name \"reg_0_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 104 216 277 120 "reg_0_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(6) " "Error: Illegal wire or bus name \"reg_0_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 120 216 277 136 "reg_0_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_0_out(7) " "Error: Illegal wire or bus name \"reg_0_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 136 216 277 152 "reg_0_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 24 302 372 40 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 40 302 372 56 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 56 302 372 72 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 72 302 372 88 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 88 302 372 104 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 104 302 372 120 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 120 302 372 136 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 136 302 372 152 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 32 558 628 48 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 48 558 628 64 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 64 558 628 80 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 80 558 628 96 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 96 558 628 112 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 112 558 628 128 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 128 558 628 144 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 144 558 628 160 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 30 100 296 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 30 100 312 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 30 100 328 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 30 100 344 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 30 100 360 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 30 100 376 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 30 100 392 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 30 100 408 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 302 372 296 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 302 372 312 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 302 372 328 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 302 372 344 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 302 372 360 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 302 372 376 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 302 372 392 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 302 372 408 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 558 628 296 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 558 628 312 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 558 628 328 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 558 628 344 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 558 628 360 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 558 628 376 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 558 628 392 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 558 628 408 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 814 884 296 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 814 884 312 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 814 884 328 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 814 884 344 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 814 884 360 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 814 884 376 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 814 884 392 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 814 884 408 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(0) " "Error: Illegal wire or bus name \"reg_1_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 24 486 547 40 "reg_1_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(1) " "Error: Illegal wire or bus name \"reg_1_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 40 486 547 56 "reg_1_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(2) " "Error: Illegal wire or bus name \"reg_1_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 56 486 547 72 "reg_1_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(3) " "Error: Illegal wire or bus name \"reg_1_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 72 486 547 88 "reg_1_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(4) " "Error: Illegal wire or bus name \"reg_1_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 88 486 547 104 "reg_1_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(5) " "Error: Illegal wire or bus name \"reg_1_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 104 486 547 120 "reg_1_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(6) " "Error: Illegal wire or bus name \"reg_1_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 120 486 547 136 "reg_1_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_1_out(7) " "Error: Illegal wire or bus name \"reg_1_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 136 486 547 152 "reg_1_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(0) " "Error: Illegal wire or bus name \"reg_2_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 32 742 803 48 "reg_2_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(1) " "Error: Illegal wire or bus name \"reg_2_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 48 742 803 64 "reg_2_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(2) " "Error: Illegal wire or bus name \"reg_2_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 64 742 803 80 "reg_2_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(3) " "Error: Illegal wire or bus name \"reg_2_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 80 742 803 96 "reg_2_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(4) " "Error: Illegal wire or bus name \"reg_2_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 96 742 803 112 "reg_2_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(5) " "Error: Illegal wire or bus name \"reg_2_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 112 742 803 128 "reg_2_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(6) " "Error: Illegal wire or bus name \"reg_2_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 128 742 803 144 "reg_2_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_2_out(7) " "Error: Illegal wire or bus name \"reg_2_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 144 742 803 160 "reg_2_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(0) " "Error: Illegal wire or bus name \"reg_4_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 214 275 296 "reg_4_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(1) " "Error: Illegal wire or bus name \"reg_4_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 214 275 312 "reg_4_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(2) " "Error: Illegal wire or bus name \"reg_4_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 214 275 328 "reg_4_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(3) " "Error: Illegal wire or bus name \"reg_4_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 214 275 344 "reg_4_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(4) " "Error: Illegal wire or bus name \"reg_4_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 214 275 360 "reg_4_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(5) " "Error: Illegal wire or bus name \"reg_4_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 214 275 376 "reg_4_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(6) " "Error: Illegal wire or bus name \"reg_4_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 214 275 392 "reg_4_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_4_out(7) " "Error: Illegal wire or bus name \"reg_4_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 214 275 408 "reg_4_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(0) " "Error: Illegal wire or bus name \"reg_5_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 486 547 296 "reg_5_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(1) " "Error: Illegal wire or bus name \"reg_5_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 486 547 312 "reg_5_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(2) " "Error: Illegal wire or bus name \"reg_5_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 486 547 328 "reg_5_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(3) " "Error: Illegal wire or bus name \"reg_5_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 486 547 344 "reg_5_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(4) " "Error: Illegal wire or bus name \"reg_5_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 486 547 360 "reg_5_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(5) " "Error: Illegal wire or bus name \"reg_5_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 486 547 376 "reg_5_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(6) " "Error: Illegal wire or bus name \"reg_5_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 486 547 392 "reg_5_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_5_out(7) " "Error: Illegal wire or bus name \"reg_5_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 486 547 408 "reg_5_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(0) " "Error: Illegal wire or bus name \"reg_6_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 742 803 296 "reg_6_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(1) " "Error: Illegal wire or bus name \"reg_6_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 742 803 312 "reg_6_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(2) " "Error: Illegal wire or bus name \"reg_6_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 742 803 328 "reg_6_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(3) " "Error: Illegal wire or bus name \"reg_6_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 742 803 344 "reg_6_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(4) " "Error: Illegal wire or bus name \"reg_6_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 742 803 360 "reg_6_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(5) " "Error: Illegal wire or bus name \"reg_6_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 742 803 376 "reg_6_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(6) " "Error: Illegal wire or bus name \"reg_6_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 742 803 392 "reg_6_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_6_out(7) " "Error: Illegal wire or bus name \"reg_6_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 742 803 408 "reg_6_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(7) " "Error: Illegal wire or bus name \"reg_7_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 392 998 1059 408 "reg_7_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(6) " "Error: Illegal wire or bus name \"reg_7_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 376 998 1059 392 "reg_7_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(5) " "Error: Illegal wire or bus name \"reg_7_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 360 998 1059 376 "reg_7_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(4) " "Error: Illegal wire or bus name \"reg_7_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 344 998 1059 360 "reg_7_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(3) " "Error: Illegal wire or bus name \"reg_7_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 328 998 1059 344 "reg_7_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(2) " "Error: Illegal wire or bus name \"reg_7_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 312 998 1059 328 "reg_7_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(1) " "Error: Illegal wire or bus name \"reg_7_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 998 1059 312 "reg_7_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_7_out(0) " "Error: Illegal wire or bus name \"reg_7_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 280 998 1059 296 "reg_7_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(0) " "Error: Illegal wire or bus name \"reg_3_out(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 32 1000 1061 48 "reg_3_out(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(1) " "Error: Illegal wire or bus name \"reg_3_out(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 48 1000 1061 64 "reg_3_out(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(2) " "Error: Illegal wire or bus name \"reg_3_out(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 64 1000 1061 80 "reg_3_out(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(3) " "Error: Illegal wire or bus name \"reg_3_out(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 80 1000 1061 96 "reg_3_out(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(4) " "Error: Illegal wire or bus name \"reg_3_out(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 96 1000 1061 112 "reg_3_out(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(5) " "Error: Illegal wire or bus name \"reg_3_out(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 112 1000 1061 128 "reg_3_out(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(6) " "Error: Illegal wire or bus name \"reg_3_out(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 128 1000 1061 144 "reg_3_out(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal reg_3_out(7) " "Error: Illegal wire or bus name \"reg_3_out(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 144 1000 1061 160 "reg_3_out(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(1) " "Error: Illegal wire or bus name \"write_data(1)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 48 816 886 64 "write_data(1)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(2) " "Error: Illegal wire or bus name \"write_data(2)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 64 816 886 80 "write_data(2)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(3) " "Error: Illegal wire or bus name \"write_data(3)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 80 816 886 96 "write_data(3)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(4) " "Error: Illegal wire or bus name \"write_data(4)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 96 816 886 112 "write_data(4)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(7) " "Error: Illegal wire or bus name \"write_data(7)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 144 816 886 160 "write_data(7)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(5) " "Error: Illegal wire or bus name \"write_data(5)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 112 816 886 128 "write_data(5)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(6) " "Error: Illegal wire or bus name \"write_data(6)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 128 816 886 144 "write_data(6)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "signal write_data(0) " "Error: Illegal wire or bus name \"write_data(0)\" of type signal " {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 32 816 886 48 "write_data(0)" "" } } } }  } 0 0 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 129 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 129 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Error: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 16 20:20:34 2013 " "Error: Processing ended: Mon Dec 16 20:20:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
