// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bnn_bnn,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.471000,HLS_SYN_LAT=30901,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=640,HLS_SYN_LUT=942,HLS_VERSION=2023_2}" *)

module bnn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        addr_in_address0,
        addr_in_ce0,
        addr_in_q0,
        alpha,
        w_address0,
        w_ce0,
        w_q0,
        addr_out_address0,
        addr_out_ce0,
        addr_out_q0,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        mean_address0,
        mean_ce0,
        mean_q0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] addr_in_address0;
output   addr_in_ce0;
input  [31:0] addr_in_q0;
input  [31:0] alpha;
output  [13:0] w_address0;
output   w_ce0;
input  [31:0] w_q0;
output  [13:0] addr_out_address0;
output   addr_out_ce0;
input  [31:0] addr_out_q0;
output  [13:0] data_address0;
output   data_ce0;
output   data_we0;
output  [31:0] data_d0;
input  [31:0] data_q0;
output  [13:0] data_address1;
output   data_ce1;
input  [31:0] data_q1;
output  [13:0] in_r_address0;
output   in_r_ce0;
input  [31:0] in_r_q0;
output  [13:0] mean_address0;
output   mean_ce0;
input  [31:0] mean_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] data_address0;
reg data_ce0;
reg data_we0;
reg[31:0] data_d0;
reg data_ce1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] add_ln16_fu_115_p2;
reg   [13:0] add_ln16_reg_169;
wire    ap_CS_fsm_state2;
wire   [6:0] add_ln16_1_fu_127_p2;
reg   [6:0] add_ln16_1_reg_177;
wire   [0:0] icmp_ln24_fu_133_p2;
reg   [0:0] icmp_ln24_reg_182;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_done;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_idle;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_ready;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_in_r_address0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_in_r_ce0;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_w_address0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_w_ce0;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_addr_in_address0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_addr_in_ce0;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_address0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_ce0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_we0;
wire   [31:0] grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_d0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_done;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_idle;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_ready;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_mean_address0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_mean_ce0;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_addr_out_address0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_addr_out_ce0;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_address0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_ce0;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_we0;
wire   [31:0] grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_d0;
wire   [13:0] grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_address1;
wire    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_ce1;
reg    grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg;
wire   [0:0] icmp_ln16_fu_121_p2;
wire    ap_CS_fsm_state3;
reg    grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [13:0] phi_mul_fu_60;
reg    ap_block_state5_on_subcall_done;
reg   [6:0] i_fu_64;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg = 1'b0;
#0 grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg = 1'b0;
#0 phi_mul_fu_60 = 14'd0;
#0 i_fu_64 = 7'd0;
end

bnn_bnn_Pipeline_VITIS_LOOP_15_1 grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start),
    .ap_done(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_done),
    .ap_idle(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_idle),
    .ap_ready(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_ready),
    .phi_mul(phi_mul_fu_60),
    .in_r_address0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_in_r_address0),
    .in_r_ce0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_in_r_ce0),
    .in_r_q0(in_r_q0),
    .w_address0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_w_address0),
    .w_ce0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_w_ce0),
    .w_q0(w_q0),
    .addr_in_address0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_addr_in_address0),
    .addr_in_ce0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_addr_in_ce0),
    .addr_in_q0(addr_in_q0),
    .data_address0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_address0),
    .data_ce0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_ce0),
    .data_we0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_we0),
    .data_d0(grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_d0),
    .data_q0(data_q0),
    .alpha(alpha)
);

bnn_bnn_Pipeline_VITIS_LOOP_15_11 grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start),
    .ap_done(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_done),
    .ap_idle(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_idle),
    .ap_ready(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_ready),
    .mean_address0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_mean_address0),
    .mean_ce0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_mean_ce0),
    .mean_q0(mean_q0),
    .addr_out_address0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_addr_out_address0),
    .addr_out_ce0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_addr_out_ce0),
    .addr_out_q0(addr_out_q0),
    .data_address0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_address0),
    .data_ce0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_ce0),
    .data_we0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_we0),
    .data_d0(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_d0),
    .data_address1(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_address1),
    .data_ce1(grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_ce1),
    .data_q1(data_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg <= 1'b1;
        end else if ((grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_ready == 1'b1)) begin
            grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_121_p2 == 1'd0))) begin
            grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_ready == 1'b1)) begin
            grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_64 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        i_fu_64 <= add_ln16_1_reg_177;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_60 <= 14'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        phi_mul_fu_60 <= add_ln16_reg_169;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln16_1_reg_177 <= add_ln16_1_fu_127_p2;
        add_ln16_reg_169 <= add_ln16_fu_115_p2;
        icmp_ln24_reg_182 <= icmp_ln24_fu_133_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_121_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_121_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_182 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_address0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_address0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_address0;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_182 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_ce0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_ce0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_ce0;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_182 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_ce1 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_ce1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_182 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_d0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_d0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_d0;
    end else begin
        data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_182 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_we0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_we0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_data_we0;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_121_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_done == 1'b1) & (icmp_ln24_reg_182 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_done == 1'b1) & (icmp_ln24_reg_182 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln16_1_fu_127_p2 = (i_fu_64 + 7'd1);

assign add_ln16_fu_115_p2 = (phi_mul_fu_60 + 14'd100);

assign addr_in_address0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_addr_in_address0;

assign addr_in_ce0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_addr_in_ce0;

assign addr_out_address0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_addr_out_address0;

assign addr_out_ce0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_addr_out_ce0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((icmp_ln24_reg_182 == 1'd1) & (grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_done == 1'b0));
end

assign data_address1 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_data_address1;

assign grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_ap_start_reg;

assign grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_ap_start_reg;

assign icmp_ln16_fu_121_p2 = ((i_fu_64 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_133_p2 = ((i_fu_64 == 7'd99) ? 1'b1 : 1'b0);

assign in_r_address0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_in_r_address0;

assign in_r_ce0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_in_r_ce0;

assign mean_address0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_mean_address0;

assign mean_ce0 = grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88_mean_ce0;

assign w_address0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_w_address0;

assign w_ce0 = grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74_w_ce0;

endmodule //bnn
