
import orjson
import os
from Gates import Gate, Variable, Profile, hide_profile, reveal_profile
from Const import *
import Const
from IC import IC
from Store import get, reset_loc
from collections import deque
import asyncio
import time
import heapq
import io
import contextlib
try:
    from editor.tools.timing_tracer import tracer as _tracer
except ImportError:
    import sys as _sys, os as _os
    _sys.path.insert(0, _os.path.join(_os.getcwd(), "editor", "tools"))
    from timing_tracer import tracer as _tracer  # type: ignore

Global_delay = [1, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0]
FanIn_delay  = [1, 1, 1, 1, 2, 2, 0, 0, 0, 0, 0, 0]
FanOut_delay = [1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0]

# ─── Circuit ──────────────────────────────────────────────────────
class Task:
    __slots__=['gate','time','location']
    def __init__(self,gate:Gate,time:int,location:int):
        self.gate=gate
        self.time=time
        self.location=location
    def __lt__(self,other):
        if self.time==other.time:
            return self.location<other.location
        return self.time<other.time

class Circuit:
    """The main circuit board."""
    __slots__ = [
        'objlist', 'copydata',
        'counter', 'queue',
        'eval_count','time_queue','runner',
        'visual_queue','Global_Clock',
        '_location_map', '_loc_map_counter','time_limit',
        'recording', 'clocks_enabled'
    ]

    def __init__(self):
        set_MODE(DESIGN)
        self.objlist: list[list] = [[] for _ in range(TOTAL)]
        self.copydata: list = []
        self.counter: int = 0
        self.queue: list = [[None] * LIMIT, [None] * LIMIT]  # double buffer: fixed [2][LIMIT]
        self.eval_count = 0
        self.time_queue: list[Task] = []        
        heapq.heapify(self.time_queue)
        self.time_limit:list[int]=[]
        heapq.heapify(self.time_limit)
        self.runner=None
        self.visual_queue: deque[Gate] = deque()  # stores gate locations (ints) for dirty UI updates
        self.Global_Clock=0
        self.recording: bool = False
        self.clocks_enabled: bool = False

    def __repr__(self):
        return 'Circuit'
    def set_mode(self, mode: int):
        set_MODE(mode)
    def getcomponent(self, choice: int):
        """Create and register a new component."""
        gt = get(choice)
        if gt:
            self.counter += 1
            rank = len(self.objlist[choice])
            self.objlist[choice].append(gt)
            gt.code = (choice, rank)
            if gt.id == VARIABLE_ID:
                gt.codename = chr(ord('A') + (rank) % 26) + str((rank + 1) // 26)
                gt.output = LOW if get_MODE() != DESIGN else UNKNOWN
            else:
                gt.codename = gt.codename + '-' + str(len(self.objlist[choice]))
                
        return gt
    
    def optimize(self):
        pass
    
    def getobj(self, code: tuple):
        return self.objlist[code[0]][code[1]]

    def delobj(self, gate:Gate|IC):
        if gate.id == IC_ID:
            for i in (gate.inputs+gate.outputs+gate.internal):
                self.counter-=1
                i.id=-i.id-1
            self.counter -= gate.counter
        else:
            self.counter -= 1
            gate.id=-gate.id-1
        self.objlist[gate.code[0]][gate.code[1]]=None

    def renewobj(self,gate:Gate):
        if gate.id == IC_ID:
            for i in (gate.inputs+gate.outputs+gate.internal):
                self.counter+=1
                i.id=-i.id-1
            self.counter += gate.counter
        else:
            self.counter += 1
            gate.id=-gate.id-1
        self.objlist[gate.code[0]][gate.code[1]]=gate

    def get_components(self) -> list:
        return [gate for sublist in self.objlist for gate in sublist if gate is not None]

    def get_variables(self) -> list:
        return [gate for gate in self.objlist[VARIABLE_ID] if gate is not None]

    def get_ics(self) -> list:
        return [gate for gate in self.objlist[IC_ID] if gate is not None]

    def listComponent(self):
        for i, gate in enumerate(self.get_components()):
            print(f'{i}. {gate}')

    def listVar(self):
        for i, gate in enumerate(self.get_variables()):
            print(f'{i}. {gate}')

    def setlimits(self, gate: Gate, size: int) -> bool:
        prev = gate.output
        if gate.setlimits(size):
            if prev != gate.output:
                self.propagate(gate)
            return True
        return False

    def connect(self, target: Gate, source: Gate, index: int):
        """Connect source -> target at pin index."""
        prev = target.output
        target.connect(source, index)
        if not source.update:
            self.visual_queue.append(source)
            source.update=True
        if prev != target.output:
            self.propagate(target)
    
    def set_timings(self, fps: float, ratio: float):
        Const.VISUALIZE = fps * (1 - ratio)
        Const.OSCILLATE = fps * ratio

    def toggle(self, target: Variable, value: int):
        """Switch a variable on/off."""
        if self.clocks_enabled and target.scheduled:return
        if value != target.output:
            target.value = value
            target.output = value if get_MODE() != DESIGN else UNKNOWN
            self.propagate(target)

    def enable_all_clocks(self, enable: bool = True):
        self.clocks_enabled = enable
        if enable:
            for gate in self.objlist[VARIABLE_ID]:
                if gate is not None and gate.inputlimit == INFINITE:
                    gate.scheduled=True
                    next_time = self.Global_Clock + gate.book[PRIMARY]
                    gate.target_time = next_time
                    heapq.heappush(self.time_queue, Task(gate, next_time, gate.location))
            if self.runner is None or self.runner.done():
                self.runner = asyncio.create_task(self.task_manager())
        else:
            for gate in self.objlist[VARIABLE_ID]:
                if gate is not None:
                    gate.scheduled = False

    def batch_toggle(self, batch: list, batch_size: int = 0, perf_trace: bool = False) -> float:
        """toggles multiple variables for performance"""
        if getattr(self, '_loc_map_counter', -1) != self.counter:
            self._location_map = {g.location: g for g in self.objlist[VARIABLE_ID] if g is not None}
            self._loc_map_counter = self.counter

        mode = get_MODE()
        n = len(batch)
        if batch_size <= 0:
            batch_size = n
            
        if perf_trace:
            try:
                fd = os.open("/tmp/rx_perf_ctrl", os.O_WRONLY | getattr(os, 'O_NONBLOCK', 0))
                os.write(fd, b"enable\n")
                os.close(fd)
            except Exception:
                pass

        start = time.perf_counter_ns()
        for i in range(0, n):
                location, value = batch[i]
                gate = self._location_map.get(location)
                if gate and value != gate.output:
                    gate.value = value
                    gate.output = value 
                    self.propagate(gate)
                    
        end = time.perf_counter_ns()

        if perf_trace:
            try:
                fd = os.open("/tmp/rx_perf_ctrl", os.O_WRONLY | getattr(os, 'O_NONBLOCK', 0))
                os.write(fd, b"disable\n")
                os.close(fd)
            except Exception:
                pass

        return (end - start) / 1000000.0

    def disconnect(self, target: Gate, index: int):
        """Disconnect at pin index."""
        prev = target.output
        target.disconnect(index)
        if prev != target.output:
            self.propagate(target)

    def hide(self, gatelist: list):
        """Soft delete — disconnect and remove from view."""
        for gate in gatelist:
            gate.hide()
            self.delobj(gate)

        for gate in gatelist:
            if gate.id == IC_ID:
                for pin in gate.outputs:
                    self.propagate(pin)
            else:
                self.propagate(gate)


    def reveal(self, gatelist: list):
        """Bring a hidden component back."""
        for gate in reversed(gatelist):
            if gate.id == IC_ID:
                gate.reveal()
            else:
                self.renewobj(gate)
                gate.reveal()

        for gate in reversed(gatelist):
            if gate.id == IC_ID:
                for pin in gate.outputs:
                    if pin.output!=UNKNOWN:
                        self.propagate(pin)
            else:
                if gate.output!=UNKNOWN:
                    self.propagate(gate)

    def output(self, gate: Gate):
        print(f'{gate} output is {gate.getoutput()}')
  
    def table(self, variables: list, gate_list: list) -> list:
        """Generate a truth table for the circuit."""
        n = len(variables)
        rows_count = 1 << n
        raw_rows = [None] * rows_count
        gray = 0
        prev_gray = 0

        for i in range(rows_count):
            # Gray Code Sequence
            prev_gray = gray
            gray = i ^ (i >> 1)
            
            if i != 0:
                mask = prev_gray ^ gray
                changed_bit = mask.bit_length() - 1
                j = (n - 1) - changed_bit
                
                var = variables[j]
                bit = 1 if (gray & mask) else 0
                if bit != var.output:
                    var.output = bit
                    self.truth_generator(var)
            else:
                for j in range(n):
                    var = variables[j]
                    if var.output != 0:
                        var.output = 0
                        self.truth_generator(var)

            # Fast tuple extraction
            v_states = tuple(var.output for var in variables)
            g_states = tuple(gate.output for gate in gate_list)
            raw_rows[gray] = (v_states, g_states)

        return raw_rows

    #sync with reactor later
    def truthTable(self, variables: list = None, outputs: list = None) -> str:
        """Gray Code optimized Truth Table with sorting and string caching."""
      
        if variables is None:
            variables = self.get_variables()
        if not variables:
            return ''

        gate_list = []
        if outputs is not None:
            gate_list = outputs
        else:
            gate_list = [item for item in self.objlist[BUFFER_ID] if item is not None]

        raw_rows = self.table(variables, gate_list)

        # repr() gives the plain name (no ANSI codes) — used for width math and file output.
        # str() gives the colored name — used only for the printed header cells.
        var_reprs  = [repr(v) for v in variables]
        gate_reprs = [repr(v) for v in gate_list]
        all_reprs  = var_reprs + gate_reprs

        col_width = max((len(name) for name in all_reprs), default=4) + 2

        IN_MAP = [
            "0".center(col_width),
            "1".center(col_width)
        ]
        OUT_MAP = [
            "F".center(col_width),
            "T".center(col_width),
            "X".center(col_width)
        ]

        # Header: colored names padded to col_width based on plain-name length.
        var_colored   = [str(v) for v in variables]
        gate_colored  = [str(v) for v in gate_list]
        all_colored   = var_colored + gate_colored
        header_parts  = [
            colored.center(col_width + len(colored) - len(plain))
            for colored, plain in zip(all_colored, all_reprs)
        ]
        header    = " | ".join(header_parts)
        separator = "─" * (col_width * len(all_reprs) + 3 * (len(all_reprs) - 1))
        mode=get_MODE()
        self.reset()
        self.simulate(mode)
        
        final_table_lines = [separator, header, separator]
        for v_states, g_states in raw_rows:
            row_parts = [IN_MAP[v] for v in v_states]
            row_parts.extend(OUT_MAP[g] for g in g_states)
            final_table_lines.append(" | ".join(row_parts))
            
        final_table_lines.append(separator)
        final_table_lines.append("")
        return "\n".join(final_table_lines)

    def diagnose(self) -> str:
        """Print and return a detailed report of the circuit."""
        out = []
        out.append("=" * 90)
        out.append(" " * 35 + "CIRCUIT DIAGNOSIS")
        out.append("=" * 90)

        gates = [c for c in self.get_components() if c.id != IC_ID]
        if gates:
            columns = [
                ("Component", 14),
                ("Sources", 28),
                ("Book[L,H,E,U]", 15),
                ("Targets", 25),
                ("Out", 6),
            ]
            total_width = sum(w for _, w in columns)
            fmt = "".join(f"{{:<{w}}}" for _, w in columns)

            out.append("\n" + fmt.format(*[n for n, _ in columns]))
            out.append("-" * total_width)

            for comp in gates:
                # Sources: repr() keeps column widths intact; no color needed for source names.
                if isinstance(comp.sources, list):
                    ch = [f"[{i}]:{repr(c)}" for i, c in enumerate(comp.sources) if c is not None]
                    ch_str = ", ".join(ch) if ch else "None"
                else:
                    ch_str = f"val:{comp.sources}"

                book = f"[{comp.book[0]},{comp.book[1]},{comp.book[2]}]"

                tgt = [f"{repr(p.target)} " for p in comp.hitlist]
                tgt_str = ", ".join(tgt) if tgt else "None"

                ch_str  = ch_str[:26]  + ".." if len(ch_str)  > 28 else ch_str
                tgt_str = tgt_str[:23] + ".." if len(tgt_str) > 25 else tgt_str

                # The component cell is colored via str(); the ANSI overhead is compensated
                # by widening only that cell so the fixed layout stays correct.
                name_plain  = repr(comp)
                name_colored = str(comp)
                extra = len(name_colored) - len(name_plain)   # bytes added by ANSI codes
                comp_col_w = columns[0][1] + extra
                row_fmt = f"{{:<{comp_col_w}}}" + "".join(f"{{:<{w}}}" for _, w in columns[1:])
                out.append(row_fmt.format(name_colored, ch_str, book, tgt_str, comp.getoutput()))

            out.append("-" * total_width)

        ics = [c for c in self.objlist[IC_ID] if c is not None]
        if ics:
            out.append("\n" + "=" * 90)
            out.append(" " * 40 + "IC STATUS")
            out.append("=" * 90)
            for ic in ics:
                out.append(f"\n  IC: {repr(ic)} (Code: {ic.code})")
                out.append("  " + "-" * 50)

                if ic.inputs:
                    out.append("  INPUT PINS:")
                    for pin in ic.inputs:
                        ch = [repr(c) for c in pin.sources if c is not None] if isinstance(pin.sources, list) else [f"val:{pin.sources}"]
                        targets = [repr(p.target) for p in pin.hitlist]
                        out.append(f"    {str(pin)}: out={pin.getoutput()}, from={', '.join(ch) if ch else 'None'}, to={', '.join(targets) if targets else 'None'}")

                if ic.outputs:
                    out.append("  OUTPUT PINS:")
                    for pin in ic.outputs:
                        ch = [repr(c) for c in pin.sources if c is not None] if isinstance(pin.sources, list) else [f"val:{pin.sources}"]
                        targets = [repr(p.target) for p in pin.hitlist]
                        out.append(f"    {str(pin)}: out={pin.getoutput()}, from={', '.join(ch) if ch else 'None'}, to={', '.join(targets) if targets else 'None'}")

        out.append("\n" + "=" * 90)
        result = "\n".join(out)
        print(result)
        return result



    def writetojson(self, location: str):
        circuit = [gate.full_data() for gate in self.get_components()]
        with open(location, 'wb') as file:
            file.write(orjson.dumps(circuit))

    def decode(self, code) -> tuple:
        if len(code) == 2:
            return tuple(code)
        return (code[0], code[1], self.decode(code[2]))
    def generate(self, circuit):
        pseudo = {-1: None}   # location int -> Gate object  (reactor-compatible)
        varlist = []
        ic_list = []
        # --- first pass: allocate gates and register locations ---
        for info in circuit:
            if info[ID] == IC_ID:
                gate = self.getcomponent(IC_ID)
                gate.custom_name = info[CUSTOM_NAME]
                gate.map = info[MAP]
                gate.tag = info[TAG]
                gate.description = info[DESCRIPTION]
                gate.load_components(info, pseudo)
                ic_list.append(gate)
            else:
                gate = self.getcomponent(info[ID])
                if gate.id == VARIABLE_ID:
                    gate.output = UNKNOWN
                    varlist.append(gate)
                pseudo[info[LOCATION]] = gate   # key = original location int
        # --- second pass: wire gates ---
        for info in circuit:
            if info[ID] != IC_ID:
                gate = pseudo[info[LOCATION]]
                gate.clone(info, pseudo)
        # --- third pass: implement IC connections ---
        for ic in ic_list:
            ic.implement(pseudo)
            self.counter += ic.counter
        if get_MODE() != DESIGN:
            self.custom_simulate(varlist)

    def readfromjson(self, location: str):
        with open(location, 'rb') as file:
            circuit = orjson.loads(file.read())
        if not isinstance(circuit, list):
            return
        self.generate(circuit)


    def transfer_info(self,gate:Gate, id:int):
        if id>=IC_ID or id<0:
            return
        real_source=[source for source in gate.sources if source is not None ]
        length=len(real_source)
        if not real_source or (length==1 and id!=VARIABLE_ID) or (length>1 and id<VARIABLE_ID):
            if gate.sources[0] is None:
                self.objlist[gate.code[0]][gate.code[1]]=None
                gate.id = id
                gate.code=(id,len(self.objlist[id]))
                self.objlist[id].append(gate)
                gate.process()
                self.propagate(gate)

    def build_ic(self, pin_orientations: dict|None = None):
        my_ic=self.getcomponent(IC_ID)
        queue=[]
        index=0
        size=0
        outputs=[i for i in self.objlist[IC_OUTPUT_PIN_ID] if i is not None]
        inputs=[i for i in self.objlist[IC_INPUT_PIN_ID] if i is not None]
        for gate in outputs+inputs:
            gate.mark=True
            queue.append(gate)
        size=len(queue)
        index=len(outputs)
        while index<size:
            gate = queue[index]
            if gate.id == IC_INPUT_PIN_ID and gate.sources[0] is not None:
                for profile in gate.hitlist:
                    target = profile.target
                    target.sources[profile.index] = gate.sources[0]
            elif gate.id==IC_OUTPUT_PIN_ID and gate.hitlist:
                for profile in gate.hitlist:
                    target = profile.target
                    target.sources[profile.index] = gate.sources[0]
            for profile in gate.hitlist:
                target = profile.target
                if not target.mark:
                    target.mark = True
                    queue.append(target)
                    size+=1
            index+=1
        pins=len(inputs)+len(outputs)
        for input_pin in inputs:
            my_ic.addgate(input_pin)
        for output_pin in outputs:
            my_ic.addgate(output_pin)
        for index in range(pins,size):
            gate = queue[index]
            if gate.id >= IC_INPUT_PIN_ID:
                continue
            my_ic.addgate(gate)
        my_ic.counter = size
        self.counter += size
        # Build pin_orientations lists from the provided dict (loc -> facing)
        if pin_orientations:
            my_ic.pin_orientations = [
                [pin_orientations.get(pin.location, 0) for pin in my_ic.inputs],
                [pin_orientations.get(pin.location, 0) for pin in my_ic.outputs],
            ]
        return self.objlist[IC_ID].pop()

    def ic_pin_change(self):
        for var in self.objlist[VARIABLE_ID]:
            if var is not None:
                var.code=(IC_INPUT_PIN_ID,len(self.objlist[IC_INPUT_PIN_ID]))
                var.id=IC_INPUT_PIN_ID
                self.objlist[IC_INPUT_PIN_ID].append(var)
        self.objlist[VARIABLE_ID].clear()
        for probe in self.objlist[BUFFER_ID]:
            if probe is not None:
                probe.code=(IC_OUTPUT_PIN_ID,len(self.objlist[IC_OUTPUT_PIN_ID]))
                probe.id=IC_OUTPUT_PIN_ID
                self.objlist[IC_OUTPUT_PIN_ID].append(probe)
        self.objlist[BUFFER_ID].clear()

    def reorder(self,gate:Gate|IC,index:int):
        lst=self.objlist[gate.id]
        if index<0 or index>=len(lst):
            return
        old=lst[index]
        lst[index]=gate
        lst[gate.code[1]]=old
        if old:old.code,gate.code=gate.code,old.code
        else:gate.code=(gate.code[0],index)

    def save_as_ic(self, location: str, ic_name: str = "IC", tag: str = "", description: str = "", components=None, pin_orientations: dict|None = None):
        '''sandboxing if components are given'''
        if components:
            crct=Circuit()
            crct.copy(components)
            crct.paste()
            crct.save_as_ic(location, ic_name, tag, description, pin_orientations=pin_orientations)
            return

        if len(self.objlist[VARIABLE_ID]) or len(self.objlist[BUFFER_ID]):
            self.ic_pin_change()
        for gate in self.objlist[IC_INPUT_PIN_ID]:
            if gate and gate.sources[0] is not None:
                raise ValueError('Input Pin has extra sources')
        for gate in self.objlist[IC_OUTPUT_PIN_ID]:
            if gate and gate.hitlist:
                raise ValueError('Output Pin has extra targets')

        my_ic=self.build_ic(pin_orientations)
        my_ic.custom_name = ic_name
        my_ic.tag = tag
        my_ic.description = description
        with open(location, 'wb') as file:
            file.write(orjson.dumps(my_ic.partial_data()))        
        self.clearcircuit() 

    

    def get_ic(self, location: str):
        with open(location, 'rb') as file:
            crct = orjson.loads(file.read())
        if isinstance(crct[MAP], list):
            return crct
        else:
            print('Cannot Convert to IC')
            return None
    
    def load_ic(self, crct: list):
        myIC = self.getcomponent(IC_ID)
        myIC.configure(crct)
        self.counter += myIC.counter
        return myIC

    def getIC(self, location: str):
        """Convenience alias: load a saved IC from file and return it."""
        crct = self.get_ic(location)
        if crct is None:
            return None
        return self.load_ic(crct)

    def rank_reset(self):
        for i in range(TOTAL):
            while self.objlist[i] and self.objlist[i][-1] is None:
                self.objlist[i].pop()

    def clearcircuit(self):
        for i in range(TOTAL):
            self.objlist[i].clear()
        self.counter = 0
        self.eval_count=0
        self.time_queue.clear()
        self.time_limit.clear()
        if self.runner is not None and not self.runner.done():
            self.runner.cancel()
        self.runner=None
        reset_loc()   # reset shared location counter in Store
        self.recording = False
        _tracer.clear()

    def copy(self, components: list):
        if not components:
            return
        self.copydata = []
        cluster = []
        for i in components:
            i.load_to_cluster(cluster)
        for i in components:
            self.copydata.append(i.partial_data())
        for i in cluster:
            i.mark=False

    def paste(self):
        circuit = self.copydata
        pseudo = {-1: None}   # location int -> Gate object
        varlist = []
        new_items = []
        ic_list = []
        # --- first pass: allocate ---
        for info in circuit:
            if info[ID] == IC_ID:
                gate = self.getcomponent(IC_ID)
                gate.custom_name = info[CUSTOM_NAME]
                gate.map = info[MAP]
                gate.tag = info[TAG]
                gate.description = info[DESCRIPTION]
                gate.load_components(info, pseudo)
                ic_list.append(gate)
                new_items.append(gate)
            else:
                gate = self.getcomponent(info[ID])
                if gate.id == VARIABLE_ID:
                    gate.value = UNKNOWN
                    varlist.append(gate)
                pseudo[info[LOCATION]] = gate
                new_items.append(gate)
        # --- second pass: wire ---
        for info in circuit:
            if info[ID] != IC_ID:
                gate = pseudo[info[LOCATION]]
                gate.clone(info, pseudo)
        # --- third pass: implement ICs ---
        for ic in ic_list:
            ic.implement(pseudo)
            self.counter += ic.counter
        if get_MODE() != DESIGN:
            self.custom_simulate(varlist)
        return new_items


    def simulate(self, Mode: int):
        """Run the simulation."""
        set_MODE(Mode)
        self.visual_queue_clear()
        self.eval_count=0
        if self.runner is not None and not self.runner.done():
            self.runner.cancel()
        self.runner=None
        for variable in self.objlist[VARIABLE_ID]:
            if variable is not None:
                variable.output = variable.value
                self.propagate(variable)

    def custom_simulate(self,gates:list[Gate]):
        for i in gates:
            i.output = i.value
            self.propagate(i)
        
    def reset(self):
        """Reset to design mode."""
        set_MODE(DESIGN)
        self.eval_count=0
        self.time_queue.clear()
        self.time_limit.clear()
        if self.runner is not None and not self.runner.done():
            self.runner.cancel()
        self.runner=None
        self.recording = False
        _tracer.clear()
        for i in self.get_components():
            i.reset()

    async def task_manager(self):
        while self.time_queue:
            n=len(self.time_queue)
            for i in range(n):
                while self.time_queue and self.time_queue[0].gate.inputlimit == INFINITE:
                    await asyncio.sleep(Const.DELAY)
                    self.complete_task(heapq.heappop(self.time_queue))
                    if self.time_limit:
                        while self.time_queue and self.time_queue[0].time<self.time_limit[0]:
                            self.complete_task(heapq.heappop(self.time_queue))
                        heapq.heappop(self.time_limit)
                if self.time_queue:
                    self.complete_task(heapq.heappop(self.time_queue))
                else:
                    break
            await asyncio.sleep(Const.DELAY)

    def complete_task(self, task: Task):
        gate:Gate = task.gate
        self.Global_Clock = task.time
        
        # --- 1. TIMESTAMP VALIDATION ---
        
        if gate.id != VARIABLE_ID:
            if task.time < gate.target_time:return # absorb glitch
            if self.recording and gate.id == BUFFER_ID:
                _tracer.record(gate, self.Global_Clock)
        # Root variables/clocks
        else:
            if gate.scheduled and gate.inputlimit == INFINITE:
                gate.value ^= 1
                gate.output = gate.value
                if self.recording:
                    _tracer.record(gate, self.Global_Clock)
        # Snapshot for glitch-accurate UI
        if not gate.update:
            gate.update = True
            self.visual_queue.append(gate)
            
        new_output = gate.output
        
        for profile in gate.hitlist:
            self.eval_count += 1
            profile_output = profile.output
            
            if profile_output != new_output:
                target = profile.target
                gate_type = target.id
                if gate_type < 0:
                    continue
                limit = target.inputlimit
                
                # Logic resolution
                if gate_type >= BUFFER_ID:
                    target_output = new_output if new_output > HIGH else new_output ^ (gate_type == NOT_ID)
                else:
                    book = target.book
                    book[profile_output] -= 1
                    book[new_output] += 1
                    if new_output > HIGH: 
                        target_output = new_output
                    else:
                        high = book[HIGH]
                        low = book[LOW]
                        realsource = high + low
                        if realsource == limit or (realsource and realsource + book[UNKNOWN] == limit):
                            if gate_type <= NAND_ID: target_output = int(low == 0) ^ (gate_type & 1)
                            elif gate_type <= NOR_ID: target_output = int(high > 0) ^ (gate_type & 1)
                            else: target_output = (high & 1) ^ (gate_type & 1)
                        else: 
                            target_output = UNKNOWN
                            
                # --- 2. TRAJECTORY CHECK & DYNAMIC DELAY CALCULATION ---
                if target_output != target.output:
                    target.output = target_output              
                    calc_delay = (
                        Global_delay[target.id] + 
                        (FanIn_delay[target.id] * target.inputlimit) + 
                        (FanOut_delay[target.id] * len(target.hitlist))
                    )                    
                    target.target_time = self.Global_Clock + calc_delay                    
                    heapq.heappush(
                        self.time_queue,
                        Task(target, target.target_time, target.location)
                    )
                profile.output = new_output

        if gate.inputlimit == INFINITE:
            next_time = self.Global_Clock + gate.book[gate.output]
            gate.target_time = next_time
            heapq.heappush(
                self.time_queue,
                Task(gate, next_time, gate.location)
            )
            
            heapq.heappush(
                self.time_limit, 
                next_time + (FanOut_delay[gate.id] * len(gate.hitlist))
            )

    def propagate(self, origin: Gate):
        """Double-buffer, fixed-size queue — mirrors reactor's queue[2][LIMIT] pattern."""
        read_buf: list = self.queue[0]
        write_buf: list = self.queue[1]
        read_end: int = 1
        write_end: int = 0
        counter: int = 0
        read_buf[0] = origin
        
        while read_end > 0:
            if counter > self.counter:
                for i in range(read_end):
                    gate = read_buf[i]
                    gate.mark=False
                    calc_delay = self.Global_Clock+(
                        Global_delay[gate.id] + 
                        (FanIn_delay[gate.id] * gate.inputlimit) + 
                        (FanOut_delay[gate.id] * len(gate.hitlist))
                    )
                    gate.target_time=calc_delay
                    heapq.heappush(self.time_queue, Task(gate, calc_delay, gate.location))
                if self.runner is None or self.runner.done():
                    self.runner=asyncio.create_task(self.task_manager())
                return
            counter += 1

            for i in range(read_end):
                gate = read_buf[i]
                gate.mark = False
                if not gate.update:
                    gate.update = True
                    self.visual_queue.append(gate)
                new_output = gate.output
                for profile in gate.hitlist:
                    self.eval_count += 1
                    profile_output = profile.output
                    if profile_output != new_output:
                        target = profile.target
                        gate_type = target.id
                        limit = target.inputlimit
                        if gate_type<0:
                            continue
                        if gate_type>VARIABLE_ID:
                            if new_output>HIGH:target_output = new_output
                            else:target_output = new_output ^ (gate_type == NOT_ID)
                        else:
                            book = target.book
                            book[profile_output] -= 1
                            book[new_output] += 1
                            if new_output>HIGH:target_output = new_output
                            else:
                                high = book[HIGH]
                                low = book[LOW]
                                realsource = high + low
                                if realsource == limit or (realsource and realsource + book[UNKNOWN] == limit):
                                    if gate_type <= NAND_ID:target_output = int(low == 0)^(gate_type & 1)
                                    elif gate_type <= NOR_ID:target_output = int(high > 0)^(gate_type & 1)
                                    else:target_output = (high & 1)^(gate_type & 1)
                                else:target_output = UNKNOWN

                        if target_output != target.output:
                            target.output = target_output

                            if not target.mark:
                                target.mark = True
                                write_buf[write_end] = target
                                write_end += 1
                        profile.output = new_output
            read_buf, write_buf = write_buf, read_buf
            read_end, write_end = write_end, 0

    def truth_generator(self, origin: Gate):
        """Double-buffer, fixed-size queue — mirrors reactor's queue[2][LIMIT] pattern."""
        read_buf: list = self.queue[0]
        write_buf: list = self.queue[1]
        read_end: int = 1
        write_end: int = 0
        counter: int = 0
        read_buf[0] = origin        
        while read_end > 0:
            if counter > self.counter:
                for i in range(read_end):
                    gate = read_buf[i]
                    gate.output=UNKNOWN
                counter=0
            counter += 1
            for i in range(read_end):
                gate = read_buf[i]
                gate.mark = False
                new_output = gate.output
                for profile in gate.hitlist:
                    self.eval_count += 1
                    profile_output = profile.output
                    if profile_output != new_output:
                        target = profile.target
                        gate_type = target.id
                        limit = target.inputlimit
                        if gate_type<0:
                            continue
                        if gate_type>=BUFFER_ID:
                            if new_output>HIGH:target_output = new_output
                            else:target_output = new_output ^ (gate_type == NOT_ID)
                        else:
                            book = target.book
                            book[profile_output] -= 1
                            book[new_output] += 1
                            if new_output>HIGH:target_output = new_output
                            else:
                                high = book[HIGH]
                                low = book[LOW]
                                realsource = high + low
                                if realsource == limit or (realsource and realsource + book[UNKNOWN] == limit):
                                    if gate_type <= NAND_ID:target_output = int(low == 0)^(gate_type & 1)
                                    elif gate_type <= NOR_ID:target_output = int(high > 0)^(gate_type & 1)
                                    else:target_output = (high & 1)^(gate_type & 1)
                                else:target_output = UNKNOWN

                        if target_output != target.output:
                            target.output = target_output
                            if not target.mark:
                                target.mark = True
                                write_buf[write_end] = target
                                write_end += 1
                        profile.output = new_output
            read_buf, write_buf = write_buf, read_buf
            read_end, write_end = write_end, 0

    # ── Visual-queue helpers (called from the UI layer) ──────────────
    def visual_queue_empty(self) -> bool:
        """Return True when there are no pending dirty gate locations."""
        return len(self.visual_queue) == 0

    def visual_queue_clear(self):
        """Return True when there are no pending dirty gate locations."""
        for gate in self.visual_queue:
            gate.update=False
        self.visual_queue.clear()
        
    def pop_visual_queue(self) -> int:
        """Pop and return the next dirty gate location."""
        gate= self.visual_queue.popleft()
        gate.update=False
        return gate.location

    def visual_queue_size(self) -> int:
        """Return the size of the visual queue."""
        return len(self.visual_queue)

    def activate(self):
        """Activate or deactivate UI mode."""
        set_UI_MODE(True)

    
