I:/win/554/Mini_0_1/cpu_tb.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/cpu_tb.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} I:/win/554/Mini_0_1/br_bool.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/br_bool.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module br_bool

Top level modules:
	br_bool

} {} {}} I:/win/554/Mini_0_1/cpu.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/cpu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} I:/win/554/Mini_0_1/common_params.inc {0 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/common_params.inc
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
** Error: I:/win/554/Mini_0_1/common_params.inc(5): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {3.0 4.0} {}} I:/win/554/Mini_0_1/reset_synch.sv {1 {vlog -work work -vopt -sv -stats=none I:/win/554/Mini_0_1/reset_synch.sv
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module reset_synch

Top level modules:
	reset_synch

} {} {}} I:/win/554/Mini_0_1/dst_mux.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/dst_mux.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module dst_mux

Top level modules:
	dst_mux

} {} {}} I:/win/554/Mini_0_1/prgm_cntr.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/prgm_cntr.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module pc

Top level modules:
	pc

} {} {}} I:/win/554/Mini_0_1/mini_01.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/mini_01.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module mini_01

Top level modules:
	mini_01

} {} {}} I:/win/554/Mini_0_1/id.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/id.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module id

Top level modules:
	id

} {} {}} I:/win/554/Mini_0_1/instr_mem.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/instr_mem.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module IM

Top level modules:
	IM

} {} {}} I:/win/554/Mini_0_1/mini0tb.sv {1 {vlog -work work -vopt -sv -stats=none I:/win/554/Mini_0_1/mini0tb.sv
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module MiniLabO_tb

Top level modules:
	MiniLabO_tb

} {} {}} I:/win/554/Mini_0_1/data_mem.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/data_mem.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module DM

Top level modules:
	DM

} {} {}} I:/win/554/Mini_0_1/rf.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/rf.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module rf

Top level modules:
	rf

} {} {}} I:/win/554/Mini_0_1/src_mux.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/src_mux.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module src_mux

Top level modules:
	src_mux

} {} {}} I:/win/554/Mini_0_1/alu.v {1 {vlog -work work -vopt -stats=none I:/win/554/Mini_0_1/alu.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module alu

Top level modules:
	alu

} {} {}}
