Analysis & Synthesis report for tbs_core_board
Fri Dec 19 15:03:55 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1124
 11. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0|n3050
 12. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0|n2957
 13. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_5|n1223
 14. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1223
 15. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1223
 16. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_2|n1223
 17. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_1|n1223
 18. State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0|n1223
 19. Registers Removed During Synthesis
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Parameter Settings for User Entity Instance: pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i
 24. Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc"
 25. Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0"
 26. Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sync_chain_2_1:sync_chain_0"
 27. Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"
 28. Port Connectivity Checks: "pll_8MHz:PLL50to8"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 19 15:03:55 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; tbs_core_board                              ;
; Top-level Entity Name           ; tbs_core_board                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3255                                        ;
; Total pins                      ; 45                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; tbs_core_board     ; tbs_core_board     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------------+-----------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                                                        ; Library  ;
+----------------------------------------+-----------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+----------+
; ../../rtl/tbs_core_board_pll_quartus.v ; yes             ; User Verilog HDL File       ; C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v     ;          ;
; ../pll/pll_8MHz/pll_8MHz_0002.v        ; yes             ; User Verilog HDL File       ; C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v ; pll_8MHz ;
; ../pll/pll_8MHz.vhd                    ; yes             ; User Wizard-Generated File  ; C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd             ; pll_8MHz ;
; altera_pll.v                           ; yes             ; Megafunction                ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                 ;          ;
+----------------------------------------+-----------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 2446          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 2453          ;
;     -- 7 input functions                    ; 35            ;
;     -- 6 input functions                    ; 1139          ;
;     -- 5 input functions                    ; 321           ;
;     -- 4 input functions                    ; 307           ;
;     -- <=3 input functions                  ; 651           ;
;                                             ;               ;
; Dedicated logic registers                   ; 3255          ;
;                                             ;               ;
; I/O pins                                    ; 45            ;
;                                             ;               ;
; Total DSP Blocks                            ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clock_i~input ;
; Maximum fan-out                             ; 3255          ;
; Total fan-out                               ; 23504         ;
; Average fan-out                             ; 4.05          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                            ; Entity Name                                                                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+
; |tbs_core_board                                                                                                       ; 2453 (0)            ; 3255 (0)                  ; 0                 ; 1          ; 45   ; 0            ; |tbs_core_board                                                                                                                                                                                                                                                                                ; tbs_core_board                                                                                        ; work         ;
;    |tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0| ; 2453 (165)          ; 3255 (91)                 ; 0                 ; 1          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0                                                                                                                                                               ; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8 ; work         ;
;       |adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|                                                ; 716 (132)           ; 366 (39)                  ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0                                                                                                ; adaptive_threshold_control_19_18_8_8_255_0_3_2                                                        ; work         ;
;          |spike_shift_reg_19_18:spike_shift_reg_0|                                                                    ; 481 (481)           ; 316 (316)                 ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0                                                        ; spike_shift_reg_19_18                                                                                 ; work         ;
;          |weyls_discrepancy_8_3_6:weyls_discrepancy_0|                                                                ; 103 (31)            ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0                                                    ; weyls_discrepancy_8_3_6                                                                               ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n10_spike_2_tc|                                                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n10_spike_2_tc ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n11_spike_2_tc|                                                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n11_spike_2_tc ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n12_spike_2_tc|                                                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n12_spike_2_tc ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n13_spike_2_tc|                                                      ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n13_spike_2_tc ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n14_spike_2_tc|                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n14_spike_2_tc ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n2_spike_2_tc|                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n2_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n3_spike_2_tc|                                                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n3_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n4_spike_2_tc|                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n4_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n5_spike_2_tc|                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n5_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n6_spike_2_tc|                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n6_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n7_spike_2_tc|                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n7_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n8_spike_2_tc|                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n8_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;             |spike_2_thermocode_6:gen_spike_2_tc_n9_spike_2_tc|                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n9_spike_2_tc  ; spike_2_thermocode_6                                                                                  ; work         ;
;       |analog_trig_8:analog_trigger_0|                                                                                ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|analog_trig_8:analog_trigger_0                                                                                                                                ; analog_trig_8                                                                                         ; work         ;
;       |dac_control_8_8_0_80:dac_control_1|                                                                            ; 73 (73)             ; 22 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1                                                                                                                            ; dac_control_8_8_0_80                                                                                  ; work         ;
;          |sync_chain_2_1:sync_chain_0|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1|sync_chain_2_1:sync_chain_0                                                                                                ; sync_chain_2_1                                                                                        ; work         ;
;       |dac_control_8_8_1_80:dac_control_0|                                                                            ; 80 (80)             ; 28 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0                                                                                                                            ; dac_control_8_8_1_80                                                                                  ; work         ;
;          |sync_chain_2_1:sync_chain_0|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0|sync_chain_2_1:sync_chain_0                                                                                                ; sync_chain_2_1                                                                                        ; work         ;
;       |debouncer_16_65536:debouncer_0|                                                                                ; 25 (24)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0                                                                                                                                ; debouncer_16_65536                                                                                    ; work         ;
;          |sync_chain_2_1:sync_chain_0|                                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0|sync_chain_2_1:sync_chain_0                                                                                                    ; sync_chain_2_1                                                                                        ; work         ;
;       |debouncer_16_65536:debouncer_1|                                                                                ; 25 (24)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_1                                                                                                                                ; debouncer_16_65536                                                                                    ; work         ;
;          |sync_chain_2_1:sync_chain_0|                                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_1|sync_chain_2_1:sync_chain_0                                                                                                    ; sync_chain_2_1                                                                                        ; work         ;
;       |debouncer_16_65536:debouncer_2|                                                                                ; 25 (24)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_2                                                                                                                                ; debouncer_16_65536                                                                                    ; work         ;
;          |sync_chain_2_1:sync_chain_0|                                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_2|sync_chain_2_1:sync_chain_0                                                                                                    ; sync_chain_2_1                                                                                        ; work         ;
;       |debouncer_16_65536:debouncer_3|                                                                                ; 24 (24)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3                                                                                                                                ; debouncer_16_65536                                                                                    ; work         ;
;          |sync_chain_2_1:sync_chain_0|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|sync_chain_2_1:sync_chain_0                                                                                                    ; sync_chain_2_1                                                                                        ; work         ;
;       |debouncer_16_65536:debouncer_5|                                                                                ; 25 (24)             ; 21 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_5                                                                                                                                ; debouncer_16_65536                                                                                    ; work         ;
;          |sync_chain_2_1:sync_chain_0|                                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_5|sync_chain_2_1:sync_chain_0                                                                                                    ; sync_chain_2_1                                                                                        ; work         ;
;       |memory2uart_19_8:memory2uart_0|                                                                                ; 3 (3)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|memory2uart_19_8:memory2uart_0                                                                                                                                ; memory2uart_19_8                                                                                      ; work         ;
;       |pwm_modulator_8_256:pwm_0|                                                                                     ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0                                                                                                                                     ; pwm_modulator_8_256                                                                                   ; work         ;
;       |pwm_modulator_8_256:pwm_1|                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1                                                                                                                                     ; pwm_modulator_8_256                                                                                   ; work         ;
;       |sc_noc_generator_11:sc_noc_generator_0|                                                                        ; 24 (24)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sc_noc_generator_11:sc_noc_generator_0                                                                                                                        ; sc_noc_generator_11                                                                                   ; work         ;
;       |spike_detector:spike_detector_0|                                                                               ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_detector:spike_detector_0                                                                                                                               ; spike_detector                                                                                        ; work         ;
;       |spike_encoder_18_19:spike_encoder_0|                                                                           ; 24 (24)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_encoder_18_19:spike_encoder_0                                                                                                                           ; spike_encoder_18_19                                                                                   ; work         ;
;       |spike_memory_19_7:spike_memory_0|                                                                              ; 1105 (1105)         ; 2492 (2492)               ; 0                 ; 1          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0                                                                                                                              ; spike_memory_19_7                                                                                     ; work         ;
;       |sync_chain_2_1:sync_chain_0|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sync_chain_2_1:sync_chain_0                                                                                                                                   ; sync_chain_2_1                                                                                        ; work         ;
;       |sync_chain_2_1:sync_chain_2|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sync_chain_2_1:sync_chain_2                                                                                                                                   ; sync_chain_2_1                                                                                        ; work         ;
;       |sync_chain_2_2:sync_chain_1|                                                                                   ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sync_chain_2_2:sync_chain_1                                                                                                                                   ; sync_chain_2_2                                                                                        ; work         ;
;       |time_measurement_18_262144:time_measurement_0|                                                                 ; 22 (22)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|time_measurement_18_262144:time_measurement_0                                                                                                                 ; time_measurement_18_262144                                                                            ; work         ;
;       |uart_9_8:uart_0|                                                                                               ; 70 (0)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0                                                                                                                                               ; uart_9_8                                                                                              ; work         ;
;          |uart_rx_9_8:uart_rx_0|                                                                                      ; 40 (40)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0                                                                                                                         ; uart_rx_9_8                                                                                           ; work         ;
;          |uart_tx_9_8:uart_tx_0|                                                                                      ; 30 (30)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0                                                                                                                         ; uart_tx_9_8                                                                                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+---------------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |tbs_core_board|pll_8MHz:PLL50to8 ; ../pll/pll_8MHz.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1124 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+--------------------------------------------------------+
; Name      ; n1124.111 ; n1124.110 ; n1124.101 ; n1124.100 ; n1124.011 ; n1124.010 ; n1124.000 ; n1124.001                                              ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+--------------------------------------------------------+
; n1124.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0                                                      ;
; n1124.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1                                                      ;
; n1124.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1                                                      ;
; n1124.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1                                                      ;
; n1124.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1                                                      ;
; n1124.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1                                                      ;
; n1124.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1                                                      ;
; n1124.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1                                                      ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+--------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0|n3050 ;
+----------+----------+----------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; n3050.11 ; n3050.10 ; n3050.01 ; n3050.00                                                                                                                                         ;
+----------+----------+----------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n3050.00 ; 0        ; 0        ; 0        ; 0                                                                                                                                                ;
; n3050.01 ; 0        ; 0        ; 1        ; 1                                                                                                                                                ;
; n3050.10 ; 0        ; 1        ; 0        ; 1                                                                                                                                                ;
; n3050.11 ; 1        ; 0        ; 0        ; 1                                                                                                                                                ;
+----------+----------+----------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0|n2957 ;
+-----------+-----------+-----------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; Name      ; n2957.011 ; n2957.010 ; n2957.001 ; n2957.000 ; n2957.100                                                                                                                        ;
+-----------+-----------+-----------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; n2957.000 ; 0         ; 0         ; 0         ; 0         ; 0                                                                                                                                ;
; n2957.001 ; 0         ; 0         ; 1         ; 1         ; 0                                                                                                                                ;
; n2957.010 ; 0         ; 1         ; 0         ; 1         ; 0                                                                                                                                ;
; n2957.011 ; 1         ; 0         ; 0         ; 1         ; 0                                                                                                                                ;
; n2957.100 ; 0         ; 0         ; 0         ; 1         ; 1                                                                                                                                ;
+-----------+-----------+-----------+-----------+-----------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_5|n1223 ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; n1223.00 ; n1223.10 ; n1223.01                                                                                                                                             ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n1223.00 ; 0        ; 0        ; 0                                                                                                                                                    ;
; n1223.01 ; 1        ; 0        ; 1                                                                                                                                                    ;
; n1223.10 ; 1        ; 1        ; 0                                                                                                                                                    ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1223 ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; n1223.00 ; n1223.10 ; n1223.01                                                                                                                                             ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n1223.00 ; 0        ; 0        ; 0                                                                                                                                                    ;
; n1223.01 ; 1        ; 0        ; 1                                                                                                                                                    ;
; n1223.10 ; 1        ; 1        ; 0                                                                                                                                                    ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1223 ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; n1223.00 ; n1223.10 ; n1223.01                                                                                                                                             ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n1223.00 ; 0        ; 0        ; 0                                                                                                                                                    ;
; n1223.01 ; 1        ; 0        ; 1                                                                                                                                                    ;
; n1223.10 ; 1        ; 1        ; 0                                                                                                                                                    ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_2|n1223 ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; n1223.00 ; n1223.10 ; n1223.01                                                                                                                                             ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n1223.00 ; 0        ; 0        ; 0                                                                                                                                                    ;
; n1223.01 ; 1        ; 0        ; 1                                                                                                                                                    ;
; n1223.10 ; 1        ; 1        ; 0                                                                                                                                                    ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_1|n1223 ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; n1223.00 ; n1223.10 ; n1223.01                                                                                                                                             ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n1223.00 ; 0        ; 0        ; 0                                                                                                                                                    ;
; n1223.01 ; 1        ; 0        ; 1                                                                                                                                                    ;
; n1223.10 ; 1        ; 1        ; 0                                                                                                                                                    ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0|n1223 ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name     ; n1223.00 ; n1223.10 ; n1223.01                                                                                                                                             ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n1223.00 ; 0        ; 0        ; 0                                                                                                                                                    ;
; n1223.01 ; 1        ; 0        ; 1                                                                                                                                                    ;
; n1223.10 ; 1        ; 1        ; 0                                                                                                                                                    ;
+----------+----------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1|n1781[0..6,8]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0|n1630[0]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[4]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[7]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[0,1]                                                          ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[2]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1110[0]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1110[7]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[7]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[7]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[6]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[6]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[5]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[5]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[4]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[4]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[3]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[3]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[2]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[2]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[1]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[1]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_1|n1658[0]                                  ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0|n1658[0]                                  ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[1..6,10]                                                      ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[0]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1114[0..7]                                                         ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[0]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[9]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1112[10]                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1114[10]                                                           ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1112[10]                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1114[9]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[8]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1114[8]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[7]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1112[1..8]                                                         ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1112[0]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[8]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[5]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[3]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[1]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1221                                ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1221                                ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|sync_chain_2_1:sync_chain_0|n1145[1] ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|sync_chain_2_1:sync_chain_0|n1145[1] ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1118[6,7]                                                          ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1118[0]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|sync_chain_2_1:sync_chain_0|n1145[0] ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|sync_chain_2_1:sync_chain_0|n1145[0] ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1122[1,7]                                                          ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1122[0]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[1..5,18]                                                      ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[0]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1110[7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1118[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1122[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1112[0]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[2]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0|n1630[8]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1110[4]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1110[3]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[2]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[7]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[0]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[4]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[3]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[5]                                                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[12]                                                           ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[17]                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[6]                                                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[13]                                                           ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1124~4                                                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1124~5                                                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1124~6                                                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0|n3050~4                       ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0|n3050~5                       ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0|n2957~4                       ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0|n2957~5                       ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_5|n1223.01                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_5|n1223.10                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1223.01                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1223.10                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1223.01                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1223.10                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_2|n1223.01                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_2|n1223.10                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_1|n1223.01                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_1|n1223.10                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0|n1223.01                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0|n1223.10                             ; Lost fanout                                                                                                                                                                                      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1224                                ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1224                                ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[7]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[7]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[12]                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[12]                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[14]                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[14]                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[15]                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[15]                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[0]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[0]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[1]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[1]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[2]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[2]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[3]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[3]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[4]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[4]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[5]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[5]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[8]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[8]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[9]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[9]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[10]                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[10]                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[6]                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[6]                             ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[13]                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[13]                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1222[11]                            ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1222[11]                            ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|n1223.00                             ; Merged with tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|n1223.00                             ;
; Total Number of Removed Registers = 114                                                                                                                                              ;                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3255  ;
; Number of registers using Synchronous Clear  ; 221   ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 3255  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2962  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1131                                                                   ; 3       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1130                                                                   ; 2       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1110[2]                                                                ; 1       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1113[8]                                                                ; 5       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[6]                                                                ; 6       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[6] ; 5       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[5] ; 5       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[4] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[3] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[2] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[0] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[4] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[0] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[6] ; 5       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[5] ; 5       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[3] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[2] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[1] ; 4       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1496[0] ; 9       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1132                                                                   ; 2       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1118[3]                                                                ; 10      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[6]                                                                ; 1       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1112[9]                                                                ; 1       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1128                                                                   ; 3       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1122[5]                                                                ; 1       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1497[0] ; 3       ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[14]                                                               ; 15      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[13]                                                               ; 30      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[10]                                                               ; 15      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[8]                                                                ; 15      ;
; tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[11]                                                               ; 15      ;
; Total number of inverted registers = 31                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0|n2955[0]                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0|n3046[2]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0|n1630[7]                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0|n1630[8]                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[1]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|memory2uart_19_8:memory2uart_0|n2214[6]                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0|n3047[0]                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1497[4]                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2637[13] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|n2159[1]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[27] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[29] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[25] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[23] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[21] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[18] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[16] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[13] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[11] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[8]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[7]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0|n2636[15] ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_encoder_18_19:spike_encoder_0|n1921[6]                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[7]                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[1]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1122[2]                                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1122[6]                                                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1496[2]                                          ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1110[5]                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1120[7]                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0|n1631[3]                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1|n1782[2]                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1498[4]                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1499[0]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1112[0]                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1116[2]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1118[3]                                                                                                         ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|n1109[6]                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|n1437[6]                                          ;
; 8:1                ; 18 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_5|Mux2                                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_4|Mux1                                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_3|Mux0                                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_2|Mux0                                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_1|Mux0                                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0|Mux0                                                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0|Mux1                                                                       ;
; 16:1               ; 36 bits   ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 31:1               ; 10 bits   ; 200 LEs       ; 190 LEs              ; 10 LEs                 ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 31:1               ; 10 bits   ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 34:1               ; 6 bits    ; 132 LEs       ; 126 LEs              ; 6 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 34:1               ; 6 bits    ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
; 83:1               ; 14 bits   ; 770 LEs       ; 756 LEs              ; 14 LEs                 ; No         ; |tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0|Mux18                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 8.000000 MHz           ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; thermo_i[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                          ;
; thermo_i[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                     ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d_max_i[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
; d_max_i[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                ;
; d_max_i[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
; d_min_i[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
; d_min_i[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                ;
; d_min_i[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sync_chain_2_1:sync_chain_0" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; async_i ; Input ; Info     ; Stuck at VCC                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0" ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                              ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; signal_select_in_i ; Input ; Info     ; Stuck at VCC                                                                                         ;
; enable_i           ; Input ; Info     ; Stuck at VCC                                                                                         ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_8MHz:PLL50to8"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3255                        ;
;     CLR               ; 125                         ;
;     CLR SCLR          ; 151                         ;
;     CLR SLD           ; 17                          ;
;     ENA CLR           ; 2876                        ;
;     ENA CLR SCLR      ; 52                          ;
;     ENA CLR SCLR SLD  ; 18                          ;
;     ENA CLR SLD       ; 16                          ;
; arriav_lcell_comb     ; 2456                        ;
;     arith             ; 469                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 209                         ;
;         2 data inputs ; 190                         ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 28                          ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 1945                        ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 137                         ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 283                         ;
;         5 data inputs ; 293                         ;
;         6 data inputs ; 1139                        ;
;     shared            ; 7                           ;
;         2 data inputs ; 7                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 45                          ;
;                       ;                             ;
; Max LUT depth         ; 9.40                        ;
; Average LUT depth     ; 5.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 19 15:03:30 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tbs_core_board -c tbs_core_board
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 23 design units, including 23 entities, in source file /users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v
    Info (12023): Found entity 1: priority_encoder_3_3 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 1
    Info (12023): Found entity 2: spike_2_thermocode_6 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 30
    Info (12023): Found entity 3: uart_rx_9_8 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 135
    Info (12023): Found entity 4: uart_tx_9_8 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 427
    Info (12023): Found entity 5: weyls_discrepancy_8_3_6 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 632
    Info (12023): Found entity 6: spike_shift_reg_19_18 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 1284
    Info (12023): Found entity 7: uart_9_8 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 2312
    Info (12023): Found entity 8: memory2uart_19_8 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 2350
    Info (12023): Found entity 9: spike_memory_19_7 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 2467
    Info (12023): Found entity 10: spike_encoder_18_19 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3086
    Info (12023): Found entity 11: time_measurement_18_262144 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3187
    Info (12023): Found entity 12: sc_noc_generator_11 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3234
    Info (12023): Found entity 13: analog_trig_8 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3320
    Info (12023): Found entity 14: dac_control_8_8_0_80 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3379
    Info (12023): Found entity 15: pwm_modulator_8_256 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3675
    Info (12023): Found entity 16: dac_control_8_8_1_80 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3721
    Info (12023): Found entity 17: adaptive_threshold_control_19_18_8_8_255_0_3_2 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4032
    Info (12023): Found entity 18: spike_detector File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4501
    Info (12023): Found entity 19: sync_chain_2_2 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4660
    Info (12023): Found entity 20: debouncer_16_65536 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4690
    Info (12023): Found entity 21: sync_chain_2_1 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4870
    Info (12023): Found entity 22: tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4898
    Info (12023): Found entity 23: tbs_core_board File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 7556
Info (12021): Found 1 design units, including 1 entities, in source file /users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8mhz/pll_8mhz_0002.v
    Info (12023): Found entity 1: pll_8MHz_0002 File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8mhz.vhd
    Info (12022): Found design unit 1: pll_8MHz-rtl File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd Line: 20
    Info (12023): Found entity 1: pll_8MHz File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd Line: 11
Info (12127): Elaborating entity "tbs_core_board" for the top level hierarchy
Info (12128): Elaborating entity "pll_8MHz" for hierarchy "pll_8MHz:PLL50to8" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 7669
Info (12128): Elaborating entity "pll_8MHz_0002" for hierarchy "pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "8.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 7706
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6382): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6382
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6395): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6395
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6408): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6408
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6421): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6421
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6434): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6434
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6447): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6447
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6460): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6460
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6473): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6473
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6486): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6486
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6499): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6499
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6512): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6512
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6525): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6525
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6538): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6538
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6551): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6551
Info (12128): Elaborating entity "sync_chain_2_1" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sync_chain_2_1:sync_chain_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 5920
Info (12128): Elaborating entity "debouncer_16_65536" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 5940
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(4822): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4822
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(4830): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4830
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(4838): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4838
Info (12128): Elaborating entity "sync_chain_2_2" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sync_chain_2_2:sync_chain_1" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6040
Info (12128): Elaborating entity "spike_detector" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_detector:spike_detector_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6059
Info (12128): Elaborating entity "adaptive_threshold_control_19_18_8_8_255_0_3_2" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6081
Info (12128): Elaborating entity "spike_shift_reg_19_18" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|spike_shift_reg_19_18:spike_shift_reg_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4262
Info (12128): Elaborating entity "weyls_discrepancy_8_3_6" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 4270
Info (12128): Elaborating entity "spike_2_thermocode_6" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 874
Info (12128): Elaborating entity "priority_encoder_3_3" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0|weyls_discrepancy_8_3_6:weyls_discrepancy_0|priority_encoder_3_3:priority_encoder_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 1247
Info (12128): Elaborating entity "dac_control_8_8_1_80" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6098
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3878): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3878
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3885): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3885
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3892): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3892
Info (12128): Elaborating entity "pwm_modulator_8_256" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|pwm_modulator_8_256:pwm_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6107
Info (12128): Elaborating entity "dac_control_8_8_0_80" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6124
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3521): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3521
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3528): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3528
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3535): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 3535
Info (12128): Elaborating entity "analog_trig_8" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|analog_trig_8:analog_trigger_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6179
Info (12128): Elaborating entity "sc_noc_generator_11" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|sc_noc_generator_11:sc_noc_generator_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6189
Info (12128): Elaborating entity "time_measurement_18_262144" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|time_measurement_18_262144:time_measurement_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6199
Info (12128): Elaborating entity "spike_encoder_18_19" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_encoder_18_19:spike_encoder_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6209
Info (12128): Elaborating entity "spike_memory_19_7" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|spike_memory_19_7:spike_memory_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6223
Info (12128): Elaborating entity "memory2uart_19_8" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|memory2uart_19_8:memory2uart_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6232
Info (12128): Elaborating entity "uart_9_8" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 6244
Info (12128): Elaborating entity "uart_tx_9_8" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 2339
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(574): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 574
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(584): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 584
Info (12128): Elaborating entity "uart_rx_9_8" for hierarchy "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0" File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 2347
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(308): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 308
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(317): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 317
Info (10264): Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(326): all case item expressions in this case statement are onehot File: C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v Line: 326
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/tbs_core_board/output_files/tbs_core_board.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5338 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 5292 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4996 megabytes
    Info: Processing ended: Fri Dec 19 15:03:55 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/tbs_core_board/output_files/tbs_core_board.map.smsg.


