/*
 * Memguard for Jailhouse ARM64, GICv2, GICv3
 *
 * Copyright (c) Czech Technical University in Prague, 2018
 * Copyright (C) Boston University, 2020
 * Copyright (C) Technical University of Munich, 2020
 * Copyright (C) Minerva Systems, 2024
 *
 * Authors:
 *  Joel Matějka <matejjoe@fel.cvut.cz>
 *  Michal Sojka <michal.sojka@cvut.cz>
 *  Přemysl Houdek <houdepre@fel.cvut.cz>
 *  Renato Mancuso (BU) <rmancuso@bu.edu>
 *  Andrea Bastoni <andrea.bastoni@tum.de> at https://rtsl.cps.mw.tum.de
 *  Filippo Fontana <filippo.fontana@minervasys.tech>
 *
 * This work is licensed under the terms of the GNU GPL, version 2.  See
 * the COPYING file in the top-level directory.
 */
#include <jailhouse/percpu.h>
#include <jailhouse/paging.h>
#include <jailhouse/control.h>
#include <jailhouse/cell-config.h>
#include <jailhouse/assert.h>
#include <jailhouse/memguard-common.h>
#include <jailhouse/memguard.h>
#include <asm/memguard.h>
#include <asm/gic_v2.h>
#include <asm/timer.h>
#include <asm/pmu_events.h>
#include <asm/pmu.h>

//#define MG_VERBOSE_DEBUG

#define MAX_CPUS 255

/*
 * Protocol to interact with the pmu/timer:
 * - here only do enable/disable
 * - masking / unmasking and IRQ setup done by pmu, timer subsystems
 *   as part of the init/deinit phases.
 */

/* Memguard PMU Counter. We currently use only one counter, this is equivalent
 * to the pmu_first_cnt in pmu.c.
 * TODO: (needed?) extend to use more PMU counters at once.
 */
static u32 memguard_pmu_cnt = 0;

#ifdef CONFIG_DEBUG
static inline void memguard_print_priorities(void)
{
	u32 inum = system_config->platform_info.memguard.num_irqs;
	u32 prio;
	for (unsigned int i = 0; i < inum; i++) {
		prio = gicv2_get_prio(i);
		mg_print("%3d %02x\n", i, prio);
	}
	prio = gicv2_get_cpu_prio_mask();
	mg_print("mask: 0x%08x\n", prio);
}

static inline void memguard_dump_timer_regs(void)
{
	/* This function dumps the configuration of the timer registers */
	u64 reg;
	arm_read_sysreg(CNTPCT_EL0, reg);
	mg_print("CNT: %lld\n", reg);

	arm_read_sysreg(CNTHP_CVAL_EL2, reg);
	mg_print("CMP: %lld\n", reg);

	arm_read_sysreg(CNTHP_CTL_EL2, reg);
	mg_print("CTL: %lld\n", reg);
}
#endif

static void memguard_isr_debug_print(const char* name)
{
#if 0
	static u32 print_cnt[MAX_CPUS] = {0};
	static u32 count = 0;

	u64 now = timer_get_ticks();
	u32 pmu_cnt = pmu_get_val(memguard_pmu_cnt);

	if (count++ % 1000000) {
		printk("[%u, %u] _isr_%s p: %u t: %llu\n",
				this_cpu_id(),
				++print_cnt[this_cpu_id()],
				name,
				pmu_cnt,
				now);
	}
#else
	(void)name;
#endif
}

/**
 * Single counter, memory budget case: transform budget
 * to generate overflow upon expiration.
 */
static inline void memguard_set_pmu_budget(u32 budget)
{
	/* UINT32_MAX */
	u32 val = 0xffffffff;
	val -= budget;

	pmu_set_val(memguard_pmu_cnt, val);
}

/**
 * Memguard timer interrupt: reset budgets and unblock CPUs
 */
bool memguard_isr_timer(void)
{
	struct memguard *memguard = &this_cpu_public()->memguard;

	assert(arm_is_irq_off());
	memguard_isr_debug_print("time");

	memguard->last_time += memguard->budget_time;
	/* Recharge budget */
	memguard_set_pmu_budget(memguard->budget_memory);
	/* Set next regulation period expiration */
	timer_set_cmpval(memguard->last_time);

	/* If we hit after a reset, remove the sticky reset flag */
#ifdef MG_VERBOSE_DEBUG
	if (memguard->block & MG_RESET) {
		printk("%uR\n", this_cpu_id());
	}

	if (memguard->block & MG_BLOCK) {
		printk("%uU\n", this_cpu_id());
	}
#endif
	memguard->block &= ~MG_RESET;
	/* Disable blocking */
	memguard->block &= ~MG_BLOCK;

	return true;
}

/**
 * Memguard PMU interrupt: trigger asynchronous blocking for this CPU
 */
bool memguard_isr_pmu(void)
{
	struct memguard *memguard = &this_cpu_public()->memguard;

	/* NOTE: both IRQ and FIQ are off here */
	assert(arm_is_irq_off());
	memguard_isr_debug_print("pmu");

	/* clear overflow, let the counter run */
	pmu_clear_overflow(memguard_pmu_cnt);
	/* Lazily signal that the CPU should block.
	 * Will be shortly enacted in the same IRQ-off block.
	 */
	memguard->block |= MG_BLOCK;

	return true;
}

void memguard_cpu_block(void)
{
	/* block is volatile and never set cross-CPU */
	struct memguard *memguard = &this_cpu_public()->memguard;

	/* Not a regulation IRQ */
	if (!(memguard->block & MG_BLOCK)) {
		return;
	}

	/* Exit early on concurrent reset */
	if (memguard->block & MG_RESET) {
		memguard->block &= ~MG_BLOCK;
		return;
	}

#ifdef MG_VERBOSE_DEBUG
	printk("%uB\n", this_cpu_id());
#endif
	/* poll till the next interrupt, then recheck what happened */
	while (!timer_fired()) {
		isb();
	}

	return;
}

int memguard_init(void)
{
	u32 irq = system_config->platform_info.memguard.hv_timer;
	u32 num_cnt;
	int err;

	/* register both irq line and interrupt handler */
	err = timer_register(irq, memguard_isr_timer);
	if (err < 0)
		return err;

	/* Currently register one single counter */
	num_cnt = 1;
	memguard_pmu_cnt = pmu_register(num_cnt, memguard_isr_pmu);

	mg_print("Using PMU counter: %u\n", memguard_pmu_cnt);

	return err;
}

void memguard_cpu_init(void)
{
	memset(&this_cpu_public()->memguard, 0, sizeof(struct memguard));

	timer_cpu_init();
	pmu_cpu_init();
}

void memguard_cpu_shutdown(void)
{
	timer_cpu_shutdown();
	pmu_cpu_shutdown();
}

/**
 * Re-activate memguard interrupts since jailhouse disables them
 * when "resetting" a CPU upon cell operations (add/remove/restart)
 */
void memguard_cpu_reset(void)
{
	struct memguard *memguard = &this_cpu_public()->memguard;
	memguard->block |= MG_RESET;

	timer_cpu_reset();
	pmu_cpu_reset();
}

/** Setup budget time + memory for this CPU. */
int memguard_set(struct memguard *memguard, unsigned long params_address)
{
	unsigned long params_page_offs = params_address & PAGE_OFFS_MASK;
	unsigned int params_pages;
	void *params_mapping;
	struct memguard_params *params;
	unsigned int event_type;

	assert(arm_is_irq_off());

	params_pages = PAGES(params_page_offs + sizeof(struct memguard_params));
	params_mapping = paging_get_guest_pages(NULL, params_address,
						params_pages,
						PAGE_READONLY_FLAGS);
	if (!params_mapping)
		return -ENOMEM;

	params = (struct memguard_params *)(params_mapping + params_page_offs);

	memguard->start_time = timer_get_ticks();
	memguard->last_time = memguard->start_time;

	memguard->budget_time = timer_us_to_ticks(params->budget_time);
	memguard->budget_memory = params->budget_memory;
	event_type = params->event_type;
	if (event_type == 0) {
		/* Use default event type */
		event_type = PMUV3_PERFCTR_L2D_CACHE_REFILL;
	}

	/* NOTE: this function is called on each affected CPU.
	 * Serialization via IRQ off. Reset the overflow indicator anyway.
	 */
	memguard->block = 0;
	pmu_disable(memguard_pmu_cnt);
	pmu_clear_overflow(memguard_pmu_cnt);

	/* Init timer and PMU budgets. Here also set the pmu type */
	pmu_set_type(memguard_pmu_cnt, event_type);
	timer_set_cmpval(memguard->last_time + memguard->budget_time);
	memguard_set_pmu_budget(memguard->budget_memory);

	/* Enable timer and PMU */
	pmu_enable(memguard_pmu_cnt);
	timer_enable();

	mg_print("(CPU %d) mg_set %llu %u (0x%x) [freq: %ld]\n", this_cpu_id(),
		 memguard->budget_time, memguard->budget_memory,
		 event_type, timer_get_frequency());

	return 0;
}
