Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7938580a2e394de1824f68154da88fec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_testbench_behav xil_defaultlib.cpu_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.mux2_32b
Compiling module xil_defaultlib.mux2_5b
Compiling module xil_defaultlib.mux4_32b
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_testbench_behav
