# 2110263 DIGITAL COMPUTER LOGIC LABORATORY I
2110263 DIGITAL COMPUTER LOGIC LABORATORY I Course in Chulalongkorn University (2024) By Worralop Srichainont

---

# Laboratory 01
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_​01_​01`](https://drive.google.com/file/d/1Gn-hov5iGPHokrjBNkY5xGgCXVn0SdoW/view?usp=drive_link) | **Wire Connection** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B01/diglab_%E2%80%8B01_%E2%80%8B01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B01/diglab_%E2%80%8B01_%E2%80%8B01_sol.md) |
| 2 | [`diglab_​01_​02`](https://drive.google.com/file/d/1ECKTJ3_2rWUxxlB6zigvz5GRagNEbqDO/view?usp=drive_link) | **Logic Gate** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B02/diglab_%E2%80%8B01_%E2%80%8B02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B02/diglab_%E2%80%8B01_%E2%80%8B02_sol.md) |
| 3 | [`diglab_​01_​03`](https://drive.google.com/file/d/10cgeXQqJvZJO_8lcn8iLhOKXUANPU1IW/view?usp=drive_link) | **Clock Gate** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B03/diglab_%E2%80%8B01_%E2%80%8B03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B03/diglab_%E2%80%8B01_%E2%80%8B03_sol.md) |
| 4 | [`diglab_​01_​04`](https://drive.google.com/file/d/1udbvVFgOMJW1BoB1krBcbFyXEP_90eTK/view?usp=drive_link) | **Dual Clock** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B04/diglab_%E2%80%8B01_%E2%80%8B04.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2001/diglab_%E2%80%8B01_%E2%80%8B04/diglab_%E2%80%8B01_%E2%80%8B04_sol.md) |

# Laboratory 02
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [`diglab_​02_​01`](https://drive.google.com/file/d/1X58ZSczfBssWzQGDQZVs-rJgAqAgLOG5/view?usp=drive_link) | **XOR (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B01/diglab_02_01.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B01/diglab_02_01_sol.md) |
| 2 | [`diglab_​02_​02`](https://drive.google.com/file/d/12nkSeHxiNem1i3mO-BABmvpC8ueVb1ZY/view?usp=drive_link) | **XOR (Product of Sums)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B02/diglab_02_02.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B02/diglab_02_02.md) |
| 3 | [`diglab_​02_​03`](https://drive.google.com/file/d/1W0zyqn9E_a2-WQ19l-L3xpcZyvcE8bzV/view?usp=drive_link) | **FullAdder (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B03/diglab_02_03.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B03/diglab_02_03_sol.md) |
| 4 | [`diglab_​02_​04`](https://drive.google.com/file/d/16HCbbrqRba3GJ2d0AD0ZKvdQQFeRKjz1/view?usp=drive_link) | **FullAdder (Product of Sums)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B04/diglab_%E2%80%8B02_%E2%80%8B04.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B04/diglab_02_04_sol.md) |
| 5 | [`diglab_​02_​05`](https://drive.google.com/file/d/1Sne5lBG-NsupPsBlxRyze35h4b-5ZpJw/view?usp=drive_link) | **Comparator (Sum of Products)** | [`Circuit`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B05/diglab_%E2%80%8B02_%E2%80%8B05.dig) | [`Solution`](https://github.com/reisenx/2110263-DIG-LOGIC-LAB-I/blob/main/Lab%2002/diglab_%E2%80%8B02_%E2%80%8B05/diglab_02_05_sol.md) |
| 6 | [`diglab_​02_​06`](https://drive.google.com/file/d/1fzbXE230PaqTj0PeoZD5sVsxrSNBx3O4/view?usp=drive_link) | **Comparator (Product of Sums)** | [`Circuit`]() | [`Solution`]() |
| 7 | [`diglab_​02_​07`](https://drive.google.com/file/d/1hbqErgX2DjF8mVMXwD9yQRe7qE2FMo8i/view?usp=drive_link) | **Multiplexer (Sum of Products)** | [`Circuit`]() | [`Solution`]() |
| 8 | [`diglab_​02_​08`](https://drive.google.com/file/d/1cgN1CoPt-9dDRTEL3GCghg49iHBdRUZr/view?usp=drive_link) | **Multiplexer (Product of Sums)** | [`Circuit`]() | [`Solution`]() |
| 9 | [`diglab_​02_​09`](https://drive.google.com/file/d/1ngDn0xtNYtUdcPsC_CHHoyIEIOocsJhk/view?usp=drive_link) | **Mux4:1 (Sum of Products)** | [`Circuit`]() | [`Solution`]() |

# Laboratory 03
| No | Problem Code | Name | Circuit | Solution |
| :---: | :---: | :--- | :---: | :---: |
| 1 | [``]() | **** | [`Circuit`]() | [`Solution`]() |
| 2 | [``]() | **** | [`Circuit`]() | [`Solution`]() |
| 3 | [``]() | **** | [`Circuit`]() | [`Solution`]() |
| 4 | [``]() | **** | [`Circuit`]() | [`Solution`]() |
| 5 | [``]() | **** | [`Circuit`]() | [`Solution`]() |
