[2025-09-17 20:42:10] START suite=gap trace=cc-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2560501 heartbeat IPC: 3.905 cumulative IPC: 3.905 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4808691 heartbeat IPC: 4.448 cumulative IPC: 4.159 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4808691 cumulative IPC: 4.159 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4808691 cumulative IPC: 4.159 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 29771981 heartbeat IPC: 0.4006 cumulative IPC: 0.4006 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 54079630 heartbeat IPC: 0.4114 cumulative IPC: 0.4059 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 78057160 heartbeat IPC: 0.4171 cumulative IPC: 0.4096 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 101716721 heartbeat IPC: 0.4227 cumulative IPC: 0.4128 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 125161758 heartbeat IPC: 0.4265 cumulative IPC: 0.4154 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 149059034 heartbeat IPC: 0.4185 cumulative IPC: 0.4159 (Simulation time: 00 hr 11 min 39 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 171869071 heartbeat IPC: 0.4384 cumulative IPC: 0.419 (Simulation time: 00 hr 13 min 54 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 194622928 heartbeat IPC: 0.4395 cumulative IPC: 0.4215 (Simulation time: 00 hr 16 min 05 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 218277264 heartbeat IPC: 0.4228 cumulative IPC: 0.4216 (Simulation time: 00 hr 18 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 237592174 cumulative IPC: 0.4209 (Simulation time: 00 hr 20 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 237592174 cumulative IPC: 0.4209 (Simulation time: 00 hr 20 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4209 instructions: 100000000 cycles: 237592174
CPU 0 Branch Prediction Accuracy: 90.37% MPKI: 19.36 Average ROB Occupancy at Mispredict: 28.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.36
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6919891
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 448.9835
REPLAY_LOAD: 221.49527
NON_REPLAY_LOAD: 26.105669

== Total ==
ADDR_TRANS: 244696
REPLAY_LOAD: 164128
NON_REPLAY_LOAD: 6511067

== Counts ==
ADDR_TRANS: 545
REPLAY_LOAD: 741
NON_REPLAY_LOAD: 249412

cpu0->cpu0_STLB TOTAL        ACCESS:    4771067 HIT:    4763840 MISS:       7227 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    4771067 HIT:    4763840 MISS:       7227 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 583.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9158350 HIT:    3622438 MISS:    5535912 MSHR_MERGE:     167985
cpu0->cpu0_L2C LOAD         ACCESS:    7306666 HIT:    2585285 MISS:    4721381 MSHR_MERGE:       5527
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1614260 HIT:     808301 MISS:     805959 MSHR_MERGE:     162458
cpu0->cpu0_L2C WRITE        ACCESS:     223268 HIT:     223172 MISS:         96 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14156 HIT:       5680 MISS:       8476 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1420573 ISSUED:    1420573 USEFUL:     444916 USELESS:      64217
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 68.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1365592 HIT:    1365592 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1365592 HIT:    1365592 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26873807 HIT:   18376827 MISS:    8496980 MSHR_MERGE:     982392
cpu0->cpu0_L1D LOAD         ACCESS:   26251163 HIT:   17976835 MISS:    8274328 MSHR_MERGE:     967662
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     336771 HIT:     128275 MISS:     208496 MSHR_MERGE:      14730
cpu0->cpu0_L1D WRITE        ACCESS:     271404 HIT:     271404 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14469 HIT:        313 MISS:      14156 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     336796 ISSUED:     336771 USEFUL:      37281 USELESS:     110873
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.33 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1365589 HIT:    1365589 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1365589 HIT:    1365589 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26522561 HIT:   20910053 MISS:    5612508 MSHR_MERGE:     841442
cpu0->cpu0_DTLB LOAD         ACCESS:   26522561 HIT:   20910053 MISS:    5612508 MSHR_MERGE:     841442
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.891 cycles
cpu0->LLC TOTAL        ACCESS:    5590539 HIT:    3131091 MISS:    2459448 MSHR_MERGE:       1531
cpu0->LLC LOAD         ACCESS:    4715854 HIT:    2835433 MISS:    1880421 MSHR_MERGE:        457
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     643501 HIT:      73218 MISS:     570283 MSHR_MERGE:       1074
cpu0->LLC WRITE        ACCESS:     222708 HIT:     222112 MISS:        596 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8476 HIT:        328 MISS:       8148 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23816
  ROW_BUFFER_MISS:    2433471
  AVG DBUS CONGESTED CYCLE: 4.664
Channel 0 WQ ROW_BUFFER_HIT:      37081
  ROW_BUFFER_MISS:     178403
  FULL:          0
Channel 0 REFRESHES ISSUED:      19800

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       293904      1695050      2170082      1400526
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          626
  STLB miss resolved @ L2C                0            0            0            0        11360
  STLB miss resolved @ LLC                0            0            0            0          656
  STLB miss resolved @ MEM                0            0            0            0         8148

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 21:02:49] END   suite=gap trace=cc-14 (rc=0)
