ftableid global_id

//power detect test (RST# + PWREN1 at 2.9)
//memw32 (0x1ff81f34) (0xF0)
//memw32 (0x1ff81f34) (0xF1)

//A2 power detect test (RST# + PWREN1 at 2.7)
memw32 (0x1ff81f34) (0x1D0)
memw32 (0x1ff81f34) (0x1DD)

//#rGLB(18) = 0xF00 Reset for L1.2 remove bit[29]=0
clrbit32 (REG_BASE+0x18) (0xFF)
clrbit32 (REG_BASE+0x18) (0xDFFFF<<12)
//memw32  (REG_BASE+0x18)  0xf00

//#p/x *0x1ff80054 = 0x0  debug signal
memw32  (REG_BASE+0x54)  0x0

//#p/x *0x1ff80068 bit[29:28]= 0x2  DRAM Size 1GB
clrbit32  (REG_BASE+0x68) (0x3<<28)
setbit32  (REG_BASE+0x68) (0x1<<28)

//#p/x *0x1ff81f68 HPLL bit[22:16] 0x17:300M 0x13:250M; if set to 200M bit[22:16]=0x1f bit[25:24]=0x3;
//0x16: 287.5M for SATA
//clrbit32  (REG_BASE+0x1f68) (0x3f<<16)
//setbit32  (REG_BASE+0x1f68) (0x16<<16)
memw16 (REG_BASE+0x1f6A) 0x216
udelay    50
//switch NFPLL to 400MHz before flash init, flash init script will divide NFPLL by 8/4/2/1
memw16 (REG_BASE+0x1f6c)  0x21f
//#rGLB(24) = 0 set MultiCore Mode
memw32  (REG_BASE+0x24)  0x0

//#p/x *0x1ff8003c = 0x4
memw32  (REG_BASE+0x3c)  0x4

//#p/x *0x1ff80040 |= 0x1<<27
setbit32  (REG_BASE+0x40) 0x1<<27

//#p/x *0x1ff800a0 |= 0x1<<18
setbit32  (REG_BASE+0xa0) 0x1<<18

//#HOSTC Performance
memw32  (REG_BASE+0x1c378)  0x00040
memw32  (REG_BASE+0x1c37c)  0x00040

