
Elevator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d64  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08003e1c  08003e1c  00004e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ee4  08003ee4  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003ee4  08003ee4  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003ee4  08003ee4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ee4  08003ee4  00004ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ee8  08003ee8  00004ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003eec  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  2000000c  08003ef8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08003ef8  000050ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c2e6  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f63  00000000  00000000  0001131a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00013280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a98  00000000  00000000  00014048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b29  00000000  00000000  00014ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f157  00000000  00000000  0002a609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b37a  00000000  00000000  00039760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c4ada  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003130  00000000  00000000  000c4b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000c7c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003e04 	.word	0x08003e04

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08003e04 	.word	0x08003e04

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <ELEVATOR_Init>:

// ASANSÖR NESNESİ
Elevator g_elevator;

// ASANSÖR SİSTEMİNİ BAŞLATIR
void ELEVATOR_Init(void){
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
	g_elevator.state         = STATE_IDLE;
 800021e:	4b12      	ldr	r3, [pc, #72]	@ (8000268 <ELEVATOR_Init+0x50>)
 8000220:	2200      	movs	r2, #0
 8000222:	701a      	strb	r2, [r3, #0]
	g_elevator.current_floor = FLOOR_0;
 8000224:	4b10      	ldr	r3, [pc, #64]	@ (8000268 <ELEVATOR_Init+0x50>)
 8000226:	2200      	movs	r2, #0
 8000228:	705a      	strb	r2, [r3, #1]
	g_elevator.target_floor  = FLOOR_0;
 800022a:	4b0f      	ldr	r3, [pc, #60]	@ (8000268 <ELEVATOR_Init+0x50>)
 800022c:	2200      	movs	r2, #0
 800022e:	709a      	strb	r2, [r3, #2]
	g_elevator.overload_state = 0; // Aşırı yük durumu başlangıçta false (0)
 8000230:	4b0d      	ldr	r3, [pc, #52]	@ (8000268 <ELEVATOR_Init+0x50>)
 8000232:	2200      	movs	r2, #0
 8000234:	735a      	strb	r2, [r3, #13]

	for (int i = 0; i < 5; i++) {
 8000236:	2300      	movs	r3, #0
 8000238:	607b      	str	r3, [r7, #4]
 800023a:	e008      	b.n	800024e <ELEVATOR_Init+0x36>
		g_elevator.call_queue[i] = 0;
 800023c:	4a0a      	ldr	r2, [pc, #40]	@ (8000268 <ELEVATOR_Init+0x50>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	18d3      	adds	r3, r2, r3
 8000242:	3303      	adds	r3, #3
 8000244:	2200      	movs	r2, #0
 8000246:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 5; i++) {
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	3301      	adds	r3, #1
 800024c:	607b      	str	r3, [r7, #4]
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2b04      	cmp	r3, #4
 8000252:	ddf3      	ble.n	800023c <ELEVATOR_Init+0x24>
	}
	 g_elevator.door_timer     = 0;
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <ELEVATOR_Init+0x50>)
 8000256:	2200      	movs	r2, #0
 8000258:	609a      	str	r2, [r3, #8]
	 g_elevator.ventilation_on = 0;
 800025a:	4b03      	ldr	r3, [pc, #12]	@ (8000268 <ELEVATOR_Init+0x50>)
 800025c:	2200      	movs	r2, #0
 800025e:	731a      	strb	r2, [r3, #12]

	 // Kat göstergesini başlangıç katına ayarla
//	    HAL_SetFloorDisplay(g_elevator.current_floor);
}
 8000260:	46c0      	nop			@ (mov r8, r8)
 8000262:	46bd      	mov	sp, r7
 8000264:	b002      	add	sp, #8
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000028 	.word	0x20000028

0800026c <ELEVATOR_MainLoop>:

// ASANSÖRÜN ANA DÖNGÜSÜ
void ELEVATOR_MainLoop(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0

	// AŞIRI YÜK KONTROLÜ
	if (HAL_IsOverloadDetected() && !g_elevator.overload_state) {
 8000270:	f000 fb14 	bl	800089c <HAL_IsOverloadDetected>
 8000274:	1e03      	subs	r3, r0, #0
 8000276:	d006      	beq.n	8000286 <ELEVATOR_MainLoop+0x1a>
 8000278:	4b52      	ldr	r3, [pc, #328]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 800027a:	7b5b      	ldrb	r3, [r3, #13]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d102      	bne.n	8000286 <ELEVATOR_MainLoop+0x1a>
		ELEVATOR_HandleOverload();
 8000280:	f000 f928 	bl	80004d4 <ELEVATOR_HandleOverload>
		return;
 8000284:	e09c      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
	}

	// AŞIRI YÜK KALKTIĞINDA NORMALE DÖNME
	if (!HAL_IsOverloadDetected() && g_elevator.overload_state) {
 8000286:	f000 fb09 	bl	800089c <HAL_IsOverloadDetected>
 800028a:	1e03      	subs	r3, r0, #0
 800028c:	d105      	bne.n	800029a <ELEVATOR_MainLoop+0x2e>
 800028e:	4b4d      	ldr	r3, [pc, #308]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 8000290:	7b5b      	ldrb	r3, [r3, #13]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <ELEVATOR_MainLoop+0x2e>
		ELEVATOR_ClearOverload();
 8000296:	f000 f937 	bl	8000508 <ELEVATOR_ClearOverload>
	}

    // ASANSÖR DURUMU GÜNCELLE
    ELEVATOR_UpdateState();
 800029a:	f000 f8eb 	bl	8000474 <ELEVATOR_UpdateState>

    // ÇAĞRILARI İŞLE
    ELEVATOR_ProcessCalls();
 800029e:	f000 f897 	bl	80003d0 <ELEVATOR_ProcessCalls>

    // DURUMA GÖRE AKSİYON AL
    switch (g_elevator.state)
 80002a2:	4b48      	ldr	r3, [pc, #288]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	2b07      	cmp	r3, #7
 80002a8:	d900      	bls.n	80002ac <ELEVATOR_MainLoop+0x40>
 80002aa:	e089      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
 80002ac:	009a      	lsls	r2, r3, #2
 80002ae:	4b46      	ldr	r3, [pc, #280]	@ (80003c8 <ELEVATOR_MainLoop+0x15c>)
 80002b0:	18d3      	adds	r3, r2, r3
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	469f      	mov	pc, r3
            // BEKLEME DURUMUNDA YAPILACAKLAR
            break;

        case STATE_MOVING_UP:
            // YUKARI HAREKET EDERKEN YAPILACAKLARI
            HAL_MoveMotorUp();
 80002b6:	f000 f93f 	bl	8000538 <HAL_MoveMotorUp>
            if (HAL_IsAtFloor(g_elevator.target_floor)) {
 80002ba:	4b42      	ldr	r3, [pc, #264]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 80002bc:	789b      	ldrb	r3, [r3, #2]
 80002be:	b25b      	sxtb	r3, r3
 80002c0:	0018      	movs	r0, r3
 80002c2:	f000 fa2d 	bl	8000720 <HAL_IsAtFloor>
 80002c6:	1e03      	subs	r3, r0, #0
 80002c8:	d100      	bne.n	80002cc <ELEVATOR_MainLoop+0x60>
 80002ca:	e06c      	b.n	80003a6 <ELEVATOR_MainLoop+0x13a>
                HAL_StopMotor();
 80002cc:	f000 f968 	bl	80005a0 <HAL_StopMotor>
                g_elevator.current_floor = g_elevator.target_floor;
 80002d0:	4b3c      	ldr	r3, [pc, #240]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 80002d2:	2202      	movs	r2, #2
 80002d4:	569a      	ldrsb	r2, [r3, r2]
 80002d6:	4b3b      	ldr	r3, [pc, #236]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 80002d8:	705a      	strb	r2, [r3, #1]
                g_elevator.state = STATE_DOOR_OPENING;
 80002da:	4b3a      	ldr	r3, [pc, #232]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 80002dc:	2205      	movs	r2, #5
 80002de:	701a      	strb	r2, [r3, #0]
//                HAL_SetFloorDisplay(g_elevator.current_floor);
            }
            break;
 80002e0:	e061      	b.n	80003a6 <ELEVATOR_MainLoop+0x13a>

        case STATE_MOVING_DOWN:
            // AŞAĞI HAREKET EDERKEN YAPILACAKLARI
            HAL_MoveMotorDown();
 80002e2:	f000 f943 	bl	800056c <HAL_MoveMotorDown>
            if (HAL_IsAtFloor(g_elevator.target_floor)) {
 80002e6:	4b37      	ldr	r3, [pc, #220]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 80002e8:	789b      	ldrb	r3, [r3, #2]
 80002ea:	b25b      	sxtb	r3, r3
 80002ec:	0018      	movs	r0, r3
 80002ee:	f000 fa17 	bl	8000720 <HAL_IsAtFloor>
 80002f2:	1e03      	subs	r3, r0, #0
 80002f4:	d059      	beq.n	80003aa <ELEVATOR_MainLoop+0x13e>
                HAL_StopMotor();
 80002f6:	f000 f953 	bl	80005a0 <HAL_StopMotor>
                g_elevator.current_floor = g_elevator.target_floor;
 80002fa:	4b32      	ldr	r3, [pc, #200]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 80002fc:	2202      	movs	r2, #2
 80002fe:	569a      	ldrsb	r2, [r3, r2]
 8000300:	4b30      	ldr	r3, [pc, #192]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 8000302:	705a      	strb	r2, [r3, #1]
                g_elevator.state = STATE_DOOR_OPENING;
 8000304:	4b2f      	ldr	r3, [pc, #188]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 8000306:	2205      	movs	r2, #5
 8000308:	701a      	strb	r2, [r3, #0]
//                HAL_SetFloorDisplay(g_elevator.current_floor);
            }
            break;
 800030a:	e04e      	b.n	80003aa <ELEVATOR_MainLoop+0x13e>

        case STATE_DOOR_OPENING:
            // KAPI AÇILIRKEN YAPILACAKLAR
            HAL_OpenDoor();
 800030c:	f000 f962 	bl	80005d4 <HAL_OpenDoor>
            if (HAL_IsDoorOpen()) {
 8000310:	f000 fa5a 	bl	80007c8 <HAL_IsDoorOpen>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d04a      	beq.n	80003ae <ELEVATOR_MainLoop+0x142>
                g_elevator.state = STATE_DOOR_OPEN;     // KAPI TAM AÇILDI MI KONTROLÜ
 8000318:	4b2a      	ldr	r3, [pc, #168]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 800031a:	2203      	movs	r2, #3
 800031c:	701a      	strb	r2, [r3, #0]
                g_elevator.door_timer = HAL_GetTick();  // ZAMANLAYICI BAŞLAT
 800031e:	f000 ff69 	bl	80011f4 <HAL_GetTick>
 8000322:	0002      	movs	r2, r0
 8000324:	4b27      	ldr	r3, [pc, #156]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 8000326:	609a      	str	r2, [r3, #8]
            }
            break;
 8000328:	e041      	b.n	80003ae <ELEVATOR_MainLoop+0x142>

        case STATE_DOOR_OPEN:
            // KAPI AÇIKKEN YAPILACAKLAR
            // BELİRLİ BİR SÜRE SONRA VEYA KAPI KAPAT TUŞUNA BASILIRSA KAPANMAYA BAŞLA.
            if ((HAL_GetTick() - g_elevator.door_timer > DOOR_OPEN_TIME_MS) || HAL_IsDoorCloseButtonPressed()) {
 800032a:	f000 ff63 	bl	80011f4 <HAL_GetTick>
 800032e:	0002      	movs	r2, r0
 8000330:	4b24      	ldr	r3, [pc, #144]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 8000332:	689b      	ldr	r3, [r3, #8]
 8000334:	1ad3      	subs	r3, r2, r3
 8000336:	4a25      	ldr	r2, [pc, #148]	@ (80003cc <ELEVATOR_MainLoop+0x160>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d803      	bhi.n	8000344 <ELEVATOR_MainLoop+0xd8>
 800033c:	f000 f9de 	bl	80006fc <HAL_IsDoorCloseButtonPressed>
 8000340:	1e03      	subs	r3, r0, #0
 8000342:	d036      	beq.n	80003b2 <ELEVATOR_MainLoop+0x146>
                HAL_CloseDoor(); // KAPI KAPATMA SİNYALİNİ VER
 8000344:	f000 f95c 	bl	8000600 <HAL_CloseDoor>
                g_elevator.state = STATE_DOOR_CLOSING;
 8000348:	4b1e      	ldr	r3, [pc, #120]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 800034a:	2204      	movs	r2, #4
 800034c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800034e:	e030      	b.n	80003b2 <ELEVATOR_MainLoop+0x146>

        case STATE_DOOR_CLOSING:
            // KAPI KAPANIRKEN YAPILACAKLAR
            if (HAL_IsDoorClosed()) {
 8000350:	f000 fa4e 	bl	80007f0 <HAL_IsDoorClosed>
 8000354:	1e03      	subs	r3, r0, #0
 8000356:	d002      	beq.n	800035e <ELEVATOR_MainLoop+0xf2>
                g_elevator.state = STATE_IDLE;
 8000358:	4b1a      	ldr	r3, [pc, #104]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 800035a:	2200      	movs	r2, #0
 800035c:	701a      	strb	r2, [r3, #0]
            }
            // ENGEL ALGILANIRSA KAPIYI TEKRAR AÇ.
            if (HAL_IsDoorObstacleDetected()) {
 800035e:	f000 fa5b 	bl	8000818 <HAL_IsDoorObstacleDetected>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d027      	beq.n	80003b6 <ELEVATOR_MainLoop+0x14a>
                HAL_OpenDoor(); //KAPI AÇMA SİNYALİNİ VER.
 8000366:	f000 f935 	bl	80005d4 <HAL_OpenDoor>
                g_elevator.state = STATE_DOOR_OPENING;
 800036a:	4b16      	ldr	r3, [pc, #88]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 800036c:	2205      	movs	r2, #5
 800036e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000370:	e021      	b.n	80003b6 <ELEVATOR_MainLoop+0x14a>

        case STATE_ALARM:
            // ALARIM DURUMUNDA YAPILACAKLAR
            HAL_ActivateAlarm();
 8000372:	f000 f95b 	bl	800062c <HAL_ActivateAlarm>
            // ALARM BUTONU BIRAKILINCA ALARMI KAPAT
            if (!HAL_IsAlarmButtonPressed()) {
 8000376:	f000 f991 	bl	800069c <HAL_IsAlarmButtonPressed>
 800037a:	1e03      	subs	r3, r0, #0
 800037c:	d11d      	bne.n	80003ba <ELEVATOR_MainLoop+0x14e>
                HAL_DeactivateAlarm();
 800037e:	f000 f963 	bl	8000648 <HAL_DeactivateAlarm>
                g_elevator.state = STATE_IDLE;
 8000382:	4b10      	ldr	r3, [pc, #64]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 8000384:	2200      	movs	r2, #0
 8000386:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000388:	e017      	b.n	80003ba <ELEVATOR_MainLoop+0x14e>

        case STATE_PHONE:
            // TELEFON DURUMUNDA YAPILACAKLR
            HAL_ActivatePhoneRing();
 800038a:	f000 f96b 	bl	8000664 <HAL_ActivatePhoneRing>
            if (!HAL_IsPhoneButtonPressed()) {
 800038e:	f000 f995 	bl	80006bc <HAL_IsPhoneButtonPressed>
 8000392:	1e03      	subs	r3, r0, #0
 8000394:	d113      	bne.n	80003be <ELEVATOR_MainLoop+0x152>
                HAL_DeactivatePhoneRing();
 8000396:	f000 f973 	bl	8000680 <HAL_DeactivatePhoneRing>
                g_elevator.state = STATE_IDLE;
 800039a:	4b0a      	ldr	r3, [pc, #40]	@ (80003c4 <ELEVATOR_MainLoop+0x158>)
 800039c:	2200      	movs	r2, #0
 800039e:	701a      	strb	r2, [r3, #0]
            }
            break;
 80003a0:	e00d      	b.n	80003be <ELEVATOR_MainLoop+0x152>
            break;
 80003a2:	46c0      	nop			@ (mov r8, r8)
 80003a4:	e00c      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
            break;
 80003a6:	46c0      	nop			@ (mov r8, r8)
 80003a8:	e00a      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
            break;
 80003aa:	46c0      	nop			@ (mov r8, r8)
 80003ac:	e008      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
            break;
 80003ae:	46c0      	nop			@ (mov r8, r8)
 80003b0:	e006      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
            break;
 80003b2:	46c0      	nop			@ (mov r8, r8)
 80003b4:	e004      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
            break;
 80003b6:	46c0      	nop			@ (mov r8, r8)
 80003b8:	e002      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
            break;
 80003ba:	46c0      	nop			@ (mov r8, r8)
 80003bc:	e000      	b.n	80003c0 <ELEVATOR_MainLoop+0x154>
            break;
 80003be:	46c0      	nop			@ (mov r8, r8)

        default:

    }
}
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	20000028 	.word	0x20000028
 80003c8:	08003e1c 	.word	0x08003e1c
 80003cc:	00001388 	.word	0x00001388

080003d0 <ELEVATOR_ProcessCalls>:
    }
}

// KAT ÇAĞRILARI İŞLER
void ELEVATOR_ProcessCalls(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
    if (g_elevator.state == STATE_IDLE || g_elevator.state == STATE_DOOR_OPEN) {
 80003d6:	4b26      	ldr	r3, [pc, #152]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d003      	beq.n	80003e6 <ELEVATOR_ProcessCalls+0x16>
 80003de:	4b24      	ldr	r3, [pc, #144]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	2b03      	cmp	r3, #3
 80003e4:	d141      	bne.n	800046a <ELEVATOR_ProcessCalls+0x9a>
        // YUKARI YÖNDE ÇAĞIRI ARA
        for (int i = g_elevator.current_floor + 1; i <= FLOOR_3; i++) {
 80003e6:	4b22      	ldr	r3, [pc, #136]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 80003e8:	785b      	ldrb	r3, [r3, #1]
 80003ea:	b25b      	sxtb	r3, r3
 80003ec:	3301      	adds	r3, #1
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	e017      	b.n	8000422 <ELEVATOR_ProcessCalls+0x52>
            if (g_elevator.call_queue[i + 1] == 1) {
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	3301      	adds	r3, #1
 80003f6:	4a1e      	ldr	r2, [pc, #120]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 80003f8:	18d3      	adds	r3, r2, r3
 80003fa:	78db      	ldrb	r3, [r3, #3]
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	d10d      	bne.n	800041c <ELEVATOR_ProcessCalls+0x4c>
                g_elevator.target_floor = (Floor)i;
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	b25a      	sxtb	r2, r3
 8000404:	4b1a      	ldr	r3, [pc, #104]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 8000406:	709a      	strb	r2, [r3, #2]
                g_elevator.state = STATE_MOVING_UP;
 8000408:	4b19      	ldr	r3, [pc, #100]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 800040a:	2201      	movs	r2, #1
 800040c:	701a      	strb	r2, [r3, #0]
                g_elevator.call_queue[i + 1] = 0; // ÇAĞRIYI TEMİZLE
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	3301      	adds	r3, #1
 8000412:	4a17      	ldr	r2, [pc, #92]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 8000414:	18d3      	adds	r3, r2, r3
 8000416:	2200      	movs	r2, #0
 8000418:	70da      	strb	r2, [r3, #3]
                return;
 800041a:	e026      	b.n	800046a <ELEVATOR_ProcessCalls+0x9a>
        for (int i = g_elevator.current_floor + 1; i <= FLOOR_3; i++) {
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	3301      	adds	r3, #1
 8000420:	607b      	str	r3, [r7, #4]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	2b03      	cmp	r3, #3
 8000426:	dde4      	ble.n	80003f2 <ELEVATOR_ProcessCalls+0x22>
            }
        }

        // AŞAĞI YÖNDE ÇAĞIRI ARA
        for (int i = g_elevator.current_floor - 1; i >= FLOOR_N1; i--) {
 8000428:	4b11      	ldr	r3, [pc, #68]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 800042a:	785b      	ldrb	r3, [r3, #1]
 800042c:	b25b      	sxtb	r3, r3
 800042e:	3b01      	subs	r3, #1
 8000430:	603b      	str	r3, [r7, #0]
 8000432:	e017      	b.n	8000464 <ELEVATOR_ProcessCalls+0x94>
            if (g_elevator.call_queue[i + 1] == 1) {
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	3301      	adds	r3, #1
 8000438:	4a0d      	ldr	r2, [pc, #52]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 800043a:	18d3      	adds	r3, r2, r3
 800043c:	78db      	ldrb	r3, [r3, #3]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d10d      	bne.n	800045e <ELEVATOR_ProcessCalls+0x8e>
                g_elevator.target_floor = (Floor)i;
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	b25a      	sxtb	r2, r3
 8000446:	4b0a      	ldr	r3, [pc, #40]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 8000448:	709a      	strb	r2, [r3, #2]
                g_elevator.state = STATE_MOVING_DOWN;
 800044a:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 800044c:	2202      	movs	r2, #2
 800044e:	701a      	strb	r2, [r3, #0]
                g_elevator.call_queue[i + 1] = 0; // ÇAĞRI TEMZİLE
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	3301      	adds	r3, #1
 8000454:	4a06      	ldr	r2, [pc, #24]	@ (8000470 <ELEVATOR_ProcessCalls+0xa0>)
 8000456:	18d3      	adds	r3, r2, r3
 8000458:	2200      	movs	r2, #0
 800045a:	70da      	strb	r2, [r3, #3]
                return;
 800045c:	e005      	b.n	800046a <ELEVATOR_ProcessCalls+0x9a>
        for (int i = g_elevator.current_floor - 1; i >= FLOOR_N1; i--) {
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	3b01      	subs	r3, #1
 8000462:	603b      	str	r3, [r7, #0]
 8000464:	683b      	ldr	r3, [r7, #0]
 8000466:	3301      	adds	r3, #1
 8000468:	dae4      	bge.n	8000434 <ELEVATOR_ProcessCalls+0x64>
            }
        }
    }
}
 800046a:	46bd      	mov	sp, r7
 800046c:	b002      	add	sp, #8
 800046e:	bd80      	pop	{r7, pc}
 8000470:	20000028 	.word	0x20000028

08000474 <ELEVATOR_UpdateState>:

// ASANSÖR DURUMU TEMİZLE
void ELEVATOR_UpdateState(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
    // Alarm TUŞU BASLI İSE ALARM DURUMUNA GEÇ
    if (HAL_IsAlarmButtonPressed() && g_elevator.state != STATE_ALARM) {
 8000478:	f000 f910 	bl	800069c <HAL_IsAlarmButtonPressed>
 800047c:	1e03      	subs	r3, r0, #0
 800047e:	d006      	beq.n	800048e <ELEVATOR_UpdateState+0x1a>
 8000480:	4b13      	ldr	r3, [pc, #76]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	2b06      	cmp	r3, #6
 8000486:	d002      	beq.n	800048e <ELEVATOR_UpdateState+0x1a>
        g_elevator.state = STATE_ALARM;
 8000488:	4b11      	ldr	r3, [pc, #68]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 800048a:	2206      	movs	r2, #6
 800048c:	701a      	strb	r2, [r3, #0]
    }

    // TELEFON TUŞU BASLI İSE ALARM DURUMUNA GEÇ
    if (HAL_IsPhoneButtonPressed() && g_elevator.state != STATE_PHONE) {
 800048e:	f000 f915 	bl	80006bc <HAL_IsPhoneButtonPressed>
 8000492:	1e03      	subs	r3, r0, #0
 8000494:	d006      	beq.n	80004a4 <ELEVATOR_UpdateState+0x30>
 8000496:	4b0e      	ldr	r3, [pc, #56]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2b07      	cmp	r3, #7
 800049c:	d002      	beq.n	80004a4 <ELEVATOR_UpdateState+0x30>
        g_elevator.state = STATE_PHONE;
 800049e:	4b0c      	ldr	r3, [pc, #48]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 80004a0:	2207      	movs	r2, #7
 80004a2:	701a      	strb	r2, [r3, #0]
    }

    // KAPI AÇMA
    if (HAL_IsDoorOpenButtonPressed() && (g_elevator.state == STATE_IDLE || g_elevator.state == STATE_DOOR_OPEN || g_elevator.state == STATE_DOOR_CLOSING)) {
 80004a4:	f000 f91a 	bl	80006dc <HAL_IsDoorOpenButtonPressed>
 80004a8:	1e03      	subs	r3, r0, #0
 80004aa:	d00e      	beq.n	80004ca <ELEVATOR_UpdateState+0x56>
 80004ac:	4b08      	ldr	r3, [pc, #32]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d007      	beq.n	80004c4 <ELEVATOR_UpdateState+0x50>
 80004b4:	4b06      	ldr	r3, [pc, #24]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	2b03      	cmp	r3, #3
 80004ba:	d003      	beq.n	80004c4 <ELEVATOR_UpdateState+0x50>
 80004bc:	4b04      	ldr	r3, [pc, #16]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	2b04      	cmp	r3, #4
 80004c2:	d102      	bne.n	80004ca <ELEVATOR_UpdateState+0x56>
        g_elevator.state = STATE_DOOR_OPENING;
 80004c4:	4b02      	ldr	r3, [pc, #8]	@ (80004d0 <ELEVATOR_UpdateState+0x5c>)
 80004c6:	2205      	movs	r2, #5
 80004c8:	701a      	strb	r2, [r3, #0]
    }

}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000028 	.word	0x20000028

080004d4 <ELEVATOR_HandleOverload>:


void ELEVATOR_HandleOverload(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
    // MOTORU DURDUR
    HAL_StopMotor();
 80004d8:	f000 f862 	bl	80005a0 <HAL_StopMotor>

    // KAPIYI AÇ
    if (!HAL_IsDoorOpen()) {
 80004dc:	f000 f974 	bl	80007c8 <HAL_IsDoorOpen>
 80004e0:	1e03      	subs	r3, r0, #0
 80004e2:	d104      	bne.n	80004ee <ELEVATOR_HandleOverload+0x1a>
        HAL_OpenDoor();
 80004e4:	f000 f876 	bl	80005d4 <HAL_OpenDoor>
        g_elevator.state = STATE_DOOR_OPENING;
 80004e8:	4b06      	ldr	r3, [pc, #24]	@ (8000504 <ELEVATOR_HandleOverload+0x30>)
 80004ea:	2205      	movs	r2, #5
 80004ec:	701a      	strb	r2, [r3, #0]
    }

    // ALARM AKTİF ET
    HAL_ActivateAlarm();
 80004ee:	f000 f89d 	bl	800062c <HAL_ActivateAlarm>
    HAL_BlinkOverloadLED(1);  // Aşırı yük LED'ini yak
 80004f2:	2001      	movs	r0, #1
 80004f4:	f000 f9a2 	bl	800083c <HAL_BlinkOverloadLED>

    // Özel durum bayrağını set et
    g_elevator.overload_state = 1;
 80004f8:	4b02      	ldr	r3, [pc, #8]	@ (8000504 <ELEVATOR_HandleOverload+0x30>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	735a      	strb	r2, [r3, #13]
}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20000028 	.word	0x20000028

08000508 <ELEVATOR_ClearOverload>:


void ELEVATOR_ClearOverload(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
    // Alarmları pasifleştir
    HAL_DeactivateAlarm();
 800050c:	f000 f89c 	bl	8000648 <HAL_DeactivateAlarm>
    HAL_BlinkOverloadLED(0);  // Aşırı yük LED'ini söndür
 8000510:	2000      	movs	r0, #0
 8000512:	f000 f993 	bl	800083c <HAL_BlinkOverloadLED>

    // Kullanıcı kapı kapat butonuna basarsa normale dön
    if (HAL_IsDoorCloseButtonPressed()) {
 8000516:	f000 f8f1 	bl	80006fc <HAL_IsDoorCloseButtonPressed>
 800051a:	1e03      	subs	r3, r0, #0
 800051c:	d007      	beq.n	800052e <ELEVATOR_ClearOverload+0x26>
        HAL_CloseDoor();
 800051e:	f000 f86f 	bl	8000600 <HAL_CloseDoor>
        g_elevator.state = STATE_DOOR_CLOSING;
 8000522:	4b04      	ldr	r3, [pc, #16]	@ (8000534 <ELEVATOR_ClearOverload+0x2c>)
 8000524:	2204      	movs	r2, #4
 8000526:	701a      	strb	r2, [r3, #0]
        g_elevator.overload_state = 0;
 8000528:	4b02      	ldr	r3, [pc, #8]	@ (8000534 <ELEVATOR_ClearOverload+0x2c>)
 800052a:	2200      	movs	r2, #0
 800052c:	735a      	strb	r2, [r3, #13]
    }
}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000028 	.word	0x20000028

08000538 <HAL_MoveMotorUp>:
// DEBOUNCE İÇİN GEREKLİ DEĞİŞKENLER
uint32_t last_button_press_time[10] = {0}; // TUŞLAR İÇİN SON BASILMA ZAMANLARI

// MOTOR YUKARIYA HAREKET ETTİR.
void HAL_MoveMotorUp(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Motor_Up_GPIO_Port, Motor_Up_Pin, GPIO_PIN_SET);
 800053c:	4b09      	ldr	r3, [pc, #36]	@ (8000564 <HAL_MoveMotorUp+0x2c>)
 800053e:	2201      	movs	r2, #1
 8000540:	2120      	movs	r1, #32
 8000542:	0018      	movs	r0, r3
 8000544:	f001 fee9 	bl	800231a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Motor_Down_GPIO_Port, Motor_Down_Pin, GPIO_PIN_RESET);
 8000548:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <HAL_MoveMotorUp+0x2c>)
 800054a:	2200      	movs	r2, #0
 800054c:	2110      	movs	r1, #16
 800054e:	0018      	movs	r0, r3
 8000550:	f001 fee3 	bl	800231a <HAL_GPIO_WritePin>
    // Motor PWM'i ETKİNLEŞTİR
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, MOTOR_PWM_DUTY_CYCLE_DEFAULT);
 8000554:	4b04      	ldr	r3, [pc, #16]	@ (8000568 <HAL_MoveMotorUp+0x30>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	22fa      	movs	r2, #250	@ 0xfa
 800055a:	0052      	lsls	r2, r2, #1
 800055c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800055e:	46c0      	nop			@ (mov r8, r8)
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	50000400 	.word	0x50000400
 8000568:	2000009c 	.word	0x2000009c

0800056c <HAL_MoveMotorDown>:

// MOTOR AŞAĞAYA HAREKET ETTİR.
void HAL_MoveMotorDown(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Motor_Up_GPIO_Port, Motor_Up_Pin, GPIO_PIN_RESET);
 8000570:	4b09      	ldr	r3, [pc, #36]	@ (8000598 <HAL_MoveMotorDown+0x2c>)
 8000572:	2200      	movs	r2, #0
 8000574:	2120      	movs	r1, #32
 8000576:	0018      	movs	r0, r3
 8000578:	f001 fecf 	bl	800231a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Motor_Down_GPIO_Port, Motor_Down_Pin, GPIO_PIN_SET);
 800057c:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <HAL_MoveMotorDown+0x2c>)
 800057e:	2201      	movs	r2, #1
 8000580:	2110      	movs	r1, #16
 8000582:	0018      	movs	r0, r3
 8000584:	f001 fec9 	bl	800231a <HAL_GPIO_WritePin>
    // Motor PWM'i ETKİNLEŞTİR
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, MOTOR_PWM_DUTY_CYCLE_DEFAULT);
 8000588:	4b04      	ldr	r3, [pc, #16]	@ (800059c <HAL_MoveMotorDown+0x30>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	22fa      	movs	r2, #250	@ 0xfa
 800058e:	0052      	lsls	r2, r2, #1
 8000590:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	50000400 	.word	0x50000400
 800059c:	2000009c 	.word	0x2000009c

080005a0 <HAL_StopMotor>:

// MOTORU DURDUR
void HAL_StopMotor(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Motor_Up_GPIO_Port, Motor_Up_Pin, GPIO_PIN_RESET);
 80005a4:	4b09      	ldr	r3, [pc, #36]	@ (80005cc <HAL_StopMotor+0x2c>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	2120      	movs	r1, #32
 80005aa:	0018      	movs	r0, r3
 80005ac:	f001 feb5 	bl	800231a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Motor_Down_GPIO_Port, Motor_Down_Pin, GPIO_PIN_RESET);
 80005b0:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <HAL_StopMotor+0x2c>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	2110      	movs	r1, #16
 80005b6:	0018      	movs	r0, r3
 80005b8:	f001 feaf 	bl	800231a <HAL_GPIO_WritePin>
    // Motor PWM'i DEVERE DIŞI BIRAK
    __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0); //GÖREV DÖNGÜSÜ SIFIRA AYARLA
 80005bc:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <HAL_StopMotor+0x30>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2200      	movs	r2, #0
 80005c2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80005c4:	46c0      	nop			@ (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	50000400 	.word	0x50000400
 80005d0:	2000009c 	.word	0x2000009c

080005d4 <HAL_OpenDoor>:

// KAPI AÇAR
void HAL_OpenDoor(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Motor_Door_Open_GPIO_Port, Motor_Door_Open_Pin, GPIO_PIN_SET);
 80005d8:	4b08      	ldr	r3, [pc, #32]	@ (80005fc <HAL_OpenDoor+0x28>)
 80005da:	2201      	movs	r2, #1
 80005dc:	2101      	movs	r1, #1
 80005de:	0018      	movs	r0, r3
 80005e0:	f001 fe9b 	bl	800231a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Motor_Door_Close_GPIO_Port, Motor_Door_Close_Pin, GPIO_PIN_RESET);
 80005e4:	2380      	movs	r3, #128	@ 0x80
 80005e6:	0219      	lsls	r1, r3, #8
 80005e8:	23a0      	movs	r3, #160	@ 0xa0
 80005ea:	05db      	lsls	r3, r3, #23
 80005ec:	2200      	movs	r2, #0
 80005ee:	0018      	movs	r0, r3
 80005f0:	f001 fe93 	bl	800231a <HAL_GPIO_WritePin>
}
 80005f4:	46c0      	nop			@ (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	46c0      	nop			@ (mov r8, r8)
 80005fc:	50000c00 	.word	0x50000c00

08000600 <HAL_CloseDoor>:

// KAPI KAPATIR
void HAL_CloseDoor(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Motor_Door_Open_GPIO_Port, Motor_Door_Open_Pin, GPIO_PIN_RESET);
 8000604:	4b08      	ldr	r3, [pc, #32]	@ (8000628 <HAL_CloseDoor+0x28>)
 8000606:	2200      	movs	r2, #0
 8000608:	2101      	movs	r1, #1
 800060a:	0018      	movs	r0, r3
 800060c:	f001 fe85 	bl	800231a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Motor_Door_Close_GPIO_Port, Motor_Door_Close_Pin, GPIO_PIN_SET);
 8000610:	2380      	movs	r3, #128	@ 0x80
 8000612:	0219      	lsls	r1, r3, #8
 8000614:	23a0      	movs	r3, #160	@ 0xa0
 8000616:	05db      	lsls	r3, r3, #23
 8000618:	2201      	movs	r2, #1
 800061a:	0018      	movs	r0, r3
 800061c:	f001 fe7d 	bl	800231a <HAL_GPIO_WritePin>
}
 8000620:	46c0      	nop			@ (mov r8, r8)
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	50000c00 	.word	0x50000c00

0800062c <HAL_ActivateAlarm>:
    HAL_GPIO_WritePin(Motor_Door_Close_GPIO_Port, Motor_Door_Close_Pin, GPIO_PIN_RESET);
}

// ALARM AKTİF ET
void HAL_ActivateAlarm(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 8000630:	4b04      	ldr	r3, [pc, #16]	@ (8000644 <HAL_ActivateAlarm+0x18>)
 8000632:	2201      	movs	r2, #1
 8000634:	2140      	movs	r1, #64	@ 0x40
 8000636:	0018      	movs	r0, r3
 8000638:	f001 fe6f 	bl	800231a <HAL_GPIO_WritePin>
}
 800063c:	46c0      	nop			@ (mov r8, r8)
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	50000400 	.word	0x50000400

08000648 <HAL_DeactivateAlarm>:

// ALARIM PASİF ET
void HAL_DeactivateAlarm(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 800064c:	4b04      	ldr	r3, [pc, #16]	@ (8000660 <HAL_DeactivateAlarm+0x18>)
 800064e:	2200      	movs	r2, #0
 8000650:	2140      	movs	r1, #64	@ 0x40
 8000652:	0018      	movs	r0, r3
 8000654:	f001 fe61 	bl	800231a <HAL_GPIO_WritePin>
}
 8000658:	46c0      	nop			@ (mov r8, r8)
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			@ (mov r8, r8)
 8000660:	50000400 	.word	0x50000400

08000664 <HAL_ActivatePhoneRing>:

// TELEFONU ÇALDIR
void HAL_ActivatePhoneRing(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Phone_Module_GPIO_Port, Phone_Module_Pin, GPIO_PIN_SET);
 8000668:	4b04      	ldr	r3, [pc, #16]	@ (800067c <HAL_ActivatePhoneRing+0x18>)
 800066a:	2201      	movs	r2, #1
 800066c:	2104      	movs	r1, #4
 800066e:	0018      	movs	r0, r3
 8000670:	f001 fe53 	bl	800231a <HAL_GPIO_WritePin>
}
 8000674:	46c0      	nop			@ (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	50000c00 	.word	0x50000c00

08000680 <HAL_DeactivatePhoneRing>:

// TELEFONU DEVRE DIŞI BIRAK
void HAL_DeactivatePhoneRing(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Phone_Module_GPIO_Port, Phone_Module_Pin, GPIO_PIN_RESET);
 8000684:	4b04      	ldr	r3, [pc, #16]	@ (8000698 <HAL_DeactivatePhoneRing+0x18>)
 8000686:	2200      	movs	r2, #0
 8000688:	2104      	movs	r1, #4
 800068a:	0018      	movs	r0, r3
 800068c:	f001 fe45 	bl	800231a <HAL_GPIO_WritePin>
}
 8000690:	46c0      	nop			@ (mov r8, r8)
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	50000c00 	.word	0x50000c00

0800069c <HAL_IsAlarmButtonPressed>:
}


// DURUM SORGULAMA FONKSİYONLARI
uint8_t HAL_IsAlarmButtonPressed(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(Alarm_But_GPIO_Port, Alarm_But_Pin) == GPIO_PIN_RESET); // Pull-up olduğu için RESET basılı demektir
 80006a0:	23a0      	movs	r3, #160	@ 0xa0
 80006a2:	05db      	lsls	r3, r3, #23
 80006a4:	2120      	movs	r1, #32
 80006a6:	0018      	movs	r0, r3
 80006a8:	f001 fe1a 	bl	80022e0 <HAL_GPIO_ReadPin>
 80006ac:	0003      	movs	r3, r0
 80006ae:	425a      	negs	r2, r3
 80006b0:	4153      	adcs	r3, r2
 80006b2:	b2db      	uxtb	r3, r3
}
 80006b4:	0018      	movs	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <HAL_IsPhoneButtonPressed>:

uint8_t HAL_IsPhoneButtonPressed(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(Phone_But_GPIO_Port, Phone_But_Pin) == GPIO_PIN_RESET);
 80006c0:	4b05      	ldr	r3, [pc, #20]	@ (80006d8 <HAL_IsPhoneButtonPressed+0x1c>)
 80006c2:	2102      	movs	r1, #2
 80006c4:	0018      	movs	r0, r3
 80006c6:	f001 fe0b 	bl	80022e0 <HAL_GPIO_ReadPin>
 80006ca:	0003      	movs	r3, r0
 80006cc:	425a      	negs	r2, r3
 80006ce:	4153      	adcs	r3, r2
 80006d0:	b2db      	uxtb	r3, r3
}
 80006d2:	0018      	movs	r0, r3
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	50000400 	.word	0x50000400

080006dc <HAL_IsDoorOpenButtonPressed>:

uint8_t HAL_IsDoorOpenButtonPressed(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(Door_Open_But_GPIO_Port, Door_Open_But_Pin) == GPIO_PIN_RESET);
 80006e0:	23a0      	movs	r3, #160	@ 0xa0
 80006e2:	05db      	lsls	r3, r3, #23
 80006e4:	2140      	movs	r1, #64	@ 0x40
 80006e6:	0018      	movs	r0, r3
 80006e8:	f001 fdfa 	bl	80022e0 <HAL_GPIO_ReadPin>
 80006ec:	0003      	movs	r3, r0
 80006ee:	425a      	negs	r2, r3
 80006f0:	4153      	adcs	r3, r2
 80006f2:	b2db      	uxtb	r3, r3
}
 80006f4:	0018      	movs	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <HAL_IsDoorCloseButtonPressed>:

uint8_t HAL_IsDoorCloseButtonPressed(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(Door_Close_But_GPIO_Port, Door_Close_But_Pin) == GPIO_PIN_RESET);
 8000700:	2380      	movs	r3, #128	@ 0x80
 8000702:	00db      	lsls	r3, r3, #3
 8000704:	4a05      	ldr	r2, [pc, #20]	@ (800071c <HAL_IsDoorCloseButtonPressed+0x20>)
 8000706:	0019      	movs	r1, r3
 8000708:	0010      	movs	r0, r2
 800070a:	f001 fde9 	bl	80022e0 <HAL_GPIO_ReadPin>
 800070e:	0003      	movs	r3, r0
 8000710:	425a      	negs	r2, r3
 8000712:	4153      	adcs	r3, r2
 8000714:	b2db      	uxtb	r3, r3
}
 8000716:	0018      	movs	r0, r3
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	50000400 	.word	0x50000400

08000720 <HAL_IsAtFloor>:
    }
    return (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == GPIO_PIN_RESET);
}

uint8_t HAL_IsAtFloor(Floor floor)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	0002      	movs	r2, r0
 8000728:	1dfb      	adds	r3, r7, #7
 800072a:	701a      	strb	r2, [r3, #0]
    GPIO_TypeDef* GPIOx;
    uint16_t GPIO_Pin;

    switch (floor) {
 800072c:	1dfb      	adds	r3, r7, #7
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	b25b      	sxtb	r3, r3
 8000732:	3301      	adds	r3, #1
 8000734:	2b04      	cmp	r3, #4
 8000736:	d82d      	bhi.n	8000794 <HAL_IsAtFloor+0x74>
 8000738:	009a      	lsls	r2, r3, #2
 800073a:	4b20      	ldr	r3, [pc, #128]	@ (80007bc <HAL_IsAtFloor+0x9c>)
 800073c:	18d3      	adds	r3, r2, r3
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	469f      	mov	pc, r3
        case FLOOR_N1:
            GPIOx = Floor_N1_Sensor_GPIO_Port;
 8000742:	23a0      	movs	r3, #160	@ 0xa0
 8000744:	05db      	lsls	r3, r3, #23
 8000746:	60fb      	str	r3, [r7, #12]
            GPIO_Pin = Floor_N1_Sensor_Pin;
 8000748:	230a      	movs	r3, #10
 800074a:	18fb      	adds	r3, r7, r3
 800074c:	2280      	movs	r2, #128	@ 0x80
 800074e:	0092      	lsls	r2, r2, #2
 8000750:	801a      	strh	r2, [r3, #0]
            break;
 8000752:	e021      	b.n	8000798 <HAL_IsAtFloor+0x78>
        case FLOOR_0:
            GPIOx = Floor_0_Sensor_GPIO_Port;
 8000754:	23a0      	movs	r3, #160	@ 0xa0
 8000756:	05db      	lsls	r3, r3, #23
 8000758:	60fb      	str	r3, [r7, #12]
            GPIO_Pin = Floor_0_Sensor_Pin;
 800075a:	230a      	movs	r3, #10
 800075c:	18fb      	adds	r3, r7, r3
 800075e:	2280      	movs	r2, #128	@ 0x80
 8000760:	0052      	lsls	r2, r2, #1
 8000762:	801a      	strh	r2, [r3, #0]
            break;
 8000764:	e018      	b.n	8000798 <HAL_IsAtFloor+0x78>
        case FLOOR_1:
            GPIOx = Floor_1_Sensor_GPIO_Port;
 8000766:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <HAL_IsAtFloor+0xa0>)
 8000768:	60fb      	str	r3, [r7, #12]
            GPIO_Pin = Floor_1_Sensor_Pin;
 800076a:	230a      	movs	r3, #10
 800076c:	18fb      	adds	r3, r7, r3
 800076e:	4a15      	ldr	r2, [pc, #84]	@ (80007c4 <HAL_IsAtFloor+0xa4>)
 8000770:	801a      	strh	r2, [r3, #0]
            break;
 8000772:	e011      	b.n	8000798 <HAL_IsAtFloor+0x78>
        case FLOOR_2:
            GPIOx = Floor_2_Sensor_GPIO_Port;
 8000774:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <HAL_IsAtFloor+0xa0>)
 8000776:	60fb      	str	r3, [r7, #12]
            GPIO_Pin = Floor_2_Sensor_Pin;
 8000778:	230a      	movs	r3, #10
 800077a:	18fb      	adds	r3, r7, r3
 800077c:	2280      	movs	r2, #128	@ 0x80
 800077e:	01d2      	lsls	r2, r2, #7
 8000780:	801a      	strh	r2, [r3, #0]
            break;
 8000782:	e009      	b.n	8000798 <HAL_IsAtFloor+0x78>
        case FLOOR_3:
            GPIOx = Floor_3_Sensor_GPIO_Port;
 8000784:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <HAL_IsAtFloor+0xa0>)
 8000786:	60fb      	str	r3, [r7, #12]
            GPIO_Pin = Floor_3_Sensor_Pin;
 8000788:	230a      	movs	r3, #10
 800078a:	18fb      	adds	r3, r7, r3
 800078c:	2280      	movs	r2, #128	@ 0x80
 800078e:	0192      	lsls	r2, r2, #6
 8000790:	801a      	strh	r2, [r3, #0]
            break;
 8000792:	e001      	b.n	8000798 <HAL_IsAtFloor+0x78>
        default:
            return 0; // Geçersiz kat
 8000794:	2300      	movs	r3, #0
 8000796:	e00c      	b.n	80007b2 <HAL_IsAtFloor+0x92>
    }
    return (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == GPIO_PIN_SET); // Sensör aktif olduğunda SET varsayalım
 8000798:	230a      	movs	r3, #10
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	881a      	ldrh	r2, [r3, #0]
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	0011      	movs	r1, r2
 80007a2:	0018      	movs	r0, r3
 80007a4:	f001 fd9c 	bl	80022e0 <HAL_GPIO_ReadPin>
 80007a8:	0003      	movs	r3, r0
 80007aa:	3b01      	subs	r3, #1
 80007ac:	425a      	negs	r2, r3
 80007ae:	4153      	adcs	r3, r2
 80007b0:	b2db      	uxtb	r3, r3
}
 80007b2:	0018      	movs	r0, r3
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b004      	add	sp, #16
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	08003e3c 	.word	0x08003e3c
 80007c0:	50000400 	.word	0x50000400
 80007c4:	ffff8000 	.word	0xffff8000

080007c8 <HAL_IsDoorOpen>:

uint8_t HAL_IsDoorOpen(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(Door_Open_Sensor_GPIO_Port, Door_Open_Sensor_Pin) == GPIO_PIN_SET);
 80007cc:	2380      	movs	r3, #128	@ 0x80
 80007ce:	011b      	lsls	r3, r3, #4
 80007d0:	4a06      	ldr	r2, [pc, #24]	@ (80007ec <HAL_IsDoorOpen+0x24>)
 80007d2:	0019      	movs	r1, r3
 80007d4:	0010      	movs	r0, r2
 80007d6:	f001 fd83 	bl	80022e0 <HAL_GPIO_ReadPin>
 80007da:	0003      	movs	r3, r0
 80007dc:	3b01      	subs	r3, #1
 80007de:	425a      	negs	r2, r3
 80007e0:	4153      	adcs	r3, r2
 80007e2:	b2db      	uxtb	r3, r3
}
 80007e4:	0018      	movs	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	46c0      	nop			@ (mov r8, r8)
 80007ec:	50000400 	.word	0x50000400

080007f0 <HAL_IsDoorClosed>:

uint8_t HAL_IsDoorClosed(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(Door_Close_Sensor_GPIO_Port, Door_Close_Sensor_Pin) == GPIO_PIN_SET);
 80007f4:	2380      	movs	r3, #128	@ 0x80
 80007f6:	015b      	lsls	r3, r3, #5
 80007f8:	4a06      	ldr	r2, [pc, #24]	@ (8000814 <HAL_IsDoorClosed+0x24>)
 80007fa:	0019      	movs	r1, r3
 80007fc:	0010      	movs	r0, r2
 80007fe:	f001 fd6f 	bl	80022e0 <HAL_GPIO_ReadPin>
 8000802:	0003      	movs	r3, r0
 8000804:	3b01      	subs	r3, #1
 8000806:	425a      	negs	r2, r3
 8000808:	4153      	adcs	r3, r2
 800080a:	b2db      	uxtb	r3, r3
}
 800080c:	0018      	movs	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			@ (mov r8, r8)
 8000814:	50000400 	.word	0x50000400

08000818 <HAL_IsDoorObstacleDetected>:

uint8_t HAL_IsDoorObstacleDetected(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(Door_Obstacle_Sensor_GPIO_Port, Door_Obstacle_Sensor_Pin) == GPIO_PIN_SET);
 800081c:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <HAL_IsDoorObstacleDetected+0x20>)
 800081e:	2180      	movs	r1, #128	@ 0x80
 8000820:	0018      	movs	r0, r3
 8000822:	f001 fd5d 	bl	80022e0 <HAL_GPIO_ReadPin>
 8000826:	0003      	movs	r3, r0
 8000828:	3b01      	subs	r3, #1
 800082a:	425a      	negs	r2, r3
 800082c:	4153      	adcs	r3, r2
 800082e:	b2db      	uxtb	r3, r3
}
 8000830:	0018      	movs	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	50000400 	.word	0x50000400

0800083c <HAL_BlinkOverloadLED>:

// Eksik fonksiyonları ekleyin
void HAL_BlinkOverloadLED(uint8_t state)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	0002      	movs	r2, r0
 8000844:	1dfb      	adds	r3, r7, #7
 8000846:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, (state) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000848:	1dfb      	adds	r3, r7, #7
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	1e5a      	subs	r2, r3, #1
 800084e:	4193      	sbcs	r3, r2
 8000850:	b2db      	uxtb	r3, r3
 8000852:	001a      	movs	r2, r3
 8000854:	4b04      	ldr	r3, [pc, #16]	@ (8000868 <HAL_BlinkOverloadLED+0x2c>)
 8000856:	2180      	movs	r1, #128	@ 0x80
 8000858:	0018      	movs	r0, r3
 800085a:	f001 fd5e 	bl	800231a <HAL_GPIO_WritePin>
}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	46bd      	mov	sp, r7
 8000862:	b002      	add	sp, #8
 8000864:	bd80      	pop	{r7, pc}
 8000866:	46c0      	nop			@ (mov r8, r8)
 8000868:	50000800 	.word	0x50000800

0800086c <HAL_ReadLoadSensor>:

// ADC okuma fonksiyonu (gerçek uygulamada ADC kullanılacak)
uint16_t HAL_ReadLoadSensor(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
    // ADC DÖNÜŞÜMÜNÜ BAŞLAT
    HAL_ADC_Start(&hadc1); // hadc1, ADC yapılandırma yapısı
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <HAL_ReadLoadSensor+0x2c>)
 8000872:	0018      	movs	r0, r3
 8000874:	f000 ffa6 	bl	80017c4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY); // DÖNÜŞÜM TAMAMLANANA KADAR BEKLE
 8000878:	2301      	movs	r3, #1
 800087a:	425a      	negs	r2, r3
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <HAL_ReadLoadSensor+0x2c>)
 800087e:	0011      	movs	r1, r2
 8000880:	0018      	movs	r0, r3
 8000882:	f000 ffed 	bl	8001860 <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1); // ADC DEĞERİNİ DÖNDÜR
 8000886:	4b04      	ldr	r3, [pc, #16]	@ (8000898 <HAL_ReadLoadSensor+0x2c>)
 8000888:	0018      	movs	r0, r3
 800088a:	f001 f87d 	bl	8001988 <HAL_ADC_GetValue>
 800088e:	0003      	movs	r3, r0
 8000890:	b29b      	uxth	r3, r3
}
 8000892:	0018      	movs	r0, r3
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000038 	.word	0x20000038

0800089c <HAL_IsOverloadDetected>:

// Aşırı yük tespit fonksiyonu
uint8_t HAL_IsOverloadDetected(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
    // Gerçek uygulamada ADC'den okunan değerle karşılaştırma yapılacak
    return (HAL_ReadLoadSensor() > OVERLOAD_THRESHOLD);
 80008a0:	f7ff ffe4 	bl	800086c <HAL_ReadLoadSensor>
 80008a4:	0003      	movs	r3, r0
 80008a6:	001a      	movs	r2, r3
 80008a8:	4b03      	ldr	r3, [pc, #12]	@ (80008b8 <HAL_IsOverloadDetected+0x1c>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	419b      	sbcs	r3, r3
 80008ae:	425b      	negs	r3, r3
 80008b0:	b2db      	uxtb	r3, r3
}
 80008b2:	0018      	movs	r0, r3
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	00000bb8 	.word	0x00000bb8

080008bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c0:	f000 fc1c 	bl	80010fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c4:	f000 f81c 	bl	8000900 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c8:	f000 f9ac 	bl	8000c24 <MX_GPIO_Init>
  MX_TIM1_Init();
 80008cc:	f000 f8de 	bl	8000a8c <MX_TIM1_Init>
  MX_ADC1_Init();
 80008d0:	f000 f870 	bl	80009b4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // PWM ÇIKIŞINI BAŞLAT
 80008d4:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <main+0x3c>)
 80008d6:	2104      	movs	r1, #4
 80008d8:	0018      	movs	r0, r3
 80008da:	f002 fb85 	bl	8002fe8 <HAL_TIM_PWM_Start>
  ELEVATOR_Init(); // ASANSÖR SİSTEMİNİ BAŞLAT
 80008de:	f7ff fc9b 	bl	8000218 <ELEVATOR_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ELEVATOR_MainLoop(); // ASANSÖRÜN ANA DÖNGÜSÜNÜ ÇALIŞTIR.
 80008e2:	f7ff fcc3 	bl	800026c <ELEVATOR_MainLoop>

      // BEKLEME DURUMUNDA DÜŞÜK GÜÇ MODU
      if (g_elevator.state == STATE_IDLE) {
 80008e6:	4b05      	ldr	r3, [pc, #20]	@ (80008fc <main+0x40>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d1f9      	bne.n	80008e2 <main+0x26>
          HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80008ee:	2101      	movs	r1, #1
 80008f0:	2000      	movs	r0, #0
 80008f2:	f001 fd6d 	bl	80023d0 <HAL_PWR_EnterSLEEPMode>
	  ELEVATOR_MainLoop(); // ASANSÖRÜN ANA DÖNGÜSÜNÜ ÇALIŞTIR.
 80008f6:	e7f4      	b.n	80008e2 <main+0x26>
 80008f8:	2000009c 	.word	0x2000009c
 80008fc:	20000028 	.word	0x20000028

08000900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b093      	sub	sp, #76	@ 0x4c
 8000904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000906:	2414      	movs	r4, #20
 8000908:	193b      	adds	r3, r7, r4
 800090a:	0018      	movs	r0, r3
 800090c:	2334      	movs	r3, #52	@ 0x34
 800090e:	001a      	movs	r2, r3
 8000910:	2100      	movs	r1, #0
 8000912:	f003 fa4b 	bl	8003dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	0018      	movs	r0, r3
 800091a:	2310      	movs	r3, #16
 800091c:	001a      	movs	r2, r3
 800091e:	2100      	movs	r1, #0
 8000920:	f003 fa44 	bl	8003dac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000924:	2380      	movs	r3, #128	@ 0x80
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	0018      	movs	r0, r3
 800092a:	f001 fd87 	bl	800243c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800092e:	193b      	adds	r3, r7, r4
 8000930:	2202      	movs	r2, #2
 8000932:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000934:	193b      	adds	r3, r7, r4
 8000936:	2280      	movs	r2, #128	@ 0x80
 8000938:	0052      	lsls	r2, r2, #1
 800093a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800093c:	0021      	movs	r1, r4
 800093e:	187b      	adds	r3, r7, r1
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2240      	movs	r2, #64	@ 0x40
 8000948:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2202      	movs	r2, #2
 800094e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2202      	movs	r2, #2
 8000954:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2200      	movs	r2, #0
 800095a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800095c:	187b      	adds	r3, r7, r1
 800095e:	2208      	movs	r2, #8
 8000960:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2280      	movs	r2, #128	@ 0x80
 8000966:	0292      	lsls	r2, r2, #10
 8000968:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2280      	movs	r2, #128	@ 0x80
 800096e:	0592      	lsls	r2, r2, #22
 8000970:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000972:	187b      	adds	r3, r7, r1
 8000974:	0018      	movs	r0, r3
 8000976:	f001 fde5 	bl	8002544 <HAL_RCC_OscConfig>
 800097a:	1e03      	subs	r3, r0, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800097e:	f000 fa59 	bl	8000e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	2207      	movs	r2, #7
 8000986:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	2202      	movs	r2, #2
 800098c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	2200      	movs	r2, #0
 8000998:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2102      	movs	r1, #2
 800099e:	0018      	movs	r0, r3
 80009a0:	f002 f8e0 	bl	8002b64 <HAL_RCC_ClockConfig>
 80009a4:	1e03      	subs	r3, r0, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0xac>
  {
    Error_Handler();
 80009a8:	f000 fa44 	bl	8000e34 <Error_Handler>
  }
}
 80009ac:	46c0      	nop			@ (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b013      	add	sp, #76	@ 0x4c
 80009b2:	bd90      	pop	{r4, r7, pc}

080009b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	0018      	movs	r0, r3
 80009be:	230c      	movs	r3, #12
 80009c0:	001a      	movs	r2, r3
 80009c2:	2100      	movs	r1, #0
 80009c4:	f003 f9f2 	bl	8003dac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009ca:	4a2e      	ldr	r2, [pc, #184]	@ (8000a84 <MX_ADC1_Init+0xd0>)
 80009cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80009ce:	4b2c      	ldr	r3, [pc, #176]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009d0:	2280      	movs	r2, #128	@ 0x80
 80009d2:	05d2      	lsls	r2, r2, #23
 80009d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009dc:	4b28      	ldr	r3, [pc, #160]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009e2:	4b27      	ldr	r3, [pc, #156]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009e8:	4b25      	ldr	r3, [pc, #148]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009ea:	2204      	movs	r2, #4
 80009ec:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009ee:	4b24      	ldr	r3, [pc, #144]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80009f4:	4b22      	ldr	r3, [pc, #136]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009fa:	4b21      	ldr	r3, [pc, #132]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000a00:	4b1f      	ldr	r3, [pc, #124]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a06:	4b1e      	ldr	r3, [pc, #120]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a08:	2220      	movs	r2, #32
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a14:	4b1a      	ldr	r3, [pc, #104]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a1a:	4b19      	ldr	r3, [pc, #100]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a1c:	222c      	movs	r2, #44	@ 0x2c
 8000a1e:	2100      	movs	r1, #0
 8000a20:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a22:	4b17      	ldr	r3, [pc, #92]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_7CYCLES_5;
 8000a28:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_7CYCLES_5;
 8000a2e:	4b14      	ldr	r3, [pc, #80]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a30:	2202      	movs	r2, #2
 8000a32:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000a34:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a36:	223c      	movs	r2, #60	@ 0x3c
 8000a38:	2100      	movs	r1, #0
 8000a3a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000a3c:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a42:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a44:	0018      	movs	r0, r3
 8000a46:	f000 fd15 	bl	8001474 <HAL_ADC_Init>
 8000a4a:	1e03      	subs	r3, r0, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000a4e:	f000 f9f1 	bl	8000e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	4a0c      	ldr	r2, [pc, #48]	@ (8000a88 <MX_ADC1_Init+0xd4>)
 8000a56:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a58:	1d3b      	adds	r3, r7, #4
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000a5e:	1d3b      	adds	r3, r7, #4
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a64:	1d3a      	adds	r2, r7, #4
 8000a66:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <MX_ADC1_Init+0xcc>)
 8000a68:	0011      	movs	r1, r2
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f000 ff98 	bl	80019a0 <HAL_ADC_ConfigChannel>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000a74:	f000 f9de 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a78:	46c0      	nop			@ (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	b004      	add	sp, #16
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20000038 	.word	0x20000038
 8000a84:	40012400 	.word	0x40012400
 8000a88:	1c000080 	.word	0x1c000080

08000a8c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b09c      	sub	sp, #112	@ 0x70
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a92:	2360      	movs	r3, #96	@ 0x60
 8000a94:	18fb      	adds	r3, r7, r3
 8000a96:	0018      	movs	r0, r3
 8000a98:	2310      	movs	r3, #16
 8000a9a:	001a      	movs	r2, r3
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	f003 f985 	bl	8003dac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aa2:	2354      	movs	r3, #84	@ 0x54
 8000aa4:	18fb      	adds	r3, r7, r3
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	230c      	movs	r3, #12
 8000aaa:	001a      	movs	r2, r3
 8000aac:	2100      	movs	r1, #0
 8000aae:	f003 f97d 	bl	8003dac <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ab2:	2338      	movs	r3, #56	@ 0x38
 8000ab4:	18fb      	adds	r3, r7, r3
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	231c      	movs	r3, #28
 8000aba:	001a      	movs	r2, r3
 8000abc:	2100      	movs	r1, #0
 8000abe:	f003 f975 	bl	8003dac <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ac2:	1d3b      	adds	r3, r7, #4
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	2334      	movs	r3, #52	@ 0x34
 8000ac8:	001a      	movs	r2, r3
 8000aca:	2100      	movs	r1, #0
 8000acc:	f003 f96e 	bl	8003dac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ad0:	4b51      	ldr	r3, [pc, #324]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000ad2:	4a52      	ldr	r2, [pc, #328]	@ (8000c1c <MX_TIM1_Init+0x190>)
 8000ad4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 319;
 8000ad6:	4b50      	ldr	r3, [pc, #320]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000ad8:	2240      	movs	r2, #64	@ 0x40
 8000ada:	32ff      	adds	r2, #255	@ 0xff
 8000adc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ade:	4b4e      	ldr	r3, [pc, #312]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000ae4:	4b4c      	ldr	r3, [pc, #304]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000ae6:	4a4e      	ldr	r2, [pc, #312]	@ (8000c20 <MX_TIM1_Init+0x194>)
 8000ae8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aea:	4b4b      	ldr	r3, [pc, #300]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000af0:	4b49      	ldr	r3, [pc, #292]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af6:	4b48      	ldr	r3, [pc, #288]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000afc:	4b46      	ldr	r3, [pc, #280]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000afe:	0018      	movs	r0, r3
 8000b00:	f002 f9ba 	bl	8002e78 <HAL_TIM_Base_Init>
 8000b04:	1e03      	subs	r3, r0, #0
 8000b06:	d001      	beq.n	8000b0c <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000b08:	f000 f994 	bl	8000e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0c:	2160      	movs	r1, #96	@ 0x60
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2280      	movs	r2, #128	@ 0x80
 8000b12:	0152      	lsls	r2, r2, #5
 8000b14:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b16:	187a      	adds	r2, r7, r1
 8000b18:	4b3f      	ldr	r3, [pc, #252]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000b1a:	0011      	movs	r1, r2
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f002 fb9b 	bl	8003258 <HAL_TIM_ConfigClockSource>
 8000b22:	1e03      	subs	r3, r0, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000b26:	f000 f985 	bl	8000e34 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000b2a:	4b3b      	ldr	r3, [pc, #236]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f002 f9fb 	bl	8002f28 <HAL_TIM_OC_Init>
 8000b32:	1e03      	subs	r3, r0, #0
 8000b34:	d001      	beq.n	8000b3a <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000b36:	f000 f97d 	bl	8000e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b3a:	2154      	movs	r1, #84	@ 0x54
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b42:	187b      	adds	r3, r7, r1
 8000b44:	2200      	movs	r2, #0
 8000b46:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b4e:	187a      	adds	r2, r7, r1
 8000b50:	4b31      	ldr	r3, [pc, #196]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000b52:	0011      	movs	r1, r2
 8000b54:	0018      	movs	r0, r3
 8000b56:	f003 f82b 	bl	8003bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b5a:	1e03      	subs	r3, r0, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000b5e:	f000 f969 	bl	8000e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b62:	2138      	movs	r1, #56	@ 0x38
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2200      	movs	r2, #0
 8000b86:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b8e:	1879      	adds	r1, r7, r1
 8000b90:	4b21      	ldr	r3, [pc, #132]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000b92:	2204      	movs	r2, #4
 8000b94:	0018      	movs	r0, r3
 8000b96:	f002 faff 	bl	8003198 <HAL_TIM_OC_ConfigChannel>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000b9e:	f000 f949 	bl	8000e34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	2280      	movs	r2, #128	@ 0x80
 8000bc4:	0192      	lsls	r2, r2, #6
 8000bc6:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	2200      	movs	r2, #0
 8000bcc:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2280      	movs	r2, #128	@ 0x80
 8000bde:	0492      	lsls	r2, r2, #18
 8000be0:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	2200      	movs	r2, #0
 8000be6:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	2200      	movs	r2, #0
 8000bec:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bf4:	1d3a      	adds	r2, r7, #4
 8000bf6:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000bf8:	0011      	movs	r1, r2
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f003 f83a 	bl	8003c74 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c00:	1e03      	subs	r3, r0, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 8000c04:	f000 f916 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c08:	4b03      	ldr	r3, [pc, #12]	@ (8000c18 <MX_TIM1_Init+0x18c>)
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f000 f9a0 	bl	8000f50 <HAL_TIM_MspPostInit>

}
 8000c10:	46c0      	nop			@ (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b01c      	add	sp, #112	@ 0x70
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	2000009c 	.word	0x2000009c
 8000c1c:	40012c00 	.word	0x40012c00
 8000c20:	000003e7 	.word	0x000003e7

08000c24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b08b      	sub	sp, #44	@ 0x2c
 8000c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	2414      	movs	r4, #20
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	0018      	movs	r0, r3
 8000c30:	2314      	movs	r3, #20
 8000c32:	001a      	movs	r2, r3
 8000c34:	2100      	movs	r1, #0
 8000c36:	f003 f8b9 	bl	8003dac <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c3a:	4b78      	ldr	r3, [pc, #480]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c3e:	4b77      	ldr	r3, [pc, #476]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c40:	2120      	movs	r1, #32
 8000c42:	430a      	orrs	r2, r1
 8000c44:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c46:	4b75      	ldr	r3, [pc, #468]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c4a:	2220      	movs	r2, #32
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	4b72      	ldr	r3, [pc, #456]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c56:	4b71      	ldr	r3, [pc, #452]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c58:	2101      	movs	r1, #1
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c5e:	4b6f      	ldr	r3, [pc, #444]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c62:	2201      	movs	r2, #1
 8000c64:	4013      	ands	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6a:	4b6c      	ldr	r3, [pc, #432]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c6e:	4b6b      	ldr	r3, [pc, #428]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c70:	2102      	movs	r1, #2
 8000c72:	430a      	orrs	r2, r1
 8000c74:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c76:	4b69      	ldr	r3, [pc, #420]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c82:	4b66      	ldr	r3, [pc, #408]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c86:	4b65      	ldr	r3, [pc, #404]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c88:	2104      	movs	r1, #4
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c8e:	4b63      	ldr	r3, [pc, #396]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c92:	2204      	movs	r2, #4
 8000c94:	4013      	ands	r3, r2
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c9a:	4b60      	ldr	r3, [pc, #384]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000c9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c9e:	4b5f      	ldr	r3, [pc, #380]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000ca0:	2108      	movs	r1, #8
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ca6:	4b5d      	ldr	r3, [pc, #372]	@ (8000e1c <MX_GPIO_Init+0x1f8>)
 8000ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000caa:	2208      	movs	r2, #8
 8000cac:	4013      	ands	r3, r2
 8000cae:	603b      	str	r3, [r7, #0]
 8000cb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Overload_LED_GPIO_Port, Overload_LED_Pin, GPIO_PIN_RESET);
 8000cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8000e20 <MX_GPIO_Init+0x1fc>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2180      	movs	r1, #128	@ 0x80
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f001 fb2e 	bl	800231a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_Door_Close_GPIO_Port, Motor_Door_Close_Pin, GPIO_PIN_RESET);
 8000cbe:	2380      	movs	r3, #128	@ 0x80
 8000cc0:	0219      	lsls	r1, r3, #8
 8000cc2:	23a0      	movs	r3, #160	@ 0xa0
 8000cc4:	05db      	lsls	r3, r3, #23
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f001 fb26 	bl	800231a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Motor_Door_Open_Pin|Floor_LEDs_Pin|Phone_Module_Pin|Fan_Relay_Pin, GPIO_PIN_RESET);
 8000cce:	4b55      	ldr	r3, [pc, #340]	@ (8000e24 <MX_GPIO_Init+0x200>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	210f      	movs	r1, #15
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f001 fb20 	bl	800231a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Motor_Down_Pin|Motor_Up_Pin|Buzzer_Pin, GPIO_PIN_RESET);
 8000cda:	4b53      	ldr	r3, [pc, #332]	@ (8000e28 <MX_GPIO_Init+0x204>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2170      	movs	r1, #112	@ 0x70
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f001 fb1a 	bl	800231a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Floor_N1_But_Pin Floor_0_But_Pin Floor_1_But_Pin Floor_2_But_Pin
                           Floor_3_But_Pin Alarm_But_Pin Door_Open_But_Pin Floor_0_Sensor_Pin
                           Floor_N1_Sensor_Pin */
  GPIO_InitStruct.Pin = Floor_N1_But_Pin|Floor_0_But_Pin|Floor_1_But_Pin|Floor_2_But_Pin
 8000ce6:	193b      	adds	r3, r7, r4
 8000ce8:	4a50      	ldr	r2, [pc, #320]	@ (8000e2c <MX_GPIO_Init+0x208>)
 8000cea:	601a      	str	r2, [r3, #0]
                          |Floor_3_But_Pin|Alarm_But_Pin|Door_Open_But_Pin|Floor_0_Sensor_Pin
                          |Floor_N1_Sensor_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cec:	193b      	adds	r3, r7, r4
 8000cee:	2288      	movs	r2, #136	@ 0x88
 8000cf0:	0352      	lsls	r2, r2, #13
 8000cf2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	193b      	adds	r3, r7, r4
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfa:	193a      	adds	r2, r7, r4
 8000cfc:	23a0      	movs	r3, #160	@ 0xa0
 8000cfe:	05db      	lsls	r3, r3, #23
 8000d00:	0011      	movs	r1, r2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f001 f988 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : Fan_But_Pin Phone_But_Pin */
  GPIO_InitStruct.Pin = Fan_But_Pin|Phone_But_Pin;
 8000d08:	193b      	adds	r3, r7, r4
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0e:	193b      	adds	r3, r7, r4
 8000d10:	2200      	movs	r2, #0
 8000d12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1a:	193b      	adds	r3, r7, r4
 8000d1c:	4a42      	ldr	r2, [pc, #264]	@ (8000e28 <MX_GPIO_Init+0x204>)
 8000d1e:	0019      	movs	r1, r3
 8000d20:	0010      	movs	r0, r2
 8000d22:	f001 f979 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : Door_Close_But_Pin Door_Open_Sensor_Pin Door_Close_Sensor_Pin Floor_3_Sensor_Pin
                           Floor_2_Sensor_Pin Floor_1_Sensor_Pin Door_Obstacle_Sensor_Pin */
  GPIO_InitStruct.Pin = Door_Close_But_Pin|Door_Open_Sensor_Pin|Door_Close_Sensor_Pin|Floor_3_Sensor_Pin
 8000d26:	0021      	movs	r1, r4
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	4a41      	ldr	r2, [pc, #260]	@ (8000e30 <MX_GPIO_Init+0x20c>)
 8000d2c:	601a      	str	r2, [r3, #0]
                          |Floor_2_Sensor_Pin|Floor_1_Sensor_Pin|Door_Obstacle_Sensor_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2288      	movs	r2, #136	@ 0x88
 8000d32:	0352      	lsls	r2, r2, #13
 8000d34:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	000c      	movs	r4, r1
 8000d38:	193b      	adds	r3, r7, r4
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3e:	193b      	adds	r3, r7, r4
 8000d40:	4a39      	ldr	r2, [pc, #228]	@ (8000e28 <MX_GPIO_Init+0x204>)
 8000d42:	0019      	movs	r1, r3
 8000d44:	0010      	movs	r0, r2
 8000d46:	f001 f967 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pin : Overload_LED_Pin */
  GPIO_InitStruct.Pin = Overload_LED_Pin;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	2280      	movs	r2, #128	@ 0x80
 8000d4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d50:	193b      	adds	r3, r7, r4
 8000d52:	2201      	movs	r2, #1
 8000d54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	193b      	adds	r3, r7, r4
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	193b      	adds	r3, r7, r4
 8000d5e:	2200      	movs	r2, #0
 8000d60:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Overload_LED_GPIO_Port, &GPIO_InitStruct);
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	4a2e      	ldr	r2, [pc, #184]	@ (8000e20 <MX_GPIO_Init+0x1fc>)
 8000d66:	0019      	movs	r1, r3
 8000d68:	0010      	movs	r0, r2
 8000d6a:	f001 f955 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_Door_Close_Pin */
  GPIO_InitStruct.Pin = Motor_Door_Close_Pin;
 8000d6e:	0021      	movs	r1, r4
 8000d70:	187b      	adds	r3, r7, r1
 8000d72:	2280      	movs	r2, #128	@ 0x80
 8000d74:	0212      	lsls	r2, r2, #8
 8000d76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d78:	000c      	movs	r4, r1
 8000d7a:	193b      	adds	r3, r7, r4
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	193b      	adds	r3, r7, r4
 8000d82:	2200      	movs	r2, #0
 8000d84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	2200      	movs	r2, #0
 8000d8a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Motor_Door_Close_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	193a      	adds	r2, r7, r4
 8000d8e:	23a0      	movs	r3, #160	@ 0xa0
 8000d90:	05db      	lsls	r3, r3, #23
 8000d92:	0011      	movs	r1, r2
 8000d94:	0018      	movs	r0, r3
 8000d96:	f001 f93f 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor_Door_Open_Pin Floor_LEDs_Pin Phone_Module_Pin Fan_Relay_Pin */
  GPIO_InitStruct.Pin = Motor_Door_Open_Pin|Floor_LEDs_Pin|Phone_Module_Pin|Fan_Relay_Pin;
 8000d9a:	193b      	adds	r3, r7, r4
 8000d9c:	220f      	movs	r2, #15
 8000d9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da0:	193b      	adds	r3, r7, r4
 8000da2:	2201      	movs	r2, #1
 8000da4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	193b      	adds	r3, r7, r4
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	193b      	adds	r3, r7, r4
 8000dae:	2200      	movs	r2, #0
 8000db0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e24 <MX_GPIO_Init+0x200>)
 8000db6:	0019      	movs	r1, r3
 8000db8:	0010      	movs	r0, r2
 8000dba:	f001 f92d 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor_Down_Pin Motor_Up_Pin Buzzer_Pin */
  GPIO_InitStruct.Pin = Motor_Down_Pin|Motor_Up_Pin|Buzzer_Pin;
 8000dbe:	0021      	movs	r1, r4
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2270      	movs	r2, #112	@ 0x70
 8000dc4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	2201      	movs	r2, #1
 8000dca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	187b      	adds	r3, r7, r1
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	4a13      	ldr	r2, [pc, #76]	@ (8000e28 <MX_GPIO_Init+0x204>)
 8000ddc:	0019      	movs	r1, r3
 8000dde:	0010      	movs	r0, r2
 8000de0:	f001 f91a 	bl	8002018 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2100      	movs	r1, #0
 8000de8:	2005      	movs	r0, #5
 8000dea:	f001 f8e3 	bl	8001fb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000dee:	2005      	movs	r0, #5
 8000df0:	f001 f8f5 	bl	8001fde <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000df4:	2200      	movs	r2, #0
 8000df6:	2100      	movs	r1, #0
 8000df8:	2006      	movs	r0, #6
 8000dfa:	f001 f8db 	bl	8001fb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000dfe:	2006      	movs	r0, #6
 8000e00:	f001 f8ed 	bl	8001fde <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000e04:	2200      	movs	r2, #0
 8000e06:	2100      	movs	r1, #0
 8000e08:	2007      	movs	r0, #7
 8000e0a:	f001 f8d3 	bl	8001fb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000e0e:	2007      	movs	r0, #7
 8000e10:	f001 f8e5 	bl	8001fde <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e14:	46c0      	nop			@ (mov r8, r8)
 8000e16:	46bd      	mov	sp, r7
 8000e18:	b00b      	add	sp, #44	@ 0x2c
 8000e1a:	bd90      	pop	{r4, r7, pc}
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	50000800 	.word	0x50000800
 8000e24:	50000c00 	.word	0x50000c00
 8000e28:	50000400 	.word	0x50000400
 8000e2c:	0000037f 	.word	0x0000037f
 8000e30:	0000fc80 	.word	0x0000fc80

08000e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e38:	b672      	cpsid	i
}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e3c:	46c0      	nop			@ (mov r8, r8)
 8000e3e:	e7fd      	b.n	8000e3c <Error_Handler+0x8>

08000e40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e46:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <HAL_MspInit+0x44>)
 8000e48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <HAL_MspInit+0x44>)
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e52:	4b0c      	ldr	r3, [pc, #48]	@ (8000e84 <HAL_MspInit+0x44>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e56:	2201      	movs	r2, #1
 8000e58:	4013      	ands	r3, r2
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5e:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <HAL_MspInit+0x44>)
 8000e60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e62:	4b08      	ldr	r3, [pc, #32]	@ (8000e84 <HAL_MspInit+0x44>)
 8000e64:	2180      	movs	r1, #128	@ 0x80
 8000e66:	0549      	lsls	r1, r1, #21
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e6c:	4b05      	ldr	r3, [pc, #20]	@ (8000e84 <HAL_MspInit+0x44>)
 8000e6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e70:	2380      	movs	r3, #128	@ 0x80
 8000e72:	055b      	lsls	r3, r3, #21
 8000e74:	4013      	ands	r3, r2
 8000e76:	603b      	str	r3, [r7, #0]
 8000e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7a:	46c0      	nop			@ (mov r8, r8)
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b002      	add	sp, #8
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	40021000 	.word	0x40021000

08000e88 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b08b      	sub	sp, #44	@ 0x2c
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e90:	2414      	movs	r4, #20
 8000e92:	193b      	adds	r3, r7, r4
 8000e94:	0018      	movs	r0, r3
 8000e96:	2314      	movs	r3, #20
 8000e98:	001a      	movs	r2, r3
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	f002 ff86 	bl	8003dac <memset>
  if(hadc->Instance==ADC1)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a18      	ldr	r2, [pc, #96]	@ (8000f08 <HAL_ADC_MspInit+0x80>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d129      	bne.n	8000efe <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000eaa:	4b18      	ldr	r3, [pc, #96]	@ (8000f0c <HAL_ADC_MspInit+0x84>)
 8000eac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eae:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <HAL_ADC_MspInit+0x84>)
 8000eb0:	2180      	movs	r1, #128	@ 0x80
 8000eb2:	0349      	lsls	r1, r1, #13
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000eb8:	4b14      	ldr	r3, [pc, #80]	@ (8000f0c <HAL_ADC_MspInit+0x84>)
 8000eba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ebc:	2380      	movs	r3, #128	@ 0x80
 8000ebe:	035b      	lsls	r3, r3, #13
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <HAL_ADC_MspInit+0x84>)
 8000ec8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000eca:	4b10      	ldr	r3, [pc, #64]	@ (8000f0c <HAL_ADC_MspInit+0x84>)
 8000ecc:	2101      	movs	r1, #1
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <HAL_ADC_MspInit+0x84>)
 8000ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = Overload_Pin;
 8000ede:	193b      	adds	r3, r7, r4
 8000ee0:	2280      	movs	r2, #128	@ 0x80
 8000ee2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ee4:	193b      	adds	r3, r7, r4
 8000ee6:	2203      	movs	r2, #3
 8000ee8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Overload_GPIO_Port, &GPIO_InitStruct);
 8000ef0:	193a      	adds	r2, r7, r4
 8000ef2:	23a0      	movs	r3, #160	@ 0xa0
 8000ef4:	05db      	lsls	r3, r3, #23
 8000ef6:	0011      	movs	r1, r2
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f001 f88d 	bl	8002018 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000efe:	46c0      	nop			@ (mov r8, r8)
 8000f00:	46bd      	mov	sp, r7
 8000f02:	b00b      	add	sp, #44	@ 0x2c
 8000f04:	bd90      	pop	{r4, r7, pc}
 8000f06:	46c0      	nop			@ (mov r8, r8)
 8000f08:	40012400 	.word	0x40012400
 8000f0c:	40021000 	.word	0x40021000

08000f10 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f48 <HAL_TIM_Base_MspInit+0x38>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10d      	bne.n	8000f3e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <HAL_TIM_Base_MspInit+0x3c>)
 8000f24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f26:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <HAL_TIM_Base_MspInit+0x3c>)
 8000f28:	2180      	movs	r1, #128	@ 0x80
 8000f2a:	0109      	lsls	r1, r1, #4
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <HAL_TIM_Base_MspInit+0x3c>)
 8000f32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f34:	2380      	movs	r3, #128	@ 0x80
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f3e:	46c0      	nop			@ (mov r8, r8)
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b004      	add	sp, #16
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	46c0      	nop			@ (mov r8, r8)
 8000f48:	40012c00 	.word	0x40012c00
 8000f4c:	40021000 	.word	0x40021000

08000f50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f50:	b590      	push	{r4, r7, lr}
 8000f52:	b089      	sub	sp, #36	@ 0x24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f58:	240c      	movs	r4, #12
 8000f5a:	193b      	adds	r3, r7, r4
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	2314      	movs	r3, #20
 8000f60:	001a      	movs	r2, r3
 8000f62:	2100      	movs	r1, #0
 8000f64:	f002 ff22 	bl	8003dac <memset>
  if(htim->Instance==TIM1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a14      	ldr	r2, [pc, #80]	@ (8000fc0 <HAL_TIM_MspPostInit+0x70>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d121      	bne.n	8000fb6 <HAL_TIM_MspPostInit+0x66>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f72:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <HAL_TIM_MspPostInit+0x74>)
 8000f74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f76:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <HAL_TIM_MspPostInit+0x74>)
 8000f78:	2102      	movs	r1, #2
 8000f7a:	430a      	orrs	r2, r1
 8000f7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f7e:	4b11      	ldr	r3, [pc, #68]	@ (8000fc4 <HAL_TIM_MspPostInit+0x74>)
 8000f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f82:	2202      	movs	r2, #2
 8000f84:	4013      	ands	r3, r2
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB3     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Moto_Pwm_Pin;
 8000f8a:	0021      	movs	r1, r4
 8000f8c:	187b      	adds	r3, r7, r1
 8000f8e:	2208      	movs	r2, #8
 8000f90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f92:	187b      	adds	r3, r7, r1
 8000f94:	2202      	movs	r2, #2
 8000f96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	187b      	adds	r3, r7, r1
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	187b      	adds	r3, r7, r1
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000fa4:	187b      	adds	r3, r7, r1
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(Moto_Pwm_GPIO_Port, &GPIO_InitStruct);
 8000faa:	187b      	adds	r3, r7, r1
 8000fac:	4a06      	ldr	r2, [pc, #24]	@ (8000fc8 <HAL_TIM_MspPostInit+0x78>)
 8000fae:	0019      	movs	r1, r3
 8000fb0:	0010      	movs	r0, r2
 8000fb2:	f001 f831 	bl	8002018 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b009      	add	sp, #36	@ 0x24
 8000fbc:	bd90      	pop	{r4, r7, pc}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	40012c00 	.word	0x40012c00
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	50000400 	.word	0x50000400

08000fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fd0:	46c0      	nop			@ (mov r8, r8)
 8000fd2:	e7fd      	b.n	8000fd0 <NMI_Handler+0x4>

08000fd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd8:	46c0      	nop			@ (mov r8, r8)
 8000fda:	e7fd      	b.n	8000fd8 <HardFault_Handler+0x4>

08000fdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fea:	46c0      	nop			@ (mov r8, r8)
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff4:	f000 f8ec 	bl	80011d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff8:	46c0      	nop			@ (mov r8, r8)
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Floor_N1_But_Pin);
 8001002:	2001      	movs	r0, #1
 8001004:	f001 f9a6 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Floor_0_But_Pin);
 8001008:	2002      	movs	r0, #2
 800100a:	f001 f9a3 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800100e:	46c0      	nop			@ (mov r8, r8)
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Floor_1_But_Pin);
 8001018:	2004      	movs	r0, #4
 800101a:	f001 f99b 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Floor_2_But_Pin);
 800101e:	2008      	movs	r0, #8
 8001020:	f001 f998 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001024:	46c0      	nop			@ (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Floor_3_But_Pin);
 800102e:	2010      	movs	r0, #16
 8001030:	f001 f990 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Alarm_But_Pin);
 8001034:	2020      	movs	r0, #32
 8001036:	f001 f98d 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Door_Open_But_Pin);
 800103a:	2040      	movs	r0, #64	@ 0x40
 800103c:	f001 f98a 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Door_Obstacle_Sensor_Pin);
 8001040:	2080      	movs	r0, #128	@ 0x80
 8001042:	f001 f987 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Floor_0_Sensor_Pin);
 8001046:	2380      	movs	r3, #128	@ 0x80
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	0018      	movs	r0, r3
 800104c:	f001 f982 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Floor_N1_Sensor_Pin);
 8001050:	2380      	movs	r3, #128	@ 0x80
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	0018      	movs	r0, r3
 8001056:	f001 f97d 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Door_Close_But_Pin);
 800105a:	2380      	movs	r3, #128	@ 0x80
 800105c:	00db      	lsls	r3, r3, #3
 800105e:	0018      	movs	r0, r3
 8001060:	f001 f978 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Door_Open_Sensor_Pin);
 8001064:	2380      	movs	r3, #128	@ 0x80
 8001066:	011b      	lsls	r3, r3, #4
 8001068:	0018      	movs	r0, r3
 800106a:	f001 f973 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Door_Close_Sensor_Pin);
 800106e:	2380      	movs	r3, #128	@ 0x80
 8001070:	015b      	lsls	r3, r3, #5
 8001072:	0018      	movs	r0, r3
 8001074:	f001 f96e 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Floor_3_Sensor_Pin);
 8001078:	2380      	movs	r3, #128	@ 0x80
 800107a:	019b      	lsls	r3, r3, #6
 800107c:	0018      	movs	r0, r3
 800107e:	f001 f969 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Floor_2_Sensor_Pin);
 8001082:	2380      	movs	r3, #128	@ 0x80
 8001084:	01db      	lsls	r3, r3, #7
 8001086:	0018      	movs	r0, r3
 8001088:	f001 f964 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Floor_1_Sensor_Pin);
 800108c:	2380      	movs	r3, #128	@ 0x80
 800108e:	021b      	lsls	r3, r3, #8
 8001090:	0018      	movs	r0, r3
 8001092:	f001 f95f 	bl	8002354 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001096:	46c0      	nop			@ (mov r8, r8)
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a0:	46c0      	nop			@ (mov r8, r8)
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010a8:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010ac:	f7ff fff6 	bl	800109c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b0:	480c      	ldr	r0, [pc, #48]	@ (80010e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010b2:	490d      	ldr	r1, [pc, #52]	@ (80010e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010b4:	4a0d      	ldr	r2, [pc, #52]	@ (80010ec <LoopForever+0xe>)
  movs r3, #0
 80010b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010b8:	e002      	b.n	80010c0 <LoopCopyDataInit>

080010ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010be:	3304      	adds	r3, #4

080010c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c4:	d3f9      	bcc.n	80010ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010c6:	4a0a      	ldr	r2, [pc, #40]	@ (80010f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010c8:	4c0a      	ldr	r4, [pc, #40]	@ (80010f4 <LoopForever+0x16>)
  movs r3, #0
 80010ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010cc:	e001      	b.n	80010d2 <LoopFillZerobss>

080010ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d0:	3204      	adds	r2, #4

080010d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d4:	d3fb      	bcc.n	80010ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010d6:	f002 fe71 	bl	8003dbc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80010da:	f7ff fbef 	bl	80008bc <main>

080010de <LoopForever>:

LoopForever:
  b LoopForever
 80010de:	e7fe      	b.n	80010de <LoopForever>
  ldr   r0, =_estack
 80010e0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80010e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80010ec:	08003eec 	.word	0x08003eec
  ldr r2, =_sbss
 80010f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80010f4:	200000ec 	.word	0x200000ec

080010f8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_IRQHandler>
	...

080010fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001102:	1dfb      	adds	r3, r7, #7
 8001104:	2200      	movs	r2, #0
 8001106:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001108:	4b0b      	ldr	r3, [pc, #44]	@ (8001138 <HAL_Init+0x3c>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <HAL_Init+0x3c>)
 800110e:	2180      	movs	r1, #128	@ 0x80
 8001110:	0049      	lsls	r1, r1, #1
 8001112:	430a      	orrs	r2, r1
 8001114:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001116:	2003      	movs	r0, #3
 8001118:	f000 f810 	bl	800113c <HAL_InitTick>
 800111c:	1e03      	subs	r3, r0, #0
 800111e:	d003      	beq.n	8001128 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001120:	1dfb      	adds	r3, r7, #7
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
 8001126:	e001      	b.n	800112c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001128:	f7ff fe8a 	bl	8000e40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800112c:	1dfb      	adds	r3, r7, #7
 800112e:	781b      	ldrb	r3, [r3, #0]
}
 8001130:	0018      	movs	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	b002      	add	sp, #8
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40022000 	.word	0x40022000

0800113c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001144:	230f      	movs	r3, #15
 8001146:	18fb      	adds	r3, r7, r3
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800114c:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <HAL_InitTick+0x88>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d02b      	beq.n	80011ac <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001154:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <HAL_InitTick+0x8c>)
 8001156:	681c      	ldr	r4, [r3, #0]
 8001158:	4b1a      	ldr	r3, [pc, #104]	@ (80011c4 <HAL_InitTick+0x88>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	0019      	movs	r1, r3
 800115e:	23fa      	movs	r3, #250	@ 0xfa
 8001160:	0098      	lsls	r0, r3, #2
 8001162:	f7fe ffcd 	bl	8000100 <__udivsi3>
 8001166:	0003      	movs	r3, r0
 8001168:	0019      	movs	r1, r3
 800116a:	0020      	movs	r0, r4
 800116c:	f7fe ffc8 	bl	8000100 <__udivsi3>
 8001170:	0003      	movs	r3, r0
 8001172:	0018      	movs	r0, r3
 8001174:	f000 ff43 	bl	8001ffe <HAL_SYSTICK_Config>
 8001178:	1e03      	subs	r3, r0, #0
 800117a:	d112      	bne.n	80011a2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2b03      	cmp	r3, #3
 8001180:	d80a      	bhi.n	8001198 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001182:	6879      	ldr	r1, [r7, #4]
 8001184:	2301      	movs	r3, #1
 8001186:	425b      	negs	r3, r3
 8001188:	2200      	movs	r2, #0
 800118a:	0018      	movs	r0, r3
 800118c:	f000 ff12 	bl	8001fb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001190:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <HAL_InitTick+0x90>)
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	e00d      	b.n	80011b4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001198:	230f      	movs	r3, #15
 800119a:	18fb      	adds	r3, r7, r3
 800119c:	2201      	movs	r2, #1
 800119e:	701a      	strb	r2, [r3, #0]
 80011a0:	e008      	b.n	80011b4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011a2:	230f      	movs	r3, #15
 80011a4:	18fb      	adds	r3, r7, r3
 80011a6:	2201      	movs	r2, #1
 80011a8:	701a      	strb	r2, [r3, #0]
 80011aa:	e003      	b.n	80011b4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011ac:	230f      	movs	r3, #15
 80011ae:	18fb      	adds	r3, r7, r3
 80011b0:	2201      	movs	r2, #1
 80011b2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80011b4:	230f      	movs	r3, #15
 80011b6:	18fb      	adds	r3, r7, r3
 80011b8:	781b      	ldrb	r3, [r3, #0]
}
 80011ba:	0018      	movs	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	b005      	add	sp, #20
 80011c0:	bd90      	pop	{r4, r7, pc}
 80011c2:	46c0      	nop			@ (mov r8, r8)
 80011c4:	20000008 	.word	0x20000008
 80011c8:	20000000 	.word	0x20000000
 80011cc:	20000004 	.word	0x20000004

080011d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011d4:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <HAL_IncTick+0x1c>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	001a      	movs	r2, r3
 80011da:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <HAL_IncTick+0x20>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	18d2      	adds	r2, r2, r3
 80011e0:	4b03      	ldr	r3, [pc, #12]	@ (80011f0 <HAL_IncTick+0x20>)
 80011e2:	601a      	str	r2, [r3, #0]
}
 80011e4:	46c0      	nop			@ (mov r8, r8)
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	46c0      	nop			@ (mov r8, r8)
 80011ec:	20000008 	.word	0x20000008
 80011f0:	200000e8 	.word	0x200000e8

080011f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  return uwTick;
 80011f8:	4b02      	ldr	r3, [pc, #8]	@ (8001204 <HAL_GetTick+0x10>)
 80011fa:	681b      	ldr	r3, [r3, #0]
}
 80011fc:	0018      	movs	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	46c0      	nop			@ (mov r8, r8)
 8001204:	200000e8 	.word	0x200000e8

08001208 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a05      	ldr	r2, [pc, #20]	@ (800122c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001218:	401a      	ands	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	431a      	orrs	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	601a      	str	r2, [r3, #0]
}
 8001222:	46c0      	nop			@ (mov r8, r8)
 8001224:	46bd      	mov	sp, r7
 8001226:	b002      	add	sp, #8
 8001228:	bd80      	pop	{r7, pc}
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	fe3fffff 	.word	0xfe3fffff

08001230 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	23e0      	movs	r3, #224	@ 0xe0
 800123e:	045b      	lsls	r3, r3, #17
 8001240:	4013      	ands	r3, r2
}
 8001242:	0018      	movs	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	b002      	add	sp, #8
 8001248:	bd80      	pop	{r7, pc}

0800124a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b084      	sub	sp, #16
 800124e:	af00      	add	r7, sp, #0
 8001250:	60f8      	str	r0, [r7, #12]
 8001252:	60b9      	str	r1, [r7, #8]
 8001254:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	2104      	movs	r1, #4
 800125e:	400a      	ands	r2, r1
 8001260:	2107      	movs	r1, #7
 8001262:	4091      	lsls	r1, r2
 8001264:	000a      	movs	r2, r1
 8001266:	43d2      	mvns	r2, r2
 8001268:	401a      	ands	r2, r3
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	2104      	movs	r1, #4
 800126e:	400b      	ands	r3, r1
 8001270:	6879      	ldr	r1, [r7, #4]
 8001272:	4099      	lsls	r1, r3
 8001274:	000b      	movs	r3, r1
 8001276:	431a      	orrs	r2, r3
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800127c:	46c0      	nop			@ (mov r8, r8)
 800127e:	46bd      	mov	sp, r7
 8001280:	b004      	add	sp, #16
 8001282:	bd80      	pop	{r7, pc}

08001284 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	2104      	movs	r1, #4
 8001296:	400a      	ands	r2, r1
 8001298:	2107      	movs	r1, #7
 800129a:	4091      	lsls	r1, r2
 800129c:	000a      	movs	r2, r1
 800129e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	2104      	movs	r1, #4
 80012a4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80012a6:	40da      	lsrs	r2, r3
 80012a8:	0013      	movs	r3, r2
}
 80012aa:	0018      	movs	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	b002      	add	sp, #8
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	68da      	ldr	r2, [r3, #12]
 80012be:	23c0      	movs	r3, #192	@ 0xc0
 80012c0:	011b      	lsls	r3, r3, #4
 80012c2:	4013      	ands	r3, r2
 80012c4:	d101      	bne.n	80012ca <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b002      	add	sp, #8
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012e4:	68ba      	ldr	r2, [r7, #8]
 80012e6:	211f      	movs	r1, #31
 80012e8:	400a      	ands	r2, r1
 80012ea:	210f      	movs	r1, #15
 80012ec:	4091      	lsls	r1, r2
 80012ee:	000a      	movs	r2, r1
 80012f0:	43d2      	mvns	r2, r2
 80012f2:	401a      	ands	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	0e9b      	lsrs	r3, r3, #26
 80012f8:	210f      	movs	r1, #15
 80012fa:	4019      	ands	r1, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	201f      	movs	r0, #31
 8001300:	4003      	ands	r3, r0
 8001302:	4099      	lsls	r1, r3
 8001304:	000b      	movs	r3, r1
 8001306:	431a      	orrs	r2, r3
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800130c:	46c0      	nop			@ (mov r8, r8)
 800130e:	46bd      	mov	sp, r7
 8001310:	b004      	add	sp, #16
 8001312:	bd80      	pop	{r7, pc}

08001314 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	035b      	lsls	r3, r3, #13
 8001326:	0b5b      	lsrs	r3, r3, #13
 8001328:	431a      	orrs	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	46bd      	mov	sp, r7
 8001332:	b002      	add	sp, #8
 8001334:	bd80      	pop	{r7, pc}

08001336 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001344:	683a      	ldr	r2, [r7, #0]
 8001346:	0352      	lsls	r2, r2, #13
 8001348:	0b52      	lsrs	r2, r2, #13
 800134a:	43d2      	mvns	r2, r2
 800134c:	401a      	ands	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001352:	46c0      	nop			@ (mov r8, r8)
 8001354:	46bd      	mov	sp, r7
 8001356:	b002      	add	sp, #8
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	68ba      	ldr	r2, [r7, #8]
 800136e:	0212      	lsls	r2, r2, #8
 8001370:	43d2      	mvns	r2, r2
 8001372:	401a      	ands	r2, r3
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	021b      	lsls	r3, r3, #8
 8001378:	6879      	ldr	r1, [r7, #4]
 800137a:	400b      	ands	r3, r1
 800137c:	4904      	ldr	r1, [pc, #16]	@ (8001390 <LL_ADC_SetChannelSamplingTime+0x34>)
 800137e:	400b      	ands	r3, r1
 8001380:	431a      	orrs	r2, r3
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001386:	46c0      	nop			@ (mov r8, r8)
 8001388:	46bd      	mov	sp, r7
 800138a:	b004      	add	sp, #16
 800138c:	bd80      	pop	{r7, pc}
 800138e:	46c0      	nop			@ (mov r8, r8)
 8001390:	07ffff00 	.word	0x07ffff00

08001394 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <LL_ADC_EnableInternalRegulator+0x24>)
 80013a2:	4013      	ands	r3, r2
 80013a4:	2280      	movs	r2, #128	@ 0x80
 80013a6:	0552      	lsls	r2, r2, #21
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80013ae:	46c0      	nop			@ (mov r8, r8)
 80013b0:	46bd      	mov	sp, r7
 80013b2:	b002      	add	sp, #8
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	46c0      	nop			@ (mov r8, r8)
 80013b8:	6fffffe8 	.word	0x6fffffe8

080013bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	2380      	movs	r3, #128	@ 0x80
 80013ca:	055b      	lsls	r3, r3, #21
 80013cc:	401a      	ands	r2, r3
 80013ce:	2380      	movs	r3, #128	@ 0x80
 80013d0:	055b      	lsls	r3, r3, #21
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d101      	bne.n	80013da <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80013d6:	2301      	movs	r3, #1
 80013d8:	e000      	b.n	80013dc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80013da:	2300      	movs	r3, #0
}
 80013dc:	0018      	movs	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	b002      	add	sp, #8
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <LL_ADC_Enable+0x20>)
 80013f2:	4013      	ands	r3, r2
 80013f4:	2201      	movs	r2, #1
 80013f6:	431a      	orrs	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80013fc:	46c0      	nop			@ (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	b002      	add	sp, #8
 8001402:	bd80      	pop	{r7, pc}
 8001404:	7fffffe8 	.word	0x7fffffe8

08001408 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	2201      	movs	r2, #1
 8001416:	4013      	ands	r3, r2
 8001418:	2b01      	cmp	r3, #1
 800141a:	d101      	bne.n	8001420 <LL_ADC_IsEnabled+0x18>
 800141c:	2301      	movs	r3, #1
 800141e:	e000      	b.n	8001422 <LL_ADC_IsEnabled+0x1a>
 8001420:	2300      	movs	r3, #0
}
 8001422:	0018      	movs	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <LL_ADC_REG_StartConversion+0x20>)
 800143a:	4013      	ands	r3, r2
 800143c:	2204      	movs	r2, #4
 800143e:	431a      	orrs	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001444:	46c0      	nop			@ (mov r8, r8)
 8001446:	46bd      	mov	sp, r7
 8001448:	b002      	add	sp, #8
 800144a:	bd80      	pop	{r7, pc}
 800144c:	7fffffe8 	.word	0x7fffffe8

08001450 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	2204      	movs	r2, #4
 800145e:	4013      	ands	r3, r2
 8001460:	2b04      	cmp	r3, #4
 8001462:	d101      	bne.n	8001468 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001464:	2301      	movs	r3, #1
 8001466:	e000      	b.n	800146a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001468:	2300      	movs	r3, #0
}
 800146a:	0018      	movs	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	b002      	add	sp, #8
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800147c:	231f      	movs	r3, #31
 800147e:	18fb      	adds	r3, r7, r3
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001484:	2300      	movs	r3, #0
 8001486:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e17f      	b.n	800179a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10a      	bne.n	80014b8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	0018      	movs	r0, r3
 80014a6:	f7ff fcef 	bl	8000e88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2254      	movs	r2, #84	@ 0x54
 80014b4:	2100      	movs	r1, #0
 80014b6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	0018      	movs	r0, r3
 80014be:	f7ff ff7d 	bl	80013bc <LL_ADC_IsInternalRegulatorEnabled>
 80014c2:	1e03      	subs	r3, r0, #0
 80014c4:	d115      	bne.n	80014f2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	0018      	movs	r0, r3
 80014cc:	f7ff ff62 	bl	8001394 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80014d0:	4bb4      	ldr	r3, [pc, #720]	@ (80017a4 <HAL_ADC_Init+0x330>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	49b4      	ldr	r1, [pc, #720]	@ (80017a8 <HAL_ADC_Init+0x334>)
 80014d6:	0018      	movs	r0, r3
 80014d8:	f7fe fe12 	bl	8000100 <__udivsi3>
 80014dc:	0003      	movs	r3, r0
 80014de:	3301      	adds	r3, #1
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014e4:	e002      	b.n	80014ec <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f9      	bne.n	80014e6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	0018      	movs	r0, r3
 80014f8:	f7ff ff60 	bl	80013bc <LL_ADC_IsInternalRegulatorEnabled>
 80014fc:	1e03      	subs	r3, r0, #0
 80014fe:	d10f      	bne.n	8001520 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001504:	2210      	movs	r2, #16
 8001506:	431a      	orrs	r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001510:	2201      	movs	r2, #1
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001518:	231f      	movs	r3, #31
 800151a:	18fb      	adds	r3, r7, r3
 800151c:	2201      	movs	r2, #1
 800151e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	0018      	movs	r0, r3
 8001526:	f7ff ff93 	bl	8001450 <LL_ADC_REG_IsConversionOngoing>
 800152a:	0003      	movs	r3, r0
 800152c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001532:	2210      	movs	r2, #16
 8001534:	4013      	ands	r3, r2
 8001536:	d000      	beq.n	800153a <HAL_ADC_Init+0xc6>
 8001538:	e122      	b.n	8001780 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d000      	beq.n	8001542 <HAL_ADC_Init+0xce>
 8001540:	e11e      	b.n	8001780 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001546:	4a99      	ldr	r2, [pc, #612]	@ (80017ac <HAL_ADC_Init+0x338>)
 8001548:	4013      	ands	r3, r2
 800154a:	2202      	movs	r2, #2
 800154c:	431a      	orrs	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	0018      	movs	r0, r3
 8001558:	f7ff ff56 	bl	8001408 <LL_ADC_IsEnabled>
 800155c:	1e03      	subs	r3, r0, #0
 800155e:	d000      	beq.n	8001562 <HAL_ADC_Init+0xee>
 8001560:	e0ad      	b.n	80016be <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	7e1b      	ldrb	r3, [r3, #24]
 800156a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800156c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	7e5b      	ldrb	r3, [r3, #25]
 8001572:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001574:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	7e9b      	ldrb	r3, [r3, #26]
 800157a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800157c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	2b00      	cmp	r3, #0
 8001584:	d002      	beq.n	800158c <HAL_ADC_Init+0x118>
 8001586:	2380      	movs	r3, #128	@ 0x80
 8001588:	015b      	lsls	r3, r3, #5
 800158a:	e000      	b.n	800158e <HAL_ADC_Init+0x11a>
 800158c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800158e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001594:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	2b00      	cmp	r3, #0
 800159c:	da04      	bge.n	80015a8 <HAL_ADC_Init+0x134>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	691b      	ldr	r3, [r3, #16]
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	085b      	lsrs	r3, r3, #1
 80015a6:	e001      	b.n	80015ac <HAL_ADC_Init+0x138>
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80015ac:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	212c      	movs	r1, #44	@ 0x2c
 80015b2:	5c5b      	ldrb	r3, [r3, r1]
 80015b4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80015b6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2220      	movs	r2, #32
 80015c2:	5c9b      	ldrb	r3, [r3, r2]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d115      	bne.n	80015f4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	7e9b      	ldrb	r3, [r3, #26]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d105      	bne.n	80015dc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	2280      	movs	r2, #128	@ 0x80
 80015d4:	0252      	lsls	r2, r2, #9
 80015d6:	4313      	orrs	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	e00b      	b.n	80015f4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e0:	2220      	movs	r2, #32
 80015e2:	431a      	orrs	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015ec:	2201      	movs	r2, #1
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00a      	beq.n	8001612 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001600:	23e0      	movs	r3, #224	@ 0xe0
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800160a:	4313      	orrs	r3, r2
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	4a65      	ldr	r2, [pc, #404]	@ (80017b0 <HAL_ADC_Init+0x33c>)
 800161a:	4013      	ands	r3, r2
 800161c:	0019      	movs	r1, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	430a      	orrs	r2, r1
 8001626:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	0f9b      	lsrs	r3, r3, #30
 800162e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001634:	4313      	orrs	r3, r2
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	4313      	orrs	r3, r2
 800163a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	223c      	movs	r2, #60	@ 0x3c
 8001640:	5c9b      	ldrb	r3, [r3, r2]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d111      	bne.n	800166a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	0f9b      	lsrs	r3, r3, #30
 800164c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001652:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001658:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800165e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	4313      	orrs	r3, r2
 8001664:	2201      	movs	r2, #1
 8001666:	4313      	orrs	r3, r2
 8001668:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	691b      	ldr	r3, [r3, #16]
 8001670:	4a50      	ldr	r2, [pc, #320]	@ (80017b4 <HAL_ADC_Init+0x340>)
 8001672:	4013      	ands	r3, r2
 8001674:	0019      	movs	r1, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	697a      	ldr	r2, [r7, #20]
 800167c:	430a      	orrs	r2, r1
 800167e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	23c0      	movs	r3, #192	@ 0xc0
 8001686:	061b      	lsls	r3, r3, #24
 8001688:	429a      	cmp	r2, r3
 800168a:	d018      	beq.n	80016be <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001690:	2380      	movs	r3, #128	@ 0x80
 8001692:	05db      	lsls	r3, r3, #23
 8001694:	429a      	cmp	r2, r3
 8001696:	d012      	beq.n	80016be <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	061b      	lsls	r3, r3, #24
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d00c      	beq.n	80016be <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80016a4:	4b44      	ldr	r3, [pc, #272]	@ (80017b8 <HAL_ADC_Init+0x344>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a44      	ldr	r2, [pc, #272]	@ (80017bc <HAL_ADC_Init+0x348>)
 80016aa:	4013      	ands	r3, r2
 80016ac:	0019      	movs	r1, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	23f0      	movs	r3, #240	@ 0xf0
 80016b4:	039b      	lsls	r3, r3, #14
 80016b6:	401a      	ands	r2, r3
 80016b8:	4b3f      	ldr	r3, [pc, #252]	@ (80017b8 <HAL_ADC_Init+0x344>)
 80016ba:	430a      	orrs	r2, r1
 80016bc:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6818      	ldr	r0, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016c6:	001a      	movs	r2, r3
 80016c8:	2100      	movs	r1, #0
 80016ca:	f7ff fdbe 	bl	800124a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6818      	ldr	r0, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016d6:	493a      	ldr	r1, [pc, #232]	@ (80017c0 <HAL_ADC_Init+0x34c>)
 80016d8:	001a      	movs	r2, r3
 80016da:	f7ff fdb6 	bl	800124a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d109      	bne.n	80016fa <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2110      	movs	r1, #16
 80016f2:	4249      	negs	r1, r1
 80016f4:	430a      	orrs	r2, r1
 80016f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80016f8:	e018      	b.n	800172c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691a      	ldr	r2, [r3, #16]
 80016fe:	2380      	movs	r3, #128	@ 0x80
 8001700:	039b      	lsls	r3, r3, #14
 8001702:	429a      	cmp	r2, r3
 8001704:	d112      	bne.n	800172c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69db      	ldr	r3, [r3, #28]
 8001710:	3b01      	subs	r3, #1
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	221c      	movs	r2, #28
 8001716:	4013      	ands	r3, r2
 8001718:	2210      	movs	r2, #16
 800171a:	4252      	negs	r2, r2
 800171c:	409a      	lsls	r2, r3
 800171e:	0011      	movs	r1, r2
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	430a      	orrs	r2, r1
 800172a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2100      	movs	r1, #0
 8001732:	0018      	movs	r0, r3
 8001734:	f7ff fda6 	bl	8001284 <LL_ADC_GetSamplingTimeCommonChannels>
 8001738:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800173e:	429a      	cmp	r2, r3
 8001740:	d10b      	bne.n	800175a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174c:	2203      	movs	r2, #3
 800174e:	4393      	bics	r3, r2
 8001750:	2201      	movs	r2, #1
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001758:	e01c      	b.n	8001794 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175e:	2212      	movs	r2, #18
 8001760:	4393      	bics	r3, r2
 8001762:	2210      	movs	r2, #16
 8001764:	431a      	orrs	r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176e:	2201      	movs	r2, #1
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001776:	231f      	movs	r3, #31
 8001778:	18fb      	adds	r3, r7, r3
 800177a:	2201      	movs	r2, #1
 800177c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800177e:	e009      	b.n	8001794 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001784:	2210      	movs	r2, #16
 8001786:	431a      	orrs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800178c:	231f      	movs	r3, #31
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001794:	231f      	movs	r3, #31
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	781b      	ldrb	r3, [r3, #0]
}
 800179a:	0018      	movs	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	b008      	add	sp, #32
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	20000000 	.word	0x20000000
 80017a8:	00030d40 	.word	0x00030d40
 80017ac:	fffffefd 	.word	0xfffffefd
 80017b0:	ffde0201 	.word	0xffde0201
 80017b4:	1ffffc02 	.word	0x1ffffc02
 80017b8:	40012708 	.word	0x40012708
 80017bc:	ffc3ffff 	.word	0xffc3ffff
 80017c0:	07ffff04 	.word	0x07ffff04

080017c4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80017c4:	b5b0      	push	{r4, r5, r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	0018      	movs	r0, r3
 80017d2:	f7ff fe3d 	bl	8001450 <LL_ADC_REG_IsConversionOngoing>
 80017d6:	1e03      	subs	r3, r0, #0
 80017d8:	d135      	bne.n	8001846 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2254      	movs	r2, #84	@ 0x54
 80017de:	5c9b      	ldrb	r3, [r3, r2]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d101      	bne.n	80017e8 <HAL_ADC_Start+0x24>
 80017e4:	2302      	movs	r3, #2
 80017e6:	e035      	b.n	8001854 <HAL_ADC_Start+0x90>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2254      	movs	r2, #84	@ 0x54
 80017ec:	2101      	movs	r1, #1
 80017ee:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80017f0:	250f      	movs	r5, #15
 80017f2:	197c      	adds	r4, r7, r5
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	0018      	movs	r0, r3
 80017f8:	f000 faaa 	bl	8001d50 <ADC_Enable>
 80017fc:	0003      	movs	r3, r0
 80017fe:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001800:	197b      	adds	r3, r7, r5
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d119      	bne.n	800183c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180c:	4a13      	ldr	r2, [pc, #76]	@ (800185c <HAL_ADC_Start+0x98>)
 800180e:	4013      	ands	r3, r2
 8001810:	2280      	movs	r2, #128	@ 0x80
 8001812:	0052      	lsls	r2, r2, #1
 8001814:	431a      	orrs	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	221c      	movs	r2, #28
 8001826:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2254      	movs	r2, #84	@ 0x54
 800182c:	2100      	movs	r1, #0
 800182e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	0018      	movs	r0, r3
 8001836:	f7ff fdf9 	bl	800142c <LL_ADC_REG_StartConversion>
 800183a:	e008      	b.n	800184e <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2254      	movs	r2, #84	@ 0x54
 8001840:	2100      	movs	r1, #0
 8001842:	5499      	strb	r1, [r3, r2]
 8001844:	e003      	b.n	800184e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001846:	230f      	movs	r3, #15
 8001848:	18fb      	adds	r3, r7, r3
 800184a:	2202      	movs	r2, #2
 800184c:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800184e:	230f      	movs	r3, #15
 8001850:	18fb      	adds	r3, r7, r3
 8001852:	781b      	ldrb	r3, [r3, #0]
}
 8001854:	0018      	movs	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	b004      	add	sp, #16
 800185a:	bdb0      	pop	{r4, r5, r7, pc}
 800185c:	fffff0fe 	.word	0xfffff0fe

08001860 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	2b08      	cmp	r3, #8
 8001870:	d102      	bne.n	8001878 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001872:	2308      	movs	r3, #8
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	e00f      	b.n	8001898 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	2201      	movs	r2, #1
 8001880:	4013      	ands	r3, r2
 8001882:	d007      	beq.n	8001894 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001888:	2220      	movs	r2, #32
 800188a:	431a      	orrs	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e072      	b.n	800197a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001894:	2304      	movs	r3, #4
 8001896:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001898:	f7ff fcac 	bl	80011f4 <HAL_GetTick>
 800189c:	0003      	movs	r3, r0
 800189e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80018a0:	e01f      	b.n	80018e2 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	d01c      	beq.n	80018e2 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80018a8:	f7ff fca4 	bl	80011f4 <HAL_GetTick>
 80018ac:	0002      	movs	r2, r0
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d302      	bcc.n	80018be <HAL_ADC_PollForConversion+0x5e>
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d111      	bne.n	80018e2 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	68fa      	ldr	r2, [r7, #12]
 80018c6:	4013      	ands	r3, r2
 80018c8:	d10b      	bne.n	80018e2 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ce:	2204      	movs	r2, #4
 80018d0:	431a      	orrs	r2, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2254      	movs	r2, #84	@ 0x54
 80018da:	2100      	movs	r1, #0
 80018dc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e04b      	b.n	800197a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	4013      	ands	r3, r2
 80018ec:	d0d9      	beq.n	80018a2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f2:	2280      	movs	r2, #128	@ 0x80
 80018f4:	0092      	lsls	r2, r2, #2
 80018f6:	431a      	orrs	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	0018      	movs	r0, r3
 8001902:	f7ff fcd6 	bl	80012b2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001906:	1e03      	subs	r3, r0, #0
 8001908:	d02e      	beq.n	8001968 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	7e9b      	ldrb	r3, [r3, #26]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d12a      	bne.n	8001968 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2208      	movs	r2, #8
 800191a:	4013      	ands	r3, r2
 800191c:	2b08      	cmp	r3, #8
 800191e:	d123      	bne.n	8001968 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	0018      	movs	r0, r3
 8001926:	f7ff fd93 	bl	8001450 <LL_ADC_REG_IsConversionOngoing>
 800192a:	1e03      	subs	r3, r0, #0
 800192c:	d110      	bne.n	8001950 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	210c      	movs	r1, #12
 800193a:	438a      	bics	r2, r1
 800193c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001942:	4a10      	ldr	r2, [pc, #64]	@ (8001984 <HAL_ADC_PollForConversion+0x124>)
 8001944:	4013      	ands	r3, r2
 8001946:	2201      	movs	r2, #1
 8001948:	431a      	orrs	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	659a      	str	r2, [r3, #88]	@ 0x58
 800194e:	e00b      	b.n	8001968 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001954:	2220      	movs	r2, #32
 8001956:	431a      	orrs	r2, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001960:	2201      	movs	r2, #1
 8001962:	431a      	orrs	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	7e1b      	ldrb	r3, [r3, #24]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d103      	bne.n	8001978 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	220c      	movs	r2, #12
 8001976:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	0018      	movs	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	b004      	add	sp, #16
 8001980:	bd80      	pop	{r7, pc}
 8001982:	46c0      	nop			@ (mov r8, r8)
 8001984:	fffffefe 	.word	0xfffffefe

08001988 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b002      	add	sp, #8
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019aa:	2317      	movs	r3, #23
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2254      	movs	r2, #84	@ 0x54
 80019ba:	5c9b      	ldrb	r3, [r3, r2]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d101      	bne.n	80019c4 <HAL_ADC_ConfigChannel+0x24>
 80019c0:	2302      	movs	r3, #2
 80019c2:	e1c0      	b.n	8001d46 <HAL_ADC_ConfigChannel+0x3a6>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2254      	movs	r2, #84	@ 0x54
 80019c8:	2101      	movs	r1, #1
 80019ca:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	0018      	movs	r0, r3
 80019d2:	f7ff fd3d 	bl	8001450 <LL_ADC_REG_IsConversionOngoing>
 80019d6:	1e03      	subs	r3, r0, #0
 80019d8:	d000      	beq.n	80019dc <HAL_ADC_ConfigChannel+0x3c>
 80019da:	e1a3      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d100      	bne.n	80019e6 <HAL_ADC_ConfigChannel+0x46>
 80019e4:	e143      	b.n	8001c6e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	691a      	ldr	r2, [r3, #16]
 80019ea:	2380      	movs	r3, #128	@ 0x80
 80019ec:	061b      	lsls	r3, r3, #24
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d004      	beq.n	80019fc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80019f6:	4ac1      	ldr	r2, [pc, #772]	@ (8001cfc <HAL_ADC_ConfigChannel+0x35c>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d108      	bne.n	8001a0e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	0019      	movs	r1, r3
 8001a06:	0010      	movs	r0, r2
 8001a08:	f7ff fc84 	bl	8001314 <LL_ADC_REG_SetSequencerChAdd>
 8001a0c:	e0c9      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	211f      	movs	r1, #31
 8001a18:	400b      	ands	r3, r1
 8001a1a:	210f      	movs	r1, #15
 8001a1c:	4099      	lsls	r1, r3
 8001a1e:	000b      	movs	r3, r1
 8001a20:	43db      	mvns	r3, r3
 8001a22:	4013      	ands	r3, r2
 8001a24:	0019      	movs	r1, r3
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	035b      	lsls	r3, r3, #13
 8001a2c:	0b5b      	lsrs	r3, r3, #13
 8001a2e:	d105      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x9c>
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	0e9b      	lsrs	r3, r3, #26
 8001a36:	221f      	movs	r2, #31
 8001a38:	4013      	ands	r3, r2
 8001a3a:	e098      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2201      	movs	r2, #1
 8001a42:	4013      	ands	r3, r2
 8001a44:	d000      	beq.n	8001a48 <HAL_ADC_ConfigChannel+0xa8>
 8001a46:	e091      	b.n	8001b6c <HAL_ADC_ConfigChannel+0x1cc>
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d000      	beq.n	8001a54 <HAL_ADC_ConfigChannel+0xb4>
 8001a52:	e089      	b.n	8001b68 <HAL_ADC_ConfigChannel+0x1c8>
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2204      	movs	r2, #4
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d000      	beq.n	8001a60 <HAL_ADC_ConfigChannel+0xc0>
 8001a5e:	e081      	b.n	8001b64 <HAL_ADC_ConfigChannel+0x1c4>
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2208      	movs	r2, #8
 8001a66:	4013      	ands	r3, r2
 8001a68:	d000      	beq.n	8001a6c <HAL_ADC_ConfigChannel+0xcc>
 8001a6a:	e079      	b.n	8001b60 <HAL_ADC_ConfigChannel+0x1c0>
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2210      	movs	r2, #16
 8001a72:	4013      	ands	r3, r2
 8001a74:	d000      	beq.n	8001a78 <HAL_ADC_ConfigChannel+0xd8>
 8001a76:	e071      	b.n	8001b5c <HAL_ADC_ConfigChannel+0x1bc>
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d000      	beq.n	8001a84 <HAL_ADC_ConfigChannel+0xe4>
 8001a82:	e069      	b.n	8001b58 <HAL_ADC_ConfigChannel+0x1b8>
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2240      	movs	r2, #64	@ 0x40
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d000      	beq.n	8001a90 <HAL_ADC_ConfigChannel+0xf0>
 8001a8e:	e061      	b.n	8001b54 <HAL_ADC_ConfigChannel+0x1b4>
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2280      	movs	r2, #128	@ 0x80
 8001a96:	4013      	ands	r3, r2
 8001a98:	d000      	beq.n	8001a9c <HAL_ADC_ConfigChannel+0xfc>
 8001a9a:	e059      	b.n	8001b50 <HAL_ADC_ConfigChannel+0x1b0>
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2380      	movs	r3, #128	@ 0x80
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d151      	bne.n	8001b4c <HAL_ADC_ConfigChannel+0x1ac>
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2380      	movs	r3, #128	@ 0x80
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d149      	bne.n	8001b48 <HAL_ADC_ConfigChannel+0x1a8>
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2380      	movs	r3, #128	@ 0x80
 8001aba:	00db      	lsls	r3, r3, #3
 8001abc:	4013      	ands	r3, r2
 8001abe:	d141      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x1a4>
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	2380      	movs	r3, #128	@ 0x80
 8001ac6:	011b      	lsls	r3, r3, #4
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d139      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x1a0>
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	2380      	movs	r3, #128	@ 0x80
 8001ad2:	015b      	lsls	r3, r3, #5
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	d131      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x19c>
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	2380      	movs	r3, #128	@ 0x80
 8001ade:	019b      	lsls	r3, r3, #6
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d129      	bne.n	8001b38 <HAL_ADC_ConfigChannel+0x198>
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	2380      	movs	r3, #128	@ 0x80
 8001aea:	01db      	lsls	r3, r3, #7
 8001aec:	4013      	ands	r3, r2
 8001aee:	d121      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x194>
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	2380      	movs	r3, #128	@ 0x80
 8001af6:	021b      	lsls	r3, r3, #8
 8001af8:	4013      	ands	r3, r2
 8001afa:	d119      	bne.n	8001b30 <HAL_ADC_ConfigChannel+0x190>
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	2380      	movs	r3, #128	@ 0x80
 8001b02:	025b      	lsls	r3, r3, #9
 8001b04:	4013      	ands	r3, r2
 8001b06:	d111      	bne.n	8001b2c <HAL_ADC_ConfigChannel+0x18c>
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	2380      	movs	r3, #128	@ 0x80
 8001b0e:	029b      	lsls	r3, r3, #10
 8001b10:	4013      	ands	r3, r2
 8001b12:	d109      	bne.n	8001b28 <HAL_ADC_ConfigChannel+0x188>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	2380      	movs	r3, #128	@ 0x80
 8001b1a:	02db      	lsls	r3, r3, #11
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d001      	beq.n	8001b24 <HAL_ADC_ConfigChannel+0x184>
 8001b20:	2312      	movs	r3, #18
 8001b22:	e024      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b24:	2300      	movs	r3, #0
 8001b26:	e022      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b28:	2311      	movs	r3, #17
 8001b2a:	e020      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b2c:	2310      	movs	r3, #16
 8001b2e:	e01e      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b30:	230f      	movs	r3, #15
 8001b32:	e01c      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b34:	230e      	movs	r3, #14
 8001b36:	e01a      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b38:	230d      	movs	r3, #13
 8001b3a:	e018      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b3c:	230c      	movs	r3, #12
 8001b3e:	e016      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b40:	230b      	movs	r3, #11
 8001b42:	e014      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b44:	230a      	movs	r3, #10
 8001b46:	e012      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b48:	2309      	movs	r3, #9
 8001b4a:	e010      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b4c:	2308      	movs	r3, #8
 8001b4e:	e00e      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b50:	2307      	movs	r3, #7
 8001b52:	e00c      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b54:	2306      	movs	r3, #6
 8001b56:	e00a      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b58:	2305      	movs	r3, #5
 8001b5a:	e008      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b5c:	2304      	movs	r3, #4
 8001b5e:	e006      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b60:	2303      	movs	r3, #3
 8001b62:	e004      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e002      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e000      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1ce>
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	6852      	ldr	r2, [r2, #4]
 8001b72:	201f      	movs	r0, #31
 8001b74:	4002      	ands	r2, r0
 8001b76:	4093      	lsls	r3, r2
 8001b78:	000a      	movs	r2, r1
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	089b      	lsrs	r3, r3, #2
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d808      	bhi.n	8001ba2 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6818      	ldr	r0, [r3, #0]
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	6859      	ldr	r1, [r3, #4]
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	001a      	movs	r2, r3
 8001b9e:	f7ff fb99 	bl	80012d4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6818      	ldr	r0, [r3, #0]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	6819      	ldr	r1, [r3, #0]
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	001a      	movs	r2, r3
 8001bb0:	f7ff fbd4 	bl	800135c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	db00      	blt.n	8001bbe <HAL_ADC_ConfigChannel+0x21e>
 8001bbc:	e0bc      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001bbe:	4b50      	ldr	r3, [pc, #320]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f7ff fb35 	bl	8001230 <LL_ADC_GetCommonPathInternalCh>
 8001bc6:	0003      	movs	r3, r0
 8001bc8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a4d      	ldr	r2, [pc, #308]	@ (8001d04 <HAL_ADC_ConfigChannel+0x364>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d122      	bne.n	8001c1a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	2380      	movs	r3, #128	@ 0x80
 8001bd8:	041b      	lsls	r3, r3, #16
 8001bda:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001bdc:	d11d      	bne.n	8001c1a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	2280      	movs	r2, #128	@ 0x80
 8001be2:	0412      	lsls	r2, r2, #16
 8001be4:	4313      	orrs	r3, r2
 8001be6:	4a46      	ldr	r2, [pc, #280]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001be8:	0019      	movs	r1, r3
 8001bea:	0010      	movs	r0, r2
 8001bec:	f7ff fb0c 	bl	8001208 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001bf0:	4b45      	ldr	r3, [pc, #276]	@ (8001d08 <HAL_ADC_ConfigChannel+0x368>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4945      	ldr	r1, [pc, #276]	@ (8001d0c <HAL_ADC_ConfigChannel+0x36c>)
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f7fe fa82 	bl	8000100 <__udivsi3>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	1c5a      	adds	r2, r3, #1
 8001c00:	0013      	movs	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	189b      	adds	r3, r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001c0a:	e002      	b.n	8001c12 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1f9      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001c18:	e08e      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a3c      	ldr	r2, [pc, #240]	@ (8001d10 <HAL_ADC_ConfigChannel+0x370>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d10e      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	2380      	movs	r3, #128	@ 0x80
 8001c28:	045b      	lsls	r3, r3, #17
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	d109      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	2280      	movs	r2, #128	@ 0x80
 8001c32:	0452      	lsls	r2, r2, #17
 8001c34:	4313      	orrs	r3, r2
 8001c36:	4a32      	ldr	r2, [pc, #200]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001c38:	0019      	movs	r1, r3
 8001c3a:	0010      	movs	r0, r2
 8001c3c:	f7ff fae4 	bl	8001208 <LL_ADC_SetCommonPathInternalCh>
 8001c40:	e07a      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a33      	ldr	r2, [pc, #204]	@ (8001d14 <HAL_ADC_ConfigChannel+0x374>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d000      	beq.n	8001c4e <HAL_ADC_ConfigChannel+0x2ae>
 8001c4c:	e074      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	2380      	movs	r3, #128	@ 0x80
 8001c52:	03db      	lsls	r3, r3, #15
 8001c54:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001c56:	d000      	beq.n	8001c5a <HAL_ADC_ConfigChannel+0x2ba>
 8001c58:	e06e      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	2280      	movs	r2, #128	@ 0x80
 8001c5e:	03d2      	lsls	r2, r2, #15
 8001c60:	4313      	orrs	r3, r2
 8001c62:	4a27      	ldr	r2, [pc, #156]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001c64:	0019      	movs	r1, r3
 8001c66:	0010      	movs	r0, r2
 8001c68:	f7ff face 	bl	8001208 <LL_ADC_SetCommonPathInternalCh>
 8001c6c:	e064      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	691a      	ldr	r2, [r3, #16]
 8001c72:	2380      	movs	r3, #128	@ 0x80
 8001c74:	061b      	lsls	r3, r3, #24
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d004      	beq.n	8001c84 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cfc <HAL_ADC_ConfigChannel+0x35c>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d107      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	0019      	movs	r1, r3
 8001c8e:	0010      	movs	r0, r2
 8001c90:	f7ff fb51 	bl	8001336 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	da4d      	bge.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c9c:	4b18      	ldr	r3, [pc, #96]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	f7ff fac6 	bl	8001230 <LL_ADC_GetCommonPathInternalCh>
 8001ca4:	0003      	movs	r3, r0
 8001ca6:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a15      	ldr	r2, [pc, #84]	@ (8001d04 <HAL_ADC_ConfigChannel+0x364>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d108      	bne.n	8001cc4 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	4a18      	ldr	r2, [pc, #96]	@ (8001d18 <HAL_ADC_ConfigChannel+0x378>)
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	4a11      	ldr	r2, [pc, #68]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001cba:	0019      	movs	r1, r3
 8001cbc:	0010      	movs	r0, r2
 8001cbe:	f7ff faa3 	bl	8001208 <LL_ADC_SetCommonPathInternalCh>
 8001cc2:	e039      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a11      	ldr	r2, [pc, #68]	@ (8001d10 <HAL_ADC_ConfigChannel+0x370>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d108      	bne.n	8001ce0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	4a12      	ldr	r2, [pc, #72]	@ (8001d1c <HAL_ADC_ConfigChannel+0x37c>)
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	4a0a      	ldr	r2, [pc, #40]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	0010      	movs	r0, r2
 8001cda:	f7ff fa95 	bl	8001208 <LL_ADC_SetCommonPathInternalCh>
 8001cde:	e02b      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8001d14 <HAL_ADC_ConfigChannel+0x374>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d126      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	4a0c      	ldr	r2, [pc, #48]	@ (8001d20 <HAL_ADC_ConfigChannel+0x380>)
 8001cee:	4013      	ands	r3, r2
 8001cf0:	4a03      	ldr	r2, [pc, #12]	@ (8001d00 <HAL_ADC_ConfigChannel+0x360>)
 8001cf2:	0019      	movs	r1, r3
 8001cf4:	0010      	movs	r0, r2
 8001cf6:	f7ff fa87 	bl	8001208 <LL_ADC_SetCommonPathInternalCh>
 8001cfa:	e01d      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x398>
 8001cfc:	80000004 	.word	0x80000004
 8001d00:	40012708 	.word	0x40012708
 8001d04:	b0001000 	.word	0xb0001000
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	00030d40 	.word	0x00030d40
 8001d10:	b8004000 	.word	0xb8004000
 8001d14:	b4002000 	.word	0xb4002000
 8001d18:	ff7fffff 	.word	0xff7fffff
 8001d1c:	feffffff 	.word	0xfeffffff
 8001d20:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d28:	2220      	movs	r2, #32
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d30:	2317      	movs	r3, #23
 8001d32:	18fb      	adds	r3, r7, r3
 8001d34:	2201      	movs	r2, #1
 8001d36:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2254      	movs	r2, #84	@ 0x54
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001d40:	2317      	movs	r3, #23
 8001d42:	18fb      	adds	r3, r7, r3
 8001d44:	781b      	ldrb	r3, [r3, #0]
}
 8001d46:	0018      	movs	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	b006      	add	sp, #24
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	46c0      	nop			@ (mov r8, r8)

08001d50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	0018      	movs	r0, r3
 8001d62:	f7ff fb51 	bl	8001408 <LL_ADC_IsEnabled>
 8001d66:	1e03      	subs	r3, r0, #0
 8001d68:	d000      	beq.n	8001d6c <ADC_Enable+0x1c>
 8001d6a:	e069      	b.n	8001e40 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	4a36      	ldr	r2, [pc, #216]	@ (8001e4c <ADC_Enable+0xfc>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	d00d      	beq.n	8001d94 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7c:	2210      	movs	r2, #16
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d88:	2201      	movs	r2, #1
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e056      	b.n	8001e42 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f7ff fb23 	bl	80013e4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e50 <ADC_Enable+0x100>)
 8001da0:	0018      	movs	r0, r3
 8001da2:	f7ff fa45 	bl	8001230 <LL_ADC_GetCommonPathInternalCh>
 8001da6:	0002      	movs	r2, r0
 8001da8:	2380      	movs	r3, #128	@ 0x80
 8001daa:	041b      	lsls	r3, r3, #16
 8001dac:	4013      	ands	r3, r2
 8001dae:	d00f      	beq.n	8001dd0 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001db0:	4b28      	ldr	r3, [pc, #160]	@ (8001e54 <ADC_Enable+0x104>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4928      	ldr	r1, [pc, #160]	@ (8001e58 <ADC_Enable+0x108>)
 8001db6:	0018      	movs	r0, r3
 8001db8:	f7fe f9a2 	bl	8000100 <__udivsi3>
 8001dbc:	0003      	movs	r3, r0
 8001dbe:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001dc0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001dc2:	e002      	b.n	8001dca <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1f9      	bne.n	8001dc4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	7e5b      	ldrb	r3, [r3, #25]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d033      	beq.n	8001e40 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001dd8:	f7ff fa0c 	bl	80011f4 <HAL_GetTick>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001de0:	e027      	b.n	8001e32 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	0018      	movs	r0, r3
 8001de8:	f7ff fb0e 	bl	8001408 <LL_ADC_IsEnabled>
 8001dec:	1e03      	subs	r3, r0, #0
 8001dee:	d104      	bne.n	8001dfa <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	0018      	movs	r0, r3
 8001df6:	f7ff faf5 	bl	80013e4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001dfa:	f7ff f9fb 	bl	80011f4 <HAL_GetTick>
 8001dfe:	0002      	movs	r2, r0
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d914      	bls.n	8001e32 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d00d      	beq.n	8001e32 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	2210      	movs	r2, #16
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e26:	2201      	movs	r2, #1
 8001e28:	431a      	orrs	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e007      	b.n	8001e42 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d1d0      	bne.n	8001de2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	0018      	movs	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	b004      	add	sp, #16
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	46c0      	nop			@ (mov r8, r8)
 8001e4c:	80000017 	.word	0x80000017
 8001e50:	40012708 	.word	0x40012708
 8001e54:	20000000 	.word	0x20000000
 8001e58:	00030d40 	.word	0x00030d40

08001e5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	0002      	movs	r2, r0
 8001e64:	1dfb      	adds	r3, r7, #7
 8001e66:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e68:	1dfb      	adds	r3, r7, #7
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e6e:	d809      	bhi.n	8001e84 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e70:	1dfb      	adds	r3, r7, #7
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	001a      	movs	r2, r3
 8001e76:	231f      	movs	r3, #31
 8001e78:	401a      	ands	r2, r3
 8001e7a:	4b04      	ldr	r3, [pc, #16]	@ (8001e8c <__NVIC_EnableIRQ+0x30>)
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	4091      	lsls	r1, r2
 8001e80:	000a      	movs	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001e84:	46c0      	nop			@ (mov r8, r8)
 8001e86:	46bd      	mov	sp, r7
 8001e88:	b002      	add	sp, #8
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	e000e100 	.word	0xe000e100

08001e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e90:	b590      	push	{r4, r7, lr}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	0002      	movs	r2, r0
 8001e98:	6039      	str	r1, [r7, #0]
 8001e9a:	1dfb      	adds	r3, r7, #7
 8001e9c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e9e:	1dfb      	adds	r3, r7, #7
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ea4:	d828      	bhi.n	8001ef8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ea6:	4a2f      	ldr	r2, [pc, #188]	@ (8001f64 <__NVIC_SetPriority+0xd4>)
 8001ea8:	1dfb      	adds	r3, r7, #7
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	b25b      	sxtb	r3, r3
 8001eae:	089b      	lsrs	r3, r3, #2
 8001eb0:	33c0      	adds	r3, #192	@ 0xc0
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	589b      	ldr	r3, [r3, r2]
 8001eb6:	1dfa      	adds	r2, r7, #7
 8001eb8:	7812      	ldrb	r2, [r2, #0]
 8001eba:	0011      	movs	r1, r2
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	400a      	ands	r2, r1
 8001ec0:	00d2      	lsls	r2, r2, #3
 8001ec2:	21ff      	movs	r1, #255	@ 0xff
 8001ec4:	4091      	lsls	r1, r2
 8001ec6:	000a      	movs	r2, r1
 8001ec8:	43d2      	mvns	r2, r2
 8001eca:	401a      	ands	r2, r3
 8001ecc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	019b      	lsls	r3, r3, #6
 8001ed2:	22ff      	movs	r2, #255	@ 0xff
 8001ed4:	401a      	ands	r2, r3
 8001ed6:	1dfb      	adds	r3, r7, #7
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	0018      	movs	r0, r3
 8001edc:	2303      	movs	r3, #3
 8001ede:	4003      	ands	r3, r0
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ee4:	481f      	ldr	r0, [pc, #124]	@ (8001f64 <__NVIC_SetPriority+0xd4>)
 8001ee6:	1dfb      	adds	r3, r7, #7
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	b25b      	sxtb	r3, r3
 8001eec:	089b      	lsrs	r3, r3, #2
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	33c0      	adds	r3, #192	@ 0xc0
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ef6:	e031      	b.n	8001f5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f68 <__NVIC_SetPriority+0xd8>)
 8001efa:	1dfb      	adds	r3, r7, #7
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	0019      	movs	r1, r3
 8001f00:	230f      	movs	r3, #15
 8001f02:	400b      	ands	r3, r1
 8001f04:	3b08      	subs	r3, #8
 8001f06:	089b      	lsrs	r3, r3, #2
 8001f08:	3306      	adds	r3, #6
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	18d3      	adds	r3, r2, r3
 8001f0e:	3304      	adds	r3, #4
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	1dfa      	adds	r2, r7, #7
 8001f14:	7812      	ldrb	r2, [r2, #0]
 8001f16:	0011      	movs	r1, r2
 8001f18:	2203      	movs	r2, #3
 8001f1a:	400a      	ands	r2, r1
 8001f1c:	00d2      	lsls	r2, r2, #3
 8001f1e:	21ff      	movs	r1, #255	@ 0xff
 8001f20:	4091      	lsls	r1, r2
 8001f22:	000a      	movs	r2, r1
 8001f24:	43d2      	mvns	r2, r2
 8001f26:	401a      	ands	r2, r3
 8001f28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	019b      	lsls	r3, r3, #6
 8001f2e:	22ff      	movs	r2, #255	@ 0xff
 8001f30:	401a      	ands	r2, r3
 8001f32:	1dfb      	adds	r3, r7, #7
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	0018      	movs	r0, r3
 8001f38:	2303      	movs	r3, #3
 8001f3a:	4003      	ands	r3, r0
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f40:	4809      	ldr	r0, [pc, #36]	@ (8001f68 <__NVIC_SetPriority+0xd8>)
 8001f42:	1dfb      	adds	r3, r7, #7
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	001c      	movs	r4, r3
 8001f48:	230f      	movs	r3, #15
 8001f4a:	4023      	ands	r3, r4
 8001f4c:	3b08      	subs	r3, #8
 8001f4e:	089b      	lsrs	r3, r3, #2
 8001f50:	430a      	orrs	r2, r1
 8001f52:	3306      	adds	r3, #6
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	18c3      	adds	r3, r0, r3
 8001f58:	3304      	adds	r3, #4
 8001f5a:	601a      	str	r2, [r3, #0]
}
 8001f5c:	46c0      	nop			@ (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b003      	add	sp, #12
 8001f62:	bd90      	pop	{r4, r7, pc}
 8001f64:	e000e100 	.word	0xe000e100
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	1e5a      	subs	r2, r3, #1
 8001f78:	2380      	movs	r3, #128	@ 0x80
 8001f7a:	045b      	lsls	r3, r3, #17
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d301      	bcc.n	8001f84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f80:	2301      	movs	r3, #1
 8001f82:	e010      	b.n	8001fa6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f84:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <SysTick_Config+0x44>)
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	3a01      	subs	r2, #1
 8001f8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	425b      	negs	r3, r3
 8001f90:	2103      	movs	r1, #3
 8001f92:	0018      	movs	r0, r3
 8001f94:	f7ff ff7c 	bl	8001e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f98:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <SysTick_Config+0x44>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f9e:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <SysTick_Config+0x44>)
 8001fa0:	2207      	movs	r2, #7
 8001fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b002      	add	sp, #8
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	e000e010 	.word	0xe000e010

08001fb4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
 8001fbe:	210f      	movs	r1, #15
 8001fc0:	187b      	adds	r3, r7, r1
 8001fc2:	1c02      	adds	r2, r0, #0
 8001fc4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	187b      	adds	r3, r7, r1
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	0011      	movs	r1, r2
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f7ff ff5d 	bl	8001e90 <__NVIC_SetPriority>
}
 8001fd6:	46c0      	nop			@ (mov r8, r8)
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b004      	add	sp, #16
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b082      	sub	sp, #8
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	0002      	movs	r2, r0
 8001fe6:	1dfb      	adds	r3, r7, #7
 8001fe8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fea:	1dfb      	adds	r3, r7, #7
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	b25b      	sxtb	r3, r3
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	f7ff ff33 	bl	8001e5c <__NVIC_EnableIRQ>
}
 8001ff6:	46c0      	nop			@ (mov r8, r8)
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b002      	add	sp, #8
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	0018      	movs	r0, r3
 800200a:	f7ff ffaf 	bl	8001f6c <SysTick_Config>
 800200e:	0003      	movs	r3, r0
}
 8002010:	0018      	movs	r0, r3
 8002012:	46bd      	mov	sp, r7
 8002014:	b002      	add	sp, #8
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002026:	e147      	b.n	80022b8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2101      	movs	r1, #1
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	4091      	lsls	r1, r2
 8002032:	000a      	movs	r2, r1
 8002034:	4013      	ands	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d100      	bne.n	8002040 <HAL_GPIO_Init+0x28>
 800203e:	e138      	b.n	80022b2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2203      	movs	r2, #3
 8002046:	4013      	ands	r3, r2
 8002048:	2b01      	cmp	r3, #1
 800204a:	d005      	beq.n	8002058 <HAL_GPIO_Init+0x40>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	2203      	movs	r2, #3
 8002052:	4013      	ands	r3, r2
 8002054:	2b02      	cmp	r3, #2
 8002056:	d130      	bne.n	80020ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	2203      	movs	r2, #3
 8002064:	409a      	lsls	r2, r3
 8002066:	0013      	movs	r3, r2
 8002068:	43da      	mvns	r2, r3
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	68da      	ldr	r2, [r3, #12]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	409a      	lsls	r2, r3
 800207a:	0013      	movs	r3, r2
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	4313      	orrs	r3, r2
 8002080:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800208e:	2201      	movs	r2, #1
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	409a      	lsls	r2, r3
 8002094:	0013      	movs	r3, r2
 8002096:	43da      	mvns	r2, r3
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4013      	ands	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	091b      	lsrs	r3, r3, #4
 80020a4:	2201      	movs	r2, #1
 80020a6:	401a      	ands	r2, r3
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	409a      	lsls	r2, r3
 80020ac:	0013      	movs	r3, r2
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	2203      	movs	r2, #3
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d017      	beq.n	80020f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	2203      	movs	r2, #3
 80020d2:	409a      	lsls	r2, r3
 80020d4:	0013      	movs	r3, r2
 80020d6:	43da      	mvns	r2, r3
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4013      	ands	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	409a      	lsls	r2, r3
 80020e8:	0013      	movs	r3, r2
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2203      	movs	r2, #3
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d123      	bne.n	800214a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	08da      	lsrs	r2, r3, #3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3208      	adds	r2, #8
 800210a:	0092      	lsls	r2, r2, #2
 800210c:	58d3      	ldr	r3, [r2, r3]
 800210e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	2207      	movs	r2, #7
 8002114:	4013      	ands	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	220f      	movs	r2, #15
 800211a:	409a      	lsls	r2, r3
 800211c:	0013      	movs	r3, r2
 800211e:	43da      	mvns	r2, r3
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	4013      	ands	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	691a      	ldr	r2, [r3, #16]
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	2107      	movs	r1, #7
 800212e:	400b      	ands	r3, r1
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	409a      	lsls	r2, r3
 8002134:	0013      	movs	r3, r2
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	08da      	lsrs	r2, r3, #3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3208      	adds	r2, #8
 8002144:	0092      	lsls	r2, r2, #2
 8002146:	6939      	ldr	r1, [r7, #16]
 8002148:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	2203      	movs	r2, #3
 8002156:	409a      	lsls	r2, r3
 8002158:	0013      	movs	r3, r2
 800215a:	43da      	mvns	r2, r3
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	4013      	ands	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2203      	movs	r2, #3
 8002168:	401a      	ands	r2, r3
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	409a      	lsls	r2, r3
 8002170:	0013      	movs	r3, r2
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4313      	orrs	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	23c0      	movs	r3, #192	@ 0xc0
 8002184:	029b      	lsls	r3, r3, #10
 8002186:	4013      	ands	r3, r2
 8002188:	d100      	bne.n	800218c <HAL_GPIO_Init+0x174>
 800218a:	e092      	b.n	80022b2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800218c:	4a50      	ldr	r2, [pc, #320]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	089b      	lsrs	r3, r3, #2
 8002192:	3318      	adds	r3, #24
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	589b      	ldr	r3, [r3, r2]
 8002198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2203      	movs	r2, #3
 800219e:	4013      	ands	r3, r2
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	220f      	movs	r2, #15
 80021a4:	409a      	lsls	r2, r3
 80021a6:	0013      	movs	r3, r2
 80021a8:	43da      	mvns	r2, r3
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	23a0      	movs	r3, #160	@ 0xa0
 80021b4:	05db      	lsls	r3, r3, #23
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d013      	beq.n	80021e2 <HAL_GPIO_Init+0x1ca>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a45      	ldr	r2, [pc, #276]	@ (80022d4 <HAL_GPIO_Init+0x2bc>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d00d      	beq.n	80021de <HAL_GPIO_Init+0x1c6>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a44      	ldr	r2, [pc, #272]	@ (80022d8 <HAL_GPIO_Init+0x2c0>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d007      	beq.n	80021da <HAL_GPIO_Init+0x1c2>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a43      	ldr	r2, [pc, #268]	@ (80022dc <HAL_GPIO_Init+0x2c4>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d101      	bne.n	80021d6 <HAL_GPIO_Init+0x1be>
 80021d2:	2303      	movs	r3, #3
 80021d4:	e006      	b.n	80021e4 <HAL_GPIO_Init+0x1cc>
 80021d6:	2305      	movs	r3, #5
 80021d8:	e004      	b.n	80021e4 <HAL_GPIO_Init+0x1cc>
 80021da:	2302      	movs	r3, #2
 80021dc:	e002      	b.n	80021e4 <HAL_GPIO_Init+0x1cc>
 80021de:	2301      	movs	r3, #1
 80021e0:	e000      	b.n	80021e4 <HAL_GPIO_Init+0x1cc>
 80021e2:	2300      	movs	r3, #0
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	2103      	movs	r1, #3
 80021e8:	400a      	ands	r2, r1
 80021ea:	00d2      	lsls	r2, r2, #3
 80021ec:	4093      	lsls	r3, r2
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80021f4:	4936      	ldr	r1, [pc, #216]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	089b      	lsrs	r3, r3, #2
 80021fa:	3318      	adds	r3, #24
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002202:	4b33      	ldr	r3, [pc, #204]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	43da      	mvns	r2, r3
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	4013      	ands	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685a      	ldr	r2, [r3, #4]
 8002216:	2380      	movs	r3, #128	@ 0x80
 8002218:	035b      	lsls	r3, r3, #13
 800221a:	4013      	ands	r3, r2
 800221c:	d003      	beq.n	8002226 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	4313      	orrs	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002226:	4b2a      	ldr	r3, [pc, #168]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800222c:	4b28      	ldr	r3, [pc, #160]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	43da      	mvns	r2, r3
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	2380      	movs	r3, #128	@ 0x80
 8002242:	039b      	lsls	r3, r3, #14
 8002244:	4013      	ands	r3, r2
 8002246:	d003      	beq.n	8002250 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002250:	4b1f      	ldr	r3, [pc, #124]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002256:	4a1e      	ldr	r2, [pc, #120]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 8002258:	2384      	movs	r3, #132	@ 0x84
 800225a:	58d3      	ldr	r3, [r2, r3]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43da      	mvns	r2, r3
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	2380      	movs	r3, #128	@ 0x80
 800226e:	029b      	lsls	r3, r3, #10
 8002270:	4013      	ands	r3, r2
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800227c:	4914      	ldr	r1, [pc, #80]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 800227e:	2284      	movs	r2, #132	@ 0x84
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002284:	4a12      	ldr	r2, [pc, #72]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 8002286:	2380      	movs	r3, #128	@ 0x80
 8002288:	58d3      	ldr	r3, [r2, r3]
 800228a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	43da      	mvns	r2, r3
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	4013      	ands	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	2380      	movs	r3, #128	@ 0x80
 800229c:	025b      	lsls	r3, r3, #9
 800229e:	4013      	ands	r3, r2
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022aa:	4909      	ldr	r1, [pc, #36]	@ (80022d0 <HAL_GPIO_Init+0x2b8>)
 80022ac:	2280      	movs	r2, #128	@ 0x80
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	3301      	adds	r3, #1
 80022b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	40da      	lsrs	r2, r3
 80022c0:	1e13      	subs	r3, r2, #0
 80022c2:	d000      	beq.n	80022c6 <HAL_GPIO_Init+0x2ae>
 80022c4:	e6b0      	b.n	8002028 <HAL_GPIO_Init+0x10>
  }
}
 80022c6:	46c0      	nop			@ (mov r8, r8)
 80022c8:	46c0      	nop			@ (mov r8, r8)
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b006      	add	sp, #24
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021800 	.word	0x40021800
 80022d4:	50000400 	.word	0x50000400
 80022d8:	50000800 	.word	0x50000800
 80022dc:	50000c00 	.word	0x50000c00

080022e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	000a      	movs	r2, r1
 80022ea:	1cbb      	adds	r3, r7, #2
 80022ec:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	1cba      	adds	r2, r7, #2
 80022f4:	8812      	ldrh	r2, [r2, #0]
 80022f6:	4013      	ands	r3, r2
 80022f8:	d004      	beq.n	8002304 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80022fa:	230f      	movs	r3, #15
 80022fc:	18fb      	adds	r3, r7, r3
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
 8002302:	e003      	b.n	800230c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002304:	230f      	movs	r3, #15
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2200      	movs	r2, #0
 800230a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800230c:	230f      	movs	r3, #15
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	781b      	ldrb	r3, [r3, #0]
}
 8002312:	0018      	movs	r0, r3
 8002314:	46bd      	mov	sp, r7
 8002316:	b004      	add	sp, #16
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
 8002322:	0008      	movs	r0, r1
 8002324:	0011      	movs	r1, r2
 8002326:	1cbb      	adds	r3, r7, #2
 8002328:	1c02      	adds	r2, r0, #0
 800232a:	801a      	strh	r2, [r3, #0]
 800232c:	1c7b      	adds	r3, r7, #1
 800232e:	1c0a      	adds	r2, r1, #0
 8002330:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002332:	1c7b      	adds	r3, r7, #1
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d004      	beq.n	8002344 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800233a:	1cbb      	adds	r3, r7, #2
 800233c:	881a      	ldrh	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002342:	e003      	b.n	800234c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002344:	1cbb      	adds	r3, r7, #2
 8002346:	881a      	ldrh	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800234c:	46c0      	nop			@ (mov r8, r8)
 800234e:	46bd      	mov	sp, r7
 8002350:	b002      	add	sp, #8
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	0002      	movs	r2, r0
 800235c:	1dbb      	adds	r3, r7, #6
 800235e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002360:	4b10      	ldr	r3, [pc, #64]	@ (80023a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	1dba      	adds	r2, r7, #6
 8002366:	8812      	ldrh	r2, [r2, #0]
 8002368:	4013      	ands	r3, r2
 800236a:	d008      	beq.n	800237e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800236c:	4b0d      	ldr	r3, [pc, #52]	@ (80023a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800236e:	1dba      	adds	r2, r7, #6
 8002370:	8812      	ldrh	r2, [r2, #0]
 8002372:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002374:	1dbb      	adds	r3, r7, #6
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	0018      	movs	r0, r3
 800237a:	f000 f815 	bl	80023a8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800237e:	4b09      	ldr	r3, [pc, #36]	@ (80023a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	1dba      	adds	r2, r7, #6
 8002384:	8812      	ldrh	r2, [r2, #0]
 8002386:	4013      	ands	r3, r2
 8002388:	d008      	beq.n	800239c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800238a:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800238c:	1dba      	adds	r2, r7, #6
 800238e:	8812      	ldrh	r2, [r2, #0]
 8002390:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002392:	1dbb      	adds	r3, r7, #6
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	0018      	movs	r0, r3
 8002398:	f000 f810 	bl	80023bc <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800239c:	46c0      	nop			@ (mov r8, r8)
 800239e:	46bd      	mov	sp, r7
 80023a0:	b002      	add	sp, #8
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40021800 	.word	0x40021800

080023a8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	0002      	movs	r2, r0
 80023b0:	1dbb      	adds	r3, r7, #6
 80023b2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80023b4:	46c0      	nop			@ (mov r8, r8)
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b002      	add	sp, #8
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	0002      	movs	r2, r0
 80023c4:	1dbb      	adds	r3, r7, #6
 80023c6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80023c8:	46c0      	nop			@ (mov r8, r8)
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b002      	add	sp, #8
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <HAL_PWR_EnterSLEEPMode>:
  * @note   When WFI entry is used, tick interrupt have to be disabled if not
  *         desired as the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	000a      	movs	r2, r1
 80023da:	1cfb      	adds	r3, r7, #3
 80023dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator != PWR_MAINREGULATOR_ON)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if ((PWR->SR2 & PWR_SR2_REGLPF) == 0x00u)
 80023e4:	4b13      	ldr	r3, [pc, #76]	@ (8002434 <HAL_PWR_EnterSLEEPMode+0x64>)
 80023e6:	695a      	ldr	r2, [r3, #20]
 80023e8:	2380      	movs	r3, #128	@ 0x80
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4013      	ands	r3, r2
 80023ee:	d10c      	bne.n	800240a <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 80023f0:	f000 f864 	bl	80024bc <HAL_PWREx_EnableLowPowerRunMode>
 80023f4:	e009      	b.n	800240a <HAL_PWR_EnterSLEEPMode+0x3a>
    }
  }
  else
  {
    /* If in low-power run mode at this point, exit it */
    if ((PWR->SR2 & PWR_SR2_REGLPF) != 0x00u)
 80023f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002434 <HAL_PWR_EnterSLEEPMode+0x64>)
 80023f8:	695a      	ldr	r2, [r3, #20]
 80023fa:	2380      	movs	r3, #128	@ 0x80
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4013      	ands	r3, r2
 8002400:	d003      	beq.n	800240a <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8002402:	f000 f869 	bl	80024d8 <HAL_PWREx_DisableLowPowerRunMode>
 8002406:	1e03      	subs	r3, r0, #0
 8002408:	d10f      	bne.n	800242a <HAL_PWR_EnterSLEEPMode+0x5a>
      }
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800240a:	4b0b      	ldr	r3, [pc, #44]	@ (8002438 <HAL_PWR_EnterSLEEPMode+0x68>)
 800240c:	691a      	ldr	r2, [r3, #16]
 800240e:	4b0a      	ldr	r3, [pc, #40]	@ (8002438 <HAL_PWR_EnterSLEEPMode+0x68>)
 8002410:	2104      	movs	r1, #4
 8002412:	438a      	bics	r2, r1
 8002414:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002416:	1cfb      	adds	r3, r7, #3
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d101      	bne.n	8002422 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800241e:	bf30      	wfi
 8002420:	e004      	b.n	800242c <HAL_PWR_EnterSLEEPMode+0x5c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002422:	bf40      	sev
    __WFE();
 8002424:	bf20      	wfe
    __WFE();
 8002426:	bf20      	wfe
 8002428:	e000      	b.n	800242c <HAL_PWR_EnterSLEEPMode+0x5c>
        return ;
 800242a:	46c0      	nop			@ (mov r8, r8)
  }
}
 800242c:	46bd      	mov	sp, r7
 800242e:	b002      	add	sp, #8
 8002430:	bd80      	pop	{r7, pc}
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	40007000 	.word	0x40007000
 8002438:	e000ed00 	.word	0xe000ed00

0800243c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002444:	4b19      	ldr	r3, [pc, #100]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a19      	ldr	r2, [pc, #100]	@ (80024b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800244a:	4013      	ands	r3, r2
 800244c:	0019      	movs	r1, r3
 800244e:	4b17      	ldr	r3, [pc, #92]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	430a      	orrs	r2, r1
 8002454:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	2380      	movs	r3, #128	@ 0x80
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	429a      	cmp	r2, r3
 800245e:	d11f      	bne.n	80024a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002460:	4b14      	ldr	r3, [pc, #80]	@ (80024b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	0013      	movs	r3, r2
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	189b      	adds	r3, r3, r2
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	4912      	ldr	r1, [pc, #72]	@ (80024b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800246e:	0018      	movs	r0, r3
 8002470:	f7fd fe46 	bl	8000100 <__udivsi3>
 8002474:	0003      	movs	r3, r0
 8002476:	3301      	adds	r3, #1
 8002478:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800247a:	e008      	b.n	800248e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	3b01      	subs	r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	e001      	b.n	800248e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e009      	b.n	80024a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002490:	695a      	ldr	r2, [r3, #20]
 8002492:	2380      	movs	r3, #128	@ 0x80
 8002494:	00db      	lsls	r3, r3, #3
 8002496:	401a      	ands	r2, r3
 8002498:	2380      	movs	r3, #128	@ 0x80
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	429a      	cmp	r2, r3
 800249e:	d0ed      	beq.n	800247c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	0018      	movs	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	b004      	add	sp, #16
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	46c0      	nop			@ (mov r8, r8)
 80024ac:	40007000 	.word	0x40007000
 80024b0:	fffff9ff 	.word	0xfffff9ff
 80024b4:	20000000 	.word	0x20000000
 80024b8:	000f4240 	.word	0x000f4240

080024bc <HAL_PWREx_EnableLowPowerRunMode>:
  *        low power run mode
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80024c0:	4b04      	ldr	r3, [pc, #16]	@ (80024d4 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b03      	ldr	r3, [pc, #12]	@ (80024d4 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80024c6:	2180      	movs	r1, #128	@ 0x80
 80024c8:	01c9      	lsls	r1, r1, #7
 80024ca:	430a      	orrs	r2, r1
 80024cc:	601a      	str	r2, [r3, #0]
}
 80024ce:	46c0      	nop			@ (mov r8, r8)
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40007000 	.word	0x40007000

080024d8 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index = ((PWR_REGLPF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <HAL_PWREx_DisableLowPowerRunMode+0x5c>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	0013      	movs	r3, r2
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	189b      	adds	r3, r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4913      	ldr	r1, [pc, #76]	@ (8002538 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7fd fe07 	bl	8000100 <__udivsi3>
 80024f2:	0003      	movs	r3, r0
 80024f4:	3301      	adds	r3, #1
 80024f6:	607b      	str	r3, [r7, #4]

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80024f8:	4b10      	ldr	r3, [pc, #64]	@ (800253c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b0f      	ldr	r3, [pc, #60]	@ (800253c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80024fe:	4910      	ldr	r1, [pc, #64]	@ (8002540 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8002500:	400a      	ands	r2, r1
 8002502:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8002504:	e008      	b.n	8002518 <HAL_PWREx_DisableLowPowerRunMode+0x40>
  {
    if (wait_loop_index != 0U)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
    {
      wait_loop_index--;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	3b01      	subs	r3, #1
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	e001      	b.n	8002518 <HAL_PWREx_DisableLowPowerRunMode+0x40>
    }
    else
    {
      return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e009      	b.n	800252c <HAL_PWREx_DisableLowPowerRunMode+0x54>
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8002518:	4b08      	ldr	r3, [pc, #32]	@ (800253c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800251a:	695a      	ldr	r2, [r3, #20]
 800251c:	2380      	movs	r3, #128	@ 0x80
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	401a      	ands	r2, r3
 8002522:	2380      	movs	r3, #128	@ 0x80
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	429a      	cmp	r2, r3
 8002528:	d0ed      	beq.n	8002506 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
    }
  }

  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	0018      	movs	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	b002      	add	sp, #8
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20000000 	.word	0x20000000
 8002538:	000f4240 	.word	0x000f4240
 800253c:	40007000 	.word	0x40007000
 8002540:	ffffbfff 	.word	0xffffbfff

08002544 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b088      	sub	sp, #32
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e2f3      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2201      	movs	r2, #1
 800255c:	4013      	ands	r3, r2
 800255e:	d100      	bne.n	8002562 <HAL_RCC_OscConfig+0x1e>
 8002560:	e07c      	b.n	800265c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002562:	4bc3      	ldr	r3, [pc, #780]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2238      	movs	r2, #56	@ 0x38
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800256c:	4bc0      	ldr	r3, [pc, #768]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2203      	movs	r2, #3
 8002572:	4013      	ands	r3, r2
 8002574:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	2b10      	cmp	r3, #16
 800257a:	d102      	bne.n	8002582 <HAL_RCC_OscConfig+0x3e>
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	2b03      	cmp	r3, #3
 8002580:	d002      	beq.n	8002588 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2b08      	cmp	r3, #8
 8002586:	d10b      	bne.n	80025a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002588:	4bb9      	ldr	r3, [pc, #740]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	2380      	movs	r3, #128	@ 0x80
 800258e:	029b      	lsls	r3, r3, #10
 8002590:	4013      	ands	r3, r2
 8002592:	d062      	beq.n	800265a <HAL_RCC_OscConfig+0x116>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d15e      	bne.n	800265a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e2ce      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	2380      	movs	r3, #128	@ 0x80
 80025a6:	025b      	lsls	r3, r3, #9
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d107      	bne.n	80025bc <HAL_RCC_OscConfig+0x78>
 80025ac:	4bb0      	ldr	r3, [pc, #704]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	4baf      	ldr	r3, [pc, #700]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025b2:	2180      	movs	r1, #128	@ 0x80
 80025b4:	0249      	lsls	r1, r1, #9
 80025b6:	430a      	orrs	r2, r1
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	e020      	b.n	80025fe <HAL_RCC_OscConfig+0xba>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	23a0      	movs	r3, #160	@ 0xa0
 80025c2:	02db      	lsls	r3, r3, #11
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d10e      	bne.n	80025e6 <HAL_RCC_OscConfig+0xa2>
 80025c8:	4ba9      	ldr	r3, [pc, #676]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	4ba8      	ldr	r3, [pc, #672]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025ce:	2180      	movs	r1, #128	@ 0x80
 80025d0:	02c9      	lsls	r1, r1, #11
 80025d2:	430a      	orrs	r2, r1
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	4ba6      	ldr	r3, [pc, #664]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	4ba5      	ldr	r3, [pc, #660]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025dc:	2180      	movs	r1, #128	@ 0x80
 80025de:	0249      	lsls	r1, r1, #9
 80025e0:	430a      	orrs	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	e00b      	b.n	80025fe <HAL_RCC_OscConfig+0xba>
 80025e6:	4ba2      	ldr	r3, [pc, #648]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	4ba1      	ldr	r3, [pc, #644]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025ec:	49a1      	ldr	r1, [pc, #644]	@ (8002874 <HAL_RCC_OscConfig+0x330>)
 80025ee:	400a      	ands	r2, r1
 80025f0:	601a      	str	r2, [r3, #0]
 80025f2:	4b9f      	ldr	r3, [pc, #636]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	4b9e      	ldr	r3, [pc, #632]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80025f8:	499f      	ldr	r1, [pc, #636]	@ (8002878 <HAL_RCC_OscConfig+0x334>)
 80025fa:	400a      	ands	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d014      	beq.n	8002630 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002606:	f7fe fdf5 	bl	80011f4 <HAL_GetTick>
 800260a:	0003      	movs	r3, r0
 800260c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002610:	f7fe fdf0 	bl	80011f4 <HAL_GetTick>
 8002614:	0002      	movs	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b64      	cmp	r3, #100	@ 0x64
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e28d      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002622:	4b93      	ldr	r3, [pc, #588]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	2380      	movs	r3, #128	@ 0x80
 8002628:	029b      	lsls	r3, r3, #10
 800262a:	4013      	ands	r3, r2
 800262c:	d0f0      	beq.n	8002610 <HAL_RCC_OscConfig+0xcc>
 800262e:	e015      	b.n	800265c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002630:	f7fe fde0 	bl	80011f4 <HAL_GetTick>
 8002634:	0003      	movs	r3, r0
 8002636:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800263a:	f7fe fddb 	bl	80011f4 <HAL_GetTick>
 800263e:	0002      	movs	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b64      	cmp	r3, #100	@ 0x64
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e278      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800264c:	4b88      	ldr	r3, [pc, #544]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	2380      	movs	r3, #128	@ 0x80
 8002652:	029b      	lsls	r3, r3, #10
 8002654:	4013      	ands	r3, r2
 8002656:	d1f0      	bne.n	800263a <HAL_RCC_OscConfig+0xf6>
 8002658:	e000      	b.n	800265c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800265a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2202      	movs	r2, #2
 8002662:	4013      	ands	r3, r2
 8002664:	d100      	bne.n	8002668 <HAL_RCC_OscConfig+0x124>
 8002666:	e099      	b.n	800279c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002668:	4b81      	ldr	r3, [pc, #516]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	2238      	movs	r2, #56	@ 0x38
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002672:	4b7f      	ldr	r3, [pc, #508]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	2203      	movs	r2, #3
 8002678:	4013      	ands	r3, r2
 800267a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	2b10      	cmp	r3, #16
 8002680:	d102      	bne.n	8002688 <HAL_RCC_OscConfig+0x144>
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2b02      	cmp	r3, #2
 8002686:	d002      	beq.n	800268e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d135      	bne.n	80026fa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800268e:	4b78      	ldr	r3, [pc, #480]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	2380      	movs	r3, #128	@ 0x80
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	4013      	ands	r3, r2
 8002698:	d005      	beq.n	80026a6 <HAL_RCC_OscConfig+0x162>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e24b      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a6:	4b72      	ldr	r3, [pc, #456]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	4a74      	ldr	r2, [pc, #464]	@ (800287c <HAL_RCC_OscConfig+0x338>)
 80026ac:	4013      	ands	r3, r2
 80026ae:	0019      	movs	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	695b      	ldr	r3, [r3, #20]
 80026b4:	021a      	lsls	r2, r3, #8
 80026b6:	4b6e      	ldr	r3, [pc, #440]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80026b8:	430a      	orrs	r2, r1
 80026ba:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d112      	bne.n	80026e8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80026c2:	4b6b      	ldr	r3, [pc, #428]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a6e      	ldr	r2, [pc, #440]	@ (8002880 <HAL_RCC_OscConfig+0x33c>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	0019      	movs	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691a      	ldr	r2, [r3, #16]
 80026d0:	4b67      	ldr	r3, [pc, #412]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80026d2:	430a      	orrs	r2, r1
 80026d4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80026d6:	4b66      	ldr	r3, [pc, #408]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	0adb      	lsrs	r3, r3, #11
 80026dc:	2207      	movs	r2, #7
 80026de:	4013      	ands	r3, r2
 80026e0:	4a68      	ldr	r2, [pc, #416]	@ (8002884 <HAL_RCC_OscConfig+0x340>)
 80026e2:	40da      	lsrs	r2, r3
 80026e4:	4b68      	ldr	r3, [pc, #416]	@ (8002888 <HAL_RCC_OscConfig+0x344>)
 80026e6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026e8:	4b68      	ldr	r3, [pc, #416]	@ (800288c <HAL_RCC_OscConfig+0x348>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	0018      	movs	r0, r3
 80026ee:	f7fe fd25 	bl	800113c <HAL_InitTick>
 80026f2:	1e03      	subs	r3, r0, #0
 80026f4:	d051      	beq.n	800279a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e221      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d030      	beq.n	8002764 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002702:	4b5b      	ldr	r3, [pc, #364]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a5e      	ldr	r2, [pc, #376]	@ (8002880 <HAL_RCC_OscConfig+0x33c>)
 8002708:	4013      	ands	r3, r2
 800270a:	0019      	movs	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	691a      	ldr	r2, [r3, #16]
 8002710:	4b57      	ldr	r3, [pc, #348]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002712:	430a      	orrs	r2, r1
 8002714:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002716:	4b56      	ldr	r3, [pc, #344]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4b55      	ldr	r3, [pc, #340]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800271c:	2180      	movs	r1, #128	@ 0x80
 800271e:	0049      	lsls	r1, r1, #1
 8002720:	430a      	orrs	r2, r1
 8002722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002724:	f7fe fd66 	bl	80011f4 <HAL_GetTick>
 8002728:	0003      	movs	r3, r0
 800272a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800272e:	f7fe fd61 	bl	80011f4 <HAL_GetTick>
 8002732:	0002      	movs	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e1fe      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002740:	4b4b      	ldr	r3, [pc, #300]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	2380      	movs	r3, #128	@ 0x80
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	4013      	ands	r3, r2
 800274a:	d0f0      	beq.n	800272e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800274c:	4b48      	ldr	r3, [pc, #288]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4a4a      	ldr	r2, [pc, #296]	@ (800287c <HAL_RCC_OscConfig+0x338>)
 8002752:	4013      	ands	r3, r2
 8002754:	0019      	movs	r1, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	021a      	lsls	r2, r3, #8
 800275c:	4b44      	ldr	r3, [pc, #272]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800275e:	430a      	orrs	r2, r1
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	e01b      	b.n	800279c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002764:	4b42      	ldr	r3, [pc, #264]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b41      	ldr	r3, [pc, #260]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800276a:	4949      	ldr	r1, [pc, #292]	@ (8002890 <HAL_RCC_OscConfig+0x34c>)
 800276c:	400a      	ands	r2, r1
 800276e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002770:	f7fe fd40 	bl	80011f4 <HAL_GetTick>
 8002774:	0003      	movs	r3, r0
 8002776:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800277a:	f7fe fd3b 	bl	80011f4 <HAL_GetTick>
 800277e:	0002      	movs	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e1d8      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800278c:	4b38      	ldr	r3, [pc, #224]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	2380      	movs	r3, #128	@ 0x80
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	4013      	ands	r3, r2
 8002796:	d1f0      	bne.n	800277a <HAL_RCC_OscConfig+0x236>
 8002798:	e000      	b.n	800279c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800279a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2208      	movs	r2, #8
 80027a2:	4013      	ands	r3, r2
 80027a4:	d047      	beq.n	8002836 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80027a6:	4b32      	ldr	r3, [pc, #200]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2238      	movs	r2, #56	@ 0x38
 80027ac:	4013      	ands	r3, r2
 80027ae:	2b18      	cmp	r3, #24
 80027b0:	d10a      	bne.n	80027c8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80027b2:	4b2f      	ldr	r3, [pc, #188]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80027b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027b6:	2202      	movs	r2, #2
 80027b8:	4013      	ands	r3, r2
 80027ba:	d03c      	beq.n	8002836 <HAL_RCC_OscConfig+0x2f2>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d138      	bne.n	8002836 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e1ba      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d019      	beq.n	8002804 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80027d0:	4b27      	ldr	r3, [pc, #156]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80027d2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027d4:	4b26      	ldr	r3, [pc, #152]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80027d6:	2101      	movs	r1, #1
 80027d8:	430a      	orrs	r2, r1
 80027da:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027dc:	f7fe fd0a 	bl	80011f4 <HAL_GetTick>
 80027e0:	0003      	movs	r3, r0
 80027e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027e4:	e008      	b.n	80027f8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027e6:	f7fe fd05 	bl	80011f4 <HAL_GetTick>
 80027ea:	0002      	movs	r2, r0
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d901      	bls.n	80027f8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80027f4:	2303      	movs	r3, #3
 80027f6:	e1a2      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 80027fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027fc:	2202      	movs	r2, #2
 80027fe:	4013      	ands	r3, r2
 8002800:	d0f1      	beq.n	80027e6 <HAL_RCC_OscConfig+0x2a2>
 8002802:	e018      	b.n	8002836 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002804:	4b1a      	ldr	r3, [pc, #104]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002806:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002808:	4b19      	ldr	r3, [pc, #100]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800280a:	2101      	movs	r1, #1
 800280c:	438a      	bics	r2, r1
 800280e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002810:	f7fe fcf0 	bl	80011f4 <HAL_GetTick>
 8002814:	0003      	movs	r3, r0
 8002816:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800281a:	f7fe fceb 	bl	80011f4 <HAL_GetTick>
 800281e:	0002      	movs	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e188      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800282c:	4b10      	ldr	r3, [pc, #64]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800282e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002830:	2202      	movs	r2, #2
 8002832:	4013      	ands	r3, r2
 8002834:	d1f1      	bne.n	800281a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2204      	movs	r2, #4
 800283c:	4013      	ands	r3, r2
 800283e:	d100      	bne.n	8002842 <HAL_RCC_OscConfig+0x2fe>
 8002840:	e0c6      	b.n	80029d0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002842:	231f      	movs	r3, #31
 8002844:	18fb      	adds	r3, r7, r3
 8002846:	2200      	movs	r2, #0
 8002848:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800284a:	4b09      	ldr	r3, [pc, #36]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2238      	movs	r2, #56	@ 0x38
 8002850:	4013      	ands	r3, r2
 8002852:	2b20      	cmp	r3, #32
 8002854:	d11e      	bne.n	8002894 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002856:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <HAL_RCC_OscConfig+0x32c>)
 8002858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285a:	2202      	movs	r2, #2
 800285c:	4013      	ands	r3, r2
 800285e:	d100      	bne.n	8002862 <HAL_RCC_OscConfig+0x31e>
 8002860:	e0b6      	b.n	80029d0 <HAL_RCC_OscConfig+0x48c>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d000      	beq.n	800286c <HAL_RCC_OscConfig+0x328>
 800286a:	e0b1      	b.n	80029d0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e166      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
 8002870:	40021000 	.word	0x40021000
 8002874:	fffeffff 	.word	0xfffeffff
 8002878:	fffbffff 	.word	0xfffbffff
 800287c:	ffff80ff 	.word	0xffff80ff
 8002880:	ffffc7ff 	.word	0xffffc7ff
 8002884:	00f42400 	.word	0x00f42400
 8002888:	20000000 	.word	0x20000000
 800288c:	20000004 	.word	0x20000004
 8002890:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002894:	4bac      	ldr	r3, [pc, #688]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002896:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002898:	2380      	movs	r3, #128	@ 0x80
 800289a:	055b      	lsls	r3, r3, #21
 800289c:	4013      	ands	r3, r2
 800289e:	d101      	bne.n	80028a4 <HAL_RCC_OscConfig+0x360>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e000      	b.n	80028a6 <HAL_RCC_OscConfig+0x362>
 80028a4:	2300      	movs	r3, #0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d011      	beq.n	80028ce <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80028aa:	4ba7      	ldr	r3, [pc, #668]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80028ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028ae:	4ba6      	ldr	r3, [pc, #664]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80028b0:	2180      	movs	r1, #128	@ 0x80
 80028b2:	0549      	lsls	r1, r1, #21
 80028b4:	430a      	orrs	r2, r1
 80028b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80028b8:	4ba3      	ldr	r3, [pc, #652]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80028ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028bc:	2380      	movs	r3, #128	@ 0x80
 80028be:	055b      	lsls	r3, r3, #21
 80028c0:	4013      	ands	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80028c6:	231f      	movs	r3, #31
 80028c8:	18fb      	adds	r3, r7, r3
 80028ca:	2201      	movs	r2, #1
 80028cc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ce:	4b9f      	ldr	r3, [pc, #636]	@ (8002b4c <HAL_RCC_OscConfig+0x608>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	2380      	movs	r3, #128	@ 0x80
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	4013      	ands	r3, r2
 80028d8:	d11a      	bne.n	8002910 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028da:	4b9c      	ldr	r3, [pc, #624]	@ (8002b4c <HAL_RCC_OscConfig+0x608>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	4b9b      	ldr	r3, [pc, #620]	@ (8002b4c <HAL_RCC_OscConfig+0x608>)
 80028e0:	2180      	movs	r1, #128	@ 0x80
 80028e2:	0049      	lsls	r1, r1, #1
 80028e4:	430a      	orrs	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80028e8:	f7fe fc84 	bl	80011f4 <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028f0:	e008      	b.n	8002904 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028f2:	f7fe fc7f 	bl	80011f4 <HAL_GetTick>
 80028f6:	0002      	movs	r2, r0
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e11c      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002904:	4b91      	ldr	r3, [pc, #580]	@ (8002b4c <HAL_RCC_OscConfig+0x608>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	2380      	movs	r3, #128	@ 0x80
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4013      	ands	r3, r2
 800290e:	d0f0      	beq.n	80028f2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d106      	bne.n	8002926 <HAL_RCC_OscConfig+0x3e2>
 8002918:	4b8b      	ldr	r3, [pc, #556]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 800291a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800291c:	4b8a      	ldr	r3, [pc, #552]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 800291e:	2101      	movs	r1, #1
 8002920:	430a      	orrs	r2, r1
 8002922:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002924:	e01c      	b.n	8002960 <HAL_RCC_OscConfig+0x41c>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	2b05      	cmp	r3, #5
 800292c:	d10c      	bne.n	8002948 <HAL_RCC_OscConfig+0x404>
 800292e:	4b86      	ldr	r3, [pc, #536]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002930:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002932:	4b85      	ldr	r3, [pc, #532]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002934:	2104      	movs	r1, #4
 8002936:	430a      	orrs	r2, r1
 8002938:	65da      	str	r2, [r3, #92]	@ 0x5c
 800293a:	4b83      	ldr	r3, [pc, #524]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 800293c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800293e:	4b82      	ldr	r3, [pc, #520]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002940:	2101      	movs	r1, #1
 8002942:	430a      	orrs	r2, r1
 8002944:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002946:	e00b      	b.n	8002960 <HAL_RCC_OscConfig+0x41c>
 8002948:	4b7f      	ldr	r3, [pc, #508]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 800294a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800294c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 800294e:	2101      	movs	r1, #1
 8002950:	438a      	bics	r2, r1
 8002952:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002954:	4b7c      	ldr	r3, [pc, #496]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002956:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002958:	4b7b      	ldr	r3, [pc, #492]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 800295a:	2104      	movs	r1, #4
 800295c:	438a      	bics	r2, r1
 800295e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d014      	beq.n	8002992 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002968:	f7fe fc44 	bl	80011f4 <HAL_GetTick>
 800296c:	0003      	movs	r3, r0
 800296e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002970:	e009      	b.n	8002986 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002972:	f7fe fc3f 	bl	80011f4 <HAL_GetTick>
 8002976:	0002      	movs	r2, r0
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	4a74      	ldr	r2, [pc, #464]	@ (8002b50 <HAL_RCC_OscConfig+0x60c>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e0db      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002986:	4b70      	ldr	r3, [pc, #448]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298a:	2202      	movs	r2, #2
 800298c:	4013      	ands	r3, r2
 800298e:	d0f0      	beq.n	8002972 <HAL_RCC_OscConfig+0x42e>
 8002990:	e013      	b.n	80029ba <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002992:	f7fe fc2f 	bl	80011f4 <HAL_GetTick>
 8002996:	0003      	movs	r3, r0
 8002998:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800299a:	e009      	b.n	80029b0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800299c:	f7fe fc2a 	bl	80011f4 <HAL_GetTick>
 80029a0:	0002      	movs	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	4a6a      	ldr	r2, [pc, #424]	@ (8002b50 <HAL_RCC_OscConfig+0x60c>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e0c6      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029b0:	4b65      	ldr	r3, [pc, #404]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80029b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b4:	2202      	movs	r2, #2
 80029b6:	4013      	ands	r3, r2
 80029b8:	d1f0      	bne.n	800299c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80029ba:	231f      	movs	r3, #31
 80029bc:	18fb      	adds	r3, r7, r3
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d105      	bne.n	80029d0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80029c4:	4b60      	ldr	r3, [pc, #384]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80029c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029c8:	4b5f      	ldr	r3, [pc, #380]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80029ca:	4962      	ldr	r1, [pc, #392]	@ (8002b54 <HAL_RCC_OscConfig+0x610>)
 80029cc:	400a      	ands	r2, r1
 80029ce:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d100      	bne.n	80029da <HAL_RCC_OscConfig+0x496>
 80029d8:	e0b0      	b.n	8002b3c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029da:	4b5b      	ldr	r3, [pc, #364]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	2238      	movs	r2, #56	@ 0x38
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b10      	cmp	r3, #16
 80029e4:	d100      	bne.n	80029e8 <HAL_RCC_OscConfig+0x4a4>
 80029e6:	e078      	b.n	8002ada <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d153      	bne.n	8002a98 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029f0:	4b55      	ldr	r3, [pc, #340]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b54      	ldr	r3, [pc, #336]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 80029f6:	4958      	ldr	r1, [pc, #352]	@ (8002b58 <HAL_RCC_OscConfig+0x614>)
 80029f8:	400a      	ands	r2, r1
 80029fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fc:	f7fe fbfa 	bl	80011f4 <HAL_GetTick>
 8002a00:	0003      	movs	r3, r0
 8002a02:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a06:	f7fe fbf5 	bl	80011f4 <HAL_GetTick>
 8002a0a:	0002      	movs	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e092      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a18:	4b4b      	ldr	r3, [pc, #300]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	2380      	movs	r3, #128	@ 0x80
 8002a1e:	049b      	lsls	r3, r3, #18
 8002a20:	4013      	ands	r3, r2
 8002a22:	d1f0      	bne.n	8002a06 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a24:	4b48      	ldr	r3, [pc, #288]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	4a4c      	ldr	r2, [pc, #304]	@ (8002b5c <HAL_RCC_OscConfig+0x618>)
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	0019      	movs	r1, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a1a      	ldr	r2, [r3, #32]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a36:	431a      	orrs	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3c:	021b      	lsls	r3, r3, #8
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a44:	431a      	orrs	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a52:	4b3d      	ldr	r3, [pc, #244]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	4b3c      	ldr	r3, [pc, #240]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a58:	2180      	movs	r1, #128	@ 0x80
 8002a5a:	0449      	lsls	r1, r1, #17
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002a60:	4b39      	ldr	r3, [pc, #228]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a62:	68da      	ldr	r2, [r3, #12]
 8002a64:	4b38      	ldr	r3, [pc, #224]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a66:	2180      	movs	r1, #128	@ 0x80
 8002a68:	0549      	lsls	r1, r1, #21
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6e:	f7fe fbc1 	bl	80011f4 <HAL_GetTick>
 8002a72:	0003      	movs	r3, r0
 8002a74:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a78:	f7fe fbbc 	bl	80011f4 <HAL_GetTick>
 8002a7c:	0002      	movs	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e059      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	2380      	movs	r3, #128	@ 0x80
 8002a90:	049b      	lsls	r3, r3, #18
 8002a92:	4013      	ands	r3, r2
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0x534>
 8002a96:	e051      	b.n	8002b3c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a98:	4b2b      	ldr	r3, [pc, #172]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002a9e:	492e      	ldr	r1, [pc, #184]	@ (8002b58 <HAL_RCC_OscConfig+0x614>)
 8002aa0:	400a      	ands	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa4:	f7fe fba6 	bl	80011f4 <HAL_GetTick>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aae:	f7fe fba1 	bl	80011f4 <HAL_GetTick>
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e03e      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac0:	4b21      	ldr	r3, [pc, #132]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	2380      	movs	r3, #128	@ 0x80
 8002ac6:	049b      	lsls	r3, r3, #18
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d1f0      	bne.n	8002aae <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002acc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002ad2:	4923      	ldr	r1, [pc, #140]	@ (8002b60 <HAL_RCC_OscConfig+0x61c>)
 8002ad4:	400a      	ands	r2, r1
 8002ad6:	60da      	str	r2, [r3, #12]
 8002ad8:	e030      	b.n	8002b3c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d101      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e02b      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002ae6:	4b18      	ldr	r3, [pc, #96]	@ (8002b48 <HAL_RCC_OscConfig+0x604>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	2203      	movs	r2, #3
 8002af0:	401a      	ands	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d11e      	bne.n	8002b38 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2270      	movs	r2, #112	@ 0x70
 8002afe:	401a      	ands	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d117      	bne.n	8002b38 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	23fe      	movs	r3, #254	@ 0xfe
 8002b0c:	01db      	lsls	r3, r3, #7
 8002b0e:	401a      	ands	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b14:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d10e      	bne.n	8002b38 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	23f8      	movs	r3, #248	@ 0xf8
 8002b1e:	039b      	lsls	r3, r3, #14
 8002b20:	401a      	ands	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d106      	bne.n	8002b38 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	0f5b      	lsrs	r3, r3, #29
 8002b2e:	075a      	lsls	r2, r3, #29
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d001      	beq.n	8002b3c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b008      	add	sp, #32
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	46c0      	nop			@ (mov r8, r8)
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	40007000 	.word	0x40007000
 8002b50:	00001388 	.word	0x00001388
 8002b54:	efffffff 	.word	0xefffffff
 8002b58:	feffffff 	.word	0xfeffffff
 8002b5c:	1fc1808c 	.word	0x1fc1808c
 8002b60:	effefffc 	.word	0xeffefffc

08002b64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0e9      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b78:	4b76      	ldr	r3, [pc, #472]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2207      	movs	r2, #7
 8002b7e:	4013      	ands	r3, r2
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d91e      	bls.n	8002bc4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b86:	4b73      	ldr	r3, [pc, #460]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2207      	movs	r2, #7
 8002b8c:	4393      	bics	r3, r2
 8002b8e:	0019      	movs	r1, r3
 8002b90:	4b70      	ldr	r3, [pc, #448]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b98:	f7fe fb2c 	bl	80011f4 <HAL_GetTick>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ba0:	e009      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba2:	f7fe fb27 	bl	80011f4 <HAL_GetTick>
 8002ba6:	0002      	movs	r2, r0
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	4a6a      	ldr	r2, [pc, #424]	@ (8002d58 <HAL_RCC_ClockConfig+0x1f4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e0ca      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bb6:	4b67      	ldr	r3, [pc, #412]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2207      	movs	r2, #7
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d1ee      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2202      	movs	r2, #2
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d015      	beq.n	8002bfa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2204      	movs	r2, #4
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	d006      	beq.n	8002be6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002bd8:	4b60      	ldr	r3, [pc, #384]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	4b5f      	ldr	r3, [pc, #380]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002bde:	21e0      	movs	r1, #224	@ 0xe0
 8002be0:	01c9      	lsls	r1, r1, #7
 8002be2:	430a      	orrs	r2, r1
 8002be4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be6:	4b5d      	ldr	r3, [pc, #372]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	4a5d      	ldr	r2, [pc, #372]	@ (8002d60 <HAL_RCC_ClockConfig+0x1fc>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	0019      	movs	r1, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	4b59      	ldr	r3, [pc, #356]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4013      	ands	r3, r2
 8002c02:	d057      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d107      	bne.n	8002c1c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c0c:	4b53      	ldr	r3, [pc, #332]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	2380      	movs	r3, #128	@ 0x80
 8002c12:	029b      	lsls	r3, r3, #10
 8002c14:	4013      	ands	r3, r2
 8002c16:	d12b      	bne.n	8002c70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e097      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d107      	bne.n	8002c34 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c24:	4b4d      	ldr	r3, [pc, #308]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	049b      	lsls	r3, r3, #18
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	d11f      	bne.n	8002c70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e08b      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d107      	bne.n	8002c4c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c3c:	4b47      	ldr	r3, [pc, #284]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	4013      	ands	r3, r2
 8002c46:	d113      	bne.n	8002c70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e07f      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2b03      	cmp	r3, #3
 8002c52:	d106      	bne.n	8002c62 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c54:	4b41      	ldr	r3, [pc, #260]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c58:	2202      	movs	r2, #2
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d108      	bne.n	8002c70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e074      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c62:	4b3e      	ldr	r3, [pc, #248]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c66:	2202      	movs	r2, #2
 8002c68:	4013      	ands	r3, r2
 8002c6a:	d101      	bne.n	8002c70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e06d      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c70:	4b3a      	ldr	r3, [pc, #232]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2207      	movs	r2, #7
 8002c76:	4393      	bics	r3, r2
 8002c78:	0019      	movs	r1, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685a      	ldr	r2, [r3, #4]
 8002c7e:	4b37      	ldr	r3, [pc, #220]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002c80:	430a      	orrs	r2, r1
 8002c82:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c84:	f7fe fab6 	bl	80011f4 <HAL_GetTick>
 8002c88:	0003      	movs	r3, r0
 8002c8a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8c:	e009      	b.n	8002ca2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c8e:	f7fe fab1 	bl	80011f4 <HAL_GetTick>
 8002c92:	0002      	movs	r2, r0
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	4a2f      	ldr	r2, [pc, #188]	@ (8002d58 <HAL_RCC_ClockConfig+0x1f4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e054      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2238      	movs	r2, #56	@ 0x38
 8002ca8:	401a      	ands	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d1ec      	bne.n	8002c8e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cb4:	4b27      	ldr	r3, [pc, #156]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2207      	movs	r2, #7
 8002cba:	4013      	ands	r3, r2
 8002cbc:	683a      	ldr	r2, [r7, #0]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d21e      	bcs.n	8002d00 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc2:	4b24      	ldr	r3, [pc, #144]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2207      	movs	r2, #7
 8002cc8:	4393      	bics	r3, r2
 8002cca:	0019      	movs	r1, r3
 8002ccc:	4b21      	ldr	r3, [pc, #132]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002cd4:	f7fe fa8e 	bl	80011f4 <HAL_GetTick>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cdc:	e009      	b.n	8002cf2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cde:	f7fe fa89 	bl	80011f4 <HAL_GetTick>
 8002ce2:	0002      	movs	r2, r0
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8002d58 <HAL_RCC_ClockConfig+0x1f4>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e02c      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cf2:	4b18      	ldr	r3, [pc, #96]	@ (8002d54 <HAL_RCC_ClockConfig+0x1f0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2207      	movs	r2, #7
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d1ee      	bne.n	8002cde <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2204      	movs	r2, #4
 8002d06:	4013      	ands	r3, r2
 8002d08:	d009      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d0a:	4b14      	ldr	r3, [pc, #80]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	4a15      	ldr	r2, [pc, #84]	@ (8002d64 <HAL_RCC_ClockConfig+0x200>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	0019      	movs	r1, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68da      	ldr	r2, [r3, #12]
 8002d18:	4b10      	ldr	r3, [pc, #64]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d1e:	f000 f829 	bl	8002d74 <HAL_RCC_GetSysClockFreq>
 8002d22:	0001      	movs	r1, r0
 8002d24:	4b0d      	ldr	r3, [pc, #52]	@ (8002d5c <HAL_RCC_ClockConfig+0x1f8>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	0a1b      	lsrs	r3, r3, #8
 8002d2a:	220f      	movs	r2, #15
 8002d2c:	401a      	ands	r2, r3
 8002d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d68 <HAL_RCC_ClockConfig+0x204>)
 8002d30:	0092      	lsls	r2, r2, #2
 8002d32:	58d3      	ldr	r3, [r2, r3]
 8002d34:	221f      	movs	r2, #31
 8002d36:	4013      	ands	r3, r2
 8002d38:	000a      	movs	r2, r1
 8002d3a:	40da      	lsrs	r2, r3
 8002d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d6c <HAL_RCC_ClockConfig+0x208>)
 8002d3e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d40:	4b0b      	ldr	r3, [pc, #44]	@ (8002d70 <HAL_RCC_ClockConfig+0x20c>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	0018      	movs	r0, r3
 8002d46:	f7fe f9f9 	bl	800113c <HAL_InitTick>
 8002d4a:	0003      	movs	r3, r0
}
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	b004      	add	sp, #16
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40022000 	.word	0x40022000
 8002d58:	00001388 	.word	0x00001388
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	fffff0ff 	.word	0xfffff0ff
 8002d64:	ffff8fff 	.word	0xffff8fff
 8002d68:	08003e50 	.word	0x08003e50
 8002d6c:	20000000 	.word	0x20000000
 8002d70:	20000004 	.word	0x20000004

08002d74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d7a:	4b3c      	ldr	r3, [pc, #240]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	2238      	movs	r2, #56	@ 0x38
 8002d80:	4013      	ands	r3, r2
 8002d82:	d10f      	bne.n	8002da4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002d84:	4b39      	ldr	r3, [pc, #228]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	0adb      	lsrs	r3, r3, #11
 8002d8a:	2207      	movs	r2, #7
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2201      	movs	r2, #1
 8002d90:	409a      	lsls	r2, r3
 8002d92:	0013      	movs	r3, r2
 8002d94:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002d96:	6839      	ldr	r1, [r7, #0]
 8002d98:	4835      	ldr	r0, [pc, #212]	@ (8002e70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002d9a:	f7fd f9b1 	bl	8000100 <__udivsi3>
 8002d9e:	0003      	movs	r3, r0
 8002da0:	613b      	str	r3, [r7, #16]
 8002da2:	e05d      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002da4:	4b31      	ldr	r3, [pc, #196]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	2238      	movs	r2, #56	@ 0x38
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	d102      	bne.n	8002db6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002db0:	4b30      	ldr	r3, [pc, #192]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x100>)
 8002db2:	613b      	str	r3, [r7, #16]
 8002db4:	e054      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002db6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	2238      	movs	r2, #56	@ 0x38
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b10      	cmp	r3, #16
 8002dc0:	d138      	bne.n	8002e34 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	4013      	ands	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dcc:	4b27      	ldr	r3, [pc, #156]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	091b      	lsrs	r3, r3, #4
 8002dd2:	2207      	movs	r2, #7
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2b03      	cmp	r3, #3
 8002dde:	d10d      	bne.n	8002dfc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002de0:	68b9      	ldr	r1, [r7, #8]
 8002de2:	4824      	ldr	r0, [pc, #144]	@ (8002e74 <HAL_RCC_GetSysClockFreq+0x100>)
 8002de4:	f7fd f98c 	bl	8000100 <__udivsi3>
 8002de8:	0003      	movs	r3, r0
 8002dea:	0019      	movs	r1, r3
 8002dec:	4b1f      	ldr	r3, [pc, #124]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	227f      	movs	r2, #127	@ 0x7f
 8002df4:	4013      	ands	r3, r2
 8002df6:	434b      	muls	r3, r1
 8002df8:	617b      	str	r3, [r7, #20]
        break;
 8002dfa:	e00d      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002dfc:	68b9      	ldr	r1, [r7, #8]
 8002dfe:	481c      	ldr	r0, [pc, #112]	@ (8002e70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e00:	f7fd f97e 	bl	8000100 <__udivsi3>
 8002e04:	0003      	movs	r3, r0
 8002e06:	0019      	movs	r1, r3
 8002e08:	4b18      	ldr	r3, [pc, #96]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	0a1b      	lsrs	r3, r3, #8
 8002e0e:	227f      	movs	r2, #127	@ 0x7f
 8002e10:	4013      	ands	r3, r2
 8002e12:	434b      	muls	r3, r1
 8002e14:	617b      	str	r3, [r7, #20]
        break;
 8002e16:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002e18:	4b14      	ldr	r3, [pc, #80]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	0f5b      	lsrs	r3, r3, #29
 8002e1e:	2207      	movs	r2, #7
 8002e20:	4013      	ands	r3, r2
 8002e22:	3301      	adds	r3, #1
 8002e24:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	6978      	ldr	r0, [r7, #20]
 8002e2a:	f7fd f969 	bl	8000100 <__udivsi3>
 8002e2e:	0003      	movs	r3, r0
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	e015      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002e34:	4b0d      	ldr	r3, [pc, #52]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	2238      	movs	r2, #56	@ 0x38
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b20      	cmp	r3, #32
 8002e3e:	d103      	bne.n	8002e48 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	021b      	lsls	r3, r3, #8
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	e00b      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e48:	4b08      	ldr	r3, [pc, #32]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2238      	movs	r2, #56	@ 0x38
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b18      	cmp	r3, #24
 8002e52:	d103      	bne.n	8002e5c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002e54:	23fa      	movs	r3, #250	@ 0xfa
 8002e56:	01db      	lsls	r3, r3, #7
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	e001      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e60:	693b      	ldr	r3, [r7, #16]
}
 8002e62:	0018      	movs	r0, r3
 8002e64:	46bd      	mov	sp, r7
 8002e66:	b006      	add	sp, #24
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	00f42400 	.word	0x00f42400
 8002e74:	007a1200 	.word	0x007a1200

08002e78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e04a      	b.n	8002f20 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	223d      	movs	r2, #61	@ 0x3d
 8002e8e:	5c9b      	ldrb	r3, [r3, r2]
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d107      	bne.n	8002ea6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	223c      	movs	r2, #60	@ 0x3c
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f7fe f835 	bl	8000f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	223d      	movs	r2, #61	@ 0x3d
 8002eaa:	2102      	movs	r1, #2
 8002eac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	3304      	adds	r3, #4
 8002eb6:	0019      	movs	r1, r3
 8002eb8:	0010      	movs	r0, r2
 8002eba:	f000 faa3 	bl	8003404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2248      	movs	r2, #72	@ 0x48
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	223e      	movs	r2, #62	@ 0x3e
 8002eca:	2101      	movs	r1, #1
 8002ecc:	5499      	strb	r1, [r3, r2]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	223f      	movs	r2, #63	@ 0x3f
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	5499      	strb	r1, [r3, r2]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2240      	movs	r2, #64	@ 0x40
 8002eda:	2101      	movs	r1, #1
 8002edc:	5499      	strb	r1, [r3, r2]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2241      	movs	r2, #65	@ 0x41
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	5499      	strb	r1, [r3, r2]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2242      	movs	r2, #66	@ 0x42
 8002eea:	2101      	movs	r1, #1
 8002eec:	5499      	strb	r1, [r3, r2]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2243      	movs	r2, #67	@ 0x43
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2244      	movs	r2, #68	@ 0x44
 8002efa:	2101      	movs	r1, #1
 8002efc:	5499      	strb	r1, [r3, r2]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2245      	movs	r2, #69	@ 0x45
 8002f02:	2101      	movs	r1, #1
 8002f04:	5499      	strb	r1, [r3, r2]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2246      	movs	r2, #70	@ 0x46
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	5499      	strb	r1, [r3, r2]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2247      	movs	r2, #71	@ 0x47
 8002f12:	2101      	movs	r1, #1
 8002f14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	223d      	movs	r2, #61	@ 0x3d
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	0018      	movs	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	b002      	add	sp, #8
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e04a      	b.n	8002fd0 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	223d      	movs	r2, #61	@ 0x3d
 8002f3e:	5c9b      	ldrb	r3, [r3, r2]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d107      	bne.n	8002f56 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	223c      	movs	r2, #60	@ 0x3c
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	0018      	movs	r0, r3
 8002f52:	f000 f841 	bl	8002fd8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	223d      	movs	r2, #61	@ 0x3d
 8002f5a:	2102      	movs	r1, #2
 8002f5c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3304      	adds	r3, #4
 8002f66:	0019      	movs	r1, r3
 8002f68:	0010      	movs	r0, r2
 8002f6a:	f000 fa4b 	bl	8003404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2248      	movs	r2, #72	@ 0x48
 8002f72:	2101      	movs	r1, #1
 8002f74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	223e      	movs	r2, #62	@ 0x3e
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	5499      	strb	r1, [r3, r2]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	223f      	movs	r2, #63	@ 0x3f
 8002f82:	2101      	movs	r1, #1
 8002f84:	5499      	strb	r1, [r3, r2]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2240      	movs	r2, #64	@ 0x40
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	5499      	strb	r1, [r3, r2]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2241      	movs	r2, #65	@ 0x41
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2242      	movs	r2, #66	@ 0x42
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2243      	movs	r2, #67	@ 0x43
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2244      	movs	r2, #68	@ 0x44
 8002faa:	2101      	movs	r1, #1
 8002fac:	5499      	strb	r1, [r3, r2]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2245      	movs	r2, #69	@ 0x45
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	5499      	strb	r1, [r3, r2]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2246      	movs	r2, #70	@ 0x46
 8002fba:	2101      	movs	r1, #1
 8002fbc:	5499      	strb	r1, [r3, r2]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2247      	movs	r2, #71	@ 0x47
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	223d      	movs	r2, #61	@ 0x3d
 8002fca:	2101      	movs	r1, #1
 8002fcc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b002      	add	sp, #8
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002fe0:	46c0      	nop			@ (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d108      	bne.n	800300a <HAL_TIM_PWM_Start+0x22>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	223e      	movs	r2, #62	@ 0x3e
 8002ffc:	5c9b      	ldrb	r3, [r3, r2]
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	3b01      	subs	r3, #1
 8003002:	1e5a      	subs	r2, r3, #1
 8003004:	4193      	sbcs	r3, r2
 8003006:	b2db      	uxtb	r3, r3
 8003008:	e037      	b.n	800307a <HAL_TIM_PWM_Start+0x92>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2b04      	cmp	r3, #4
 800300e:	d108      	bne.n	8003022 <HAL_TIM_PWM_Start+0x3a>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	223f      	movs	r2, #63	@ 0x3f
 8003014:	5c9b      	ldrb	r3, [r3, r2]
 8003016:	b2db      	uxtb	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	1e5a      	subs	r2, r3, #1
 800301c:	4193      	sbcs	r3, r2
 800301e:	b2db      	uxtb	r3, r3
 8003020:	e02b      	b.n	800307a <HAL_TIM_PWM_Start+0x92>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b08      	cmp	r3, #8
 8003026:	d108      	bne.n	800303a <HAL_TIM_PWM_Start+0x52>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2240      	movs	r2, #64	@ 0x40
 800302c:	5c9b      	ldrb	r3, [r3, r2]
 800302e:	b2db      	uxtb	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	1e5a      	subs	r2, r3, #1
 8003034:	4193      	sbcs	r3, r2
 8003036:	b2db      	uxtb	r3, r3
 8003038:	e01f      	b.n	800307a <HAL_TIM_PWM_Start+0x92>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b0c      	cmp	r3, #12
 800303e:	d108      	bne.n	8003052 <HAL_TIM_PWM_Start+0x6a>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2241      	movs	r2, #65	@ 0x41
 8003044:	5c9b      	ldrb	r3, [r3, r2]
 8003046:	b2db      	uxtb	r3, r3
 8003048:	3b01      	subs	r3, #1
 800304a:	1e5a      	subs	r2, r3, #1
 800304c:	4193      	sbcs	r3, r2
 800304e:	b2db      	uxtb	r3, r3
 8003050:	e013      	b.n	800307a <HAL_TIM_PWM_Start+0x92>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b10      	cmp	r3, #16
 8003056:	d108      	bne.n	800306a <HAL_TIM_PWM_Start+0x82>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2242      	movs	r2, #66	@ 0x42
 800305c:	5c9b      	ldrb	r3, [r3, r2]
 800305e:	b2db      	uxtb	r3, r3
 8003060:	3b01      	subs	r3, #1
 8003062:	1e5a      	subs	r2, r3, #1
 8003064:	4193      	sbcs	r3, r2
 8003066:	b2db      	uxtb	r3, r3
 8003068:	e007      	b.n	800307a <HAL_TIM_PWM_Start+0x92>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2243      	movs	r2, #67	@ 0x43
 800306e:	5c9b      	ldrb	r3, [r3, r2]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	3b01      	subs	r3, #1
 8003074:	1e5a      	subs	r2, r3, #1
 8003076:	4193      	sbcs	r3, r2
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e07b      	b.n	800317a <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d104      	bne.n	8003092 <HAL_TIM_PWM_Start+0xaa>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	223e      	movs	r2, #62	@ 0x3e
 800308c:	2102      	movs	r1, #2
 800308e:	5499      	strb	r1, [r3, r2]
 8003090:	e023      	b.n	80030da <HAL_TIM_PWM_Start+0xf2>
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b04      	cmp	r3, #4
 8003096:	d104      	bne.n	80030a2 <HAL_TIM_PWM_Start+0xba>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	223f      	movs	r2, #63	@ 0x3f
 800309c:	2102      	movs	r1, #2
 800309e:	5499      	strb	r1, [r3, r2]
 80030a0:	e01b      	b.n	80030da <HAL_TIM_PWM_Start+0xf2>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b08      	cmp	r3, #8
 80030a6:	d104      	bne.n	80030b2 <HAL_TIM_PWM_Start+0xca>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2240      	movs	r2, #64	@ 0x40
 80030ac:	2102      	movs	r1, #2
 80030ae:	5499      	strb	r1, [r3, r2]
 80030b0:	e013      	b.n	80030da <HAL_TIM_PWM_Start+0xf2>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	2b0c      	cmp	r3, #12
 80030b6:	d104      	bne.n	80030c2 <HAL_TIM_PWM_Start+0xda>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2241      	movs	r2, #65	@ 0x41
 80030bc:	2102      	movs	r1, #2
 80030be:	5499      	strb	r1, [r3, r2]
 80030c0:	e00b      	b.n	80030da <HAL_TIM_PWM_Start+0xf2>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	2b10      	cmp	r3, #16
 80030c6:	d104      	bne.n	80030d2 <HAL_TIM_PWM_Start+0xea>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2242      	movs	r2, #66	@ 0x42
 80030cc:	2102      	movs	r1, #2
 80030ce:	5499      	strb	r1, [r3, r2]
 80030d0:	e003      	b.n	80030da <HAL_TIM_PWM_Start+0xf2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2243      	movs	r2, #67	@ 0x43
 80030d6:	2102      	movs	r1, #2
 80030d8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6839      	ldr	r1, [r7, #0]
 80030e0:	2201      	movs	r2, #1
 80030e2:	0018      	movs	r0, r3
 80030e4:	f000 fd40 	bl	8003b68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a25      	ldr	r2, [pc, #148]	@ (8003184 <HAL_TIM_PWM_Start+0x19c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d009      	beq.n	8003106 <HAL_TIM_PWM_Start+0x11e>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a24      	ldr	r2, [pc, #144]	@ (8003188 <HAL_TIM_PWM_Start+0x1a0>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d004      	beq.n	8003106 <HAL_TIM_PWM_Start+0x11e>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a22      	ldr	r2, [pc, #136]	@ (800318c <HAL_TIM_PWM_Start+0x1a4>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d101      	bne.n	800310a <HAL_TIM_PWM_Start+0x122>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <HAL_TIM_PWM_Start+0x124>
 800310a:	2300      	movs	r3, #0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d008      	beq.n	8003122 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2180      	movs	r1, #128	@ 0x80
 800311c:	0209      	lsls	r1, r1, #8
 800311e:	430a      	orrs	r2, r1
 8003120:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a17      	ldr	r2, [pc, #92]	@ (8003184 <HAL_TIM_PWM_Start+0x19c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d004      	beq.n	8003136 <HAL_TIM_PWM_Start+0x14e>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a17      	ldr	r2, [pc, #92]	@ (8003190 <HAL_TIM_PWM_Start+0x1a8>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d116      	bne.n	8003164 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	4a15      	ldr	r2, [pc, #84]	@ (8003194 <HAL_TIM_PWM_Start+0x1ac>)
 800313e:	4013      	ands	r3, r2
 8003140:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2b06      	cmp	r3, #6
 8003146:	d016      	beq.n	8003176 <HAL_TIM_PWM_Start+0x18e>
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	2380      	movs	r3, #128	@ 0x80
 800314c:	025b      	lsls	r3, r3, #9
 800314e:	429a      	cmp	r2, r3
 8003150:	d011      	beq.n	8003176 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2101      	movs	r1, #1
 800315e:	430a      	orrs	r2, r1
 8003160:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003162:	e008      	b.n	8003176 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2101      	movs	r1, #1
 8003170:	430a      	orrs	r2, r1
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	e000      	b.n	8003178 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003176:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	0018      	movs	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	b004      	add	sp, #16
 8003180:	bd80      	pop	{r7, pc}
 8003182:	46c0      	nop			@ (mov r8, r8)
 8003184:	40012c00 	.word	0x40012c00
 8003188:	40014400 	.word	0x40014400
 800318c:	40014800 	.word	0x40014800
 8003190:	40000400 	.word	0x40000400
 8003194:	00010007 	.word	0x00010007

08003198 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031a4:	2317      	movs	r3, #23
 80031a6:	18fb      	adds	r3, r7, r3
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	223c      	movs	r2, #60	@ 0x3c
 80031b0:	5c9b      	ldrb	r3, [r3, r2]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d101      	bne.n	80031ba <HAL_TIM_OC_ConfigChannel+0x22>
 80031b6:	2302      	movs	r3, #2
 80031b8:	e048      	b.n	800324c <HAL_TIM_OC_ConfigChannel+0xb4>
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	223c      	movs	r2, #60	@ 0x3c
 80031be:	2101      	movs	r1, #1
 80031c0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b14      	cmp	r3, #20
 80031c6:	d835      	bhi.n	8003234 <HAL_TIM_OC_ConfigChannel+0x9c>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	009a      	lsls	r2, r3, #2
 80031cc:	4b21      	ldr	r3, [pc, #132]	@ (8003254 <HAL_TIM_OC_ConfigChannel+0xbc>)
 80031ce:	18d3      	adds	r3, r2, r3
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	68ba      	ldr	r2, [r7, #8]
 80031da:	0011      	movs	r1, r2
 80031dc:	0018      	movs	r0, r3
 80031de:	f000 f98b 	bl	80034f8 <TIM_OC1_SetConfig>
      break;
 80031e2:	e02c      	b.n	800323e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	0011      	movs	r1, r2
 80031ec:	0018      	movs	r0, r3
 80031ee:	f000 fa03 	bl	80035f8 <TIM_OC2_SetConfig>
      break;
 80031f2:	e024      	b.n	800323e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	0011      	movs	r1, r2
 80031fc:	0018      	movs	r0, r3
 80031fe:	f000 fa79 	bl	80036f4 <TIM_OC3_SetConfig>
      break;
 8003202:	e01c      	b.n	800323e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	0011      	movs	r1, r2
 800320c:	0018      	movs	r0, r3
 800320e:	f000 faf3 	bl	80037f8 <TIM_OC4_SetConfig>
      break;
 8003212:	e014      	b.n	800323e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68ba      	ldr	r2, [r7, #8]
 800321a:	0011      	movs	r1, r2
 800321c:	0018      	movs	r0, r3
 800321e:	f000 fb4f 	bl	80038c0 <TIM_OC5_SetConfig>
      break;
 8003222:	e00c      	b.n	800323e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	0011      	movs	r1, r2
 800322c:	0018      	movs	r0, r3
 800322e:	f000 fba1 	bl	8003974 <TIM_OC6_SetConfig>
      break;
 8003232:	e004      	b.n	800323e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003234:	2317      	movs	r3, #23
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	2201      	movs	r2, #1
 800323a:	701a      	strb	r2, [r3, #0]
      break;
 800323c:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	223c      	movs	r2, #60	@ 0x3c
 8003242:	2100      	movs	r1, #0
 8003244:	5499      	strb	r1, [r3, r2]

  return status;
 8003246:	2317      	movs	r3, #23
 8003248:	18fb      	adds	r3, r7, r3
 800324a:	781b      	ldrb	r3, [r3, #0]
}
 800324c:	0018      	movs	r0, r3
 800324e:	46bd      	mov	sp, r7
 8003250:	b006      	add	sp, #24
 8003252:	bd80      	pop	{r7, pc}
 8003254:	08003e90 	.word	0x08003e90

08003258 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003262:	230f      	movs	r3, #15
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	2200      	movs	r2, #0
 8003268:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	223c      	movs	r2, #60	@ 0x3c
 800326e:	5c9b      	ldrb	r3, [r3, r2]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_TIM_ConfigClockSource+0x20>
 8003274:	2302      	movs	r3, #2
 8003276:	e0bc      	b.n	80033f2 <HAL_TIM_ConfigClockSource+0x19a>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	223c      	movs	r2, #60	@ 0x3c
 800327c:	2101      	movs	r1, #1
 800327e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	223d      	movs	r2, #61	@ 0x3d
 8003284:	2102      	movs	r1, #2
 8003286:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	4a5a      	ldr	r2, [pc, #360]	@ (80033fc <HAL_TIM_ConfigClockSource+0x1a4>)
 8003294:	4013      	ands	r3, r2
 8003296:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	4a59      	ldr	r2, [pc, #356]	@ (8003400 <HAL_TIM_ConfigClockSource+0x1a8>)
 800329c:	4013      	ands	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2280      	movs	r2, #128	@ 0x80
 80032ae:	0192      	lsls	r2, r2, #6
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d040      	beq.n	8003336 <HAL_TIM_ConfigClockSource+0xde>
 80032b4:	2280      	movs	r2, #128	@ 0x80
 80032b6:	0192      	lsls	r2, r2, #6
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d900      	bls.n	80032be <HAL_TIM_ConfigClockSource+0x66>
 80032bc:	e088      	b.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032be:	2280      	movs	r2, #128	@ 0x80
 80032c0:	0152      	lsls	r2, r2, #5
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d100      	bne.n	80032c8 <HAL_TIM_ConfigClockSource+0x70>
 80032c6:	e088      	b.n	80033da <HAL_TIM_ConfigClockSource+0x182>
 80032c8:	2280      	movs	r2, #128	@ 0x80
 80032ca:	0152      	lsls	r2, r2, #5
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d900      	bls.n	80032d2 <HAL_TIM_ConfigClockSource+0x7a>
 80032d0:	e07e      	b.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032d2:	2b70      	cmp	r3, #112	@ 0x70
 80032d4:	d018      	beq.n	8003308 <HAL_TIM_ConfigClockSource+0xb0>
 80032d6:	d900      	bls.n	80032da <HAL_TIM_ConfigClockSource+0x82>
 80032d8:	e07a      	b.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032da:	2b60      	cmp	r3, #96	@ 0x60
 80032dc:	d04f      	beq.n	800337e <HAL_TIM_ConfigClockSource+0x126>
 80032de:	d900      	bls.n	80032e2 <HAL_TIM_ConfigClockSource+0x8a>
 80032e0:	e076      	b.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032e2:	2b50      	cmp	r3, #80	@ 0x50
 80032e4:	d03b      	beq.n	800335e <HAL_TIM_ConfigClockSource+0x106>
 80032e6:	d900      	bls.n	80032ea <HAL_TIM_ConfigClockSource+0x92>
 80032e8:	e072      	b.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032ea:	2b40      	cmp	r3, #64	@ 0x40
 80032ec:	d057      	beq.n	800339e <HAL_TIM_ConfigClockSource+0x146>
 80032ee:	d900      	bls.n	80032f2 <HAL_TIM_ConfigClockSource+0x9a>
 80032f0:	e06e      	b.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032f2:	2b30      	cmp	r3, #48	@ 0x30
 80032f4:	d063      	beq.n	80033be <HAL_TIM_ConfigClockSource+0x166>
 80032f6:	d86b      	bhi.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032f8:	2b20      	cmp	r3, #32
 80032fa:	d060      	beq.n	80033be <HAL_TIM_ConfigClockSource+0x166>
 80032fc:	d868      	bhi.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d05d      	beq.n	80033be <HAL_TIM_ConfigClockSource+0x166>
 8003302:	2b10      	cmp	r3, #16
 8003304:	d05b      	beq.n	80033be <HAL_TIM_ConfigClockSource+0x166>
 8003306:	e063      	b.n	80033d0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003318:	f000 fc06 	bl	8003b28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2277      	movs	r2, #119	@ 0x77
 8003328:	4313      	orrs	r3, r2
 800332a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68ba      	ldr	r2, [r7, #8]
 8003332:	609a      	str	r2, [r3, #8]
      break;
 8003334:	e052      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003346:	f000 fbef 	bl	8003b28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2180      	movs	r1, #128	@ 0x80
 8003356:	01c9      	lsls	r1, r1, #7
 8003358:	430a      	orrs	r2, r1
 800335a:	609a      	str	r2, [r3, #8]
      break;
 800335c:	e03e      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800336a:	001a      	movs	r2, r3
 800336c:	f000 fb60 	bl	8003a30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2150      	movs	r1, #80	@ 0x50
 8003376:	0018      	movs	r0, r3
 8003378:	f000 fbba 	bl	8003af0 <TIM_ITRx_SetConfig>
      break;
 800337c:	e02e      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800338a:	001a      	movs	r2, r3
 800338c:	f000 fb7e 	bl	8003a8c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2160      	movs	r1, #96	@ 0x60
 8003396:	0018      	movs	r0, r3
 8003398:	f000 fbaa 	bl	8003af0 <TIM_ITRx_SetConfig>
      break;
 800339c:	e01e      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033aa:	001a      	movs	r2, r3
 80033ac:	f000 fb40 	bl	8003a30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2140      	movs	r1, #64	@ 0x40
 80033b6:	0018      	movs	r0, r3
 80033b8:	f000 fb9a 	bl	8003af0 <TIM_ITRx_SetConfig>
      break;
 80033bc:	e00e      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	0019      	movs	r1, r3
 80033c8:	0010      	movs	r0, r2
 80033ca:	f000 fb91 	bl	8003af0 <TIM_ITRx_SetConfig>
      break;
 80033ce:	e005      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80033d0:	230f      	movs	r3, #15
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	2201      	movs	r2, #1
 80033d6:	701a      	strb	r2, [r3, #0]
      break;
 80033d8:	e000      	b.n	80033dc <HAL_TIM_ConfigClockSource+0x184>
      break;
 80033da:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	223d      	movs	r2, #61	@ 0x3d
 80033e0:	2101      	movs	r1, #1
 80033e2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	223c      	movs	r2, #60	@ 0x3c
 80033e8:	2100      	movs	r1, #0
 80033ea:	5499      	strb	r1, [r3, r2]

  return status;
 80033ec:	230f      	movs	r3, #15
 80033ee:	18fb      	adds	r3, r7, r3
 80033f0:	781b      	ldrb	r3, [r3, #0]
}
 80033f2:	0018      	movs	r0, r3
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b004      	add	sp, #16
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	46c0      	nop			@ (mov r8, r8)
 80033fc:	ffceff88 	.word	0xffceff88
 8003400:	ffff00ff 	.word	0xffff00ff

08003404 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a32      	ldr	r2, [pc, #200]	@ (80034e0 <TIM_Base_SetConfig+0xdc>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d003      	beq.n	8003424 <TIM_Base_SetConfig+0x20>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a31      	ldr	r2, [pc, #196]	@ (80034e4 <TIM_Base_SetConfig+0xe0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d108      	bne.n	8003436 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2270      	movs	r2, #112	@ 0x70
 8003428:	4393      	bics	r3, r2
 800342a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	4313      	orrs	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a29      	ldr	r2, [pc, #164]	@ (80034e0 <TIM_Base_SetConfig+0xdc>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d00f      	beq.n	800345e <TIM_Base_SetConfig+0x5a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a28      	ldr	r2, [pc, #160]	@ (80034e4 <TIM_Base_SetConfig+0xe0>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00b      	beq.n	800345e <TIM_Base_SetConfig+0x5a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a27      	ldr	r2, [pc, #156]	@ (80034e8 <TIM_Base_SetConfig+0xe4>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d007      	beq.n	800345e <TIM_Base_SetConfig+0x5a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a26      	ldr	r2, [pc, #152]	@ (80034ec <TIM_Base_SetConfig+0xe8>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d003      	beq.n	800345e <TIM_Base_SetConfig+0x5a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a25      	ldr	r2, [pc, #148]	@ (80034f0 <TIM_Base_SetConfig+0xec>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d108      	bne.n	8003470 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4a24      	ldr	r2, [pc, #144]	@ (80034f4 <TIM_Base_SetConfig+0xf0>)
 8003462:	4013      	ands	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	4313      	orrs	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2280      	movs	r2, #128	@ 0x80
 8003474:	4393      	bics	r3, r2
 8003476:	001a      	movs	r2, r3
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a11      	ldr	r2, [pc, #68]	@ (80034e0 <TIM_Base_SetConfig+0xdc>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d007      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a12      	ldr	r2, [pc, #72]	@ (80034ec <TIM_Base_SetConfig+0xe8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d003      	beq.n	80034ae <TIM_Base_SetConfig+0xaa>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a11      	ldr	r2, [pc, #68]	@ (80034f0 <TIM_Base_SetConfig+0xec>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d103      	bne.n	80034b6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	691a      	ldr	r2, [r3, #16]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	2201      	movs	r2, #1
 80034c2:	4013      	ands	r3, r2
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d106      	bne.n	80034d6 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	2201      	movs	r2, #1
 80034ce:	4393      	bics	r3, r2
 80034d0:	001a      	movs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	611a      	str	r2, [r3, #16]
  }
}
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	46bd      	mov	sp, r7
 80034da:	b004      	add	sp, #16
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	46c0      	nop			@ (mov r8, r8)
 80034e0:	40012c00 	.word	0x40012c00
 80034e4:	40000400 	.word	0x40000400
 80034e8:	40002000 	.word	0x40002000
 80034ec:	40014400 	.word	0x40014400
 80034f0:	40014800 	.word	0x40014800
 80034f4:	fffffcff 	.word	0xfffffcff

080034f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	2201      	movs	r2, #1
 800350e:	4393      	bics	r3, r2
 8003510:	001a      	movs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	4a2e      	ldr	r2, [pc, #184]	@ (80035e0 <TIM_OC1_SetConfig+0xe8>)
 8003526:	4013      	ands	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2203      	movs	r2, #3
 800352e:	4393      	bics	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68fa      	ldr	r2, [r7, #12]
 8003538:	4313      	orrs	r3, r2
 800353a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2202      	movs	r2, #2
 8003540:	4393      	bics	r3, r2
 8003542:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	4313      	orrs	r3, r2
 800354c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a24      	ldr	r2, [pc, #144]	@ (80035e4 <TIM_OC1_SetConfig+0xec>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d007      	beq.n	8003566 <TIM_OC1_SetConfig+0x6e>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a23      	ldr	r2, [pc, #140]	@ (80035e8 <TIM_OC1_SetConfig+0xf0>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d003      	beq.n	8003566 <TIM_OC1_SetConfig+0x6e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a22      	ldr	r2, [pc, #136]	@ (80035ec <TIM_OC1_SetConfig+0xf4>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d10c      	bne.n	8003580 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2208      	movs	r2, #8
 800356a:	4393      	bics	r3, r2
 800356c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	4313      	orrs	r3, r2
 8003576:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	2204      	movs	r2, #4
 800357c:	4393      	bics	r3, r2
 800357e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a18      	ldr	r2, [pc, #96]	@ (80035e4 <TIM_OC1_SetConfig+0xec>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d007      	beq.n	8003598 <TIM_OC1_SetConfig+0xa0>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a17      	ldr	r2, [pc, #92]	@ (80035e8 <TIM_OC1_SetConfig+0xf0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d003      	beq.n	8003598 <TIM_OC1_SetConfig+0xa0>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a16      	ldr	r2, [pc, #88]	@ (80035ec <TIM_OC1_SetConfig+0xf4>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d111      	bne.n	80035bc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	4a15      	ldr	r2, [pc, #84]	@ (80035f0 <TIM_OC1_SetConfig+0xf8>)
 800359c:	4013      	ands	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	4a14      	ldr	r2, [pc, #80]	@ (80035f4 <TIM_OC1_SetConfig+0xfc>)
 80035a4:	4013      	ands	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	621a      	str	r2, [r3, #32]
}
 80035d6:	46c0      	nop			@ (mov r8, r8)
 80035d8:	46bd      	mov	sp, r7
 80035da:	b006      	add	sp, #24
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	46c0      	nop			@ (mov r8, r8)
 80035e0:	fffeff8f 	.word	0xfffeff8f
 80035e4:	40012c00 	.word	0x40012c00
 80035e8:	40014400 	.word	0x40014400
 80035ec:	40014800 	.word	0x40014800
 80035f0:	fffffeff 	.word	0xfffffeff
 80035f4:	fffffdff 	.word	0xfffffdff

080035f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	2210      	movs	r2, #16
 800360e:	4393      	bics	r3, r2
 8003610:	001a      	movs	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <TIM_OC2_SetConfig+0xe0>)
 8003626:	4013      	ands	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	4a2b      	ldr	r2, [pc, #172]	@ (80036dc <TIM_OC2_SetConfig+0xe4>)
 800362e:	4013      	ands	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	021b      	lsls	r3, r3, #8
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	4313      	orrs	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	2220      	movs	r2, #32
 8003642:	4393      	bics	r3, r2
 8003644:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	697a      	ldr	r2, [r7, #20]
 800364e:	4313      	orrs	r3, r2
 8003650:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a22      	ldr	r2, [pc, #136]	@ (80036e0 <TIM_OC2_SetConfig+0xe8>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d10d      	bne.n	8003676 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	2280      	movs	r2, #128	@ 0x80
 800365e:	4393      	bics	r3, r2
 8003660:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	011b      	lsls	r3, r3, #4
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	4313      	orrs	r3, r2
 800366c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	2240      	movs	r2, #64	@ 0x40
 8003672:	4393      	bics	r3, r2
 8003674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a19      	ldr	r2, [pc, #100]	@ (80036e0 <TIM_OC2_SetConfig+0xe8>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d007      	beq.n	800368e <TIM_OC2_SetConfig+0x96>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a18      	ldr	r2, [pc, #96]	@ (80036e4 <TIM_OC2_SetConfig+0xec>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d003      	beq.n	800368e <TIM_OC2_SetConfig+0x96>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a17      	ldr	r2, [pc, #92]	@ (80036e8 <TIM_OC2_SetConfig+0xf0>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d113      	bne.n	80036b6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	4a16      	ldr	r2, [pc, #88]	@ (80036ec <TIM_OC2_SetConfig+0xf4>)
 8003692:	4013      	ands	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4a15      	ldr	r2, [pc, #84]	@ (80036f0 <TIM_OC2_SetConfig+0xf8>)
 800369a:	4013      	ands	r3, r2
 800369c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	621a      	str	r2, [r3, #32]
}
 80036d0:	46c0      	nop			@ (mov r8, r8)
 80036d2:	46bd      	mov	sp, r7
 80036d4:	b006      	add	sp, #24
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	feff8fff 	.word	0xfeff8fff
 80036dc:	fffffcff 	.word	0xfffffcff
 80036e0:	40012c00 	.word	0x40012c00
 80036e4:	40014400 	.word	0x40014400
 80036e8:	40014800 	.word	0x40014800
 80036ec:	fffffbff 	.word	0xfffffbff
 80036f0:	fffff7ff 	.word	0xfffff7ff

080036f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	4a31      	ldr	r2, [pc, #196]	@ (80037d0 <TIM_OC3_SetConfig+0xdc>)
 800370a:	401a      	ands	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4a2d      	ldr	r2, [pc, #180]	@ (80037d4 <TIM_OC3_SetConfig+0xe0>)
 8003720:	4013      	ands	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2203      	movs	r2, #3
 8003728:	4393      	bics	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	4a27      	ldr	r2, [pc, #156]	@ (80037d8 <TIM_OC3_SetConfig+0xe4>)
 800373a:	4013      	ands	r3, r2
 800373c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	021b      	lsls	r3, r3, #8
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	4313      	orrs	r3, r2
 8003748:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a23      	ldr	r2, [pc, #140]	@ (80037dc <TIM_OC3_SetConfig+0xe8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d10d      	bne.n	800376e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	4a22      	ldr	r2, [pc, #136]	@ (80037e0 <TIM_OC3_SetConfig+0xec>)
 8003756:	4013      	ands	r3, r2
 8003758:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	021b      	lsls	r3, r3, #8
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	4313      	orrs	r3, r2
 8003764:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	4a1e      	ldr	r2, [pc, #120]	@ (80037e4 <TIM_OC3_SetConfig+0xf0>)
 800376a:	4013      	ands	r3, r2
 800376c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a1a      	ldr	r2, [pc, #104]	@ (80037dc <TIM_OC3_SetConfig+0xe8>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d007      	beq.n	8003786 <TIM_OC3_SetConfig+0x92>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a1b      	ldr	r2, [pc, #108]	@ (80037e8 <TIM_OC3_SetConfig+0xf4>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d003      	beq.n	8003786 <TIM_OC3_SetConfig+0x92>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a1a      	ldr	r2, [pc, #104]	@ (80037ec <TIM_OC3_SetConfig+0xf8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d113      	bne.n	80037ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	4a19      	ldr	r2, [pc, #100]	@ (80037f0 <TIM_OC3_SetConfig+0xfc>)
 800378a:	4013      	ands	r3, r2
 800378c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	4a18      	ldr	r2, [pc, #96]	@ (80037f4 <TIM_OC3_SetConfig+0x100>)
 8003792:	4013      	ands	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	4313      	orrs	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	621a      	str	r2, [r3, #32]
}
 80037c8:	46c0      	nop			@ (mov r8, r8)
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b006      	add	sp, #24
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	fffffeff 	.word	0xfffffeff
 80037d4:	fffeff8f 	.word	0xfffeff8f
 80037d8:	fffffdff 	.word	0xfffffdff
 80037dc:	40012c00 	.word	0x40012c00
 80037e0:	fffff7ff 	.word	0xfffff7ff
 80037e4:	fffffbff 	.word	0xfffffbff
 80037e8:	40014400 	.word	0x40014400
 80037ec:	40014800 	.word	0x40014800
 80037f0:	ffffefff 	.word	0xffffefff
 80037f4:	ffffdfff 	.word	0xffffdfff

080037f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	4a24      	ldr	r2, [pc, #144]	@ (80038a0 <TIM_OC4_SetConfig+0xa8>)
 800380e:	401a      	ands	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	4a20      	ldr	r2, [pc, #128]	@ (80038a4 <TIM_OC4_SetConfig+0xac>)
 8003824:	4013      	ands	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4a1f      	ldr	r2, [pc, #124]	@ (80038a8 <TIM_OC4_SetConfig+0xb0>)
 800382c:	4013      	ands	r3, r2
 800382e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	021b      	lsls	r3, r3, #8
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	4a1b      	ldr	r2, [pc, #108]	@ (80038ac <TIM_OC4_SetConfig+0xb4>)
 8003840:	4013      	ands	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	031b      	lsls	r3, r3, #12
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	4313      	orrs	r3, r2
 800384e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a17      	ldr	r2, [pc, #92]	@ (80038b0 <TIM_OC4_SetConfig+0xb8>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d007      	beq.n	8003868 <TIM_OC4_SetConfig+0x70>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a16      	ldr	r2, [pc, #88]	@ (80038b4 <TIM_OC4_SetConfig+0xbc>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d003      	beq.n	8003868 <TIM_OC4_SetConfig+0x70>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a15      	ldr	r2, [pc, #84]	@ (80038b8 <TIM_OC4_SetConfig+0xc0>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d109      	bne.n	800387c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	4a14      	ldr	r2, [pc, #80]	@ (80038bc <TIM_OC4_SetConfig+0xc4>)
 800386c:	4013      	ands	r3, r2
 800386e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	019b      	lsls	r3, r3, #6
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	621a      	str	r2, [r3, #32]
}
 8003896:	46c0      	nop			@ (mov r8, r8)
 8003898:	46bd      	mov	sp, r7
 800389a:	b006      	add	sp, #24
 800389c:	bd80      	pop	{r7, pc}
 800389e:	46c0      	nop			@ (mov r8, r8)
 80038a0:	ffffefff 	.word	0xffffefff
 80038a4:	feff8fff 	.word	0xfeff8fff
 80038a8:	fffffcff 	.word	0xfffffcff
 80038ac:	ffffdfff 	.word	0xffffdfff
 80038b0:	40012c00 	.word	0x40012c00
 80038b4:	40014400 	.word	0x40014400
 80038b8:	40014800 	.word	0x40014800
 80038bc:	ffffbfff 	.word	0xffffbfff

080038c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	4a21      	ldr	r2, [pc, #132]	@ (800395c <TIM_OC5_SetConfig+0x9c>)
 80038d6:	401a      	ands	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003960 <TIM_OC5_SetConfig+0xa0>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	4a19      	ldr	r2, [pc, #100]	@ (8003964 <TIM_OC5_SetConfig+0xa4>)
 80038fe:	4013      	ands	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	041b      	lsls	r3, r3, #16
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	4313      	orrs	r3, r2
 800390c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a15      	ldr	r2, [pc, #84]	@ (8003968 <TIM_OC5_SetConfig+0xa8>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d007      	beq.n	8003926 <TIM_OC5_SetConfig+0x66>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a14      	ldr	r2, [pc, #80]	@ (800396c <TIM_OC5_SetConfig+0xac>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d003      	beq.n	8003926 <TIM_OC5_SetConfig+0x66>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a13      	ldr	r2, [pc, #76]	@ (8003970 <TIM_OC5_SetConfig+0xb0>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d109      	bne.n	800393a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	4a0c      	ldr	r2, [pc, #48]	@ (800395c <TIM_OC5_SetConfig+0x9c>)
 800392a:	4013      	ands	r3, r2
 800392c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	021b      	lsls	r3, r3, #8
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	621a      	str	r2, [r3, #32]
}
 8003954:	46c0      	nop			@ (mov r8, r8)
 8003956:	46bd      	mov	sp, r7
 8003958:	b006      	add	sp, #24
 800395a:	bd80      	pop	{r7, pc}
 800395c:	fffeffff 	.word	0xfffeffff
 8003960:	fffeff8f 	.word	0xfffeff8f
 8003964:	fffdffff 	.word	0xfffdffff
 8003968:	40012c00 	.word	0x40012c00
 800396c:	40014400 	.word	0x40014400
 8003970:	40014800 	.word	0x40014800

08003974 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	4a22      	ldr	r2, [pc, #136]	@ (8003a14 <TIM_OC6_SetConfig+0xa0>)
 800398a:	401a      	ands	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800399a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4a1e      	ldr	r2, [pc, #120]	@ (8003a18 <TIM_OC6_SetConfig+0xa4>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	021b      	lsls	r3, r3, #8
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	4a1a      	ldr	r2, [pc, #104]	@ (8003a1c <TIM_OC6_SetConfig+0xa8>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	051b      	lsls	r3, r3, #20
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a16      	ldr	r2, [pc, #88]	@ (8003a20 <TIM_OC6_SetConfig+0xac>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d007      	beq.n	80039dc <TIM_OC6_SetConfig+0x68>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a15      	ldr	r2, [pc, #84]	@ (8003a24 <TIM_OC6_SetConfig+0xb0>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d003      	beq.n	80039dc <TIM_OC6_SetConfig+0x68>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a14      	ldr	r2, [pc, #80]	@ (8003a28 <TIM_OC6_SetConfig+0xb4>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d109      	bne.n	80039f0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	4a13      	ldr	r2, [pc, #76]	@ (8003a2c <TIM_OC6_SetConfig+0xb8>)
 80039e0:	4013      	ands	r3, r2
 80039e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	029b      	lsls	r3, r3, #10
 80039ea:	697a      	ldr	r2, [r7, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	621a      	str	r2, [r3, #32]
}
 8003a0a:	46c0      	nop			@ (mov r8, r8)
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b006      	add	sp, #24
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	ffefffff 	.word	0xffefffff
 8003a18:	feff8fff 	.word	0xfeff8fff
 8003a1c:	ffdfffff 	.word	0xffdfffff
 8003a20:	40012c00 	.word	0x40012c00
 8003a24:	40014400 	.word	0x40014400
 8003a28:	40014800 	.word	0x40014800
 8003a2c:	fffbffff 	.word	0xfffbffff

08003a30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6a1b      	ldr	r3, [r3, #32]
 8003a40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	2201      	movs	r2, #1
 8003a48:	4393      	bics	r3, r2
 8003a4a:	001a      	movs	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	22f0      	movs	r2, #240	@ 0xf0
 8003a5a:	4393      	bics	r3, r2
 8003a5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	220a      	movs	r2, #10
 8003a6c:	4393      	bics	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	697a      	ldr	r2, [r7, #20]
 8003a82:	621a      	str	r2, [r3, #32]
}
 8003a84:	46c0      	nop			@ (mov r8, r8)
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b006      	add	sp, #24
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
 8003a9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	2210      	movs	r2, #16
 8003aa4:	4393      	bics	r3, r2
 8003aa6:	001a      	movs	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8003aec <TIM_TI2_ConfigInputStage+0x60>)
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	031b      	lsls	r3, r3, #12
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	22a0      	movs	r2, #160	@ 0xa0
 8003ac8:	4393      	bics	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	011b      	lsls	r3, r3, #4
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	46c0      	nop			@ (mov r8, r8)
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b006      	add	sp, #24
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	46c0      	nop			@ (mov r8, r8)
 8003aec:	ffff0fff 	.word	0xffff0fff

08003af0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4a08      	ldr	r2, [pc, #32]	@ (8003b24 <TIM_ITRx_SetConfig+0x34>)
 8003b04:	4013      	ands	r3, r2
 8003b06:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	2207      	movs	r2, #7
 8003b10:	4313      	orrs	r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	609a      	str	r2, [r3, #8]
}
 8003b1a:	46c0      	nop			@ (mov r8, r8)
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b004      	add	sp, #16
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	46c0      	nop			@ (mov r8, r8)
 8003b24:	ffcfff8f 	.word	0xffcfff8f

08003b28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
 8003b34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	4a09      	ldr	r2, [pc, #36]	@ (8003b64 <TIM_ETR_SetConfig+0x3c>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	021a      	lsls	r2, r3, #8
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	609a      	str	r2, [r3, #8]
}
 8003b5c:	46c0      	nop			@ (mov r8, r8)
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	b006      	add	sp, #24
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	ffff00ff 	.word	0xffff00ff

08003b68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	221f      	movs	r2, #31
 8003b78:	4013      	ands	r3, r2
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	409a      	lsls	r2, r3
 8003b7e:	0013      	movs	r3, r2
 8003b80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	43d2      	mvns	r2, r2
 8003b8a:	401a      	ands	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a1a      	ldr	r2, [r3, #32]
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	211f      	movs	r1, #31
 8003b98:	400b      	ands	r3, r1
 8003b9a:	6879      	ldr	r1, [r7, #4]
 8003b9c:	4099      	lsls	r1, r3
 8003b9e:	000b      	movs	r3, r1
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	621a      	str	r2, [r3, #32]
}
 8003ba6:	46c0      	nop			@ (mov r8, r8)
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b006      	add	sp, #24
 8003bac:	bd80      	pop	{r7, pc}
	...

08003bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	223c      	movs	r2, #60	@ 0x3c
 8003bbe:	5c9b      	ldrb	r3, [r3, r2]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d101      	bne.n	8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bc4:	2302      	movs	r3, #2
 8003bc6:	e04a      	b.n	8003c5e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	223c      	movs	r2, #60	@ 0x3c
 8003bcc:	2101      	movs	r1, #1
 8003bce:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	223d      	movs	r2, #61	@ 0x3d
 8003bd4:	2102      	movs	r1, #2
 8003bd6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a1e      	ldr	r2, [pc, #120]	@ (8003c68 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d108      	bne.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	68fa      	ldr	r2, [r7, #12]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2270      	movs	r2, #112	@ 0x70
 8003c08:	4393      	bics	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a11      	ldr	r2, [pc, #68]	@ (8003c68 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d004      	beq.n	8003c32 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a10      	ldr	r2, [pc, #64]	@ (8003c70 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d10c      	bne.n	8003c4c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2280      	movs	r2, #128	@ 0x80
 8003c36:	4393      	bics	r3, r2
 8003c38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	223d      	movs	r2, #61	@ 0x3d
 8003c50:	2101      	movs	r1, #1
 8003c52:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	223c      	movs	r2, #60	@ 0x3c
 8003c58:	2100      	movs	r1, #0
 8003c5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	0018      	movs	r0, r3
 8003c60:	46bd      	mov	sp, r7
 8003c62:	b004      	add	sp, #16
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	40012c00 	.word	0x40012c00
 8003c6c:	ff0fffff 	.word	0xff0fffff
 8003c70:	40000400 	.word	0x40000400

08003c74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	223c      	movs	r2, #60	@ 0x3c
 8003c86:	5c9b      	ldrb	r3, [r3, r2]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e06f      	b.n	8003d70 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	223c      	movs	r2, #60	@ 0x3c
 8003c94:	2101      	movs	r1, #1
 8003c96:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	22ff      	movs	r2, #255	@ 0xff
 8003c9c:	4393      	bics	r3, r2
 8003c9e:	001a      	movs	r2, r3
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4a33      	ldr	r2, [pc, #204]	@ (8003d78 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8003cac:	401a      	ands	r2, r3
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	4a30      	ldr	r2, [pc, #192]	@ (8003d7c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003cba:	401a      	ands	r2, r3
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4a2e      	ldr	r2, [pc, #184]	@ (8003d80 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8003cc8:	401a      	ands	r2, r3
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	4a2b      	ldr	r2, [pc, #172]	@ (8003d84 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4a29      	ldr	r2, [pc, #164]	@ (8003d88 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8003ce4:	401a      	ands	r2, r3
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	4a26      	ldr	r2, [pc, #152]	@ (8003d8c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003cf2:	401a      	ands	r2, r3
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4a24      	ldr	r2, [pc, #144]	@ (8003d90 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003d00:	401a      	ands	r2, r3
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	041b      	lsls	r3, r3, #16
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	4a21      	ldr	r2, [pc, #132]	@ (8003d94 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003d10:	401a      	ands	r2, r3
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8003d98 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d11c      	bne.n	8003d5e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4a1d      	ldr	r2, [pc, #116]	@ (8003d9c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003d28:	401a      	ands	r2, r3
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d2e:	051b      	lsls	r3, r3, #20
 8003d30:	4313      	orrs	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4a1a      	ldr	r2, [pc, #104]	@ (8003da0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003d38:	401a      	ands	r2, r3
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	4a17      	ldr	r2, [pc, #92]	@ (8003da4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003d46:	401a      	ands	r2, r3
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	4a15      	ldr	r2, [pc, #84]	@ (8003da8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003d54:	401a      	ands	r2, r3
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	223c      	movs	r2, #60	@ 0x3c
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	0018      	movs	r0, r3
 8003d72:	46bd      	mov	sp, r7
 8003d74:	b004      	add	sp, #16
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	fffffcff 	.word	0xfffffcff
 8003d7c:	fffffbff 	.word	0xfffffbff
 8003d80:	fffff7ff 	.word	0xfffff7ff
 8003d84:	ffffefff 	.word	0xffffefff
 8003d88:	ffffdfff 	.word	0xffffdfff
 8003d8c:	ffffbfff 	.word	0xffffbfff
 8003d90:	fff0ffff 	.word	0xfff0ffff
 8003d94:	efffffff 	.word	0xefffffff
 8003d98:	40012c00 	.word	0x40012c00
 8003d9c:	ff0fffff 	.word	0xff0fffff
 8003da0:	feffffff 	.word	0xfeffffff
 8003da4:	fdffffff 	.word	0xfdffffff
 8003da8:	dfffffff 	.word	0xdfffffff

08003dac <memset>:
 8003dac:	0003      	movs	r3, r0
 8003dae:	1882      	adds	r2, r0, r2
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d100      	bne.n	8003db6 <memset+0xa>
 8003db4:	4770      	bx	lr
 8003db6:	7019      	strb	r1, [r3, #0]
 8003db8:	3301      	adds	r3, #1
 8003dba:	e7f9      	b.n	8003db0 <memset+0x4>

08003dbc <__libc_init_array>:
 8003dbc:	b570      	push	{r4, r5, r6, lr}
 8003dbe:	2600      	movs	r6, #0
 8003dc0:	4c0c      	ldr	r4, [pc, #48]	@ (8003df4 <__libc_init_array+0x38>)
 8003dc2:	4d0d      	ldr	r5, [pc, #52]	@ (8003df8 <__libc_init_array+0x3c>)
 8003dc4:	1b64      	subs	r4, r4, r5
 8003dc6:	10a4      	asrs	r4, r4, #2
 8003dc8:	42a6      	cmp	r6, r4
 8003dca:	d109      	bne.n	8003de0 <__libc_init_array+0x24>
 8003dcc:	2600      	movs	r6, #0
 8003dce:	f000 f819 	bl	8003e04 <_init>
 8003dd2:	4c0a      	ldr	r4, [pc, #40]	@ (8003dfc <__libc_init_array+0x40>)
 8003dd4:	4d0a      	ldr	r5, [pc, #40]	@ (8003e00 <__libc_init_array+0x44>)
 8003dd6:	1b64      	subs	r4, r4, r5
 8003dd8:	10a4      	asrs	r4, r4, #2
 8003dda:	42a6      	cmp	r6, r4
 8003ddc:	d105      	bne.n	8003dea <__libc_init_array+0x2e>
 8003dde:	bd70      	pop	{r4, r5, r6, pc}
 8003de0:	00b3      	lsls	r3, r6, #2
 8003de2:	58eb      	ldr	r3, [r5, r3]
 8003de4:	4798      	blx	r3
 8003de6:	3601      	adds	r6, #1
 8003de8:	e7ee      	b.n	8003dc8 <__libc_init_array+0xc>
 8003dea:	00b3      	lsls	r3, r6, #2
 8003dec:	58eb      	ldr	r3, [r5, r3]
 8003dee:	4798      	blx	r3
 8003df0:	3601      	adds	r6, #1
 8003df2:	e7f2      	b.n	8003dda <__libc_init_array+0x1e>
 8003df4:	08003ee4 	.word	0x08003ee4
 8003df8:	08003ee4 	.word	0x08003ee4
 8003dfc:	08003ee8 	.word	0x08003ee8
 8003e00:	08003ee4 	.word	0x08003ee4

08003e04 <_init>:
 8003e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e06:	46c0      	nop			@ (mov r8, r8)
 8003e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e0a:	bc08      	pop	{r3}
 8003e0c:	469e      	mov	lr, r3
 8003e0e:	4770      	bx	lr

08003e10 <_fini>:
 8003e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e12:	46c0      	nop			@ (mov r8, r8)
 8003e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e16:	bc08      	pop	{r3}
 8003e18:	469e      	mov	lr, r3
 8003e1a:	4770      	bx	lr
