

================================================================
== Vitis HLS Report for 'Infeasi_Res_S2'
================================================================
* Date:           Fri Jan  9 14:26:58 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_inverse_pScale_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_inverse_pScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%inverse_pScale_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %inverse_pScale"   --->   Operation 7 'read' 'inverse_pScale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_inverse_dScale_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_inverse_dScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%inverse_dScale_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %inverse_dScale"   --->   Operation 9 'read' 'inverse_dScale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ifScaled"   --->   Operation 11 'read' 'ifScaled_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicCE_to_problem_nEqs_read = muxlogic"   --->   Operation 12 'muxlogic' 'muxLogicCE_to_problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%problem_nEqs_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %problem_nEqs"   --->   Operation 13 'read' 'problem_nEqs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_nCols_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_nCols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%nCols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nCols"   --->   Operation 15 'read' 'nCols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicCE_to_nRows_read = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicCE_to_nRows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%nRows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nRows"   --->   Operation 17 'read' 'nRows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasUpper_read = muxlogic"   --->   Operation 18 'muxlogic' 'muxLogicCE_to_hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%hasUpper_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %hasUpper"   --->   Operation 19 'read' 'hasUpper_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasLower_read = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicCE_to_hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%hasLower_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %hasLower"   --->   Operation 21 'read' 'hasLower_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rowScale_read = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicCE_to_rowScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%rowScale_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %rowScale"   --->   Operation 23 'read' 'rowScale_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale1_read = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicCE_to_colScale1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%colScale1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %colScale1"   --->   Operation 25 'read' 'colScale1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ax_read = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicCE_to_ax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%ax_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ax"   --->   Operation 27 'read' 'ax_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicCE_to_x_read = muxlogic"   --->   Operation 28 'muxlogic' 'muxLogicCE_to_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 29 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale0_read = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_colScale0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%colScale0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %colScale0"   --->   Operation 31 'read' 'colScale0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_aty_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_aty_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%aty_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %aty"   --->   Operation 33 'read' 'aty_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dSlackNeg_read = muxlogic"   --->   Operation 34 'muxlogic' 'muxLogicCE_to_dSlackNeg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%dSlackNeg_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dSlackNeg"   --->   Operation 35 'read' 'dSlackNeg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicCE_to_dSlackPos_read = muxlogic"   --->   Operation 36 'muxlogic' 'muxLogicCE_to_dSlackPos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%dSlackPos_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dSlackPos"   --->   Operation 37 'read' 'dSlackPos_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicCE_to_y_read = muxlogic"   --->   Operation 38 'muxlogic' 'muxLogicCE_to_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y"   --->   Operation 39 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dPrimalInfeasRes = alloca i64 1" [Infeasi_Res_S2.cpp:89]   --->   Operation 40 'alloca' 'dPrimalInfeasRes' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dDualInfeasRes = alloca i64 1" [Infeasi_Res_S2.cpp:90]   --->   Operation 41 'alloca' 'dDualInfeasRes' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%call_ret = call i64 @Block_entry.split_proc, i32 %nRows_read, i32 %nCols_read"   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%nRows_assign_out_tmp_channel = extractvalue i64 %call_ret"   --->   Operation 43 'extractvalue' 'nRows_assign_out_tmp_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%nCols_assign_out_tmp_channel = extractvalue i64 %call_ret"   --->   Operation 44 'extractvalue' 'nCols_assign_out_tmp_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [2/2] (0.44ns)   --->   "%call_ret1 = call i128 @Process_N, i32 %nCols_assign_out_tmp_channel, i32 %nRows_assign_out_tmp_channel" [Infeasi_Res_S2.cpp:92]   --->   Operation 45 'call' 'call_ret1' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 46 [1/2] (2.24ns)   --->   "%call_ret1 = call i128 @Process_N, i32 %nCols_assign_out_tmp_channel, i32 %nRows_assign_out_tmp_channel" [Infeasi_Res_S2.cpp:92]   --->   Operation 46 'call' 'call_ret1' <Predicate = true> <Delay = 2.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%nCols_assign_c3_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 47 'extractvalue' 'nCols_assign_c3_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%nRows_assign_c2_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 48 'extractvalue' 'nRows_assign_c2_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%nRows_assign_c_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 49 'extractvalue' 'nRows_assign_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%nCols_assign_c_channel = extractvalue i128 %call_ret1" [Infeasi_Res_S2.cpp:92]   --->   Operation 50 'extractvalue' 'nCols_assign_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 51 [2/2] (2.11ns)   --->   "%call_ln95 = call void @Compute_Primal_Infeasibility_stage2, i512 %gmem0, i64 %y_read, i512 %gmem1, i64 %dSlackPos_read, i512 %gmem2, i64 %dSlackNeg_read, i512 %gmem3, i64 %aty_read, i512 %gmem4, i64 %colScale0_read, i64 %dPrimalInfeasRes, i32 %nRows_assign_c2_channel, i32 %nCols_assign_c3_channel, i32 %ifScaled_read, i64 %inverse_dScale_read" [Infeasi_Res_S2.cpp:95]   --->   Operation 51 'call' 'call_ln95' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [2/2] (2.11ns)   --->   "%call_ln111 = call void @Compute_Dual_Infeasibility_stage2, i512 %gmem5, i64 %x_read, i512 %gmem6, i64 %ax_read, i512 %gmem8, i64 %rowScale_read, i512 %gmem7, i64 %colScale1_read, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i32 %nRows_assign_c_channel, i32 %nCols_assign_c_channel, i32 %ifScaled_read, i32 %problem_nEqs_read, i64 %inverse_pScale_read, i64 %dDualInfeasRes" [Infeasi_Res_S2.cpp:111]   --->   Operation 52 'call' 'call_ln111' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln95 = call void @Compute_Primal_Infeasibility_stage2, i512 %gmem0, i64 %y_read, i512 %gmem1, i64 %dSlackPos_read, i512 %gmem2, i64 %dSlackNeg_read, i512 %gmem3, i64 %aty_read, i512 %gmem4, i64 %colScale0_read, i64 %dPrimalInfeasRes, i32 %nRows_assign_c2_channel, i32 %nCols_assign_c3_channel, i32 %ifScaled_read, i64 %inverse_dScale_read" [Infeasi_Res_S2.cpp:95]   --->   Operation 53 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln111 = call void @Compute_Dual_Infeasibility_stage2, i512 %gmem5, i64 %x_read, i512 %gmem6, i64 %ax_read, i512 %gmem8, i64 %rowScale_read, i512 %gmem7, i64 %colScale1_read, i512 %gmem9, i64 %hasLower_read, i512 %gmem10, i64 %hasUpper_read, i32 %nRows_assign_c_channel, i32 %nCols_assign_c_channel, i32 %ifScaled_read, i32 %problem_nEqs_read, i64 %inverse_pScale_read, i64 %dDualInfeasRes" [Infeasi_Res_S2.cpp:111]   --->   Operation 54 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln87 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [Infeasi_Res_S2.cpp:87]   --->   Operation 55 'specdataflowpipeline' 'specdataflowpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln28 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31" [Infeasi_Res_S2.cpp:28]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_36, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_34, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_46, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem3, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_45, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem3"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem4, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_32, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem4"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem5, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_43, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem5"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem6, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_42, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem6"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem7"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem8, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_37, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem8"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem9, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_39, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem9"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem10, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_38, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem10"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_24, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackPos, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_20, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackPos, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackNeg, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dSlackNeg, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %aty, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_17, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %aty, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale0, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale0, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_40, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ax, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_29, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ax, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale1, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %colScale1, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowScale, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rowScale, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasLower, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasLower, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasUpper, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_22, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hasUpper, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_23, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dPrimalInfeasRes_val"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes_val, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_21, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes_val, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dDualInfeasRes_val"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes_val, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes_val, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nRows"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_19, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nRows, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nCols"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_18, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %problem_nEqs"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %problem_nEqs, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %problem_nEqs, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ifScaled"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ifScaled, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_16, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ifScaled, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inverse_dScale"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_41, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_dScale, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inverse_pScale"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale, void @empty_27, i32 4294967295, i32 4294967295, void @empty_26, i32 0, i32 0, void @empty_25, void @empty_4, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale, void @empty_9, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_25, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @dPrimalInfeasRes_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %dPrimalInfeasRes, i64 %dPrimalInfeasRes"   --->   Operation 126 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%empty_303 = specchannel i32 @_ssdm_op_SpecChannel, void @dDualInfeasRes_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %dDualInfeasRes, i64 %dDualInfeasRes"   --->   Operation 128 'specchannel' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dDualInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%call_ln0 = call void @Block_entry.split.split.split.split.split.split.split.split.split_proc1, i64 %dPrimalInfeasRes, i64 %dPrimalInfeasRes_val, i64 %dDualInfeasRes, i64 %dDualInfeasRes_val"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [Infeasi_Res_S2.cpp:129]   --->   Operation 131 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.441ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_nCols_read') [110]  (0.000 ns)
	s_axi read operation ('nCols') on port 'nCols' [111]  (1.000 ns)
	'call' operation 64 bit ('call_ret') to 'Block_entry.split_proc' [142]  (0.000 ns)
	'call' operation 128 bit ('call_ret1', Infeasi_Res_S2.cpp:92) to 'Process_N' [145]  (0.441 ns)

 <State 2>: 2.242ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret1', Infeasi_Res_S2.cpp:92) to 'Process_N' [145]  (2.242 ns)

 <State 3>: 2.111ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln95', Infeasi_Res_S2.cpp:95) to 'Compute_Primal_Infeasibility_stage2' [150]  (2.111 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
