#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e9203ffbc70 .scope module, "cpu_core_tb" "cpu_core_tb" 2 3;
 .timescale -9 -12;
v0x5e920401e180_0 .var "clk", 0 0;
v0x5e920401e290_0 .var "reset", 0 0;
S_0x5e9203fd2410 .scope module, "uut" "cpu_core" 2 7, 3 9 0, S_0x5e9203ffbc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "reg1_value";
P_0x5e9203ffc340 .param/l "OP_ADD" 1 3 40, C4<000000>;
P_0x5e9203ffc380 .param/l "OP_ADDI" 1 3 45, C4<010000>;
P_0x5e9203ffc3c0 .param/l "OP_AND" 1 3 42, C4<000010>;
P_0x5e9203ffc400 .param/l "OP_J" 1 3 46, C4<101000>;
P_0x5e9203ffc440 .param/l "OP_OR" 1 3 43, C4<000011>;
P_0x5e9203ffc480 .param/l "OP_SUB" 1 3 41, C4<000001>;
P_0x5e9203ffc4c0 .param/l "OP_XOR" 1 3 44, C4<000100>;
v0x5e920401ce40_0 .net *"_ivl_15", 0 0, L_0x5e920401e9b0;  1 drivers
v0x5e920401cf40_0 .net *"_ivl_16", 15 0, L_0x5e920401eaa0;  1 drivers
v0x5e920401d020_0 .var "alu_op", 5 0;
v0x5e920401d0c0_0 .net "alu_rd", 31 0, v0x5e920401ca10_0;  1 drivers
v0x5e920401d160_0 .net "clk", 0 0, v0x5e920401e180_0;  1 drivers
v0x5e920401d250_0 .net "imm16", 15 0, L_0x5e920401e790;  1 drivers
v0x5e920401d320_0 .net "imm_sext", 31 0, L_0x5e920401ef40;  1 drivers
v0x5e920401d3c0_0 .net "instr", 31 0, v0x5e920401c030_0;  1 drivers
v0x5e920401d4b0_0 .var "next_pc", 31 0;
v0x5e920401d570_0 .net "opcode", 5 0, L_0x5e920401e440;  1 drivers
v0x5e920401d650_0 .var "pc", 31 0;
v0x5e920401d730_0 .net "rd", 4 0, L_0x5e920401e530;  1 drivers
v0x5e920401d810_0 .var "rd_addr", 4 0;
v0x5e920401d900_0 .var "rd_data", 31 0;
v0x5e920401d9d0_0 .var "rd_we", 0 0;
v0x5e920401daa0_0 .net "reg1_value", 31 0, L_0x5e920402fa30;  1 drivers
v0x5e920401db70_0 .net "reset", 0 0, v0x5e920401e290_0;  1 drivers
v0x5e920401dd50_0 .net "rs", 4 0, L_0x5e920401e5d0;  1 drivers
v0x5e920401de20_0 .net "rs_val", 31 0, L_0x5e920402f2f0;  1 drivers
v0x5e920401dec0_0 .net "rt", 4 0, L_0x5e920401e6f0;  1 drivers
v0x5e920401df60_0 .net "rt_val", 31 0, L_0x5e920402f850;  1 drivers
v0x5e920401e050_0 .net "target", 25 0, L_0x5e920401e8c0;  1 drivers
E_0x5e9203fdd220/0 .event anyedge, v0x5e920401d650_0, v0x5e920401d570_0, v0x5e920401d730_0, v0x5e920401ca10_0;
E_0x5e9203fdd220/1 .event anyedge, v0x5e920401cc80_0;
E_0x5e9203fdd220 .event/or E_0x5e9203fdd220/0, E_0x5e9203fdd220/1;
L_0x5e920401e3a0 .part v0x5e920401d650_0, 2, 10;
L_0x5e920401e440 .part v0x5e920401c030_0, 26, 6;
L_0x5e920401e530 .part v0x5e920401c030_0, 21, 5;
L_0x5e920401e5d0 .part v0x5e920401c030_0, 16, 5;
L_0x5e920401e6f0 .part v0x5e920401c030_0, 11, 5;
L_0x5e920401e790 .part v0x5e920401c030_0, 0, 16;
L_0x5e920401e8c0 .part v0x5e920401c030_0, 0, 26;
L_0x5e920401e9b0 .part L_0x5e920401e790, 15, 1;
LS_0x5e920401eaa0_0_0 .concat [ 1 1 1 1], L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0;
LS_0x5e920401eaa0_0_4 .concat [ 1 1 1 1], L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0;
LS_0x5e920401eaa0_0_8 .concat [ 1 1 1 1], L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0;
LS_0x5e920401eaa0_0_12 .concat [ 1 1 1 1], L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0, L_0x5e920401e9b0;
L_0x5e920401eaa0 .concat [ 4 4 4 4], LS_0x5e920401eaa0_0_0, LS_0x5e920401eaa0_0_4, LS_0x5e920401eaa0_0_8, LS_0x5e920401eaa0_0_12;
L_0x5e920401ef40 .concat [ 16 16 0 0], L_0x5e920401e790, L_0x5e920401eaa0;
S_0x5e9203fd1fd0 .scope module, "rf" "regfile" 3 57, 4 7 0, S_0x5e9203fd2410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rd_addr";
    .port_info 4 /INPUT 32 "rd_data";
    .port_info 5 /INPUT 5 "rs_addr";
    .port_info 6 /OUTPUT 32 "rs_data";
    .port_info 7 /INPUT 5 "rt_addr";
    .port_info 8 /OUTPUT 32 "rt_data";
    .port_info 9 /OUTPUT 32 "debug_r1";
v0x5e920401a8a0_1 .array/port v0x5e920401a8a0, 1;
L_0x5e920402fa30 .functor BUFZ 32, v0x5e920401a8a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x774fc807e018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e9203ffa550_0 .net/2u *"_ivl_0", 4 0, L_0x774fc807e018;  1 drivers
L_0x774fc807e0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e9204019ad0_0 .net *"_ivl_11", 1 0, L_0x774fc807e0a8;  1 drivers
L_0x774fc807e0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e9204019bb0_0 .net/2u *"_ivl_14", 4 0, L_0x774fc807e0f0;  1 drivers
v0x5e9204019c70_0 .net *"_ivl_16", 0 0, L_0x5e920402f4b0;  1 drivers
L_0x774fc807e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e9204019d30_0 .net/2u *"_ivl_18", 31 0, L_0x774fc807e138;  1 drivers
v0x5e9204019e60_0 .net *"_ivl_2", 0 0, L_0x5e920401f040;  1 drivers
v0x5e9204019f20_0 .net *"_ivl_20", 31 0, L_0x5e920402f5f0;  1 drivers
v0x5e920401a000_0 .net *"_ivl_22", 6 0, L_0x5e920402f6d0;  1 drivers
L_0x774fc807e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e920401a0e0_0 .net *"_ivl_25", 1 0, L_0x774fc807e180;  1 drivers
L_0x774fc807e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e920401a1c0_0 .net/2u *"_ivl_4", 31 0, L_0x774fc807e060;  1 drivers
v0x5e920401a2a0_0 .net *"_ivl_6", 31 0, L_0x5e920402f0f0;  1 drivers
v0x5e920401a380_0 .net *"_ivl_8", 6 0, L_0x5e920402f1c0;  1 drivers
v0x5e920401a460_0 .net "clk", 0 0, v0x5e920401e180_0;  alias, 1 drivers
v0x5e920401a520_0 .net "debug_r1", 31 0, L_0x5e920402fa30;  alias, 1 drivers
v0x5e920401a600_0 .var/i "i", 31 0;
v0x5e920401a6e0_0 .net "rd_addr", 4 0, v0x5e920401d810_0;  1 drivers
v0x5e920401a7c0_0 .net "rd_data", 31 0, v0x5e920401d900_0;  1 drivers
v0x5e920401a8a0 .array "regs", 0 31, 31 0;
v0x5e920401ad60_0 .net "reset", 0 0, v0x5e920401e290_0;  alias, 1 drivers
v0x5e920401ae20_0 .net "rs_addr", 4 0, L_0x5e920401e5d0;  alias, 1 drivers
v0x5e920401af00_0 .net "rs_data", 31 0, L_0x5e920402f2f0;  alias, 1 drivers
v0x5e920401afe0_0 .net "rt_addr", 4 0, L_0x5e920401e6f0;  alias, 1 drivers
v0x5e920401b0c0_0 .net "rt_data", 31 0, L_0x5e920402f850;  alias, 1 drivers
v0x5e920401b1a0_0 .net "we", 0 0, v0x5e920401d9d0_0;  1 drivers
E_0x5e9203fa3f20 .event posedge, v0x5e920401a460_0;
L_0x5e920401f040 .cmp/eq 5, L_0x5e920401e5d0, L_0x774fc807e018;
L_0x5e920402f0f0 .array/port v0x5e920401a8a0, L_0x5e920402f1c0;
L_0x5e920402f1c0 .concat [ 5 2 0 0], L_0x5e920401e5d0, L_0x774fc807e0a8;
L_0x5e920402f2f0 .functor MUXZ 32, L_0x5e920402f0f0, L_0x774fc807e060, L_0x5e920401f040, C4<>;
L_0x5e920402f4b0 .cmp/eq 5, L_0x5e920401e6f0, L_0x774fc807e0f0;
L_0x5e920402f5f0 .array/port v0x5e920401a8a0, L_0x5e920402f6d0;
L_0x5e920402f6d0 .concat [ 5 2 0 0], L_0x5e920401e6f0, L_0x774fc807e180;
L_0x5e920402f850 .functor MUXZ 32, L_0x5e920402f5f0, L_0x774fc807e138, L_0x5e920402f4b0, C4<>;
S_0x5e920401b400 .scope module, "rom" "instr_rom" 3 22, 5 4 0, S_0x5e9203fd2410;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /OUTPUT 32 "data";
v0x5e920401bf30_0 .net "addr", 9 0, L_0x5e920401e3a0;  1 drivers
v0x5e920401c030_0 .var "data", 31 0;
E_0x5e9203fdcd90 .event anyedge, v0x5e920401bf30_0;
S_0x5e920401b5f0 .scope function.vec4.s32, "mk_addi" "mk_addi" 5 17, 5 17 0, S_0x5e920401b400;
 .timescale -9 -12;
v0x5e920401b7f0_0 .var "imm", 15 0;
; Variable mk_addi is vec4 return value of scope S_0x5e920401b5f0
v0x5e920401b9d0_0 .var "rd", 4 0;
v0x5e920401ba90_0 .var "rs", 4 0;
TD_cpu_core_tb.uut.rom.mk_addi ;
    %pushi/vec4 16, 0, 6;
    %load/vec4 v0x5e920401b9d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e920401ba90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e920401b7f0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mk_addi (store_vec4_to_lval)
    %end;
S_0x5e920401bb70 .scope function.vec4.s32, "mk_j" "mk_j" 5 26, 5 26 0, S_0x5e920401b400;
 .timescale -9 -12;
v0x5e920401bd70_0 .var "imm26", 25 0;
; Variable mk_j is vec4 return value of scope S_0x5e920401bb70
TD_cpu_core_tb.uut.rom.mk_j ;
    %pushi/vec4 40, 0, 6;
    %load/vec4 v0x5e920401bd70_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to mk_j (store_vec4_to_lval)
    %end;
S_0x5e920401c170 .scope module, "the_alu" "alu" 3 76, 6 1 0, S_0x5e9203fd2410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "alu_op";
    .port_info 1 /INPUT 32 "rs";
    .port_info 2 /INPUT 32 "rt";
    .port_info 3 /INPUT 16 "imm16";
    .port_info 4 /INPUT 26 "target";
    .port_info 5 /OUTPUT 32 "rd";
P_0x5e920401c350 .param/l "ALU_ADD" 1 6 10, C4<000000>;
P_0x5e920401c390 .param/l "ALU_ADDI" 1 6 15, C4<010000>;
P_0x5e920401c3d0 .param/l "ALU_AND" 1 6 12, C4<000010>;
P_0x5e920401c410 .param/l "ALU_OR" 1 6 13, C4<000011>;
P_0x5e920401c450 .param/l "ALU_SUB" 1 6 11, C4<000001>;
P_0x5e920401c490 .param/l "ALU_XOR" 1 6 14, C4<000100>;
v0x5e920401c830_0 .net "alu_op", 5 0, v0x5e920401d020_0;  1 drivers
v0x5e920401c930_0 .net "imm16", 15 0, L_0x5e920401e790;  alias, 1 drivers
v0x5e920401ca10_0 .var "rd", 31 0;
v0x5e920401cad0_0 .net "rs", 31 0, L_0x5e920402f2f0;  alias, 1 drivers
v0x5e920401cb90_0 .net "rt", 31 0, L_0x5e920402f850;  alias, 1 drivers
v0x5e920401cc80_0 .net "target", 25 0, L_0x5e920401e8c0;  alias, 1 drivers
E_0x5e9203fc72f0 .event anyedge, v0x5e920401c830_0, v0x5e920401af00_0, v0x5e920401b0c0_0, v0x5e920401c930_0;
    .scope S_0x5e920401b400;
T_2 ;
    %wait E_0x5e9203fdcd90;
    %load/vec4 v0x5e920401bf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e920401c030_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5e920401b7f0_0, 0, 16;
    %store/vec4 v0x5e920401ba90_0, 0, 5;
    %store/vec4 v0x5e920401b9d0_0, 0, 5;
    %callf/vec4 TD_cpu_core_tb.uut.rom.mk_addi, S_0x5e920401b5f0;
    %store/vec4 v0x5e920401c030_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5e920401b7f0_0, 0, 16;
    %store/vec4 v0x5e920401ba90_0, 0, 5;
    %store/vec4 v0x5e920401b9d0_0, 0, 5;
    %callf/vec4 TD_cpu_core_tb.uut.rom.mk_addi, S_0x5e920401b5f0;
    %store/vec4 v0x5e920401c030_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5e920401bd70_0, 0, 26;
    %callf/vec4 TD_cpu_core_tb.uut.rom.mk_j, S_0x5e920401bb70;
    %store/vec4 v0x5e920401c030_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5e9203fd1fd0;
T_3 ;
    %wait E_0x5e9203fa3f20;
    %load/vec4 v0x5e920401ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e920401a600_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5e920401a600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e920401a600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e920401a8a0, 0, 4;
    %load/vec4 v0x5e920401a600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e920401a600_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e920401b1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x5e920401a6e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5e920401a7c0_0;
    %load/vec4 v0x5e920401a6e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e920401a8a0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e920401c170;
T_4 ;
    %wait E_0x5e9203fc72f0;
    %load/vec4 v0x5e920401c830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e920401ca10_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x5e920401cad0_0;
    %load/vec4 v0x5e920401cb90_0;
    %add;
    %store/vec4 v0x5e920401ca10_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x5e920401cad0_0;
    %load/vec4 v0x5e920401cb90_0;
    %sub;
    %store/vec4 v0x5e920401ca10_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x5e920401cad0_0;
    %load/vec4 v0x5e920401cb90_0;
    %and;
    %store/vec4 v0x5e920401ca10_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x5e920401cad0_0;
    %load/vec4 v0x5e920401cb90_0;
    %or;
    %store/vec4 v0x5e920401ca10_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5e920401cad0_0;
    %load/vec4 v0x5e920401cb90_0;
    %xor;
    %store/vec4 v0x5e920401ca10_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5e920401cad0_0;
    %load/vec4 v0x5e920401c930_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5e920401c930_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5e920401ca10_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5e9203fd2410;
T_5 ;
    %wait E_0x5e9203fdd220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e920401d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5e920401d810_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e920401d900_0, 0, 32;
    %pushi/vec4 62, 0, 6;
    %store/vec4 v0x5e920401d020_0, 0, 6;
    %load/vec4 v0x5e920401d650_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5e920401d4b0_0, 0, 32;
    %load/vec4 v0x5e920401d570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5e920401d020_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e920401d9d0_0, 0, 1;
    %load/vec4 v0x5e920401d730_0;
    %store/vec4 v0x5e920401d810_0, 0, 5;
    %load/vec4 v0x5e920401d0c0_0;
    %store/vec4 v0x5e920401d900_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5e920401d020_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e920401d9d0_0, 0, 1;
    %load/vec4 v0x5e920401d730_0;
    %store/vec4 v0x5e920401d810_0, 0, 5;
    %load/vec4 v0x5e920401d0c0_0;
    %store/vec4 v0x5e920401d900_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5e920401d650_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5e920401e050_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5e920401d4b0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5e9203fd2410;
T_6 ;
    %wait E_0x5e9203fa3f20;
    %load/vec4 v0x5e920401db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e920401d650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e920401d4b0_0;
    %assign/vec4 v0x5e920401d650_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e9203ffbc70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e920401e180_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5e920401e180_0;
    %inv;
    %store/vec4 v0x5e920401e180_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x5e9203ffbc70;
T_8 ;
    %vpi_call 2 19 "$monitor", "Time=%0t clk=%b reset=%b alu_op=%d rd=%h", $time, v0x5e920401e180_0, v0x5e920401e290_0, v0x5e920401d020_0, v0x5e920401d0c0_0 {0 0 0};
    %vpi_call 2 20 "$dumpfile", "cpu_core.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e9203ffbc70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e920401e290_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e920401e290_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 29 "$display", "Test completed" {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cpu_core_tb.v";
    "cpu_core.v";
    "regfile.v";
    "instr_rom.v";
    "alu.v";
