<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4274' ll='4277' type='llvm::SDValue llvm::TargetLowering::getRecipEstimate(llvm::SDValue Operand, llvm::SelectionDAG &amp; DAG, int Enabled, int &amp; RefinementSteps) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4264'>/// Return a reciprocal estimate value for the input operand.
  /// \p Enabled is a ReciprocalEstimate enum with value either &apos;Unspecified&apos; or
  /// &apos;Enabled&apos; as set by a potential default override attribute.
  /// If \p RefinementSteps is &apos;Unspecified&apos;, the number of Newton-Raphson
  /// refinement iterations required to generate a sufficient (though not
  /// necessarily IEEE-754 compliant) estimate is returned in that parameter.
  /// A target may choose to implement its own refinement within this function.
  /// If that&apos;s true, then return &apos;0&apos; as the number of RefinementSteps to avoid
  /// any further refinement of the estimate.
  /// An empty SDValue return means no estimate sequence can be created.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='22139' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16BuildDivEstimateEN4llvm7SDValueES2_NS1_11SDNodeFlagsE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7524' c='_ZNK4llvm21AArch64TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4377' c='_ZNK4llvm20AMDGPUTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12194' c='_ZNK4llvm17PPCTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22441' c='_ZNK4llvm17X86TargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi'/>
