[N
26
18
18 adder_subtractor_n
21
8 iInstExt
5
10 ADDR_WIDTH
15
8 mux2t1_n
8
1 N
24
5 mixed
11
18 sign_extendernto32
14
6 ex_mem
3
3 rtl
19
5 fetch
10
9 structure
17
14 ripple_adder_n
6
4 regn
12
10 behavioral
26
12 OUTPUT_TRACE
23
2 tb
20
15 riscv_processor
13
6 id_exe
4
10 DATA_WIDTH
1
111 /home/teoh/cpre381/cpre3810_Proj1Part2_SW/cpre3810_Proj1Part2/cpre3810-toolflow/containers/sim_container_0/work
7
10 structural
2
3 mem
16
19 ones_complementor_n
25
9 gCLK_HPER
9
13 ifid_register
22
9 iInstAddr
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
2
8
1
0
5
0
0 0
0
0
]
[G
1
6
7
3
8
1
0
3
0
0 0
0
0
]
[G
1
6
7
4
8
1
0
4
0
0 0
0
0
]
[G
1
6
7
5
8
1
0
2
0
0 0
0
0
]
[G
1
9
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
23
24
1
26
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
18
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
16
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
23
24
1
25
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
11
12
1
8
1
0
12
0
0 0
0
0
]
[G
1
11
12
2
8
1
0
13
0
0 0
0
0
]
[G
1
11
12
3
8
1
0
32
0
0 0
0
0
]
[G
1
11
12
4
8
1
0
21
0
0 0
0
0
]
[G
1
23
24
1
8
1
0
32
0
0 0
0
0
]
[G
1
19
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
20
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
8
1
0
32
0
0 0
0
0
]
[P
1
20
10
21
22
1
0
0
]
