<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/component/ramecc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('component_2ramecc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ramecc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="component_2ramecc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structramecc__registers__t.html">ramecc_registers_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAMECC register API structure.  <a href="structramecc__registers__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af905d7a6bc86a37d0e957904ae1c1847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#af905d7a6bc86a37d0e957904ae1c1847">RAMECC_INTENCLR_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
<tr class="memdesc:af905d7a6bc86a37d0e957904ae1c1847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Component description for RAMECC.  <a href="component_2ramecc_8h.html#af905d7a6bc86a37d0e957904ae1c1847">More...</a><br /></td></tr>
<tr class="separator:af905d7a6bc86a37d0e957904ae1c1847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78892cf766a2ceea0c07e82236954ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#ad78892cf766a2ceea0c07e82236954ea">RAMECC_INTENCLR_SINGLEE_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td></tr>
<tr class="separator:ad78892cf766a2ceea0c07e82236954ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79831843eb2d1f26beaa2230a8622ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a79831843eb2d1f26beaa2230a8622ae5">RAMECC_INTENCLR_SINGLEE_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad78892cf766a2ceea0c07e82236954ea">RAMECC_INTENCLR_SINGLEE_Pos</a>)</td></tr>
<tr class="separator:a79831843eb2d1f26beaa2230a8622ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371c4e76e1fd0d3f2bb60e7163a3adc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a371c4e76e1fd0d3f2bb60e7163a3adc3">RAMECC_INTENCLR_SINGLEE</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a79831843eb2d1f26beaa2230a8622ae5">RAMECC_INTENCLR_SINGLEE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad78892cf766a2ceea0c07e82236954ea">RAMECC_INTENCLR_SINGLEE_Pos</a>))</td></tr>
<tr class="separator:a371c4e76e1fd0d3f2bb60e7163a3adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f8f8016d8b11f20868660762d61636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aa8f8f8016d8b11f20868660762d61636">RAMECC_INTENCLR_DUALE_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td></tr>
<tr class="separator:aa8f8f8016d8b11f20868660762d61636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bb0dd26c6a27e20a98edac7bf50923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#ae5bb0dd26c6a27e20a98edac7bf50923">RAMECC_INTENCLR_DUALE_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa8f8f8016d8b11f20868660762d61636">RAMECC_INTENCLR_DUALE_Pos</a>)</td></tr>
<tr class="separator:ae5bb0dd26c6a27e20a98edac7bf50923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d7eb8190b42f5dcb8bcd52327b757b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a72d7eb8190b42f5dcb8bcd52327b757b">RAMECC_INTENCLR_DUALE</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ae5bb0dd26c6a27e20a98edac7bf50923">RAMECC_INTENCLR_DUALE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa8f8f8016d8b11f20868660762d61636">RAMECC_INTENCLR_DUALE_Pos</a>))</td></tr>
<tr class="separator:a72d7eb8190b42f5dcb8bcd52327b757b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a328f3cd2b108f83ad51c0c818549ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a7a328f3cd2b108f83ad51c0c818549ed">RAMECC_INTENCLR_Msk</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td></tr>
<tr class="separator:a7a328f3cd2b108f83ad51c0c818549ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0eda60a8a741fb277a5762c66f6664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a1d0eda60a8a741fb277a5762c66f6664">RAMECC_INTENSET_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
<tr class="separator:a1d0eda60a8a741fb277a5762c66f6664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7d235551f4e8b801aa723b1dfd9d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a3f7d235551f4e8b801aa723b1dfd9d50">RAMECC_INTENSET_SINGLEE_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td></tr>
<tr class="separator:a3f7d235551f4e8b801aa723b1dfd9d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab819e60190215fe73d044a8f2c016770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#ab819e60190215fe73d044a8f2c016770">RAMECC_INTENSET_SINGLEE_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a3f7d235551f4e8b801aa723b1dfd9d50">RAMECC_INTENSET_SINGLEE_Pos</a>)</td></tr>
<tr class="separator:ab819e60190215fe73d044a8f2c016770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e11f445714d56dd5efd1c91d22b041d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a8e11f445714d56dd5efd1c91d22b041d">RAMECC_INTENSET_SINGLEE</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ab819e60190215fe73d044a8f2c016770">RAMECC_INTENSET_SINGLEE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a3f7d235551f4e8b801aa723b1dfd9d50">RAMECC_INTENSET_SINGLEE_Pos</a>))</td></tr>
<tr class="separator:a8e11f445714d56dd5efd1c91d22b041d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540bd256680ad5cc67e90d3d05ff3888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a540bd256680ad5cc67e90d3d05ff3888">RAMECC_INTENSET_DUALE_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td></tr>
<tr class="separator:a540bd256680ad5cc67e90d3d05ff3888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694e336e1cbc2d68b093b0c0d11c5f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a694e336e1cbc2d68b093b0c0d11c5f3b">RAMECC_INTENSET_DUALE_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a540bd256680ad5cc67e90d3d05ff3888">RAMECC_INTENSET_DUALE_Pos</a>)</td></tr>
<tr class="separator:a694e336e1cbc2d68b093b0c0d11c5f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91106ed56cbc416bde993a7720ec47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aa91106ed56cbc416bde993a7720ec47b">RAMECC_INTENSET_DUALE</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a694e336e1cbc2d68b093b0c0d11c5f3b">RAMECC_INTENSET_DUALE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a540bd256680ad5cc67e90d3d05ff3888">RAMECC_INTENSET_DUALE_Pos</a>))</td></tr>
<tr class="separator:aa91106ed56cbc416bde993a7720ec47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ee3c8a6a0904e440bbfa9069cbf436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a91ee3c8a6a0904e440bbfa9069cbf436">RAMECC_INTENSET_Msk</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td></tr>
<tr class="separator:a91ee3c8a6a0904e440bbfa9069cbf436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75316aa5bf2764aef9342ab9e97102ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a75316aa5bf2764aef9342ab9e97102ce">RAMECC_INTFLAG_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
<tr class="separator:a75316aa5bf2764aef9342ab9e97102ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670716fa90c43dec438166271e62b842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a670716fa90c43dec438166271e62b842">RAMECC_INTFLAG_SINGLEE_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td></tr>
<tr class="separator:a670716fa90c43dec438166271e62b842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ad647833888bb2e3c17129374813fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#ae5ad647833888bb2e3c17129374813fa">RAMECC_INTFLAG_SINGLEE_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a670716fa90c43dec438166271e62b842">RAMECC_INTFLAG_SINGLEE_Pos</a>)</td></tr>
<tr class="separator:ae5ad647833888bb2e3c17129374813fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dba0d0475e2cfac69d3febf03e12c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#af1dba0d0475e2cfac69d3febf03e12c0">RAMECC_INTFLAG_SINGLEE</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ae5ad647833888bb2e3c17129374813fa">RAMECC_INTFLAG_SINGLEE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a670716fa90c43dec438166271e62b842">RAMECC_INTFLAG_SINGLEE_Pos</a>))</td></tr>
<tr class="separator:af1dba0d0475e2cfac69d3febf03e12c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e61ae09b527a9e0ab2a4621aa20959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aa3e61ae09b527a9e0ab2a4621aa20959">RAMECC_INTFLAG_DUALE_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td></tr>
<tr class="separator:aa3e61ae09b527a9e0ab2a4621aa20959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1557a5d0d1af51850ebe82d601f9979f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a1557a5d0d1af51850ebe82d601f9979f">RAMECC_INTFLAG_DUALE_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa3e61ae09b527a9e0ab2a4621aa20959">RAMECC_INTFLAG_DUALE_Pos</a>)</td></tr>
<tr class="separator:a1557a5d0d1af51850ebe82d601f9979f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff1a4d074caa7278b54c7c04e7eae04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a1ff1a4d074caa7278b54c7c04e7eae04">RAMECC_INTFLAG_DUALE</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a1557a5d0d1af51850ebe82d601f9979f">RAMECC_INTFLAG_DUALE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa3e61ae09b527a9e0ab2a4621aa20959">RAMECC_INTFLAG_DUALE_Pos</a>))</td></tr>
<tr class="separator:a1ff1a4d074caa7278b54c7c04e7eae04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364ed655cf4546333a64cb0e3c08545a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a364ed655cf4546333a64cb0e3c08545a">RAMECC_INTFLAG_Msk</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td></tr>
<tr class="separator:a364ed655cf4546333a64cb0e3c08545a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade15049c636df2ad5882e1b6798b8799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#ade15049c636df2ad5882e1b6798b8799">RAMECC_STATUS_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
<tr class="separator:ade15049c636df2ad5882e1b6798b8799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3526dd29623bdf0b6b017385ce8cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aad3526dd29623bdf0b6b017385ce8cee">RAMECC_STATUS_ECCDIS_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td></tr>
<tr class="separator:aad3526dd29623bdf0b6b017385ce8cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd66b4d704b32c6476ac94f29e1ef53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#afd66b4d704b32c6476ac94f29e1ef53a">RAMECC_STATUS_ECCDIS_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aad3526dd29623bdf0b6b017385ce8cee">RAMECC_STATUS_ECCDIS_Pos</a>)</td></tr>
<tr class="separator:afd66b4d704b32c6476ac94f29e1ef53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5769855915a2a5c76491d7469107eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#af5769855915a2a5c76491d7469107eda">RAMECC_STATUS_ECCDIS</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#afd66b4d704b32c6476ac94f29e1ef53a">RAMECC_STATUS_ECCDIS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aad3526dd29623bdf0b6b017385ce8cee">RAMECC_STATUS_ECCDIS_Pos</a>))</td></tr>
<tr class="separator:af5769855915a2a5c76491d7469107eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a161aef6cf7128da416803ef41adbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a5a161aef6cf7128da416803ef41adbce">RAMECC_STATUS_Msk</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x01)</td></tr>
<tr class="separator:a5a161aef6cf7128da416803ef41adbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421c81f0ceb471869a0dad27520761bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a421c81f0ceb471869a0dad27520761bb">RAMECC_ERRADDR_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
<tr class="separator:a421c81f0ceb471869a0dad27520761bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78357b85c2bc9531d87c2a7ffb94490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aa78357b85c2bc9531d87c2a7ffb94490">RAMECC_ERRADDR_ERRADDR_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td></tr>
<tr class="separator:aa78357b85c2bc9531d87c2a7ffb94490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17c78bfd950b3302dc61fc1ed40298f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aa17c78bfd950b3302dc61fc1ed40298f">RAMECC_ERRADDR_ERRADDR_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1FFFF) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa78357b85c2bc9531d87c2a7ffb94490">RAMECC_ERRADDR_ERRADDR_Pos</a>)</td></tr>
<tr class="separator:aa17c78bfd950b3302dc61fc1ed40298f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b990ef677cd1b5dee15a1bd2f4d3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#af6b990ef677cd1b5dee15a1bd2f4d3ac">RAMECC_ERRADDR_ERRADDR</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#aa17c78bfd950b3302dc61fc1ed40298f">RAMECC_ERRADDR_ERRADDR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa78357b85c2bc9531d87c2a7ffb94490">RAMECC_ERRADDR_ERRADDR_Pos</a>))</td></tr>
<tr class="separator:af6b990ef677cd1b5dee15a1bd2f4d3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3d5740f1b6d9cbceac85611fadbedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aac3d5740f1b6d9cbceac85611fadbedd">RAMECC_ERRADDR_Msk</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x0001FFFF)</td></tr>
<tr class="separator:aac3d5740f1b6d9cbceac85611fadbedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80d19f1724acee50967a8212ee2b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aed80d19f1724acee50967a8212ee2b1c">RAMECC_DBGCTRL_RESETVALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
<tr class="separator:aed80d19f1724acee50967a8212ee2b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5972c5e97ddb80048f2a045f8789b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aa5972c5e97ddb80048f2a045f8789b96">RAMECC_DBGCTRL_ECCDIS_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td></tr>
<tr class="separator:aa5972c5e97ddb80048f2a045f8789b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230d39dd803f1a1f82f602298ff4e78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a230d39dd803f1a1f82f602298ff4e78b">RAMECC_DBGCTRL_ECCDIS_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa5972c5e97ddb80048f2a045f8789b96">RAMECC_DBGCTRL_ECCDIS_Pos</a>)</td></tr>
<tr class="separator:a230d39dd803f1a1f82f602298ff4e78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280e2ee677f5302e0b5f7b50f18d5c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a280e2ee677f5302e0b5f7b50f18d5c97">RAMECC_DBGCTRL_ECCDIS</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a230d39dd803f1a1f82f602298ff4e78b">RAMECC_DBGCTRL_ECCDIS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa5972c5e97ddb80048f2a045f8789b96">RAMECC_DBGCTRL_ECCDIS_Pos</a>))</td></tr>
<tr class="separator:a280e2ee677f5302e0b5f7b50f18d5c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80a79467c2c1661d1a7dc3d03376fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#ad80a79467c2c1661d1a7dc3d03376fd8">RAMECC_DBGCTRL_ECCELOG_Pos</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td></tr>
<tr class="separator:ad80a79467c2c1661d1a7dc3d03376fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9234879a7f7636c5809f67d9286f8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#ab9234879a7f7636c5809f67d9286f8c2">RAMECC_DBGCTRL_ECCELOG_Msk</a>&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad80a79467c2c1661d1a7dc3d03376fd8">RAMECC_DBGCTRL_ECCELOG_Pos</a>)</td></tr>
<tr class="separator:ab9234879a7f7636c5809f67d9286f8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa35d278f321a3aa6bdccca7807a154b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aaa35d278f321a3aa6bdccca7807a154b">RAMECC_DBGCTRL_ECCELOG</a>(value)&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ab9234879a7f7636c5809f67d9286f8c2">RAMECC_DBGCTRL_ECCELOG_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad80a79467c2c1661d1a7dc3d03376fd8">RAMECC_DBGCTRL_ECCELOG_Pos</a>))</td></tr>
<tr class="separator:aaa35d278f321a3aa6bdccca7807a154b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e6fc14401c93965b5c0287eeaac67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a20e6fc14401c93965b5c0287eeaac67d">RAMECC_DBGCTRL_Msk</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td></tr>
<tr class="separator:a20e6fc14401c93965b5c0287eeaac67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b1d1c894ce516ae4db26e67ad4ac70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a46b1d1c894ce516ae4db26e67ad4ac70">RAMECC_INTENCLR_REG_OFST</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="memdesc:a46b1d1c894ce516ae4db26e67ad4ac70"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAMECC register offsets definitions.  <a href="component_2ramecc_8h.html#a46b1d1c894ce516ae4db26e67ad4ac70">More...</a><br /></td></tr>
<tr class="separator:a46b1d1c894ce516ae4db26e67ad4ac70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afdc53fbddbbc019fb423842bf27fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a3afdc53fbddbbc019fb423842bf27fba">RAMECC_INTENSET_REG_OFST</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:a3afdc53fbddbbc019fb423842bf27fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa488d9def64ca0c00166ea6f8505d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a3fa488d9def64ca0c00166ea6f8505d1">RAMECC_INTFLAG_REG_OFST</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:a3fa488d9def64ca0c00166ea6f8505d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9e4d59d43423e447e8babce79a81e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a8c9e4d59d43423e447e8babce79a81e5">RAMECC_STATUS_REG_OFST</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:a8c9e4d59d43423e447e8babce79a81e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571486456e7c9688b8a63022bb9a59b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#a571486456e7c9688b8a63022bb9a59b6">RAMECC_ERRADDR_REG_OFST</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:a571486456e7c9688b8a63022bb9a59b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96723078dd0f14e327341d3b45bc67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2ramecc_8h.html#aa96723078dd0f14e327341d3b45bc67b">RAMECC_DBGCTRL_REG_OFST</a>&#160;&#160;&#160;(0x0F)</td></tr>
<tr class="separator:aa96723078dd0f14e327341d3b45bc67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a280e2ee677f5302e0b5f7b50f18d5c97" name="a280e2ee677f5302e0b5f7b50f18d5c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a280e2ee677f5302e0b5f7b50f18d5c97">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_ECCDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_ECCDIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a230d39dd803f1a1f82f602298ff4e78b">RAMECC_DBGCTRL_ECCDIS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa5972c5e97ddb80048f2a045f8789b96">RAMECC_DBGCTRL_ECCDIS_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a230d39dd803f1a1f82f602298ff4e78b" name="a230d39dd803f1a1f82f602298ff4e78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230d39dd803f1a1f82f602298ff4e78b">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_ECCDIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_ECCDIS_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa5972c5e97ddb80048f2a045f8789b96">RAMECC_DBGCTRL_ECCDIS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_DBGCTRL) ECC Disable Mask </p>

</div>
</div>
<a id="aa5972c5e97ddb80048f2a045f8789b96" name="aa5972c5e97ddb80048f2a045f8789b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5972c5e97ddb80048f2a045f8789b96">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_ECCDIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_ECCDIS_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_DBGCTRL) ECC Disable Position </p>

</div>
</div>
<a id="aaa35d278f321a3aa6bdccca7807a154b" name="aaa35d278f321a3aa6bdccca7807a154b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa35d278f321a3aa6bdccca7807a154b">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_ECCELOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_ECCELOG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ab9234879a7f7636c5809f67d9286f8c2">RAMECC_DBGCTRL_ECCELOG_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad80a79467c2c1661d1a7dc3d03376fd8">RAMECC_DBGCTRL_ECCELOG_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9234879a7f7636c5809f67d9286f8c2" name="ab9234879a7f7636c5809f67d9286f8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9234879a7f7636c5809f67d9286f8c2">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_ECCELOG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_ECCELOG_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad80a79467c2c1661d1a7dc3d03376fd8">RAMECC_DBGCTRL_ECCELOG_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_DBGCTRL) ECC Error Log Mask </p>

</div>
</div>
<a id="ad80a79467c2c1661d1a7dc3d03376fd8" name="ad80a79467c2c1661d1a7dc3d03376fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80a79467c2c1661d1a7dc3d03376fd8">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_ECCELOG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_ECCELOG_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_DBGCTRL) ECC Error Log Position </p>

</div>
</div>
<a id="a20e6fc14401c93965b5c0287eeaac67d" name="a20e6fc14401c93965b5c0287eeaac67d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e6fc14401c93965b5c0287eeaac67d">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_Msk&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_DBGCTRL) Register Mask <br  />
 </p>

</div>
</div>
<a id="aa96723078dd0f14e327341d3b45bc67b" name="aa96723078dd0f14e327341d3b45bc67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96723078dd0f14e327341d3b45bc67b">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_REG_OFST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_REG_OFST&#160;&#160;&#160;(0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_DBGCTRL) Debug Control Offset </p>

</div>
</div>
<a id="aed80d19f1724acee50967a8212ee2b1c" name="aed80d19f1724acee50967a8212ee2b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80d19f1724acee50967a8212ee2b1c">&#9670;&nbsp;</a></span>RAMECC_DBGCTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_DBGCTRL_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_DBGCTRL) Debug Control Reset Value </p>

</div>
</div>
<a id="af6b990ef677cd1b5dee15a1bd2f4d3ac" name="af6b990ef677cd1b5dee15a1bd2f4d3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b990ef677cd1b5dee15a1bd2f4d3ac">&#9670;&nbsp;</a></span>RAMECC_ERRADDR_ERRADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_ERRADDR_ERRADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#aa17c78bfd950b3302dc61fc1ed40298f">RAMECC_ERRADDR_ERRADDR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa78357b85c2bc9531d87c2a7ffb94490">RAMECC_ERRADDR_ERRADDR_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa17c78bfd950b3302dc61fc1ed40298f" name="aa17c78bfd950b3302dc61fc1ed40298f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17c78bfd950b3302dc61fc1ed40298f">&#9670;&nbsp;</a></span>RAMECC_ERRADDR_ERRADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_ERRADDR_ERRADDR_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1FFFF) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa78357b85c2bc9531d87c2a7ffb94490">RAMECC_ERRADDR_ERRADDR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_ERRADDR) Error Address Mask </p>

</div>
</div>
<a id="aa78357b85c2bc9531d87c2a7ffb94490" name="aa78357b85c2bc9531d87c2a7ffb94490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78357b85c2bc9531d87c2a7ffb94490">&#9670;&nbsp;</a></span>RAMECC_ERRADDR_ERRADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_ERRADDR_ERRADDR_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_ERRADDR) Error Address Position </p>

</div>
</div>
<a id="aac3d5740f1b6d9cbceac85611fadbedd" name="aac3d5740f1b6d9cbceac85611fadbedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3d5740f1b6d9cbceac85611fadbedd">&#9670;&nbsp;</a></span>RAMECC_ERRADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_ERRADDR_Msk&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x0001FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_ERRADDR) Register Mask <br  />
 </p>

</div>
</div>
<a id="a571486456e7c9688b8a63022bb9a59b6" name="a571486456e7c9688b8a63022bb9a59b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571486456e7c9688b8a63022bb9a59b6">&#9670;&nbsp;</a></span>RAMECC_ERRADDR_REG_OFST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_ERRADDR_REG_OFST&#160;&#160;&#160;(0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_ERRADDR) Error Address Offset </p>

</div>
</div>
<a id="a421c81f0ceb471869a0dad27520761bb" name="a421c81f0ceb471869a0dad27520761bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421c81f0ceb471869a0dad27520761bb">&#9670;&nbsp;</a></span>RAMECC_ERRADDR_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_ERRADDR_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_ERRADDR) Error Address Reset Value </p>

</div>
</div>
<a id="a72d7eb8190b42f5dcb8bcd52327b757b" name="a72d7eb8190b42f5dcb8bcd52327b757b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d7eb8190b42f5dcb8bcd52327b757b">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_DUALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_DUALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ae5bb0dd26c6a27e20a98edac7bf50923">RAMECC_INTENCLR_DUALE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa8f8f8016d8b11f20868660762d61636">RAMECC_INTENCLR_DUALE_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5bb0dd26c6a27e20a98edac7bf50923" name="ae5bb0dd26c6a27e20a98edac7bf50923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bb0dd26c6a27e20a98edac7bf50923">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_DUALE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_DUALE_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa8f8f8016d8b11f20868660762d61636">RAMECC_INTENCLR_DUALE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENCLR) Dual Bit ECC Error Interrupt Enable Clear Mask </p>

</div>
</div>
<a id="aa8f8f8016d8b11f20868660762d61636" name="aa8f8f8016d8b11f20868660762d61636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f8f8016d8b11f20868660762d61636">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_DUALE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_DUALE_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENCLR) Dual Bit ECC Error Interrupt Enable Clear Position </p>

</div>
</div>
<a id="a7a328f3cd2b108f83ad51c0c818549ed" name="a7a328f3cd2b108f83ad51c0c818549ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a328f3cd2b108f83ad51c0c818549ed">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_Msk&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENCLR) Register Mask <br  />
 </p>

</div>
</div>
<a id="a46b1d1c894ce516ae4db26e67ad4ac70" name="a46b1d1c894ce516ae4db26e67ad4ac70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b1d1c894ce516ae4db26e67ad4ac70">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_REG_OFST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_REG_OFST&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RAMECC register offsets definitions. </p>
<p >(RAMECC_INTENCLR) Interrupt Enable Clear Offset </p>

</div>
</div>
<a id="af905d7a6bc86a37d0e957904ae1c1847" name="af905d7a6bc86a37d0e957904ae1c1847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af905d7a6bc86a37d0e957904ae1c1847">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Component description for RAMECC. </p>
<p >Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.</p>
<p >Subject to your compliance with these terms, you may use Microchip software and any derivatives exclusively with Microchip products. It is your responsibility to comply with third party license terms applicable to your use of third party software (including open source software) that may accompany Microchip software.</p>
<p >THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.</p>
<p >IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. (RAMECC_INTENCLR) Interrupt Enable Clear Reset Value </p>

</div>
</div>
<a id="a371c4e76e1fd0d3f2bb60e7163a3adc3" name="a371c4e76e1fd0d3f2bb60e7163a3adc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371c4e76e1fd0d3f2bb60e7163a3adc3">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_SINGLEE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_SINGLEE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a79831843eb2d1f26beaa2230a8622ae5">RAMECC_INTENCLR_SINGLEE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad78892cf766a2ceea0c07e82236954ea">RAMECC_INTENCLR_SINGLEE_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79831843eb2d1f26beaa2230a8622ae5" name="a79831843eb2d1f26beaa2230a8622ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79831843eb2d1f26beaa2230a8622ae5">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_SINGLEE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_SINGLEE_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#ad78892cf766a2ceea0c07e82236954ea">RAMECC_INTENCLR_SINGLEE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENCLR) Single Bit ECC Error Interrupt Enable Clear Mask </p>

</div>
</div>
<a id="ad78892cf766a2ceea0c07e82236954ea" name="ad78892cf766a2ceea0c07e82236954ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78892cf766a2ceea0c07e82236954ea">&#9670;&nbsp;</a></span>RAMECC_INTENCLR_SINGLEE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENCLR_SINGLEE_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENCLR) Single Bit ECC Error Interrupt Enable Clear Position </p>

</div>
</div>
<a id="aa91106ed56cbc416bde993a7720ec47b" name="aa91106ed56cbc416bde993a7720ec47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa91106ed56cbc416bde993a7720ec47b">&#9670;&nbsp;</a></span>RAMECC_INTENSET_DUALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_DUALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a694e336e1cbc2d68b093b0c0d11c5f3b">RAMECC_INTENSET_DUALE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a540bd256680ad5cc67e90d3d05ff3888">RAMECC_INTENSET_DUALE_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a694e336e1cbc2d68b093b0c0d11c5f3b" name="a694e336e1cbc2d68b093b0c0d11c5f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a694e336e1cbc2d68b093b0c0d11c5f3b">&#9670;&nbsp;</a></span>RAMECC_INTENSET_DUALE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_DUALE_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a540bd256680ad5cc67e90d3d05ff3888">RAMECC_INTENSET_DUALE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENSET) Dual Bit ECC Error Interrupt Enable Set Mask </p>

</div>
</div>
<a id="a540bd256680ad5cc67e90d3d05ff3888" name="a540bd256680ad5cc67e90d3d05ff3888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540bd256680ad5cc67e90d3d05ff3888">&#9670;&nbsp;</a></span>RAMECC_INTENSET_DUALE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_DUALE_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENSET) Dual Bit ECC Error Interrupt Enable Set Position </p>

</div>
</div>
<a id="a91ee3c8a6a0904e440bbfa9069cbf436" name="a91ee3c8a6a0904e440bbfa9069cbf436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ee3c8a6a0904e440bbfa9069cbf436">&#9670;&nbsp;</a></span>RAMECC_INTENSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_Msk&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENSET) Register Mask <br  />
 </p>

</div>
</div>
<a id="a3afdc53fbddbbc019fb423842bf27fba" name="a3afdc53fbddbbc019fb423842bf27fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afdc53fbddbbc019fb423842bf27fba">&#9670;&nbsp;</a></span>RAMECC_INTENSET_REG_OFST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_REG_OFST&#160;&#160;&#160;(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENSET) Interrupt Enable Set Offset </p>

</div>
</div>
<a id="a1d0eda60a8a741fb277a5762c66f6664" name="a1d0eda60a8a741fb277a5762c66f6664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0eda60a8a741fb277a5762c66f6664">&#9670;&nbsp;</a></span>RAMECC_INTENSET_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENSET) Interrupt Enable Set Reset Value </p>

</div>
</div>
<a id="a8e11f445714d56dd5efd1c91d22b041d" name="a8e11f445714d56dd5efd1c91d22b041d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e11f445714d56dd5efd1c91d22b041d">&#9670;&nbsp;</a></span>RAMECC_INTENSET_SINGLEE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_SINGLEE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ab819e60190215fe73d044a8f2c016770">RAMECC_INTENSET_SINGLEE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a3f7d235551f4e8b801aa723b1dfd9d50">RAMECC_INTENSET_SINGLEE_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab819e60190215fe73d044a8f2c016770" name="ab819e60190215fe73d044a8f2c016770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab819e60190215fe73d044a8f2c016770">&#9670;&nbsp;</a></span>RAMECC_INTENSET_SINGLEE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_SINGLEE_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a3f7d235551f4e8b801aa723b1dfd9d50">RAMECC_INTENSET_SINGLEE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENSET) Single Bit ECC Error Interrupt Enable Set Mask </p>

</div>
</div>
<a id="a3f7d235551f4e8b801aa723b1dfd9d50" name="a3f7d235551f4e8b801aa723b1dfd9d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7d235551f4e8b801aa723b1dfd9d50">&#9670;&nbsp;</a></span>RAMECC_INTENSET_SINGLEE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTENSET_SINGLEE_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTENSET) Single Bit ECC Error Interrupt Enable Set Position </p>

</div>
</div>
<a id="a1ff1a4d074caa7278b54c7c04e7eae04" name="a1ff1a4d074caa7278b54c7c04e7eae04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff1a4d074caa7278b54c7c04e7eae04">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_DUALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_DUALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#a1557a5d0d1af51850ebe82d601f9979f">RAMECC_INTFLAG_DUALE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa3e61ae09b527a9e0ab2a4621aa20959">RAMECC_INTFLAG_DUALE_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1557a5d0d1af51850ebe82d601f9979f" name="a1557a5d0d1af51850ebe82d601f9979f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1557a5d0d1af51850ebe82d601f9979f">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_DUALE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_DUALE_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aa3e61ae09b527a9e0ab2a4621aa20959">RAMECC_INTFLAG_DUALE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTFLAG) Dual Bit ECC Error Interrupt Mask </p>

</div>
</div>
<a id="aa3e61ae09b527a9e0ab2a4621aa20959" name="aa3e61ae09b527a9e0ab2a4621aa20959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e61ae09b527a9e0ab2a4621aa20959">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_DUALE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_DUALE_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTFLAG) Dual Bit ECC Error Interrupt Position </p>

</div>
</div>
<a id="a364ed655cf4546333a64cb0e3c08545a" name="a364ed655cf4546333a64cb0e3c08545a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364ed655cf4546333a64cb0e3c08545a">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_Msk&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTFLAG) Register Mask <br  />
 </p>

</div>
</div>
<a id="a3fa488d9def64ca0c00166ea6f8505d1" name="a3fa488d9def64ca0c00166ea6f8505d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fa488d9def64ca0c00166ea6f8505d1">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_REG_OFST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_REG_OFST&#160;&#160;&#160;(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTFLAG) Interrupt Flag Offset </p>

</div>
</div>
<a id="a75316aa5bf2764aef9342ab9e97102ce" name="a75316aa5bf2764aef9342ab9e97102ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75316aa5bf2764aef9342ab9e97102ce">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTFLAG) Interrupt Flag Reset Value </p>

</div>
</div>
<a id="af1dba0d0475e2cfac69d3febf03e12c0" name="af1dba0d0475e2cfac69d3febf03e12c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1dba0d0475e2cfac69d3febf03e12c0">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_SINGLEE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_SINGLEE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#ae5ad647833888bb2e3c17129374813fa">RAMECC_INTFLAG_SINGLEE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a670716fa90c43dec438166271e62b842">RAMECC_INTFLAG_SINGLEE_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5ad647833888bb2e3c17129374813fa" name="ae5ad647833888bb2e3c17129374813fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ad647833888bb2e3c17129374813fa">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_SINGLEE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_SINGLEE_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#a670716fa90c43dec438166271e62b842">RAMECC_INTFLAG_SINGLEE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTFLAG) Single Bit ECC Error Interrupt Mask </p>

</div>
</div>
<a id="a670716fa90c43dec438166271e62b842" name="a670716fa90c43dec438166271e62b842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670716fa90c43dec438166271e62b842">&#9670;&nbsp;</a></span>RAMECC_INTFLAG_SINGLEE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_INTFLAG_SINGLEE_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_INTFLAG) Single Bit ECC Error Interrupt Position </p>

</div>
</div>
<a id="af5769855915a2a5c76491d7469107eda" name="af5769855915a2a5c76491d7469107eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5769855915a2a5c76491d7469107eda">&#9670;&nbsp;</a></span>RAMECC_STATUS_ECCDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_STATUS_ECCDIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="component_2ramecc_8h.html#afd66b4d704b32c6476ac94f29e1ef53a">RAMECC_STATUS_ECCDIS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aad3526dd29623bdf0b6b017385ce8cee">RAMECC_STATUS_ECCDIS_Pos</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd66b4d704b32c6476ac94f29e1ef53a" name="afd66b4d704b32c6476ac94f29e1ef53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd66b4d704b32c6476ac94f29e1ef53a">&#9670;&nbsp;</a></span>RAMECC_STATUS_ECCDIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_STATUS_ECCDIS_Msk&#160;&#160;&#160;(<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) &lt;&lt; <a class="el" href="component_2ramecc_8h.html#aad3526dd29623bdf0b6b017385ce8cee">RAMECC_STATUS_ECCDIS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_STATUS) ECC Disable Mask </p>

</div>
</div>
<a id="aad3526dd29623bdf0b6b017385ce8cee" name="aad3526dd29623bdf0b6b017385ce8cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3526dd29623bdf0b6b017385ce8cee">&#9670;&nbsp;</a></span>RAMECC_STATUS_ECCDIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_STATUS_ECCDIS_Pos&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_STATUS) ECC Disable Position </p>

</div>
</div>
<a id="a5a161aef6cf7128da416803ef41adbce" name="a5a161aef6cf7128da416803ef41adbce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a161aef6cf7128da416803ef41adbce">&#9670;&nbsp;</a></span>RAMECC_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_STATUS_Msk&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_STATUS) Register Mask <br  />
 </p>

</div>
</div>
<a id="a8c9e4d59d43423e447e8babce79a81e5" name="a8c9e4d59d43423e447e8babce79a81e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9e4d59d43423e447e8babce79a81e5">&#9670;&nbsp;</a></span>RAMECC_STATUS_REG_OFST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_STATUS_REG_OFST&#160;&#160;&#160;(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_STATUS) Status Offset </p>

</div>
</div>
<a id="ade15049c636df2ad5882e1b6798b8799" name="ade15049c636df2ad5882e1b6798b8799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade15049c636df2ad5882e1b6798b8799">&#9670;&nbsp;</a></span>RAMECC_STATUS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAMECC_STATUS_RESETVALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(RAMECC_STATUS) Status Reset Value </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_507dab797d19e55be58bf837a0775ca3.html">ATSAME51J20A_DFP</a></li><li class="navelem"><a class="el" href="dir_9f305f0ca71003f8d595ee21d0ca9cea.html">component</a></li><li class="navelem"><a class="el" href="component_2ramecc_8h.html">ramecc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
