Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 17:54:45 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.120        0.000                      0                 1565        0.024        0.000                      0                 1565       48.750        0.000                       0                   580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.120        0.000                      0                 1561        0.024        0.000                      0                 1561       48.750        0.000                       0                   580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.500        0.000                      0                    4        1.252        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.120ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.075ns  (logic 3.838ns (14.719%)  route 22.237ns (85.281%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.786    29.556    sm/M_alum_out[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124    29.680 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.665    30.345    sm/brams/override_address[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I2_O)        0.152    30.497 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.720    31.217    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   104.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.337    
                         arrival time                         -31.217    
  -------------------------------------------------------------------
                         slack                                 73.120    

Slack (MET) :             73.351ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.046ns  (logic 3.810ns (14.628%)  route 22.236ns (85.372%))
  Logic Levels:           21  (LUT2=2 LUT4=1 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.786    29.556    sm/M_alum_out[0]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124    29.680 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.665    30.345    sm/brams/override_address[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    30.469 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.718    31.188    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.478   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.539    
                         arrival time                         -31.188    
  -------------------------------------------------------------------
                         slack                                 73.351    

Slack (MET) :             73.500ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.436ns  (logic 3.934ns (14.881%)  route 22.502ns (85.119%))
  Logic Levels:           22  (LUT2=2 LUT5=4 LUT6=16)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.806    29.576    sm/M_alum_out[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    29.700 r  sm/D_states_q[5]_i_4/O
                         net (fo=5, routed)           0.552    30.252    sm/D_states_q[5]_i_4_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.124    30.376 r  sm/D_states_q[4]_i_5/O
                         net (fo=3, routed)           0.483    30.859    sm/D_states_q[4]_i_5_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I5_O)        0.124    30.983 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.596    31.578    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441   104.845    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.297   105.142    
                         clock uncertainty           -0.035   105.107    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)       -0.028   105.079    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        105.079    
                         arrival time                         -31.578    
  -------------------------------------------------------------------
                         slack                                 73.500    

Slack (MET) :             73.512ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.408ns  (logic 3.934ns (14.897%)  route 22.474ns (85.103%))
  Logic Levels:           22  (LUT2=2 LUT5=4 LUT6=16)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.806    29.576    sm/M_alum_out[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.124    29.700 r  sm/D_states_q[5]_i_4/O
                         net (fo=5, routed)           0.552    30.252    sm/D_states_q[5]_i_4_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.124    30.376 r  sm/D_states_q[4]_i_5/O
                         net (fo=3, routed)           0.482    30.858    sm/D_states_q[4]_i_5_n_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I5_O)        0.124    30.982 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.568    31.550    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441   104.845    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.297   105.142    
                         clock uncertainty           -0.035   105.107    
    SLICE_X50Y58         FDRE (Setup_fdre_C_D)       -0.045   105.062    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        105.062    
                         arrival time                         -31.550    
  -------------------------------------------------------------------
                         slack                                 73.512    

Slack (MET) :             73.669ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.226ns  (logic 3.934ns (15.000%)  route 22.292ns (85.000%))
  Logic Levels:           22  (LUT2=2 LUT5=4 LUT6=16)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.636    29.406    sm/M_alum_out[0]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.530 f  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.407    29.937    sm/D_states_q[2]_i_8_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.061 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.615    30.676    sm/D_states_q[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.800 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.568    31.368    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X56Y60         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441   104.845    sm/clk_IBUF_BUFG
    SLICE_X56Y60         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X56Y60         FDSE (Setup_fdse_C_D)       -0.030   105.038    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.038    
                         arrival time                         -31.368    
  -------------------------------------------------------------------
                         slack                                 73.669    

Slack (MET) :             73.781ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.141ns  (logic 4.164ns (15.929%)  route 21.977ns (84.071%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 f  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.718    28.488    sm/M_alum_out[0]
    SLICE_X50Y64         LUT4 (Prop_lut4_I0_O)        0.150    28.638 r  sm/D_states_q[1]_i_27/O
                         net (fo=1, routed)           0.645    29.283    sm/D_states_q[1]_i_27_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I4_O)        0.328    29.611 r  sm/D_states_q[1]_i_6/O
                         net (fo=4, routed)           1.216    30.827    sm/D_states_q[1]_i_6_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.124    30.951 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.332    31.283    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X52Y61         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.439   104.843    sm/clk_IBUF_BUFG
    SLICE_X52Y61         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X52Y61         FDSE (Setup_fdse_C_D)       -0.016   105.064    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.064    
                         arrival time                         -31.283    
  -------------------------------------------------------------------
                         slack                                 73.781    

Slack (MET) :             73.839ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.019ns  (logic 3.934ns (15.120%)  route 22.085ns (84.880%))
  Logic Levels:           22  (LUT2=2 LUT5=4 LUT6=16)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.636    29.406    sm/M_alum_out[0]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.530 f  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.407    29.937    sm/D_states_q[2]_i_8_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.061 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.597    30.658    sm/D_states_q[2]_i_2_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.782 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    31.161    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X55Y60         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.440   104.844    sm/clk_IBUF_BUFG
    SLICE_X55Y60         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X55Y60         FDSE (Setup_fdse_C_D)       -0.067   105.000    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        105.000    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                 73.839    

Slack (MET) :             73.845ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.050ns  (logic 4.168ns (16.000%)  route 21.882ns (84.000%))
  Logic Levels:           22  (LUT2=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.101    28.871    sm/M_alum_out[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I2_O)        0.150    29.021 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.407    29.428    sm/D_states_q[3]_i_13_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.332    29.760 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.802    30.562    sm/D_states_q[3]_i_4_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.124    30.686 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.506    31.192    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441   104.845    sm/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.275   105.120    
                         clock uncertainty           -0.035   105.085    
    SLICE_X51Y58         FDRE (Setup_fdre_C_D)       -0.047   105.038    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.038    
                         arrival time                         -31.192    
  -------------------------------------------------------------------
                         slack                                 73.845    

Slack (MET) :             73.901ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.994ns  (logic 3.934ns (15.134%)  route 22.060ns (84.866%))
  Logic Levels:           22  (LUT2=2 LUT5=4 LUT6=16)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.636    29.406    sm/M_alum_out[0]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.530 f  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.407    29.937    sm/D_states_q[2]_i_8_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.061 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.619    30.680    sm/D_states_q[2]_i_2_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I0_O)        0.124    30.804 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.332    31.136    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X56Y60         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441   104.845    sm/clk_IBUF_BUFG
    SLICE_X56Y60         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X56Y60         FDSE (Setup_fdse_C_D)       -0.031   105.037    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -31.136    
  -------------------------------------------------------------------
                         slack                                 73.901    

Slack (MET) :             74.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.873ns  (logic 4.168ns (16.109%)  route 21.705ns (83.891%))
  Logic Levels:           22  (LUT2=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         4.398    10.058    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.124    10.182 r  sm/D_debug_dff_q[3]_i_8/O
                         net (fo=17, routed)          2.198    12.380    sm/D_debug_dff_q[3]_i_8_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.504 f  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.726    13.230    sm/ram_reg_i_131_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    13.354 r  sm/ram_reg_i_95/O
                         net (fo=32, routed)          0.891    14.245    L_reg/M_sm_ra2[0]
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.124    14.369 r  L_reg/D_registers_q[7][5]_i_11/O
                         net (fo=1, routed)           0.561    14.930    sm/M_sm_rd2[5]
    SLICE_X48Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.054 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=4, routed)           1.279    16.333    sm/M_alum_b[5]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.150    16.483 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           1.134    17.616    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.328    17.944 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.437    18.381    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.124    18.505 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.680    19.185    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.335 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.893    20.228    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X53Y76         LUT5 (Prop_lut5_I2_O)        0.354    20.582 r  L_reg/D_registers_q[7][12]_i_7/O
                         net (fo=2, routed)           0.863    21.445    sm/D_registers_q[7][12]_i_2_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.326    21.771 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.303    22.074    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I2_O)        0.124    22.198 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.731    22.929    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I2_O)        0.124    23.053 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.420    23.472    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.596 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.594    24.191    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I2_O)        0.124    24.315 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.432    24.747    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I2_O)        0.124    24.871 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.418    25.290    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.124    25.414 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.658    26.072    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I2_O)        0.124    26.196 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.451    26.646    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y78         LUT6 (Prop_lut6_I1_O)        0.124    26.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          2.101    28.871    sm/M_alum_out[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I2_O)        0.150    29.021 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.407    29.428    sm/D_states_q[3]_i_13_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.332    29.760 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.807    30.567    sm/D_states_q[3]_i_4_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I2_O)        0.124    30.691 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.324    31.015    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441   104.845    sm/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X52Y58         FDRE (Setup_fdre_C_D)       -0.031   105.051    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -31.015    
  -------------------------------------------------------------------
                         slack                                 74.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.874    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.892    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.892    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.892    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.892    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.850     2.040    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.795    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.060%)  route 0.328ns (69.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.328     1.996    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.060%)  route 0.328ns (69.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.583     1.527    sr3/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.328     1.996    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.851     2.041    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y63   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y63   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y63   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y63   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y70   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y72   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y72   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.500ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.704ns (11.499%)  route 5.418ns (88.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         3.139     8.737    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.861 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          1.571    10.432    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.708    11.264    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.764    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.764    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 93.500    

Slack (MET) :             93.500ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.704ns (11.499%)  route 5.418ns (88.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         3.139     8.737    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.861 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          1.571    10.432    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.708    11.264    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.764    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.764    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 93.500    

Slack (MET) :             93.500ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.704ns (11.499%)  route 5.418ns (88.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         3.139     8.737    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.861 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          1.571    10.432    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.708    11.264    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.764    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.764    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 93.500    

Slack (MET) :             93.500ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.704ns (11.499%)  route 5.418ns (88.501%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[6]/Q
                         net (fo=126, routed)         3.139     8.737    sm/D_states_q[6]
    SLICE_X53Y65         LUT2 (Prop_lut2_I1_O)        0.124     8.861 f  sm/D_debug_dff_q[5]_i_4/O
                         net (fo=12, routed)          1.571    10.432    sm/D_debug_dff_q[5]_i_4_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.556 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.708    11.264    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.498   104.902    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X60Y68         FDPE (Recov_fdpe_C_PRE)     -0.361   104.764    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.764    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 93.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.035%)  route 1.051ns (84.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X57Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.821     2.469    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.514 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.230     2.744    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.035%)  route 1.051ns (84.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X57Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.821     2.469    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.514 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.230     2.744    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.035%)  route 1.051ns (84.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X57Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.821     2.469    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.514 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.230     2.744    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.035%)  route 1.051ns (84.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X57Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=101, routed)         0.821     2.469    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.514 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.230     2.744    fifo_reset_cond/AS[0]
    SLICE_X60Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.853     2.042    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  1.252    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.176ns  (logic 12.357ns (33.238%)  route 24.819ns (66.762%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=7 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.419     5.544 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.571     7.115    L_reg/M_sm_pac[8]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.325     7.440 r  L_reg/L_198f7a6b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.659     8.100    L_reg/L_198f7a6b_remainder0_carry_i_26_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.328     8.428 f  L_reg/L_198f7a6b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.065     9.493    L_reg/L_198f7a6b_remainder0_carry_i_13_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152     9.645 f  L_reg/L_198f7a6b_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.313    L_reg/L_198f7a6b_remainder0_carry_i_19_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.360    10.673 r  L_reg/L_198f7a6b_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.623    11.296    L_reg/L_198f7a6b_remainder0_carry_i_10_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    11.622 r  L_reg/L_198f7a6b_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.622    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.172 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.394 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.154    13.548    L_reg/L_198f7a6b_remainder0[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.321    13.869 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.921    14.790    L_reg/i__carry__1_i_14_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.328    15.118 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.551    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.150    15.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.841    16.542    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.352    16.894 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.990    17.884    L_reg/i__carry_i_19_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.354    18.238 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.220    L_reg/i__carry_i_11_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.354    19.574 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.889    20.462    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.177 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.291 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.291    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.513 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.402    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299    22.701 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.512    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.636 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.886    25.522    L_reg/i__carry_i_14_0
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.152    25.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    26.130    L_reg/i__carry_i_25_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326    26.456 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.127    27.583    L_reg/i__carry_i_14_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I3_O)        0.124    27.707 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.656    28.363    L_reg/i__carry_i_13_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.118    28.481 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.821    29.302    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.628 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.628    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.178    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.292    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.605 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    31.235    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.306    31.541 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.824 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    32.811    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124    32.935 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.691    33.626    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124    33.750 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.063    34.813    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.124    34.937 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.848    38.784    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    42.301 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.301    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.141ns  (logic 12.605ns (33.938%)  route 24.536ns (66.062%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.419     5.544 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.571     7.115    L_reg/M_sm_pac[8]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.325     7.440 r  L_reg/L_198f7a6b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.659     8.100    L_reg/L_198f7a6b_remainder0_carry_i_26_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.328     8.428 f  L_reg/L_198f7a6b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.065     9.493    L_reg/L_198f7a6b_remainder0_carry_i_13_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152     9.645 f  L_reg/L_198f7a6b_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.313    L_reg/L_198f7a6b_remainder0_carry_i_19_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.360    10.673 r  L_reg/L_198f7a6b_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.623    11.296    L_reg/L_198f7a6b_remainder0_carry_i_10_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    11.622 r  L_reg/L_198f7a6b_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.622    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.172 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.394 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.154    13.548    L_reg/L_198f7a6b_remainder0[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.321    13.869 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.921    14.790    L_reg/i__carry__1_i_14_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.328    15.118 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.551    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.150    15.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.841    16.542    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.352    16.894 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.990    17.884    L_reg/i__carry_i_19_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.354    18.238 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.220    L_reg/i__carry_i_11_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.354    19.574 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.889    20.462    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.177 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.291 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.291    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.513 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.402    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299    22.701 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.512    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.636 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.886    25.522    L_reg/i__carry_i_14_0
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.152    25.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    26.130    L_reg/i__carry_i_25_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326    26.456 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.127    27.583    L_reg/i__carry_i_14_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I3_O)        0.124    27.707 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.656    28.363    L_reg/i__carry_i_13_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.118    28.481 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.821    29.302    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.628 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.628    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.178    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.292    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.605 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    31.235    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.306    31.541 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.824 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    32.811    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124    32.935 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.681    33.616    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.124    33.740 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.040    34.780    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.153    34.933 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.598    38.530    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    42.266 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.266    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.009ns  (logic 12.614ns (34.084%)  route 24.395ns (65.916%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.419     5.544 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.571     7.115    L_reg/M_sm_pac[8]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.325     7.440 r  L_reg/L_198f7a6b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.659     8.100    L_reg/L_198f7a6b_remainder0_carry_i_26_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.328     8.428 f  L_reg/L_198f7a6b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.065     9.493    L_reg/L_198f7a6b_remainder0_carry_i_13_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152     9.645 f  L_reg/L_198f7a6b_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.313    L_reg/L_198f7a6b_remainder0_carry_i_19_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.360    10.673 r  L_reg/L_198f7a6b_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.623    11.296    L_reg/L_198f7a6b_remainder0_carry_i_10_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    11.622 r  L_reg/L_198f7a6b_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.622    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.172 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.394 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.154    13.548    L_reg/L_198f7a6b_remainder0[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.321    13.869 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.921    14.790    L_reg/i__carry__1_i_14_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.328    15.118 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.551    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.150    15.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.841    16.542    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.352    16.894 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.990    17.884    L_reg/i__carry_i_19_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.354    18.238 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.220    L_reg/i__carry_i_11_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.354    19.574 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.889    20.462    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.177 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.291 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.291    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.513 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.402    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299    22.701 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.512    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.636 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.886    25.522    L_reg/i__carry_i_14_0
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.152    25.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    26.130    L_reg/i__carry_i_25_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326    26.456 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.127    27.583    L_reg/i__carry_i_14_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I3_O)        0.124    27.707 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.656    28.363    L_reg/i__carry_i_13_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.118    28.481 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.821    29.302    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.628 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.628    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.178    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.292    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.605 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    31.235    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.306    31.541 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.824 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    32.811    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124    32.935 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.681    33.616    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.124    33.740 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.055    34.795    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.152    34.947 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.441    38.388    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.746    42.134 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.134    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.891ns  (logic 12.590ns (34.128%)  route 24.301ns (65.872%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.419     5.544 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.571     7.115    L_reg/M_sm_pac[8]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.325     7.440 r  L_reg/L_198f7a6b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.659     8.100    L_reg/L_198f7a6b_remainder0_carry_i_26_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.328     8.428 f  L_reg/L_198f7a6b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.065     9.493    L_reg/L_198f7a6b_remainder0_carry_i_13_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152     9.645 f  L_reg/L_198f7a6b_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.313    L_reg/L_198f7a6b_remainder0_carry_i_19_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.360    10.673 r  L_reg/L_198f7a6b_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.623    11.296    L_reg/L_198f7a6b_remainder0_carry_i_10_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    11.622 r  L_reg/L_198f7a6b_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.622    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.172 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.394 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.154    13.548    L_reg/L_198f7a6b_remainder0[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.321    13.869 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.921    14.790    L_reg/i__carry__1_i_14_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.328    15.118 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.551    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.150    15.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.841    16.542    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.352    16.894 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.990    17.884    L_reg/i__carry_i_19_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.354    18.238 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.220    L_reg/i__carry_i_11_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.354    19.574 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.889    20.462    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.177 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.291 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.291    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.513 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.402    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299    22.701 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.512    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.636 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.886    25.522    L_reg/i__carry_i_14_0
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.152    25.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    26.130    L_reg/i__carry_i_25_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326    26.456 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.127    27.583    L_reg/i__carry_i_14_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I3_O)        0.124    27.707 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.656    28.363    L_reg/i__carry_i_13_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.118    28.481 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.821    29.302    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.628 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.628    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.178    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.292    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.605 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    31.235    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.306    31.541 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.824 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.122    32.945    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124    33.069 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.653    33.722    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.124    33.846 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.832    34.678    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.146    34.824 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.463    38.288    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    42.016 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.016    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.801ns  (logic 12.347ns (33.550%)  route 24.454ns (66.450%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.419     5.544 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.571     7.115    L_reg/M_sm_pac[8]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.325     7.440 r  L_reg/L_198f7a6b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.659     8.100    L_reg/L_198f7a6b_remainder0_carry_i_26_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.328     8.428 f  L_reg/L_198f7a6b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.065     9.493    L_reg/L_198f7a6b_remainder0_carry_i_13_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152     9.645 f  L_reg/L_198f7a6b_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.313    L_reg/L_198f7a6b_remainder0_carry_i_19_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.360    10.673 r  L_reg/L_198f7a6b_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.623    11.296    L_reg/L_198f7a6b_remainder0_carry_i_10_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    11.622 r  L_reg/L_198f7a6b_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.622    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.172 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.394 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.154    13.548    L_reg/L_198f7a6b_remainder0[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.321    13.869 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.921    14.790    L_reg/i__carry__1_i_14_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.328    15.118 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.551    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.150    15.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.841    16.542    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.352    16.894 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.990    17.884    L_reg/i__carry_i_19_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.354    18.238 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.220    L_reg/i__carry_i_11_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.354    19.574 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.889    20.462    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.177 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.291 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.291    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.513 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.402    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299    22.701 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.512    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.636 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.886    25.522    L_reg/i__carry_i_14_0
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.152    25.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    26.130    L_reg/i__carry_i_25_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326    26.456 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.127    27.583    L_reg/i__carry_i_14_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I3_O)        0.124    27.707 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.656    28.363    L_reg/i__carry_i_13_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.118    28.481 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.821    29.302    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.628 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.628    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.178    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.292    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.605 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    31.235    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.306    31.541 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.824 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.122    32.945    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124    33.069 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.653    33.722    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.124    33.846 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.832    34.678    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.124    34.802 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.617    38.419    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    41.926 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.926    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.589ns  (logic 12.363ns (33.789%)  route 24.226ns (66.211%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.419     5.544 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.571     7.115    L_reg/M_sm_pac[8]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.325     7.440 r  L_reg/L_198f7a6b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.659     8.100    L_reg/L_198f7a6b_remainder0_carry_i_26_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.328     8.428 f  L_reg/L_198f7a6b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.065     9.493    L_reg/L_198f7a6b_remainder0_carry_i_13_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152     9.645 f  L_reg/L_198f7a6b_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.313    L_reg/L_198f7a6b_remainder0_carry_i_19_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.360    10.673 r  L_reg/L_198f7a6b_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.623    11.296    L_reg/L_198f7a6b_remainder0_carry_i_10_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    11.622 r  L_reg/L_198f7a6b_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.622    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.172 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.394 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.154    13.548    L_reg/L_198f7a6b_remainder0[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.321    13.869 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.921    14.790    L_reg/i__carry__1_i_14_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.328    15.118 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.551    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.150    15.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.841    16.542    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.352    16.894 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.990    17.884    L_reg/i__carry_i_19_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.354    18.238 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.220    L_reg/i__carry_i_11_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.354    19.574 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.889    20.462    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.177 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.291 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.291    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.513 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.402    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299    22.701 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.512    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.636 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.886    25.522    L_reg/i__carry_i_14_0
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.152    25.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    26.130    L_reg/i__carry_i_25_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326    26.456 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.127    27.583    L_reg/i__carry_i_14_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I3_O)        0.124    27.707 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.656    28.363    L_reg/i__carry_i_13_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.118    28.481 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.821    29.302    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.628 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.628    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.178    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.292    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.605 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    31.235    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.306    31.541 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.824 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    32.811    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124    32.935 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.681    33.616    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.124    33.740 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.055    34.795    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.124    34.919 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.272    38.191    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.714 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.714    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.506ns  (logic 12.334ns (33.787%)  route 24.171ns (66.213%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.419     5.544 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.571     7.115    L_reg/M_sm_pac[8]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.325     7.440 r  L_reg/L_198f7a6b_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.659     8.100    L_reg/L_198f7a6b_remainder0_carry_i_26_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.328     8.428 f  L_reg/L_198f7a6b_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.065     9.493    L_reg/L_198f7a6b_remainder0_carry_i_13_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I1_O)        0.152     9.645 f  L_reg/L_198f7a6b_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.313    L_reg/L_198f7a6b_remainder0_carry_i_19_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.360    10.673 r  L_reg/L_198f7a6b_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.623    11.296    L_reg/L_198f7a6b_remainder0_carry_i_10_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I1_O)        0.326    11.622 r  L_reg/L_198f7a6b_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.622    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X40Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.172 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.172    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.394 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.154    13.548    L_reg/L_198f7a6b_remainder0[4]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.321    13.869 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.921    14.790    L_reg/i__carry__1_i_14_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I4_O)        0.328    15.118 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.433    15.551    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I3_O)        0.150    15.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.841    16.542    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.352    16.894 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.990    17.884    L_reg/i__carry_i_19_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.354    18.238 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.981    19.220    L_reg/i__carry_i_11_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.354    19.574 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.889    20.462    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    21.177 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.177    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.291 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.291    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.513 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.888    22.402    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2[0]
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299    22.701 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.512    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.124    23.636 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.886    25.522    L_reg/i__carry_i_14_0
    SLICE_X40Y76         LUT3 (Prop_lut3_I0_O)        0.152    25.674 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    26.130    L_reg/i__carry_i_25_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.326    26.456 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.127    27.583    L_reg/i__carry_i_14_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I3_O)        0.124    27.707 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.656    28.363    L_reg/i__carry_i_13_n_0
    SLICE_X36Y77         LUT3 (Prop_lut3_I1_O)        0.118    28.481 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.821    29.302    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.326    29.628 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.628    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.178 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.178    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.292 r  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.292    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.605 f  aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.630    31.235    aseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.306    31.541 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.700    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    31.824 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    32.811    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.124    32.935 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.681    33.616    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.124    33.740 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.040    34.780    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.124    34.904 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.233    38.136    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    41.631 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.631    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.513ns  (logic 11.857ns (33.387%)  route 23.657ns (66.613%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.325     6.906    L_reg/M_sm_timer[9]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.148     7.054 r  L_reg/L_198f7a6b_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.469     7.523    L_reg/L_198f7a6b_remainder0_carry_i_26__1_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I4_O)        0.328     7.851 f  L_reg/L_198f7a6b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.204     9.055    L_reg/L_198f7a6b_remainder0_carry_i_13__1_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.152     9.207 f  L_reg/L_198f7a6b_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.963    10.170    L_reg/L_198f7a6b_remainder0_carry_i_19__1_n_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I3_O)        0.362    10.532 r  L_reg/L_198f7a6b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.365    L_reg/L_198f7a6b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.327    11.692 r  L_reg/L_198f7a6b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.692    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.008    13.589    L_reg/L_198f7a6b_remainder0_3[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.301    13.890 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.940    14.830    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I0_O)        0.124    14.954 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.879    15.833    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.957 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.956    16.913    L_reg/i__carry_i_16__4_n_0
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.152    17.065 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.619    17.684    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y69         LUT3 (Prop_lut3_I1_O)        0.352    18.036 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.935    18.971    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I1_O)        0.328    19.299 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    19.767    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.274 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.274    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.388    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    21.719    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.025 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.977    23.002    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.126 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.041    24.167    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.149    24.316 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    25.143    L_reg/i__carry_i_13__3_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.360    25.503 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.944    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.326    26.270 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    26.930    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.152    27.082 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    27.946    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.278 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.278    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.828 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.828    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.067 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.882    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y69         LUT6 (Prop_lut6_I4_O)        0.302    30.184 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.001    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.125 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.748    31.874    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.998 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.676    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.800 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.989    33.789    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I1_O)        0.124    33.913 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.182    37.095    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.638 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.638    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.457ns  (logic 12.122ns (34.189%)  route 23.335ns (65.811%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.325     6.906    L_reg/M_sm_timer[9]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.148     7.054 r  L_reg/L_198f7a6b_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.469     7.523    L_reg/L_198f7a6b_remainder0_carry_i_26__1_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I4_O)        0.328     7.851 f  L_reg/L_198f7a6b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.204     9.055    L_reg/L_198f7a6b_remainder0_carry_i_13__1_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.152     9.207 f  L_reg/L_198f7a6b_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.963    10.170    L_reg/L_198f7a6b_remainder0_carry_i_19__1_n_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I3_O)        0.362    10.532 r  L_reg/L_198f7a6b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.365    L_reg/L_198f7a6b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.327    11.692 r  L_reg/L_198f7a6b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.692    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.008    13.589    L_reg/L_198f7a6b_remainder0_3[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.301    13.890 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.940    14.830    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I0_O)        0.124    14.954 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.879    15.833    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.957 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.956    16.913    L_reg/i__carry_i_16__4_n_0
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.152    17.065 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.619    17.684    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y69         LUT3 (Prop_lut3_I1_O)        0.352    18.036 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.935    18.971    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I1_O)        0.328    19.299 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    19.767    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.274 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.274    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.388    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    21.719    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.025 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.977    23.002    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.126 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.041    24.167    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.149    24.316 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    25.143    L_reg/i__carry_i_13__3_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.360    25.503 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.944    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.326    26.270 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    26.930    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.152    27.082 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    27.946    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.278 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.278    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.828 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.828    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.067 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.882    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y69         LUT6 (Prop_lut6_I4_O)        0.302    30.184 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.001    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.125 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.748    31.874    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.998 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.676    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.800 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.242    34.041    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y70         LUT4 (Prop_lut4_I0_O)        0.152    34.193 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.608    36.801    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    40.582 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.582    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.237ns  (logic 11.860ns (33.658%)  route 23.377ns (66.342%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X41Y70         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.325     6.906    L_reg/M_sm_timer[9]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.148     7.054 r  L_reg/L_198f7a6b_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.469     7.523    L_reg/L_198f7a6b_remainder0_carry_i_26__1_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I4_O)        0.328     7.851 f  L_reg/L_198f7a6b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.204     9.055    L_reg/L_198f7a6b_remainder0_carry_i_13__1_n_0
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.152     9.207 f  L_reg/L_198f7a6b_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.963    10.170    L_reg/L_198f7a6b_remainder0_carry_i_19__1_n_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I3_O)        0.362    10.532 r  L_reg/L_198f7a6b_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.365    L_reg/L_198f7a6b_remainder0_carry_i_10__1_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.327    11.692 r  L_reg/L_198f7a6b_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.692    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.008    13.589    L_reg/L_198f7a6b_remainder0_3[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.301    13.890 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.940    14.830    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I0_O)        0.124    14.954 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.879    15.833    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.957 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.956    16.913    L_reg/i__carry_i_16__4_n_0
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.152    17.065 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.619    17.684    L_reg/i__carry_i_20__4_n_0
    SLICE_X38Y69         LUT3 (Prop_lut3_I1_O)        0.352    18.036 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.935    18.971    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I1_O)        0.328    19.299 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    19.767    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.274 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.274    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.388 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.388    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.701 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    21.719    L_reg/L_198f7a6b_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.306    22.025 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.977    23.002    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.124    23.126 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.041    24.167    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y67         LUT2 (Prop_lut2_I0_O)        0.149    24.316 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    25.143    L_reg/i__carry_i_13__3_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.360    25.503 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.944    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.326    26.270 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.660    26.930    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.152    27.082 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    27.946    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.332    28.278 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.278    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.828 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.828    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.067 r  timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.882    timerseg_driver/decimal_renderer/L_198f7a6b_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y69         LUT6 (Prop_lut6_I4_O)        0.302    30.184 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.001    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124    31.125 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.748    31.874    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.998 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    32.676    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.800 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.017    33.816    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.940 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.875    36.815    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.362 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.362    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.363ns (78.666%)  route 0.370ns (21.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.370     2.044    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.266 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.266    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.367ns (76.129%)  route 0.429ns (23.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.429     2.102    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.328 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.328    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.396ns (77.909%)  route 0.396ns (22.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.396     2.097    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.329 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.329    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.409ns (77.489%)  route 0.409ns (22.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.409     2.070    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.351 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.351    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.404ns (76.554%)  route 0.430ns (23.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.430     2.091    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.367 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.367    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1625332553[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.421ns (75.075%)  route 0.472ns (24.925%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.593     1.537    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.136     1.814    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=8, routed)           0.336     2.194    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.429 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.429    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.383ns (71.257%)  route 0.558ns (28.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.558     2.206    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.448 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.448    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.396ns (71.345%)  route 0.561ns (28.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.561     2.228    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.460 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.460    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1625332553[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.438ns (73.795%)  route 0.511ns (26.205%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.592     1.536    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.158     1.858    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X61Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.352     2.256    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.485 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.485    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.386ns (69.324%)  route 0.613ns (30.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.613     2.261    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.505 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.505    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.619ns (36.958%)  route 2.762ns (63.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.121     3.616    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.740 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.381    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.619ns (36.958%)  route 2.762ns (63.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.121     3.616    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.740 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.381    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.619ns (36.958%)  route 2.762ns (63.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.121     3.616    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.740 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.381    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.619ns (36.958%)  route 2.762ns (63.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.121     3.616    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.740 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.381    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.619ns (36.958%)  route 2.762ns (63.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.121     3.616    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.740 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.640     4.381    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.310ns  (logic 1.628ns (37.767%)  route 2.682ns (62.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.849     3.353    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.833     4.310    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.245ns  (logic 1.628ns (38.345%)  route 2.618ns (61.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.097     3.601    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.725 r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.520     4.245    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.508     4.912    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.117ns  (logic 1.618ns (39.301%)  route 2.499ns (60.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.774     3.268    forLoop_idx_0_52124955[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.392 r  forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.725     4.117    forLoop_idx_0_52124955[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.508     4.912    forLoop_idx_0_52124955[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.012ns  (logic 1.625ns (40.495%)  route 2.387ns (59.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    C2                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.054     3.555    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.679 r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.333     4.012    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.913    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 1.642ns (46.013%)  route 1.927ns (53.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.149     2.638    forLoop_idx_0_52124955[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.153     2.791 r  forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.778     3.569    forLoop_idx_0_52124955[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.498     4.902    forLoop_idx_0_52124955[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_52124955[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.308ns (31.770%)  route 0.661ns (68.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.424     0.686    forLoop_idx_0_52124955[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.731 r  forLoop_idx_0_52124955[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.237     0.969    forLoop_idx_0_52124955[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.852     2.042    forLoop_idx_0_52124955[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_52124955[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.314ns (29.916%)  route 0.736ns (70.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.405     0.671    forLoop_idx_0_52124955[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y79         LUT1 (Prop_lut1_I0_O)        0.048     0.719 r  forLoop_idx_0_52124955[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.331     1.050    forLoop_idx_0_52124955[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.852     2.042    forLoop_idx_0_52124955[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.306ns (27.573%)  route 0.804ns (72.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.424     0.681    forLoop_idx_0_52124955[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y80         LUT1 (Prop_lut1_I0_O)        0.049     0.730 r  forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.380     1.110    forLoop_idx_0_52124955[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.852     2.042    forLoop_idx_0_52124955[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y79         SRLC32E                                      r  forLoop_idx_0_52124955[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.313ns (24.833%)  route 0.948ns (75.167%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.833     1.101    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.146 r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.115     1.262    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.863     2.053    forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1625332553[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.307ns (24.120%)  route 0.965ns (75.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.706     0.968    forLoop_idx_0_52124955[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.013 r  forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.259     1.272    forLoop_idx_0_52124955[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.862     2.052    forLoop_idx_0_52124955[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_52124955[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.317ns (23.763%)  route 1.016ns (76.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.845     1.117    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.170     1.332    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.862     2.052    forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1625332553[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.308ns (22.066%)  route 1.087ns (77.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.113    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.158 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.394    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.308ns (22.066%)  route 1.087ns (77.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.113    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.158 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.394    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.308ns (22.066%)  route 1.087ns (77.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.113    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.158 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.394    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.308ns (22.066%)  route 1.087ns (77.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.113    reset_cond/butt_reset_IBUF
    SLICE_X64Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.158 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.236     1.394    reset_cond/M_reset_cond_in
    SLICE_X64Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





