
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079b4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08007a74  08007a74  00017a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b9c  08007b9c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007b9c  08007b9c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b9c  08007b9c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007b9c  08007b9c  00017b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08007ba4  08007ba4  00017ba4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007bac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  20000070  08007c1c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08007c1c  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024b85  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003929  00000000  00000000  00044c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  00048548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001268  00000000  00000000  000498b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001495e  00000000  00000000  0004ab18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ae5  00000000  00000000  0005f476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000798e7  00000000  00000000  00075f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ef842  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005efc  00000000  00000000  000ef894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007a5c 	.word	0x08007a5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08007a5c 	.word	0x08007a5c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <_ZN6ButtonC1EP12GPIO_TypeDefh>:
#include <Button.hpp>

extern TIM_HandleTypeDef htim6;

Button::Button(GPIO_TypeDef *port, uint8_t pin) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	60f8      	str	r0, [r7, #12]
 8000238:	60b9      	str	r1, [r7, #8]
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	701a      	strb	r2, [r3, #0]
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2200      	movs	r2, #0
 8000242:	711a      	strb	r2, [r3, #4]
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	2200      	movs	r2, #0
 8000248:	715a      	strb	r2, [r3, #5]
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2200      	movs	r2, #0
 800024e:	719a      	strb	r2, [r3, #6]
	this->port = port;
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	68ba      	ldr	r2, [r7, #8]
 8000254:	601a      	str	r2, [r3, #0]
	this->pin = pin;
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	1dfa      	adds	r2, r7, #7
 800025a:	7812      	ldrb	r2, [r2, #0]
 800025c:	711a      	strb	r2, [r3, #4]
	this->prevSt = 0;
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	2200      	movs	r2, #0
 8000262:	715a      	strb	r2, [r3, #5]
	this->debounceCounter = 0;
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	2200      	movs	r2, #0
 8000268:	719a      	strb	r2, [r3, #6]
}
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	0018      	movs	r0, r3
 800026e:	46bd      	mov	sp, r7
 8000270:	b004      	add	sp, #16
 8000272:	bd80      	pop	{r7, pc}

08000274 <_ZN6Button9getPrevStEv>:

uint8_t Button::getPrevSt() {
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
	return this->prevSt;
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	795b      	ldrb	r3, [r3, #5]
}
 8000280:	0018      	movs	r0, r3
 8000282:	46bd      	mov	sp, r7
 8000284:	b002      	add	sp, #8
 8000286:	bd80      	pop	{r7, pc}

08000288 <_ZN6Button9setPrevStEh>:

void Button::setPrevSt(uint8_t prevSt) {
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
 8000290:	000a      	movs	r2, r1
 8000292:	1cfb      	adds	r3, r7, #3
 8000294:	701a      	strb	r2, [r3, #0]
	this->prevSt = prevSt;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	1cfa      	adds	r2, r7, #3
 800029a:	7812      	ldrb	r2, [r2, #0]
 800029c:	715a      	strb	r2, [r3, #5]
}
 800029e:	46c0      	nop			; (mov r8, r8)
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b002      	add	sp, #8
 80002a4:	bd80      	pop	{r7, pc}
	...

080002a8 <_ZN6Button7clickedEv>:

uint8_t Button::clicked() {
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
	if (this->port->IDR & (1 << pin)) {
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	691b      	ldr	r3, [r3, #16]
 80002b6:	687a      	ldr	r2, [r7, #4]
 80002b8:	7912      	ldrb	r2, [r2, #4]
 80002ba:	0011      	movs	r1, r2
 80002bc:	2201      	movs	r2, #1
 80002be:	408a      	lsls	r2, r1
 80002c0:	4013      	ands	r3, r2
 80002c2:	1e5a      	subs	r2, r3, #1
 80002c4:	4193      	sbcs	r3, r2
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d017      	beq.n	80002fc <_ZN6Button7clickedEv+0x54>
		if (this->debounceCounter == 0) {
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	799b      	ldrb	r3, [r3, #6]
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d106      	bne.n	80002e2 <_ZN6Button7clickedEv+0x3a>
			this->debounceCounter = 1;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2201      	movs	r2, #1
 80002d8:	719a      	strb	r2, [r3, #6]
			HAL_TIM_Base_Start_IT(&htim6);
 80002da:	4b0b      	ldr	r3, [pc, #44]	; (8000308 <_ZN6Button7clickedEv+0x60>)
 80002dc:	0018      	movs	r0, r3
 80002de:	f005 fec5 	bl	800606c <HAL_TIM_Base_Start_IT>
		}
		if (this->debounceCounter == 10) {
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	799b      	ldrb	r3, [r3, #6]
 80002e6:	2b0a      	cmp	r3, #10
 80002e8:	d108      	bne.n	80002fc <_ZN6Button7clickedEv+0x54>
			HAL_TIM_Base_Stop_IT(&htim6);
 80002ea:	4b07      	ldr	r3, [pc, #28]	; (8000308 <_ZN6Button7clickedEv+0x60>)
 80002ec:	0018      	movs	r0, r3
 80002ee:	f005 ff09 	bl	8006104 <HAL_TIM_Base_Stop_IT>
			this->debounceCounter = 0;
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	2200      	movs	r2, #0
 80002f6:	719a      	strb	r2, [r3, #6]
			return 1;
 80002f8:	2301      	movs	r3, #1
 80002fa:	e000      	b.n	80002fe <_ZN6Button7clickedEv+0x56>
		}
	}
	return 0;
 80002fc:	2300      	movs	r3, #0
}
 80002fe:	0018      	movs	r0, r3
 8000300:	46bd      	mov	sp, r7
 8000302:	b002      	add	sp, #8
 8000304:	bd80      	pop	{r7, pc}
 8000306:	46c0      	nop			; (mov r8, r8)
 8000308:	2000016c 	.word	0x2000016c

0800030c <_ZN6Button9unclickedEv>:

uint8_t Button::unclicked() {
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
	if (!(this->port->IDR & (1 << pin))) {
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	691b      	ldr	r3, [r3, #16]
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	7912      	ldrb	r2, [r2, #4]
 800031e:	0011      	movs	r1, r2
 8000320:	2201      	movs	r2, #1
 8000322:	408a      	lsls	r2, r1
 8000324:	4013      	ands	r3, r2
 8000326:	425a      	negs	r2, r3
 8000328:	4153      	adcs	r3, r2
 800032a:	b2db      	uxtb	r3, r3
 800032c:	2b00      	cmp	r3, #0
 800032e:	d017      	beq.n	8000360 <_ZN6Button9unclickedEv+0x54>
		if (this->debounceCounter == 0) {
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	799b      	ldrb	r3, [r3, #6]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d106      	bne.n	8000346 <_ZN6Button9unclickedEv+0x3a>
			this->debounceCounter = 1;
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	2201      	movs	r2, #1
 800033c:	719a      	strb	r2, [r3, #6]
			HAL_TIM_Base_Start_IT(&htim6);
 800033e:	4b0b      	ldr	r3, [pc, #44]	; (800036c <_ZN6Button9unclickedEv+0x60>)
 8000340:	0018      	movs	r0, r3
 8000342:	f005 fe93 	bl	800606c <HAL_TIM_Base_Start_IT>
		}
		if (this->debounceCounter == 10) {
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	799b      	ldrb	r3, [r3, #6]
 800034a:	2b0a      	cmp	r3, #10
 800034c:	d108      	bne.n	8000360 <_ZN6Button9unclickedEv+0x54>
			HAL_TIM_Base_Stop_IT(&htim6);
 800034e:	4b07      	ldr	r3, [pc, #28]	; (800036c <_ZN6Button9unclickedEv+0x60>)
 8000350:	0018      	movs	r0, r3
 8000352:	f005 fed7 	bl	8006104 <HAL_TIM_Base_Stop_IT>
			this->debounceCounter = 0;
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	2200      	movs	r2, #0
 800035a:	719a      	strb	r2, [r3, #6]
			return 1;
 800035c:	2301      	movs	r3, #1
 800035e:	e000      	b.n	8000362 <_ZN6Button9unclickedEv+0x56>
		}
	}
	return 0;
 8000360:	2300      	movs	r3, #0
}
 8000362:	0018      	movs	r0, r3
 8000364:	46bd      	mov	sp, r7
 8000366:	b002      	add	sp, #8
 8000368:	bd80      	pop	{r7, pc}
 800036a:	46c0      	nop			; (mov r8, r8)
 800036c:	2000016c 	.word	0x2000016c

08000370 <_ZN6Button9interruptEv>:

void Button::interrupt() {
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
	if ((this->debounceCounter) > 0 && (this->debounceCounter) < 10) {
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	799b      	ldrb	r3, [r3, #6]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d009      	beq.n	8000394 <_ZN6Button9interruptEv+0x24>
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	799b      	ldrb	r3, [r3, #6]
 8000384:	2b09      	cmp	r3, #9
 8000386:	d805      	bhi.n	8000394 <_ZN6Button9interruptEv+0x24>
		++this->debounceCounter;
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	799b      	ldrb	r3, [r3, #6]
 800038c:	3301      	adds	r3, #1
 800038e:	b2da      	uxtb	r2, r3
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	719a      	strb	r2, [r3, #6]
	}
}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	b002      	add	sp, #8
 800039a:	bd80      	pop	{r7, pc}

0800039c <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
 80003a4:	6039      	str	r1, [r7, #0]
 80003a6:	683b      	ldr	r3, [r7, #0]
 80003a8:	0018      	movs	r0, r3
 80003aa:	46bd      	mov	sp, r7
 80003ac:	b002      	add	sp, #8
 80003ae:	bd80      	pop	{r7, pc}

080003b0 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	0018      	movs	r0, r3
 80003bc:	f000 fb8c 	bl	8000ad8 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE12_Vector_implC1Ev>
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	0018      	movs	r0, r3
 80003c4:	46bd      	mov	sp, r7
 80003c6:	b002      	add	sp, #8
 80003c8:	bd80      	pop	{r7, pc}

080003ca <_ZNSt6vectorIN6Screen4LineESaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80003ca:	b580      	push	{r7, lr}
 80003cc:	b082      	sub	sp, #8
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	6078      	str	r0, [r7, #4]
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	0018      	movs	r0, r3
 80003d6:	f7ff ffeb 	bl	80003b0 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EEC1Ev>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	0018      	movs	r0, r3
 80003de:	46bd      	mov	sp, r7
 80003e0:	b002      	add	sp, #8
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>:
#include "Screen.hpp"

Screen::Screen(I2C_HandleTypeDef *hi2c, uint8_t i2cAddr) {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b084      	sub	sp, #16
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	60f8      	str	r0, [r7, #12]
 80003ec:	60b9      	str	r1, [r7, #8]
 80003ee:	1dfb      	adds	r3, r7, #7
 80003f0:	701a      	strb	r2, [r3, #0]
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	22c9      	movs	r2, #201	; 0xc9
 80003f6:	745a      	strb	r2, [r3, #17]
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	2200      	movs	r2, #0
 80003fc:	749a      	strb	r2, [r3, #18]
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	2200      	movs	r2, #0
 8000402:	74da      	strb	r2, [r3, #19]
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	2240      	movs	r2, #64	; 0x40
 8000408:	751a      	strb	r2, [r3, #20]
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	2214      	movs	r2, #20
 800040e:	755a      	strb	r2, [r3, #21]
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	2254      	movs	r2, #84	; 0x54
 8000414:	759a      	strb	r2, [r3, #22]
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	3318      	adds	r3, #24
 800041a:	0018      	movs	r0, r3
 800041c:	f7ff ffd5 	bl	80003ca <_ZNSt6vectorIN6Screen4LineESaIS1_EEC1Ev>
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	2224      	movs	r2, #36	; 0x24
 8000424:	2100      	movs	r1, #0
 8000426:	5499      	strb	r1, [r3, r2]
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	2225      	movs	r2, #37	; 0x25
 800042c:	2100      	movs	r1, #0
 800042e:	5499      	strb	r1, [r3, r2]
	this->i2cSettings.hi2c = hi2c;
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	68ba      	ldr	r2, [r7, #8]
 8000434:	609a      	str	r2, [r3, #8]
	this->i2cSettings.i2cAddr = i2cAddr;
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	1dfa      	adds	r2, r7, #7
 800043a:	7812      	ldrb	r2, [r2, #0]
 800043c:	731a      	strb	r2, [r3, #12]
}
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	0018      	movs	r0, r3
 8000442:	46bd      	mov	sp, r7
 8000444:	b004      	add	sp, #16
 8000446:	bd80      	pop	{r7, pc}

08000448 <_ZN6Screen10cursorDownEv>:

void Screen::cursorDown() {
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
	if (this->cursorPos == this->rowPos1 && this->linesNum > 1) {
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	7c9a      	ldrb	r2, [r3, #18]
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	7cdb      	ldrb	r3, [r3, #19]
 8000458:	429a      	cmp	r2, r3
 800045a:	d119      	bne.n	8000490 <_ZN6Screen10cursorDownEv+0x48>
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	2224      	movs	r2, #36	; 0x24
 8000460:	5c9b      	ldrb	r3, [r3, r2]
 8000462:	2b01      	cmp	r3, #1
 8000464:	d914      	bls.n	8000490 <_ZN6Screen10cursorDownEv+0x48>
		clearChar(this->cursorPos, this->i2cSettings);
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	7c98      	ldrb	r0, [r3, #18]
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	6899      	ldr	r1, [r3, #8]
 800046e:	68da      	ldr	r2, [r3, #12]
 8000470:	f001 fc30 	bl	8001cd4 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos2;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	7d1a      	ldrb	r2, [r3, #20]
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	2225      	movs	r2, #37	; 0x25
 8000480:	5c9b      	ldrb	r3, [r3, r2]
 8000482:	b25b      	sxtb	r3, r3
 8000484:	6878      	ldr	r0, [r7, #4]
 8000486:	2200      	movs	r2, #0
 8000488:	2101      	movs	r1, #1
 800048a:	f000 f8d8 	bl	800063e <_ZN6Screen13displayOneColEhha>
 800048e:	e06e      	b.n	800056e <_ZN6Screen10cursorDownEv+0x126>
	} else if (this->cursorPos == this->rowPos2 && this->linesNum > 2) {
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	7c9a      	ldrb	r2, [r3, #18]
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	7d1b      	ldrb	r3, [r3, #20]
 8000498:	429a      	cmp	r2, r3
 800049a:	d119      	bne.n	80004d0 <_ZN6Screen10cursorDownEv+0x88>
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2224      	movs	r2, #36	; 0x24
 80004a0:	5c9b      	ldrb	r3, [r3, r2]
 80004a2:	2b02      	cmp	r3, #2
 80004a4:	d914      	bls.n	80004d0 <_ZN6Screen10cursorDownEv+0x88>
		clearChar(this->cursorPos, this->i2cSettings);
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	7c98      	ldrb	r0, [r3, #18]
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	6899      	ldr	r1, [r3, #8]
 80004ae:	68da      	ldr	r2, [r3, #12]
 80004b0:	f001 fc10 	bl	8001cd4 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos3;
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	7d5a      	ldrb	r2, [r3, #21]
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	2225      	movs	r2, #37	; 0x25
 80004c0:	5c9b      	ldrb	r3, [r3, r2]
 80004c2:	b25b      	sxtb	r3, r3
 80004c4:	6878      	ldr	r0, [r7, #4]
 80004c6:	2200      	movs	r2, #0
 80004c8:	2101      	movs	r1, #1
 80004ca:	f000 f8b8 	bl	800063e <_ZN6Screen13displayOneColEhha>
 80004ce:	e04e      	b.n	800056e <_ZN6Screen10cursorDownEv+0x126>
	} else if (this->cursorPos == this->rowPos3 && this->linesNum > 3) {
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	7c9a      	ldrb	r2, [r3, #18]
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	7d5b      	ldrb	r3, [r3, #21]
 80004d8:	429a      	cmp	r2, r3
 80004da:	d119      	bne.n	8000510 <_ZN6Screen10cursorDownEv+0xc8>
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2224      	movs	r2, #36	; 0x24
 80004e0:	5c9b      	ldrb	r3, [r3, r2]
 80004e2:	2b03      	cmp	r3, #3
 80004e4:	d914      	bls.n	8000510 <_ZN6Screen10cursorDownEv+0xc8>
		clearChar(this->cursorPos, this->i2cSettings);
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	7c98      	ldrb	r0, [r3, #18]
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	6899      	ldr	r1, [r3, #8]
 80004ee:	68da      	ldr	r2, [r3, #12]
 80004f0:	f001 fbf0 	bl	8001cd4 <_Z9clearCharh11I2CSettings>
		this->cursorPos = this->rowPos4;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	7d9a      	ldrb	r2, [r3, #22]
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	749a      	strb	r2, [r3, #18]
		displayOneCol(1, 0, this->shiftFlag);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2225      	movs	r2, #37	; 0x25
 8000500:	5c9b      	ldrb	r3, [r3, r2]
 8000502:	b25b      	sxtb	r3, r3
 8000504:	6878      	ldr	r0, [r7, #4]
 8000506:	2200      	movs	r2, #0
 8000508:	2101      	movs	r1, #1
 800050a:	f000 f898 	bl	800063e <_ZN6Screen13displayOneColEhha>
 800050e:	e02e      	b.n	800056e <_ZN6Screen10cursorDownEv+0x126>
	} else if (this->cursorPos == this->rowPos4 && this->linesNum > 4) {
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	7c9a      	ldrb	r2, [r3, #18]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	7d9b      	ldrb	r3, [r3, #22]
 8000518:	429a      	cmp	r2, r3
 800051a:	d128      	bne.n	800056e <_ZN6Screen10cursorDownEv+0x126>
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2224      	movs	r2, #36	; 0x24
 8000520:	5c9b      	ldrb	r3, [r3, r2]
 8000522:	2b04      	cmp	r3, #4
 8000524:	d923      	bls.n	800056e <_ZN6Screen10cursorDownEv+0x126>
		(this->shiftFlag < (this->linesNum - 4)) ? (++this->shiftFlag) : 0;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2225      	movs	r2, #37	; 0x25
 800052a:	5c9b      	ldrb	r3, [r3, r2]
 800052c:	0019      	movs	r1, r3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2224      	movs	r2, #36	; 0x24
 8000532:	5c9b      	ldrb	r3, [r3, r2]
 8000534:	3b04      	subs	r3, #4
 8000536:	4299      	cmp	r1, r3
 8000538:	da07      	bge.n	800054a <_ZN6Screen10cursorDownEv+0x102>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2225      	movs	r2, #37	; 0x25
 800053e:	5c9b      	ldrb	r3, [r3, r2]
 8000540:	3301      	adds	r3, #1
 8000542:	b2d9      	uxtb	r1, r3
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2225      	movs	r2, #37	; 0x25
 8000548:	5499      	strb	r1, [r3, r2]
		clearLcd(this->i2cSettings);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	6898      	ldr	r0, [r3, #8]
 800054e:	68d9      	ldr	r1, [r3, #12]
 8000550:	f001 fb9c 	bl	8001c8c <_Z8clearLcd11I2CSettings>
		HAL_Delay(2);
 8000554:	2002      	movs	r0, #2
 8000556:	f002 fc3d 	bl	8002dd4 <HAL_Delay>
		displayOneCol(1, 0, this->shiftFlag);
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2225      	movs	r2, #37	; 0x25
 800055e:	5c9b      	ldrb	r3, [r3, r2]
 8000560:	b25b      	sxtb	r3, r3
 8000562:	6878      	ldr	r0, [r7, #4]
 8000564:	2200      	movs	r2, #0
 8000566:	2101      	movs	r1, #1
 8000568:	f000 f869 	bl	800063e <_ZN6Screen13displayOneColEhha>
	}
}
 800056c:	e7ff      	b.n	800056e <_ZN6Screen10cursorDownEv+0x126>
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46bd      	mov	sp, r7
 8000572:	b002      	add	sp, #8
 8000574:	bd80      	pop	{r7, pc}

08000576 <_ZN6Screen10selectItemEv>:
		HAL_Delay(2);
		displayOneCol(1, 0, this->shiftFlag);
	}
}

Screen* Screen::selectItem() {
 8000576:	b580      	push	{r7, lr}
 8000578:	b082      	sub	sp, #8
 800057a:	af00      	add	r7, sp, #0
 800057c:	6078      	str	r0, [r7, #4]
	if (this->cursorPos == this->rowPos1) {
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	7c9a      	ldrb	r2, [r3, #18]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	7cdb      	ldrb	r3, [r3, #19]
 8000586:	429a      	cmp	r2, r3
 8000588:	d10f      	bne.n	80005aa <_ZN6Screen10selectItemEv+0x34>
		return this->line[0 + this->shiftFlag].getChild();
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	3318      	adds	r3, #24
 800058e:	001a      	movs	r2, r3
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	2125      	movs	r1, #37	; 0x25
 8000594:	5c5b      	ldrb	r3, [r3, r1]
 8000596:	0019      	movs	r1, r3
 8000598:	0010      	movs	r0, r2
 800059a:	f000 faae 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 800059e:	0003      	movs	r3, r0
 80005a0:	0018      	movs	r0, r3
 80005a2:	f000 fa80 	bl	8000aa6 <_ZN6Screen4Line8getChildEv>
 80005a6:	0003      	movs	r3, r0
 80005a8:	e045      	b.n	8000636 <_ZN6Screen10selectItemEv+0xc0>
	}
	if (this->cursorPos == this->rowPos2) {
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	7c9a      	ldrb	r2, [r3, #18]
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	7d1b      	ldrb	r3, [r3, #20]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	d110      	bne.n	80005d8 <_ZN6Screen10selectItemEv+0x62>
		return this->line[1 + this->shiftFlag].getChild();
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	3318      	adds	r3, #24
 80005ba:	001a      	movs	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2125      	movs	r1, #37	; 0x25
 80005c0:	5c5b      	ldrb	r3, [r3, r1]
 80005c2:	3301      	adds	r3, #1
 80005c4:	0019      	movs	r1, r3
 80005c6:	0010      	movs	r0, r2
 80005c8:	f000 fa97 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 80005cc:	0003      	movs	r3, r0
 80005ce:	0018      	movs	r0, r3
 80005d0:	f000 fa69 	bl	8000aa6 <_ZN6Screen4Line8getChildEv>
 80005d4:	0003      	movs	r3, r0
 80005d6:	e02e      	b.n	8000636 <_ZN6Screen10selectItemEv+0xc0>
	}
	if (this->cursorPos == this->rowPos3) {
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	7c9a      	ldrb	r2, [r3, #18]
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	7d5b      	ldrb	r3, [r3, #21]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d110      	bne.n	8000606 <_ZN6Screen10selectItemEv+0x90>
		return this->line[2 + this->shiftFlag].getChild();
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3318      	adds	r3, #24
 80005e8:	001a      	movs	r2, r3
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2125      	movs	r1, #37	; 0x25
 80005ee:	5c5b      	ldrb	r3, [r3, r1]
 80005f0:	3302      	adds	r3, #2
 80005f2:	0019      	movs	r1, r3
 80005f4:	0010      	movs	r0, r2
 80005f6:	f000 fa80 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 80005fa:	0003      	movs	r3, r0
 80005fc:	0018      	movs	r0, r3
 80005fe:	f000 fa52 	bl	8000aa6 <_ZN6Screen4Line8getChildEv>
 8000602:	0003      	movs	r3, r0
 8000604:	e017      	b.n	8000636 <_ZN6Screen10selectItemEv+0xc0>
	}
	if (this->cursorPos == this->rowPos4) {
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	7c9a      	ldrb	r2, [r3, #18]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	7d9b      	ldrb	r3, [r3, #22]
 800060e:	429a      	cmp	r2, r3
 8000610:	d110      	bne.n	8000634 <_ZN6Screen10selectItemEv+0xbe>
		return this->line[3 + this->shiftFlag].getChild();
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3318      	adds	r3, #24
 8000616:	001a      	movs	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2125      	movs	r1, #37	; 0x25
 800061c:	5c5b      	ldrb	r3, [r3, r1]
 800061e:	3303      	adds	r3, #3
 8000620:	0019      	movs	r1, r3
 8000622:	0010      	movs	r0, r2
 8000624:	f000 fa69 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000628:	0003      	movs	r3, r0
 800062a:	0018      	movs	r0, r3
 800062c:	f000 fa3b 	bl	8000aa6 <_ZN6Screen4Line8getChildEv>
 8000630:	0003      	movs	r3, r0
 8000632:	e000      	b.n	8000636 <_ZN6Screen10selectItemEv+0xc0>
	}
	return 0;
 8000634:	2300      	movs	r3, #0
}
 8000636:	0018      	movs	r0, r3
 8000638:	46bd      	mov	sp, r7
 800063a:	b002      	add	sp, #8
 800063c:	bd80      	pop	{r7, pc}

0800063e <_ZN6Screen13displayOneColEhha>:


void Screen::displayOneCol(uint8_t shiftRight, uint8_t shiftDown, int8_t shiftMenu) {
 800063e:	b590      	push	{r4, r7, lr}
 8000640:	b0bf      	sub	sp, #252	; 0xfc
 8000642:	af00      	add	r7, sp, #0
 8000644:	6078      	str	r0, [r7, #4]
 8000646:	000c      	movs	r4, r1
 8000648:	0010      	movs	r0, r2
 800064a:	0019      	movs	r1, r3
 800064c:	1cfb      	adds	r3, r7, #3
 800064e:	1c22      	adds	r2, r4, #0
 8000650:	701a      	strb	r2, [r3, #0]
 8000652:	1cbb      	adds	r3, r7, #2
 8000654:	1c02      	adds	r2, r0, #0
 8000656:	701a      	strb	r2, [r3, #0]
 8000658:	1c7b      	adds	r3, r7, #1
 800065a:	1c0a      	adds	r2, r1, #0
 800065c:	701a      	strb	r2, [r3, #0]

	sendLcdChar(this->cursorChar, this->cursorPos, this->i2cSettings);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	7c58      	ldrb	r0, [r3, #17]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	7c99      	ldrb	r1, [r3, #18]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	689a      	ldr	r2, [r3, #8]
 800066a:	68db      	ldr	r3, [r3, #12]
 800066c:	f001 fa3e 	bl	8001aec <_Z11sendLcdCharhh11I2CSettings>

	if (this->linesNum > 3) {
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2224      	movs	r2, #36	; 0x24
 8000674:	5c9b      	ldrb	r3, [r3, r2]
 8000676:	2b03      	cmp	r3, #3
 8000678:	d800      	bhi.n	800067c <_ZN6Screen13displayOneColEhha+0x3e>
 800067a:	e097      	b.n	80007ac <_ZN6Screen13displayOneColEhha+0x16e>
		sendLcdStr(&(this->line[0 + shiftMenu].getVal()[0]), this->rowPos1 + shiftRight, this->i2cSettings);
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	3318      	adds	r3, #24
 8000680:	001a      	movs	r2, r3
 8000682:	1c7b      	adds	r3, r7, #1
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	b25b      	sxtb	r3, r3
 8000688:	0019      	movs	r1, r3
 800068a:	0010      	movs	r0, r2
 800068c:	f000 fa35 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000690:	0002      	movs	r2, r0
 8000692:	2408      	movs	r4, #8
 8000694:	193b      	adds	r3, r7, r4
 8000696:	0011      	movs	r1, r2
 8000698:	0018      	movs	r0, r3
 800069a:	f000 fa0e 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	2100      	movs	r1, #0
 80006a2:	0018      	movs	r0, r3
 80006a4:	f006 ff10 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	7cda      	ldrb	r2, [r3, #19]
 80006ac:	1cfb      	adds	r3, r7, #3
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	18d3      	adds	r3, r2, r3
 80006b2:	b2d9      	uxtb	r1, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	689a      	ldr	r2, [r3, #8]
 80006b8:	68db      	ldr	r3, [r3, #12]
 80006ba:	f001 fab3 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 80006be:	193b      	adds	r3, r7, r4
 80006c0:	0018      	movs	r0, r3
 80006c2:	f006 fef5 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		sendLcdStr(&(this->line[1 + shiftMenu].getVal()[0]), this->rowPos2 + shiftRight, this->i2cSettings);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	3318      	adds	r3, #24
 80006ca:	001a      	movs	r2, r3
 80006cc:	1c7b      	adds	r3, r7, #1
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	b25b      	sxtb	r3, r3
 80006d2:	3301      	adds	r3, #1
 80006d4:	0019      	movs	r1, r3
 80006d6:	0010      	movs	r0, r2
 80006d8:	f000 fa0f 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 80006dc:	0002      	movs	r2, r0
 80006de:	2420      	movs	r4, #32
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	0011      	movs	r1, r2
 80006e4:	0018      	movs	r0, r3
 80006e6:	f000 f9e8 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 80006ea:	193b      	adds	r3, r7, r4
 80006ec:	2100      	movs	r1, #0
 80006ee:	0018      	movs	r0, r3
 80006f0:	f006 feea 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	7d1a      	ldrb	r2, [r3, #20]
 80006f8:	1cfb      	adds	r3, r7, #3
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	18d3      	adds	r3, r2, r3
 80006fe:	b2d9      	uxtb	r1, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	689a      	ldr	r2, [r3, #8]
 8000704:	68db      	ldr	r3, [r3, #12]
 8000706:	f001 fa8d 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 800070a:	193b      	adds	r3, r7, r4
 800070c:	0018      	movs	r0, r3
 800070e:	f006 fecf 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		sendLcdStr(&(this->line[2 + shiftMenu].getVal()[0]), this->rowPos3 + shiftRight, this->i2cSettings);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	3318      	adds	r3, #24
 8000716:	001a      	movs	r2, r3
 8000718:	1c7b      	adds	r3, r7, #1
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	b25b      	sxtb	r3, r3
 800071e:	3302      	adds	r3, #2
 8000720:	0019      	movs	r1, r3
 8000722:	0010      	movs	r0, r2
 8000724:	f000 f9e9 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000728:	0002      	movs	r2, r0
 800072a:	2438      	movs	r4, #56	; 0x38
 800072c:	193b      	adds	r3, r7, r4
 800072e:	0011      	movs	r1, r2
 8000730:	0018      	movs	r0, r3
 8000732:	f000 f9c2 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 8000736:	193b      	adds	r3, r7, r4
 8000738:	2100      	movs	r1, #0
 800073a:	0018      	movs	r0, r3
 800073c:	f006 fec4 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	7d5a      	ldrb	r2, [r3, #21]
 8000744:	1cfb      	adds	r3, r7, #3
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	18d3      	adds	r3, r2, r3
 800074a:	b2d9      	uxtb	r1, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	689a      	ldr	r2, [r3, #8]
 8000750:	68db      	ldr	r3, [r3, #12]
 8000752:	f001 fa67 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 8000756:	193b      	adds	r3, r7, r4
 8000758:	0018      	movs	r0, r3
 800075a:	f006 fea9 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		sendLcdStr(&(this->line[3 + shiftMenu].getVal()[0]), this->rowPos4 + shiftRight, this->i2cSettings);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	3318      	adds	r3, #24
 8000762:	001a      	movs	r2, r3
 8000764:	1c7b      	adds	r3, r7, #1
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	b25b      	sxtb	r3, r3
 800076a:	3303      	adds	r3, #3
 800076c:	0019      	movs	r1, r3
 800076e:	0010      	movs	r0, r2
 8000770:	f000 f9c3 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000774:	0002      	movs	r2, r0
 8000776:	2450      	movs	r4, #80	; 0x50
 8000778:	193b      	adds	r3, r7, r4
 800077a:	0011      	movs	r1, r2
 800077c:	0018      	movs	r0, r3
 800077e:	f000 f99c 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 8000782:	193b      	adds	r3, r7, r4
 8000784:	2100      	movs	r1, #0
 8000786:	0018      	movs	r0, r3
 8000788:	f006 fe9e 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	7d9a      	ldrb	r2, [r3, #22]
 8000790:	1cfb      	adds	r3, r7, #3
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	18d3      	adds	r3, r2, r3
 8000796:	b2d9      	uxtb	r1, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	689a      	ldr	r2, [r3, #8]
 800079c:	68db      	ldr	r3, [r3, #12]
 800079e:	f001 fa41 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 80007a2:	193b      	adds	r3, r7, r4
 80007a4:	0018      	movs	r0, r3
 80007a6:	f006 fe83 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		sendLcdStr(&(this->line[0 + shiftMenu].getVal()[0]), this->rowPos1 + shiftRight, this->i2cSettings);
		sendLcdStr(&(this->line[1 + shiftMenu].getVal()[0]), this->rowPos2 + shiftRight, this->i2cSettings);
	} else if (this->linesNum > 0) {
		sendLcdStr(&(this->line[0 + shiftMenu].getVal()[0]), this->rowPos1 + shiftRight, this->i2cSettings);
	}
}
 80007aa:	e0f1      	b.n	8000990 <_ZN6Screen13displayOneColEhha+0x352>
	} else if (this->linesNum > 2) {
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2224      	movs	r2, #36	; 0x24
 80007b0:	5c9b      	ldrb	r3, [r3, r2]
 80007b2:	2b02      	cmp	r3, #2
 80007b4:	d971      	bls.n	800089a <_ZN6Screen13displayOneColEhha+0x25c>
		sendLcdStr(&(this->line[0 + shiftMenu].getVal()[0]), this->rowPos1 + shiftRight, this->i2cSettings);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	3318      	adds	r3, #24
 80007ba:	001a      	movs	r2, r3
 80007bc:	1c7b      	adds	r3, r7, #1
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b25b      	sxtb	r3, r3
 80007c2:	0019      	movs	r1, r3
 80007c4:	0010      	movs	r0, r2
 80007c6:	f000 f998 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 80007ca:	0002      	movs	r2, r0
 80007cc:	2468      	movs	r4, #104	; 0x68
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	0011      	movs	r1, r2
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 f971 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 80007d8:	193b      	adds	r3, r7, r4
 80007da:	2100      	movs	r1, #0
 80007dc:	0018      	movs	r0, r3
 80007de:	f006 fe73 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	7cda      	ldrb	r2, [r3, #19]
 80007e6:	1cfb      	adds	r3, r7, #3
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	18d3      	adds	r3, r2, r3
 80007ec:	b2d9      	uxtb	r1, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	689a      	ldr	r2, [r3, #8]
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	f001 fa16 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	0018      	movs	r0, r3
 80007fc:	f006 fe58 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		sendLcdStr(&(this->line[1 + shiftMenu].getVal()[0]), this->rowPos2 + shiftRight, this->i2cSettings);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	3318      	adds	r3, #24
 8000804:	001a      	movs	r2, r3
 8000806:	1c7b      	adds	r3, r7, #1
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	b25b      	sxtb	r3, r3
 800080c:	3301      	adds	r3, #1
 800080e:	0019      	movs	r1, r3
 8000810:	0010      	movs	r0, r2
 8000812:	f000 f972 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000816:	0002      	movs	r2, r0
 8000818:	2480      	movs	r4, #128	; 0x80
 800081a:	193b      	adds	r3, r7, r4
 800081c:	0011      	movs	r1, r2
 800081e:	0018      	movs	r0, r3
 8000820:	f000 f94b 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 8000824:	193b      	adds	r3, r7, r4
 8000826:	2100      	movs	r1, #0
 8000828:	0018      	movs	r0, r3
 800082a:	f006 fe4d 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	7d1a      	ldrb	r2, [r3, #20]
 8000832:	1cfb      	adds	r3, r7, #3
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	18d3      	adds	r3, r2, r3
 8000838:	b2d9      	uxtb	r1, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	689a      	ldr	r2, [r3, #8]
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	f001 f9f0 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 8000844:	193b      	adds	r3, r7, r4
 8000846:	0018      	movs	r0, r3
 8000848:	f006 fe32 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		sendLcdStr(&(this->line[2 + shiftMenu].getVal()[0]), this->rowPos3 + shiftRight, this->i2cSettings);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3318      	adds	r3, #24
 8000850:	001a      	movs	r2, r3
 8000852:	1c7b      	adds	r3, r7, #1
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	b25b      	sxtb	r3, r3
 8000858:	3302      	adds	r3, #2
 800085a:	0019      	movs	r1, r3
 800085c:	0010      	movs	r0, r2
 800085e:	f000 f94c 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000862:	0002      	movs	r2, r0
 8000864:	2498      	movs	r4, #152	; 0x98
 8000866:	193b      	adds	r3, r7, r4
 8000868:	0011      	movs	r1, r2
 800086a:	0018      	movs	r0, r3
 800086c:	f000 f925 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 8000870:	193b      	adds	r3, r7, r4
 8000872:	2100      	movs	r1, #0
 8000874:	0018      	movs	r0, r3
 8000876:	f006 fe27 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	7d5a      	ldrb	r2, [r3, #21]
 800087e:	1cfb      	adds	r3, r7, #3
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	18d3      	adds	r3, r2, r3
 8000884:	b2d9      	uxtb	r1, r3
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	689a      	ldr	r2, [r3, #8]
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	f001 f9ca 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 8000890:	193b      	adds	r3, r7, r4
 8000892:	0018      	movs	r0, r3
 8000894:	f006 fe0c 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8000898:	e07a      	b.n	8000990 <_ZN6Screen13displayOneColEhha+0x352>
	} else if (this->linesNum > 1) {
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2224      	movs	r2, #36	; 0x24
 800089e:	5c9b      	ldrb	r3, [r3, r2]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d94b      	bls.n	800093c <_ZN6Screen13displayOneColEhha+0x2fe>
		sendLcdStr(&(this->line[0 + shiftMenu].getVal()[0]), this->rowPos1 + shiftRight, this->i2cSettings);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3318      	adds	r3, #24
 80008a8:	001a      	movs	r2, r3
 80008aa:	1c7b      	adds	r3, r7, #1
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	b25b      	sxtb	r3, r3
 80008b0:	0019      	movs	r1, r3
 80008b2:	0010      	movs	r0, r2
 80008b4:	f000 f921 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 80008b8:	0002      	movs	r2, r0
 80008ba:	24b0      	movs	r4, #176	; 0xb0
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	0011      	movs	r1, r2
 80008c0:	0018      	movs	r0, r3
 80008c2:	f000 f8fa 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 80008c6:	193b      	adds	r3, r7, r4
 80008c8:	2100      	movs	r1, #0
 80008ca:	0018      	movs	r0, r3
 80008cc:	f006 fdfc 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	7cda      	ldrb	r2, [r3, #19]
 80008d4:	1cfb      	adds	r3, r7, #3
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	18d3      	adds	r3, r2, r3
 80008da:	b2d9      	uxtb	r1, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	689a      	ldr	r2, [r3, #8]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	f001 f99f 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 80008e6:	193b      	adds	r3, r7, r4
 80008e8:	0018      	movs	r0, r3
 80008ea:	f006 fde1 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		sendLcdStr(&(this->line[1 + shiftMenu].getVal()[0]), this->rowPos2 + shiftRight, this->i2cSettings);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	3318      	adds	r3, #24
 80008f2:	001a      	movs	r2, r3
 80008f4:	1c7b      	adds	r3, r7, #1
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	b25b      	sxtb	r3, r3
 80008fa:	3301      	adds	r3, #1
 80008fc:	0019      	movs	r1, r3
 80008fe:	0010      	movs	r0, r2
 8000900:	f000 f8fb 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000904:	0002      	movs	r2, r0
 8000906:	24c8      	movs	r4, #200	; 0xc8
 8000908:	193b      	adds	r3, r7, r4
 800090a:	0011      	movs	r1, r2
 800090c:	0018      	movs	r0, r3
 800090e:	f000 f8d4 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 8000912:	193b      	adds	r3, r7, r4
 8000914:	2100      	movs	r1, #0
 8000916:	0018      	movs	r0, r3
 8000918:	f006 fdd6 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	7d1a      	ldrb	r2, [r3, #20]
 8000920:	1cfb      	adds	r3, r7, #3
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	18d3      	adds	r3, r2, r3
 8000926:	b2d9      	uxtb	r1, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	689a      	ldr	r2, [r3, #8]
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	f001 f979 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 8000932:	193b      	adds	r3, r7, r4
 8000934:	0018      	movs	r0, r3
 8000936:	f006 fdbb 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 800093a:	e029      	b.n	8000990 <_ZN6Screen13displayOneColEhha+0x352>
	} else if (this->linesNum > 0) {
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2224      	movs	r2, #36	; 0x24
 8000940:	5c9b      	ldrb	r3, [r3, r2]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d024      	beq.n	8000990 <_ZN6Screen13displayOneColEhha+0x352>
		sendLcdStr(&(this->line[0 + shiftMenu].getVal()[0]), this->rowPos1 + shiftRight, this->i2cSettings);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	3318      	adds	r3, #24
 800094a:	001a      	movs	r2, r3
 800094c:	1c7b      	adds	r3, r7, #1
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	b25b      	sxtb	r3, r3
 8000952:	0019      	movs	r1, r3
 8000954:	0010      	movs	r0, r2
 8000956:	f000 f8d0 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 800095a:	0002      	movs	r2, r0
 800095c:	24e0      	movs	r4, #224	; 0xe0
 800095e:	193b      	adds	r3, r7, r4
 8000960:	0011      	movs	r1, r2
 8000962:	0018      	movs	r0, r3
 8000964:	f000 f8a9 	bl	8000aba <_ZN6Screen4Line6getValB5cxx11Ev>
 8000968:	193b      	adds	r3, r7, r4
 800096a:	2100      	movs	r1, #0
 800096c:	0018      	movs	r0, r3
 800096e:	f006 fdab 	bl	80074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	7cda      	ldrb	r2, [r3, #19]
 8000976:	1cfb      	adds	r3, r7, #3
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	18d3      	adds	r3, r2, r3
 800097c:	b2d9      	uxtb	r1, r3
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	689a      	ldr	r2, [r3, #8]
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	f001 f94e 	bl	8001c24 <_Z10sendLcdStrPch11I2CSettings>
 8000988:	193b      	adds	r3, r7, r4
 800098a:	0018      	movs	r0, r3
 800098c:	f006 fd90 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b03f      	add	sp, #252	; 0xfc
 8000996:	bd90      	pop	{r4, r7, pc}

08000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>:

void Screen::setLineVal(std::string value, Screen *childScreen) {
 8000998:	b5b0      	push	{r4, r5, r7, lr}
 800099a:	b08a      	sub	sp, #40	; 0x28
 800099c:	af00      	add	r7, sp, #0
 800099e:	60f8      	str	r0, [r7, #12]
 80009a0:	60b9      	str	r1, [r7, #8]
 80009a2:	607a      	str	r2, [r7, #4]
	this->line.resize(this->line.size() + 1);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	3318      	adds	r3, #24
 80009a8:	001c      	movs	r4, r3
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	3318      	adds	r3, #24
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 f8b4 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 80009b4:	0003      	movs	r3, r0
 80009b6:	3301      	adds	r3, #1
 80009b8:	0019      	movs	r1, r3
 80009ba:	0020      	movs	r0, r4
 80009bc:	f000 f8c8 	bl	8000b50 <_ZNSt6vectorIN6Screen4LineESaIS1_EE6resizeEj>
	this->line[this->line.size() - 1].setVal(value);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	3318      	adds	r3, #24
 80009c4:	001c      	movs	r4, r3
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	3318      	adds	r3, #24
 80009ca:	0018      	movs	r0, r3
 80009cc:	f000 f8a6 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 80009d0:	0003      	movs	r3, r0
 80009d2:	3b01      	subs	r3, #1
 80009d4:	0019      	movs	r1, r3
 80009d6:	0020      	movs	r0, r4
 80009d8:	f000 f88f 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 80009dc:	0004      	movs	r4, r0
 80009de:	68ba      	ldr	r2, [r7, #8]
 80009e0:	2510      	movs	r5, #16
 80009e2:	197b      	adds	r3, r7, r5
 80009e4:	0011      	movs	r1, r2
 80009e6:	0018      	movs	r0, r3
 80009e8:	f006 fe2e 	bl	8007648 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 80009ec:	197b      	adds	r3, r7, r5
 80009ee:	0019      	movs	r1, r3
 80009f0:	0020      	movs	r0, r4
 80009f2:	f000 f83d 	bl	8000a70 <_ZN6Screen4Line6setValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 80009f6:	197b      	adds	r3, r7, r5
 80009f8:	0018      	movs	r0, r3
 80009fa:	f006 fd59 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
	this->line[this->line.size() - 1].setChild(childScreen);
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	3318      	adds	r3, #24
 8000a02:	001c      	movs	r4, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	3318      	adds	r3, #24
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f000 f887 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000a0e:	0003      	movs	r3, r0
 8000a10:	3b01      	subs	r3, #1
 8000a12:	0019      	movs	r1, r3
 8000a14:	0020      	movs	r0, r4
 8000a16:	f000 f870 	bl	8000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>
 8000a1a:	0002      	movs	r2, r0
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	0019      	movs	r1, r3
 8000a20:	0010      	movs	r0, r2
 8000a22:	f000 f834 	bl	8000a8e <_ZN6Screen4Line8setChildEPS_>
	this->linesNum = this->line.size();
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	3318      	adds	r3, #24
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f000 f876 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000a30:	0003      	movs	r3, r0
 8000a32:	b2d9      	uxtb	r1, r3
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2224      	movs	r2, #36	; 0x24
 8000a38:	5499      	strb	r1, [r3, r2]
}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	b00a      	add	sp, #40	; 0x28
 8000a40:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000a44 <_ZN6Screen4LineC1Ev>:





Screen::Line::Line() {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f006 fd0d 	bl	800746e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	this->val = "";
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a05      	ldr	r2, [pc, #20]	; (8000a6c <_ZN6Screen4LineC1Ev+0x28>)
 8000a58:	0011      	movs	r1, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f006 fdcc 	bl	80075f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>
}
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	0018      	movs	r0, r3
 8000a64:	46bd      	mov	sp, r7
 8000a66:	b002      	add	sp, #8
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	08007a74 	.word	0x08007a74

08000a70 <_ZN6Screen4Line6setValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:

void Screen::Line::setVal(std::string val) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	this->val = val;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	683a      	ldr	r2, [r7, #0]
 8000a7e:	0011      	movs	r1, r2
 8000a80:	0018      	movs	r0, r3
 8000a82:	f006 fd1b 	bl	80074bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b002      	add	sp, #8
 8000a8c:	bd80      	pop	{r7, pc}

08000a8e <_ZN6Screen4Line8setChildEPS_>:

void Screen::Line::setChild(Screen *childScreen) {
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b082      	sub	sp, #8
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
 8000a96:	6039      	str	r1, [r7, #0]
	this->childScreen = childScreen;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	683a      	ldr	r2, [r7, #0]
 8000a9c:	619a      	str	r2, [r3, #24]
}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b002      	add	sp, #8
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <_ZN6Screen4Line8getChildEv>:

Screen* Screen::Line::getChild() {
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b082      	sub	sp, #8
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
	return this->childScreen;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	699b      	ldr	r3, [r3, #24]
}
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	b002      	add	sp, #8
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <_ZN6Screen4Line6getValB5cxx11Ev>:

std::string Screen::Line::getVal() {
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b082      	sub	sp, #8
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	6039      	str	r1, [r7, #0]
	return this->val;
 8000ac4:	683a      	ldr	r2, [r7, #0]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	0011      	movs	r1, r2
 8000aca:	0018      	movs	r0, r3
 8000acc:	f006 fdbc 	bl	8007648 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
}
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	b002      	add	sp, #8
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f000 f86f 	bl	8000bc6 <_ZNSaIN6Screen4LineEEC1Ev>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	0018      	movs	r0, r3
 8000aec:	f000 f878 	bl	8000be0 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	0018      	movs	r0, r3
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b002      	add	sp, #8
 8000af8:	bd80      	pop	{r7, pc}

08000afa <_ZNSt6vectorIN6Screen4LineESaIS1_EEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b082      	sub	sp, #8
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	6078      	str	r0, [r7, #4]
 8000b02:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	6819      	ldr	r1, [r3, #0]
 8000b08:	683a      	ldr	r2, [r7, #0]
 8000b0a:	0013      	movs	r3, r2
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	1a9b      	subs	r3, r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	18cb      	adds	r3, r1, r3
      }
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b002      	add	sp, #8
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	685a      	ldr	r2, [r3, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	109a      	asrs	r2, r3, #2
 8000b30:	0013      	movs	r3, r2
 8000b32:	00db      	lsls	r3, r3, #3
 8000b34:	189b      	adds	r3, r3, r2
 8000b36:	0199      	lsls	r1, r3, #6
 8000b38:	185b      	adds	r3, r3, r1
 8000b3a:	00db      	lsls	r3, r3, #3
 8000b3c:	189b      	adds	r3, r3, r2
 8000b3e:	03d9      	lsls	r1, r3, #15
 8000b40:	185b      	adds	r3, r3, r1
 8000b42:	00db      	lsls	r3, r3, #3
 8000b44:	189b      	adds	r3, r3, r2
 8000b46:	425b      	negs	r3, r3
 8000b48:	0018      	movs	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b002      	add	sp, #8
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <_ZNSt6vectorIN6Screen4LineESaIS1_EE6resizeEj>:
      resize(size_type __new_size)
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	6039      	str	r1, [r7, #0]
	if (__new_size > size())
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f7ff ffdd 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000b62:	0002      	movs	r2, r0
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	419b      	sbcs	r3, r3
 8000b6a:	425b      	negs	r3, r3
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d00c      	beq.n	8000b8c <_ZNSt6vectorIN6Screen4LineESaIS1_EE6resizeEj+0x3c>
	  _M_default_append(__new_size - size());
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	0018      	movs	r0, r3
 8000b76:	f7ff ffd1 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000b7a:	0002      	movs	r2, r0
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	1a9a      	subs	r2, r3, r2
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	0011      	movs	r1, r2
 8000b84:	0018      	movs	r0, r3
 8000b86:	f000 f87f 	bl	8000c88 <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj>
      }
 8000b8a:	e018      	b.n	8000bbe <_ZNSt6vectorIN6Screen4LineESaIS1_EE6resizeEj+0x6e>
	else if (__new_size < size())
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f7ff ffc4 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000b94:	0002      	movs	r2, r0
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	419b      	sbcs	r3, r3
 8000b9c:	425b      	negs	r3, r3
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d00c      	beq.n	8000bbe <_ZNSt6vectorIN6Screen4LineESaIS1_EE6resizeEj+0x6e>
	  _M_erase_at_end(this->_M_impl._M_start + __new_size);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6819      	ldr	r1, [r3, #0]
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	0013      	movs	r3, r2
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	1a9b      	subs	r3, r3, r2
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	18ca      	adds	r2, r1, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	0011      	movs	r1, r2
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f000 f94d 	bl	8000e58 <_ZNSt6vectorIN6Screen4LineESaIS1_EE15_M_erase_at_endEPS1_>
      }
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b002      	add	sp, #8
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <_ZNSaIN6Screen4LineEEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b082      	sub	sp, #8
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	f000 f96e 	bl	8000eb2 <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEEC1Ev>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	0018      	movs	r0, r3
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	b002      	add	sp, #8
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
	{ }
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	b002      	add	sp, #8
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	607a      	str	r2, [r7, #4]
	if (__p)
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d005      	beq.n	8000c22 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	68b9      	ldr	r1, [r7, #8]
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f000 f951 	bl	8000ec4 <_ZNSt16allocator_traitsISaIN6Screen4LineEEE10deallocateERS2_PS1_j>
      }
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	46bd      	mov	sp, r7
 8000c26:	b004      	add	sp, #16
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b082      	sub	sp, #8
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	0018      	movs	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <_ZSt8_DestroyIPN6Screen4LineES1_EvT_S3_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8000c48:	68ba      	ldr	r2, [r7, #8]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	0011      	movs	r1, r2
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f000 f948 	bl	8000ee4 <_ZSt8_DestroyIPN6Screen4LineEEvT_S3_>
    }
 8000c54:	46c0      	nop			; (mov r8, r8)
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b004      	add	sp, #16
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <_ZNSt6vectorIN6Screen4LineESaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8000c62:	1c18      	adds	r0, r3, #0
 8000c64:	f000 f805 	bl	8000c72 <_ZNSt6vectorIN6Screen4LineESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8000c68:	0003      	movs	r3, r0
      }
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	b002      	add	sp, #8
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <_ZNSt6vectorIN6Screen4LineESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b082      	sub	sp, #8
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	1d3b      	adds	r3, r7, #4
 8000c7a:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 8000c7c:	2301      	movs	r3, #1
      }
 8000c7e:	0018      	movs	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	b002      	add	sp, #8
 8000c84:	bd80      	pop	{r7, pc}
	...

08000c88 <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj>:
    }

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    void
    vector<_Tp, _Alloc>::
 8000c88:	b5b0      	push	{r4, r5, r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
    _M_default_append(size_type __n)
    {
      if (__n != 0)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d100      	bne.n	8000c9a <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0x12>
 8000c98:	e0d8      	b.n	8000e4c <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0x1c4>
	{
	  const size_type __size = size();
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f7ff ff3d 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000ca2:	0003      	movs	r3, r0
 8000ca4:	61fb      	str	r3, [r7, #28]
	  size_type __navail = size_type(this->_M_impl._M_end_of_storage
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	689a      	ldr	r2, [r3, #8]
					 - this->_M_impl._M_finish);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	109a      	asrs	r2, r3, #2
 8000cb2:	0013      	movs	r3, r2
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	189b      	adds	r3, r3, r2
 8000cb8:	0199      	lsls	r1, r3, #6
 8000cba:	185b      	adds	r3, r3, r1
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	189b      	adds	r3, r3, r2
 8000cc0:	03d9      	lsls	r1, r3, #15
 8000cc2:	185b      	adds	r3, r3, r1
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	189b      	adds	r3, r3, r2
 8000cc8:	425b      	negs	r3, r3
	  size_type __navail = size_type(this->_M_impl._M_end_of_storage
 8000cca:	61bb      	str	r3, [r7, #24]

	  if (__size > max_size() || __navail > max_size() - __size)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f000 f917 	bl	8000f02 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE8max_sizeEv>
 8000cd4:	0002      	movs	r2, r0
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d803      	bhi.n	8000ce4 <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0x5c>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f000 f90f 	bl	8000f02 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE8max_sizeEv>
	    __builtin_unreachable();

	  if (__navail >= __n)
 8000ce4:	69ba      	ldr	r2, [r7, #24]
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d30f      	bcc.n	8000d0c <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0x84>
	    {
	      _GLIBCXX_ASAN_ANNOTATE_GROW(__n);
	      this->_M_impl._M_finish =
		std::__uninitialized_default_n_a(this->_M_impl._M_finish,
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	685c      	ldr	r4, [r3, #4]
						 __n, _M_get_Tp_allocator());
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f7ff ff99 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000cf8:	0002      	movs	r2, r0
		std::__uninitialized_default_n_a(this->_M_impl._M_finish,
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	0019      	movs	r1, r3
 8000cfe:	0020      	movs	r0, r4
 8000d00:	f000 f910 	bl	8000f24 <_ZSt27__uninitialized_default_n_aIPN6Screen4LineEjS1_ET_S3_T0_RSaIT1_E>
 8000d04:	0002      	movs	r2, r0
	      this->_M_impl._M_finish =
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	605a      	str	r2, [r3, #4]
	      this->_M_impl._M_start = __new_start;
	      this->_M_impl._M_finish = __new_start + __size + __n;
	      this->_M_impl._M_end_of_storage = __new_start + __len;
	    }
	}
    }
 8000d0a:	e09f      	b.n	8000e4c <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0x1c4>
		_M_check_len(__n, "vector::_M_default_append");
 8000d0c:	4a51      	ldr	r2, [pc, #324]	; (8000e54 <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0x1cc>)
 8000d0e:	6839      	ldr	r1, [r7, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	0018      	movs	r0, r3
 8000d14:	f000 f917 	bl	8000f46 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE12_M_check_lenEjPKc>
 8000d18:	0003      	movs	r3, r0
 8000d1a:	617b      	str	r3, [r7, #20]
	      pointer __new_start(this->_M_allocate(__len));
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	697a      	ldr	r2, [r7, #20]
 8000d20:	0011      	movs	r1, r2
 8000d22:	0018      	movs	r0, r3
 8000d24:	f000 f95d 	bl	8000fe2 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE11_M_allocateEj>
 8000d28:	0003      	movs	r3, r0
 8000d2a:	613b      	str	r3, [r7, #16]
	      if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8000d2c:	f7ff ff96 	bl	8000c5c <_ZNSt6vectorIN6Screen4LineESaIS1_EE15_S_use_relocateEv>
 8000d30:	1e03      	subs	r3, r0, #0
 8000d32:	d020      	beq.n	8000d76 <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0xee>
		      std::__uninitialized_default_n_a(__new_start + __size,
 8000d34:	69fa      	ldr	r2, [r7, #28]
 8000d36:	0013      	movs	r3, r2
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	1a9b      	subs	r3, r3, r2
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	001a      	movs	r2, r3
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	189c      	adds	r4, r3, r2
			      __n, _M_get_Tp_allocator());
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	0018      	movs	r0, r3
 8000d48:	f7ff ff6f 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000d4c:	0002      	movs	r2, r0
		      std::__uninitialized_default_n_a(__new_start + __size,
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	0019      	movs	r1, r3
 8000d52:	0020      	movs	r0, r4
 8000d54:	f000 f8e6 	bl	8000f24 <_ZSt27__uninitialized_default_n_aIPN6Screen4LineEjS1_ET_S3_T0_RSaIT1_E>
		  _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681c      	ldr	r4, [r3, #0]
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685d      	ldr	r5, [r3, #4]
			      __new_start, _M_get_Tp_allocator());
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	0018      	movs	r0, r3
 8000d64:	f7ff ff61 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000d68:	0003      	movs	r3, r0
		  _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	0029      	movs	r1, r5
 8000d6e:	0020      	movs	r0, r4
 8000d70:	f000 f94c 	bl	800100c <_ZNSt6vectorIN6Screen4LineESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 8000d74:	e038      	b.n	8000de8 <_ZNSt6vectorIN6Screen4LineESaIS1_EE17_M_default_appendEj+0x160>
		  pointer __destroy_from = pointer();
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
		      std::__uninitialized_default_n_a(__new_start + __size,
 8000d7a:	69fa      	ldr	r2, [r7, #28]
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	1a9b      	subs	r3, r3, r2
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	001a      	movs	r2, r3
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	189c      	adds	r4, r3, r2
			      __n, _M_get_Tp_allocator());
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f7ff ff4c 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000d92:	0002      	movs	r2, r0
		      std::__uninitialized_default_n_a(__new_start + __size,
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	0019      	movs	r1, r3
 8000d98:	0020      	movs	r0, r4
 8000d9a:	f000 f8c3 	bl	8000f24 <_ZSt27__uninitialized_default_n_aIPN6Screen4LineEjS1_ET_S3_T0_RSaIT1_E>
		      __destroy_from = __new_start + __size;
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	0013      	movs	r3, r2
 8000da2:	00db      	lsls	r3, r3, #3
 8000da4:	1a9b      	subs	r3, r3, r2
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	001a      	movs	r2, r3
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	189b      	adds	r3, r3, r2
 8000dae:	60fb      	str	r3, [r7, #12]
		      std::__uninitialized_move_if_noexcept_a(
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681c      	ldr	r4, [r3, #0]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685d      	ldr	r5, [r3, #4]
			      __new_start, _M_get_Tp_allocator());
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f7ff ff35 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000dc0:	0003      	movs	r3, r0
		      std::__uninitialized_move_if_noexcept_a(
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	0029      	movs	r1, r5
 8000dc6:	0020      	movs	r0, r4
 8000dc8:	f000 f935 	bl	8001036 <_ZSt34__uninitialized_move_if_noexcept_aIPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_>
		  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681c      	ldr	r4, [r3, #0]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685d      	ldr	r5, [r3, #4]
				_M_get_Tp_allocator());
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f7ff ff27 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000ddc:	0003      	movs	r3, r0
		  std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000dde:	001a      	movs	r2, r3
 8000de0:	0029      	movs	r1, r5
 8000de2:	0020      	movs	r0, r4
 8000de4:	f7ff ff2a 	bl	8000c3c <_ZSt8_DestroyIPN6Screen4LineES1_EvT_S3_RSaIT0_E>
	      _M_deallocate(this->_M_impl._M_start,
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681c      	ldr	r4, [r3, #0]
			    this->_M_impl._M_end_of_storage
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689a      	ldr	r2, [r3, #8]
			    - this->_M_impl._M_start);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	109a      	asrs	r2, r3, #2
 8000dfa:	0013      	movs	r3, r2
 8000dfc:	00db      	lsls	r3, r3, #3
 8000dfe:	189b      	adds	r3, r3, r2
 8000e00:	0199      	lsls	r1, r3, #6
 8000e02:	185b      	adds	r3, r3, r1
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	189b      	adds	r3, r3, r2
 8000e08:	03d9      	lsls	r1, r3, #15
 8000e0a:	185b      	adds	r3, r3, r1
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	189b      	adds	r3, r3, r2
 8000e10:	425b      	negs	r3, r3
	      _M_deallocate(this->_M_impl._M_start,
 8000e12:	001a      	movs	r2, r3
 8000e14:	0021      	movs	r1, r4
 8000e16:	f7ff fef5 	bl	8000c04 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE13_M_deallocateEPS1_j>
	      this->_M_impl._M_start = __new_start;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	601a      	str	r2, [r3, #0]
	      this->_M_impl._M_finish = __new_start + __size + __n;
 8000e20:	69fa      	ldr	r2, [r7, #28]
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	18d2      	adds	r2, r2, r3
 8000e26:	0013      	movs	r3, r2
 8000e28:	00db      	lsls	r3, r3, #3
 8000e2a:	1a9b      	subs	r3, r3, r2
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	001a      	movs	r2, r3
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	189a      	adds	r2, r3, r2
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	605a      	str	r2, [r3, #4]
	      this->_M_impl._M_end_of_storage = __new_start + __len;
 8000e38:	697a      	ldr	r2, [r7, #20]
 8000e3a:	0013      	movs	r3, r2
 8000e3c:	00db      	lsls	r3, r3, #3
 8000e3e:	1a9b      	subs	r3, r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	001a      	movs	r2, r3
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	189a      	adds	r2, r3, r2
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
    }
 8000e4c:	46c0      	nop			; (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b008      	add	sp, #32
 8000e52:	bdb0      	pop	{r4, r5, r7, pc}
 8000e54:	08007a78 	.word	0x08007a78

08000e58 <_ZNSt6vectorIN6Screen4LineESaIS1_EE15_M_erase_at_endEPS1_>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	685a      	ldr	r2, [r3, #4]
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	109a      	asrs	r2, r3, #2
 8000e6c:	0013      	movs	r3, r2
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	189b      	adds	r3, r3, r2
 8000e72:	0199      	lsls	r1, r3, #6
 8000e74:	185b      	adds	r3, r3, r1
 8000e76:	00db      	lsls	r3, r3, #3
 8000e78:	189b      	adds	r3, r3, r2
 8000e7a:	03d9      	lsls	r1, r3, #15
 8000e7c:	185b      	adds	r3, r3, r1
 8000e7e:	00db      	lsls	r3, r3, #3
 8000e80:	189b      	adds	r3, r3, r2
 8000e82:	425b      	negs	r3, r3
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d00e      	beq.n	8000eaa <_ZNSt6vectorIN6Screen4LineESaIS1_EE15_M_erase_at_endEPS1_+0x52>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	0018      	movs	r0, r3
 8000e94:	f7ff fec9 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000e98:	0002      	movs	r2, r0
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	0021      	movs	r1, r4
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f7ff fecc 	bl	8000c3c <_ZSt8_DestroyIPN6Screen4LineES1_EvT_S3_RSaIT0_E>
	    this->_M_impl._M_finish = __pos;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	683a      	ldr	r2, [r7, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 8000eaa:	46c0      	nop			; (mov r8, r8)
 8000eac:	46bd      	mov	sp, r7
 8000eae:	b005      	add	sp, #20
 8000eb0:	bd90      	pop	{r4, r7, pc}

08000eb2 <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <_ZNSt16allocator_traitsISaIN6Screen4LineEEE10deallocateERS2_PS1_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	68b9      	ldr	r1, [r7, #8]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f000 f8c8 	bl	800106c <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE10deallocateEPS2_j>
 8000edc:	46c0      	nop			; (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b004      	add	sp, #16
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <_ZSt8_DestroyIPN6Screen4LineEEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8000eee:	683a      	ldr	r2, [r7, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	0011      	movs	r1, r2
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f000 f8ce 	bl	8001096 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN6Screen4LineEEEvT_S5_>
    }
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	46bd      	mov	sp, r7
 8000efe:	b002      	add	sp, #8
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f000 f8f7 	bl	8001100 <_ZNKSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8000f12:	0003      	movs	r3, r0
 8000f14:	0018      	movs	r0, r3
 8000f16:	f000 f8d7 	bl	80010c8 <_ZNSt6vectorIN6Screen4LineESaIS1_EE11_S_max_sizeERKS2_>
 8000f1a:	0003      	movs	r3, r0
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b002      	add	sp, #8
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <_ZSt27__uninitialized_default_n_aIPN6Screen4LineEjS1_ET_S3_T0_RSaIT1_E>:
	}
    }

  template<typename _ForwardIterator, typename _Size, typename _Tp>
    inline _ForwardIterator
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n, 
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
				allocator<_Tp>&)
    { return std::__uninitialized_default_n(__first, __n); }
 8000f30:	68ba      	ldr	r2, [r7, #8]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	0011      	movs	r1, r2
 8000f36:	0018      	movs	r0, r3
 8000f38:	f000 f8eb 	bl	8001112 <_ZSt25__uninitialized_default_nIPN6Screen4LineEjET_S3_T0_>
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	0018      	movs	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b004      	add	sp, #16
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8000f46:	b590      	push	{r4, r7, lr}
 8000f48:	b087      	sub	sp, #28
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	60f8      	str	r0, [r7, #12]
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	0018      	movs	r0, r3
 8000f56:	f7ff ffd4 	bl	8000f02 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE8max_sizeEv>
 8000f5a:	0004      	movs	r4, r0
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff fddc 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000f64:	0003      	movs	r3, r0
 8000f66:	1ae2      	subs	r2, r4, r3
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	419b      	sbcs	r3, r3
 8000f6e:	425b      	negs	r3, r3
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d003      	beq.n	8000f7e <_ZNKSt6vectorIN6Screen4LineESaIS1_EE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f006 f9a7 	bl	80072cc <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	0018      	movs	r0, r3
 8000f82:	f7ff fdcb 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000f86:	0004      	movs	r4, r0
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f7ff fdc6 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000f90:	0003      	movs	r3, r0
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	2308      	movs	r3, #8
 8000f96:	18fa      	adds	r2, r7, r3
 8000f98:	2310      	movs	r3, #16
 8000f9a:	18fb      	adds	r3, r7, r3
 8000f9c:	0011      	movs	r1, r2
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f000 f8cb 	bl	800113a <_ZSt3maxIjERKT_S2_S2_>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	18e3      	adds	r3, r4, r3
 8000faa:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f7ff fdb4 	bl	8000b1c <_ZNKSt6vectorIN6Screen4LineESaIS1_EE4sizeEv>
 8000fb4:	0002      	movs	r2, r0
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d307      	bcc.n	8000fcc <_ZNKSt6vectorIN6Screen4LineESaIS1_EE12_M_check_lenEjPKc+0x86>
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f7ff ff9f 	bl	8000f02 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE8max_sizeEv>
 8000fc4:	0002      	movs	r2, r0
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d905      	bls.n	8000fd8 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE12_M_check_lenEjPKc+0x92>
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	0018      	movs	r0, r3
 8000fd0:	f7ff ff97 	bl	8000f02 <_ZNKSt6vectorIN6Screen4LineESaIS1_EE8max_sizeEv>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	e000      	b.n	8000fda <_ZNKSt6vectorIN6Screen4LineESaIS1_EE12_M_check_lenEjPKc+0x94>
 8000fd8:	697b      	ldr	r3, [r7, #20]
      }
 8000fda:	0018      	movs	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b007      	add	sp, #28
 8000fe0:	bd90      	pop	{r4, r7, pc}

08000fe2 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d007      	beq.n	8001002 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE11_M_allocateEj+0x20>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	683a      	ldr	r2, [r7, #0]
 8000ff6:	0011      	movs	r1, r2
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f000 f8b0 	bl	800115e <_ZNSt16allocator_traitsISaIN6Screen4LineEEE8allocateERS2_j>
 8000ffe:	0003      	movs	r3, r0
 8001000:	e000      	b.n	8001004 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE11_M_allocateEj+0x22>
 8001002:	2300      	movs	r3, #0
      }
 8001004:	0018      	movs	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	b002      	add	sp, #8
 800100a:	bd80      	pop	{r7, pc}

0800100c <_ZNSt6vectorIN6Screen4LineESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 800100c:	b5b0      	push	{r4, r5, r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af02      	add	r7, sp, #8
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
 8001018:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 800101a:	683c      	ldr	r4, [r7, #0]
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	68b9      	ldr	r1, [r7, #8]
 8001020:	68f8      	ldr	r0, [r7, #12]
 8001022:	466b      	mov	r3, sp
 8001024:	701d      	strb	r5, [r3, #0]
 8001026:	0023      	movs	r3, r4
 8001028:	f000 f8a9 	bl	800117e <_ZNSt6vectorIN6Screen4LineESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 800102c:	0003      	movs	r3, r0
      }
 800102e:	0018      	movs	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	b004      	add	sp, #16
 8001034:	bdb0      	pop	{r4, r5, r7, pc}

08001036 <_ZSt34__uninitialized_move_if_noexcept_aIPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8001036:	b590      	push	{r4, r7, lr}
 8001038:	b085      	sub	sp, #20
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	0018      	movs	r0, r3
 8001048:	f000 f8ab 	bl	80011a2 <_ZSt32__make_move_if_noexcept_iteratorIN6Screen4LineESt13move_iteratorIPS1_EET0_PT_>
 800104c:	0004      	movs	r4, r0
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	0018      	movs	r0, r3
 8001052:	f000 f8a6 	bl	80011a2 <_ZSt32__make_move_if_noexcept_iteratorIN6Screen4LineESt13move_iteratorIPS1_EET0_PT_>
 8001056:	0001      	movs	r1, r0
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	0020      	movs	r0, r4
 800105e:	f000 f8b0 	bl	80011c2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN6Screen4LineEES3_S2_ET0_T_S6_S5_RSaIT1_E>
 8001062:	0003      	movs	r3, r0
    }
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	b005      	add	sp, #20
 800106a:	bd90      	pop	{r4, r7, pc}

0800106c <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __t)
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
# endif
			      std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	0013      	movs	r3, r2
 800107c:	00db      	lsls	r3, r3, #3
 800107e:	1a9b      	subs	r3, r3, r2
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	001a      	movs	r2, r3
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	0011      	movs	r1, r2
 8001088:	0018      	movs	r0, r3
 800108a:	f006 f901 	bl	8007290 <_ZdlPvj>
#if __cpp_sized_deallocation
			  , __t * sizeof(_Tp)
#endif
			 );
      }
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	46bd      	mov	sp, r7
 8001092:	b004      	add	sp, #16
 8001094:	bd80      	pop	{r7, pc}

08001096 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN6Screen4LineEEEvT_S5_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
 800109e:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d00b      	beq.n	80010c0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN6Screen4LineEEEvT_S5_+0x2a>
	    std::_Destroy(std::__addressof(*__first));
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	0018      	movs	r0, r3
 80010ac:	f000 f89b 	bl	80011e6 <_ZSt11__addressofIN6Screen4LineEEPT_RS2_>
 80010b0:	0003      	movs	r3, r0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f000 f8ad 	bl	8001212 <_ZSt8_DestroyIN6Screen4LineEEvPT_>
	  for (; __first != __last; ++__first)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	331c      	adds	r3, #28
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	e7ef      	b.n	80010a0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN6Screen4LineEEEvT_S5_+0xa>
	}
 80010c0:	46c0      	nop			; (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b002      	add	sp, #8
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <_ZNSt6vectorIN6Screen4LineESaIS1_EE11_S_max_sizeERKS2_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80010d0:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <_ZNSt6vectorIN6Screen4LineESaIS1_EE11_S_max_sizeERKS2_+0x34>)
 80010d2:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	0018      	movs	r0, r3
 80010d8:	f000 f8a7 	bl	800122a <_ZNSt16allocator_traitsISaIN6Screen4LineEEE8max_sizeERKS2_>
 80010dc:	0003      	movs	r3, r0
 80010de:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80010e0:	2308      	movs	r3, #8
 80010e2:	18fa      	adds	r2, r7, r3
 80010e4:	230c      	movs	r3, #12
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	0011      	movs	r1, r2
 80010ea:	0018      	movs	r0, r3
 80010ec:	f000 f8aa 	bl	8001244 <_ZSt3minIjERKT_S2_S2_>
 80010f0:	0003      	movs	r3, r0
 80010f2:	681b      	ldr	r3, [r3, #0]
      }
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b004      	add	sp, #16
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	04924924 	.word	0x04924924

08001100 <_ZNKSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	0018      	movs	r0, r3
 800110c:	46bd      	mov	sp, r7
 800110e:	b002      	add	sp, #8
 8001110:	bd80      	pop	{r7, pc}

08001112 <_ZSt25__uninitialized_default_nIPN6Screen4LineEjET_S3_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 8001112:	b580      	push	{r7, lr}
 8001114:	b084      	sub	sp, #16
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	6039      	str	r1, [r7, #0]
      const bool __assignable = is_copy_assignable<_ValueType>::value;
 800111c:	230f      	movs	r3, #15
 800111e:	18fb      	adds	r3, r7, r3
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	0011      	movs	r1, r2
 800112a:	0018      	movs	r0, r3
 800112c:	f000 f89c 	bl	8001268 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN6Screen4LineEjEET_S5_T0_>
 8001130:	0003      	movs	r3, r0
    }
 8001132:	0018      	movs	r0, r3
 8001134:	46bd      	mov	sp, r7
 8001136:	b004      	add	sp, #16
 8001138:	bd80      	pop	{r7, pc}

0800113a <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	429a      	cmp	r2, r3
 800114e:	d201      	bcs.n	8001154 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	e000      	b.n	8001156 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8001154:	687b      	ldr	r3, [r7, #4]
    }
 8001156:	0018      	movs	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	b002      	add	sp, #8
 800115c:	bd80      	pop	{r7, pc}

0800115e <_ZNSt16allocator_traitsISaIN6Screen4LineEEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 800115e:	b580      	push	{r7, lr}
 8001160:	b082      	sub	sp, #8
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
 8001166:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001168:	6839      	ldr	r1, [r7, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	0018      	movs	r0, r3
 8001170:	f000 f898 	bl	80012a4 <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE8allocateEjPKv>
 8001174:	0003      	movs	r3, r0
 8001176:	0018      	movs	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	b002      	add	sp, #8
 800117c:	bd80      	pop	{r7, pc}

0800117e <_ZNSt6vectorIN6Screen4LineESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 800117e:	b580      	push	{r7, lr}
 8001180:	b084      	sub	sp, #16
 8001182:	af00      	add	r7, sp, #0
 8001184:	60f8      	str	r0, [r7, #12]
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
 800118a:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68b9      	ldr	r1, [r7, #8]
 8001192:	68f8      	ldr	r0, [r7, #12]
 8001194:	f000 f8a7 	bl	80012e6 <_ZSt12__relocate_aIPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_>
 8001198:	0003      	movs	r3, r0
      }
 800119a:	0018      	movs	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	b004      	add	sp, #16
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <_ZSt32__make_move_if_noexcept_iteratorIN6Screen4LineESt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b084      	sub	sp, #16
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	230c      	movs	r3, #12
 80011ae:	18fb      	adds	r3, r7, r3
 80011b0:	0011      	movs	r1, r2
 80011b2:	0018      	movs	r0, r3
 80011b4:	f000 f8b7 	bl	8001326 <_ZNSt13move_iteratorIPN6Screen4LineEEC1ES2_>
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	0018      	movs	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	b004      	add	sp, #16
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN6Screen4LineEES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b084      	sub	sp, #16
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	60f8      	str	r0, [r7, #12]
 80011ca:	60b9      	str	r1, [r7, #8]
 80011cc:	607a      	str	r2, [r7, #4]
 80011ce:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	68b9      	ldr	r1, [r7, #8]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	0018      	movs	r0, r3
 80011d8:	f000 f8b7 	bl	800134a <_ZSt18uninitialized_copyISt13move_iteratorIPN6Screen4LineEES3_ET0_T_S6_S5_>
 80011dc:	0003      	movs	r3, r0
 80011de:	0018      	movs	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b004      	add	sp, #16
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <_ZSt11__addressofIN6Screen4LineEEPT_RS2_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	0018      	movs	r0, r3
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b002      	add	sp, #8
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <_ZN6Screen4LineD1Ev>:

extern I2C_HandleTypeDef hi2c1;

class Screen {
private:
	class Line {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	0018      	movs	r0, r3
 8001204:	f006 f954 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	0018      	movs	r0, r3
 800120c:	46bd      	mov	sp, r7
 800120e:	b002      	add	sp, #8
 8001210:	bd80      	pop	{r7, pc}

08001212 <_ZSt8_DestroyIN6Screen4LineEEvPT_>:
    _Destroy(_Tp* __pointer)
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	0018      	movs	r0, r3
 800121e:	f7ff ffeb 	bl	80011f8 <_ZN6Screen4LineD1Ev>
    }
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	46bd      	mov	sp, r7
 8001226:	b002      	add	sp, #8
 8001228:	bd80      	pop	{r7, pc}

0800122a <_ZNSt16allocator_traitsISaIN6Screen4LineEEE8max_sizeERKS2_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	0018      	movs	r0, r3
 8001236:	f000 f89d 	bl	8001374 <_ZNK9__gnu_cxx13new_allocatorIN6Screen4LineEE8max_sizeEv>
 800123a:	0003      	movs	r3, r0
      }
 800123c:	0018      	movs	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	b002      	add	sp, #8
 8001242:	bd80      	pop	{r7, pc}

08001244 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	429a      	cmp	r2, r3
 8001258:	d201      	bcs.n	800125e <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	e000      	b.n	8001260 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800125e:	687b      	ldr	r3, [r7, #4]
    }
 8001260:	0018      	movs	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	b002      	add	sp, #8
 8001266:	bd80      	pop	{r7, pc}

08001268 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN6Screen4LineEjEET_S5_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
	  _ForwardIterator __cur = __first;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	60fb      	str	r3, [r7, #12]
	      for (; __n > 0; --__n, (void) ++__cur)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00e      	beq.n	800129a <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN6Screen4LineEjEET_S5_T0_+0x32>
		std::_Construct(std::__addressof(*__cur));
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	0018      	movs	r0, r3
 8001280:	f7ff ffb1 	bl	80011e6 <_ZSt11__addressofIN6Screen4LineEEPT_RS2_>
 8001284:	0003      	movs	r3, r0
 8001286:	0018      	movs	r0, r3
 8001288:	f000 f881 	bl	800138e <_ZSt10_ConstructIN6Screen4LineEJEEvPT_DpOT0_>
	      for (; __n > 0; --__n, (void) ++__cur)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	3b01      	subs	r3, #1
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	331c      	adds	r3, #28
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	e7ed      	b.n	8001276 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN6Screen4LineEjEET_S5_T0_+0xe>
	      return __cur;
 800129a:	68fb      	ldr	r3, [r7, #12]
	}
 800129c:	0018      	movs	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	b004      	add	sp, #16
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	0018      	movs	r0, r3
 80012b4:	f000 f87c 	bl	80013b0 <_ZNK9__gnu_cxx13new_allocatorIN6Screen4LineEE11_M_max_sizeEv>
 80012b8:	0002      	movs	r2, r0
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	429a      	cmp	r2, r3
 80012be:	419b      	sbcs	r3, r3
 80012c0:	425b      	negs	r3, r3
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80012c8:	f005 fffa 	bl	80072c0 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	0013      	movs	r3, r2
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	1a9b      	subs	r3, r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	0018      	movs	r0, r3
 80012d8:	f005 ffde 	bl	8007298 <_Znwj>
 80012dc:	0003      	movs	r3, r0
      }
 80012de:	0018      	movs	r0, r3
 80012e0:	46bd      	mov	sp, r7
 80012e2:	b004      	add	sp, #16
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <_ZSt12__relocate_aIPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80012e6:	b5b0      	push	{r4, r5, r7, lr}
 80012e8:	b084      	sub	sp, #16
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	60f8      	str	r0, [r7, #12]
 80012ee:	60b9      	str	r1, [r7, #8]
 80012f0:	607a      	str	r2, [r7, #4]
 80012f2:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	0018      	movs	r0, r3
 80012f8:	f000 f866 	bl	80013c8 <_ZSt12__niter_baseIPN6Screen4LineEET_S3_>
 80012fc:	0004      	movs	r4, r0
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	0018      	movs	r0, r3
 8001302:	f000 f861 	bl	80013c8 <_ZSt12__niter_baseIPN6Screen4LineEET_S3_>
 8001306:	0005      	movs	r5, r0
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	0018      	movs	r0, r3
 800130c:	f000 f85c 	bl	80013c8 <_ZSt12__niter_baseIPN6Screen4LineEET_S3_>
 8001310:	0002      	movs	r2, r0
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	0029      	movs	r1, r5
 8001316:	0020      	movs	r0, r4
 8001318:	f000 f85f 	bl	80013da <_ZSt14__relocate_a_1IPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_>
 800131c:	0003      	movs	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 800131e:	0018      	movs	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	b004      	add	sp, #16
 8001324:	bdb0      	pop	{r4, r5, r7, pc}

08001326 <_ZNSt13move_iteratorIPN6Screen4LineEEC1ES2_>:
      move_iterator(iterator_type __i)
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
 800132e:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8001330:	003b      	movs	r3, r7
 8001332:	0018      	movs	r0, r3
 8001334:	f000 f879 	bl	800142a <_ZSt4moveIRPN6Screen4LineEEONSt16remove_referenceIT_E4typeEOS5_>
 8001338:	0003      	movs	r3, r0
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	0018      	movs	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	b002      	add	sp, #8
 8001348:	bd80      	pop	{r7, pc}

0800134a <_ZSt18uninitialized_copyISt13move_iteratorIPN6Screen4LineEES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800134a:	b580      	push	{r7, lr}
 800134c:	b086      	sub	sp, #24
 800134e:	af00      	add	r7, sp, #0
 8001350:	60f8      	str	r0, [r7, #12]
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001356:	2317      	movs	r3, #23
 8001358:	18fb      	adds	r3, r7, r3
 800135a:	2201      	movs	r2, #1
 800135c:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	68b9      	ldr	r1, [r7, #8]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	0018      	movs	r0, r3
 8001366:	f000 f869 	bl	800143c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN6Screen4LineEES5_EET0_T_S8_S7_>
 800136a:	0003      	movs	r3, r0
    }
 800136c:	0018      	movs	r0, r3
 800136e:	46bd      	mov	sp, r7
 8001370:	b006      	add	sp, #24
 8001372:	bd80      	pop	{r7, pc}

08001374 <_ZNK9__gnu_cxx13new_allocatorIN6Screen4LineEE8max_sizeEv>:

#if __cplusplus <= 201703L
      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	0018      	movs	r0, r3
 8001380:	f000 f816 	bl	80013b0 <_ZNK9__gnu_cxx13new_allocatorIN6Screen4LineEE11_M_max_sizeEv>
 8001384:	0003      	movs	r3, r0
 8001386:	0018      	movs	r0, r3
 8001388:	46bd      	mov	sp, r7
 800138a:	b002      	add	sp, #8
 800138c:	bd80      	pop	{r7, pc}

0800138e <_ZSt10_ConstructIN6Screen4LineEJEEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
    { ::new(static_cast<void*>(__p)) _Tp(std::forward<_Args>(__args)...); }
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	0019      	movs	r1, r3
 800139a:	201c      	movs	r0, #28
 800139c:	f7fe fffe 	bl	800039c <_ZnwjPv>
 80013a0:	0003      	movs	r3, r0
 80013a2:	0018      	movs	r0, r3
 80013a4:	f7ff fb4e 	bl	8000a44 <_ZN6Screen4LineC1Ev>
 80013a8:	46c0      	nop			; (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b002      	add	sp, #8
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <_ZNK9__gnu_cxx13new_allocatorIN6Screen4LineEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80013b8:	4b02      	ldr	r3, [pc, #8]	; (80013c4 <_ZNK9__gnu_cxx13new_allocatorIN6Screen4LineEE11_M_max_sizeEv+0x14>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	b002      	add	sp, #8
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	04924924 	.word	0x04924924

080013c8 <_ZSt12__niter_baseIPN6Screen4LineEET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	0018      	movs	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	b002      	add	sp, #8
 80013d8:	bd80      	pop	{r7, pc}

080013da <_ZSt14__relocate_a_1IPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_>:
    __relocate_a_1(_InputIterator __first, _InputIterator __last,
 80013da:	b590      	push	{r4, r7, lr}
 80013dc:	b087      	sub	sp, #28
 80013de:	af00      	add	r7, sp, #0
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	60b9      	str	r1, [r7, #8]
 80013e4:	607a      	str	r2, [r7, #4]
 80013e6:	603b      	str	r3, [r7, #0]
      _ForwardIterator __cur = __result;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	617b      	str	r3, [r7, #20]
      for (; __first != __last; ++__first, (void)++__cur)
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d015      	beq.n	8001420 <_ZSt14__relocate_a_1IPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_+0x46>
	std::__relocate_object_a(std::__addressof(*__cur),
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	0018      	movs	r0, r3
 80013f8:	f7ff fef5 	bl	80011e6 <_ZSt11__addressofIN6Screen4LineEEPT_RS2_>
 80013fc:	0004      	movs	r4, r0
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	0018      	movs	r0, r3
 8001402:	f7ff fef0 	bl	80011e6 <_ZSt11__addressofIN6Screen4LineEEPT_RS2_>
 8001406:	0001      	movs	r1, r0
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	001a      	movs	r2, r3
 800140c:	0020      	movs	r0, r4
 800140e:	f000 f842 	bl	8001496 <_ZSt19__relocate_object_aIN6Screen4LineES1_SaIS1_EEvPT_PT0_RT1_>
      for (; __first != __last; ++__first, (void)++__cur)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	331c      	adds	r3, #28
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	331c      	adds	r3, #28
 800141c:	617b      	str	r3, [r7, #20]
 800141e:	e7e5      	b.n	80013ec <_ZSt14__relocate_a_1IPN6Screen4LineES2_SaIS1_EET0_T_S5_S4_RT1_+0x12>
      return __cur;
 8001420:	697b      	ldr	r3, [r7, #20]
    }
 8001422:	0018      	movs	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	b007      	add	sp, #28
 8001428:	bd90      	pop	{r4, r7, pc}

0800142a <_ZSt4moveIRPN6Screen4LineEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	0018      	movs	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	b002      	add	sp, #8
 800143a:	bd80      	pop	{r7, pc}

0800143c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN6Screen4LineEES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800143c:	b5b0      	push	{r4, r5, r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
	  _ForwardIterator __cur = __result;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	617b      	str	r3, [r7, #20]
	      for (; __first != __last; ++__first, (void)++__cur)
 800144c:	2308      	movs	r3, #8
 800144e:	18fa      	adds	r2, r7, r3
 8001450:	250c      	movs	r5, #12
 8001452:	197b      	adds	r3, r7, r5
 8001454:	0011      	movs	r1, r2
 8001456:	0018      	movs	r0, r3
 8001458:	f000 f83b 	bl	80014d2 <_ZStneIPN6Screen4LineEEbRKSt13move_iteratorIT_ES7_>
 800145c:	1e03      	subs	r3, r0, #0
 800145e:	d015      	beq.n	800148c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN6Screen4LineEES5_EET0_T_S8_S7_+0x50>
		std::_Construct(std::__addressof(*__cur), *__first);
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	0018      	movs	r0, r3
 8001464:	f7ff febf 	bl	80011e6 <_ZSt11__addressofIN6Screen4LineEEPT_RS2_>
 8001468:	0004      	movs	r4, r0
 800146a:	197b      	adds	r3, r7, r5
 800146c:	0018      	movs	r0, r3
 800146e:	f000 f853 	bl	8001518 <_ZNKSt13move_iteratorIPN6Screen4LineEEdeEv>
 8001472:	0003      	movs	r3, r0
 8001474:	0019      	movs	r1, r3
 8001476:	0020      	movs	r0, r4
 8001478:	f000 f86c 	bl	8001554 <_ZSt10_ConstructIN6Screen4LineEJS1_EEvPT_DpOT0_>
	      for (; __first != __last; ++__first, (void)++__cur)
 800147c:	197b      	adds	r3, r7, r5
 800147e:	0018      	movs	r0, r3
 8001480:	f000 f83b 	bl	80014fa <_ZNSt13move_iteratorIPN6Screen4LineEEppEv>
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	331c      	adds	r3, #28
 8001488:	617b      	str	r3, [r7, #20]
 800148a:	e7df      	b.n	800144c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN6Screen4LineEES5_EET0_T_S8_S7_+0x10>
	      return __cur;
 800148c:	697b      	ldr	r3, [r7, #20]
	}
 800148e:	0018      	movs	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	b006      	add	sp, #24
 8001494:	bdb0      	pop	{r4, r5, r7, pc}

08001496 <_ZSt19__relocate_object_aIN6Screen4LineES1_SaIS1_EEvPT_PT0_RT1_>:
    __relocate_object_a(_Tp* __restrict __dest, _Up* __restrict __orig,
 8001496:	b580      	push	{r7, lr}
 8001498:	b084      	sub	sp, #16
 800149a:	af00      	add	r7, sp, #0
 800149c:	60f8      	str	r0, [r7, #12]
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
      __traits::construct(__alloc, __dest, std::move(*__orig));
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	0018      	movs	r0, r3
 80014a6:	f000 f86d 	bl	8001584 <_ZSt4moveIRN6Screen4LineEEONSt16remove_referenceIT_E4typeEOS4_>
 80014aa:	0002      	movs	r2, r0
 80014ac:	68f9      	ldr	r1, [r7, #12]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	0018      	movs	r0, r3
 80014b2:	f000 f870 	bl	8001596 <_ZNSt16allocator_traitsISaIN6Screen4LineEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
      __traits::destroy(__alloc, std::__addressof(*__orig));
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	0018      	movs	r0, r3
 80014ba:	f7ff fe94 	bl	80011e6 <_ZSt11__addressofIN6Screen4LineEEPT_RS2_>
 80014be:	0002      	movs	r2, r0
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	0011      	movs	r1, r2
 80014c4:	0018      	movs	r0, r3
 80014c6:	f000 f87a 	bl	80015be <_ZNSt16allocator_traitsISaIN6Screen4LineEEE7destroyIS1_EEvRS2_PT_>
    }
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b004      	add	sp, #16
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <_ZStneIPN6Screen4LineEEbRKSt13move_iteratorIT_ES7_>:
    operator!=(const move_iterator<_Iterator>& __x,
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	6039      	str	r1, [r7, #0]
    { return !(__x == __y); }
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	0011      	movs	r1, r2
 80014e2:	0018      	movs	r0, r3
 80014e4:	f000 f87a 	bl	80015dc <_ZSteqIPN6Screen4LineEEbRKSt13move_iteratorIT_ES7_>
 80014e8:	0003      	movs	r3, r0
 80014ea:	001a      	movs	r2, r3
 80014ec:	2301      	movs	r3, #1
 80014ee:	4053      	eors	r3, r2
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	0018      	movs	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b002      	add	sp, #8
 80014f8:	bd80      	pop	{r7, pc}

080014fa <_ZNSt13move_iteratorIPN6Screen4LineEEppEv>:
      operator++()
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
	++_M_current;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	331c      	adds	r3, #28
 8001508:	001a      	movs	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
	return *this;
 800150e:	687b      	ldr	r3, [r7, #4]
      }
 8001510:	0018      	movs	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	b002      	add	sp, #8
 8001516:	bd80      	pop	{r7, pc}

08001518 <_ZNKSt13move_iteratorIPN6Screen4LineEEdeEv>:
      operator*() const
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
      { return static_cast<reference>(*_M_current); }
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	0018      	movs	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	b002      	add	sp, #8
 800152a:	bd80      	pop	{r7, pc}

0800152c <_ZN6Screen4LineC1EOS0_>:
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	0011      	movs	r1, r2
 800153c:	0018      	movs	r0, r3
 800153e:	f005 ff9d 	bl	800747c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	699a      	ldr	r2, [r3, #24]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	619a      	str	r2, [r3, #24]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b002      	add	sp, #8
 8001552:	bd80      	pop	{r7, pc}

08001554 <_ZSt10_ConstructIN6Screen4LineEJS1_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
    { ::new(static_cast<void*>(__p)) _Tp(std::forward<_Args>(__args)...); }
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	0018      	movs	r0, r3
 8001562:	f000 f852 	bl	800160a <_ZSt7forwardIN6Screen4LineEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001566:	0004      	movs	r4, r0
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	0019      	movs	r1, r3
 800156c:	201c      	movs	r0, #28
 800156e:	f7fe ff15 	bl	800039c <_ZnwjPv>
 8001572:	0003      	movs	r3, r0
 8001574:	0021      	movs	r1, r4
 8001576:	0018      	movs	r0, r3
 8001578:	f7ff ffd8 	bl	800152c <_ZN6Screen4LineC1EOS0_>
 800157c:	46c0      	nop			; (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b003      	add	sp, #12
 8001582:	bd90      	pop	{r4, r7, pc}

08001584 <_ZSt4moveIRN6Screen4LineEEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	0018      	movs	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	b002      	add	sp, #8
 8001594:	bd80      	pop	{r7, pc}

08001596 <_ZNSt16allocator_traitsISaIN6Screen4LineEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8001596:	b580      	push	{r7, lr}
 8001598:	b084      	sub	sp, #16
 800159a:	af00      	add	r7, sp, #0
 800159c:	60f8      	str	r0, [r7, #12]
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	0018      	movs	r0, r3
 80015a6:	f000 f830 	bl	800160a <_ZSt7forwardIN6Screen4LineEEOT_RNSt16remove_referenceIS2_E4typeE>
 80015aa:	0002      	movs	r2, r0
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	0018      	movs	r0, r3
 80015b2:	f000 f833 	bl	800161c <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE9constructIS2_JS2_EEEvPT_DpOT0_>
	}
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	46bd      	mov	sp, r7
 80015ba:	b004      	add	sp, #16
 80015bc:	bd80      	pop	{r7, pc}

080015be <_ZNSt16allocator_traitsISaIN6Screen4LineEEE7destroyIS1_EEvRS2_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
 80015c6:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	0011      	movs	r1, r2
 80015ce:	0018      	movs	r0, r3
 80015d0:	f000 f83d 	bl	800164e <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE7destroyIS2_EEvPT_>
	}
 80015d4:	46c0      	nop			; (mov r8, r8)
 80015d6:	46bd      	mov	sp, r7
 80015d8:	b002      	add	sp, #8
 80015da:	bd80      	pop	{r7, pc}

080015dc <_ZSteqIPN6Screen4LineEEbRKSt13move_iteratorIT_ES7_>:
    operator==(const move_iterator<_Iterator>& __x,
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	6039      	str	r1, [r7, #0]
    { return __x.base() == __y.base(); }
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	0018      	movs	r0, r3
 80015ea:	f000 f83d 	bl	8001668 <_ZNKSt13move_iteratorIPN6Screen4LineEE4baseEv>
 80015ee:	0004      	movs	r4, r0
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	0018      	movs	r0, r3
 80015f4:	f000 f838 	bl	8001668 <_ZNKSt13move_iteratorIPN6Screen4LineEE4baseEv>
 80015f8:	0003      	movs	r3, r0
 80015fa:	1ae3      	subs	r3, r4, r3
 80015fc:	425a      	negs	r2, r3
 80015fe:	4153      	adcs	r3, r2
 8001600:	b2db      	uxtb	r3, r3
 8001602:	0018      	movs	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	b003      	add	sp, #12
 8001608:	bd90      	pop	{r4, r7, pc}

0800160a <_ZSt7forwardIN6Screen4LineEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	0018      	movs	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	b002      	add	sp, #8
 800161a:	bd80      	pop	{r7, pc}

0800161c <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE9constructIS2_JS2_EEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 800161c:	b590      	push	{r4, r7, lr}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	0018      	movs	r0, r3
 800162c:	f7ff ffed 	bl	800160a <_ZSt7forwardIN6Screen4LineEEOT_RNSt16remove_referenceIS2_E4typeE>
 8001630:	0004      	movs	r4, r0
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	0019      	movs	r1, r3
 8001636:	201c      	movs	r0, #28
 8001638:	f7fe feb0 	bl	800039c <_ZnwjPv>
 800163c:	0003      	movs	r3, r0
 800163e:	0021      	movs	r1, r4
 8001640:	0018      	movs	r0, r3
 8001642:	f7ff ff73 	bl	800152c <_ZN6Screen4LineC1EOS0_>
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	46bd      	mov	sp, r7
 800164a:	b005      	add	sp, #20
 800164c:	bd90      	pop	{r4, r7, pc}

0800164e <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEE7destroyIS2_EEvPT_>:
	destroy(_Up* __p)
 800164e:	b580      	push	{r7, lr}
 8001650:	b082      	sub	sp, #8
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
 8001656:	6039      	str	r1, [r7, #0]
	{ __p->~_Up(); }
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	0018      	movs	r0, r3
 800165c:	f7ff fdcc 	bl	80011f8 <_ZN6Screen4LineD1Ev>
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	b002      	add	sp, #8
 8001666:	bd80      	pop	{r7, pc}

08001668 <_ZNKSt13move_iteratorIPN6Screen4LineEE4baseEv>:
      base() const
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	0018      	movs	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	b002      	add	sp, #8
 800167a:	bd80      	pop	{r7, pc}

0800167c <_Z9recodeCyrPc>:
#include "lcd_i2c_lib.hpp"

uint8_t i2cLcdState { };

char *recodeCyr(char *charCyr) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
	if (*charCyr == '') {
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2bc0      	cmp	r3, #192	; 0xc0
 800168a:	d103      	bne.n	8001694 <_Z9recodeCyrPc+0x18>
		*charCyr = 'A';
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2241      	movs	r2, #65	; 0x41
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	e1de      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2be0      	cmp	r3, #224	; 0xe0
 800169a:	d103      	bne.n	80016a4 <_Z9recodeCyrPc+0x28>
		*charCyr = 'a';
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2261      	movs	r2, #97	; 0x61
 80016a0:	701a      	strb	r2, [r3, #0]
 80016a2:	e1d6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2bc1      	cmp	r3, #193	; 0xc1
 80016aa:	d103      	bne.n	80016b4 <_Z9recodeCyrPc+0x38>
		*charCyr = 0b10100000;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	22a0      	movs	r2, #160	; 0xa0
 80016b0:	701a      	strb	r2, [r3, #0]
 80016b2:	e1ce      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2be1      	cmp	r3, #225	; 0xe1
 80016ba:	d103      	bne.n	80016c4 <_Z9recodeCyrPc+0x48>
		*charCyr = 0b10110010;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	22b2      	movs	r2, #178	; 0xb2
 80016c0:	701a      	strb	r2, [r3, #0]
 80016c2:	e1c6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2bc2      	cmp	r3, #194	; 0xc2
 80016ca:	d103      	bne.n	80016d4 <_Z9recodeCyrPc+0x58>
		*charCyr = 'B';
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2242      	movs	r2, #66	; 0x42
 80016d0:	701a      	strb	r2, [r3, #0]
 80016d2:	e1be      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2be2      	cmp	r3, #226	; 0xe2
 80016da:	d103      	bne.n	80016e4 <_Z9recodeCyrPc+0x68>
		*charCyr = 0b10110011;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	22b3      	movs	r2, #179	; 0xb3
 80016e0:	701a      	strb	r2, [r3, #0]
 80016e2:	e1b6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2bc3      	cmp	r3, #195	; 0xc3
 80016ea:	d103      	bne.n	80016f4 <_Z9recodeCyrPc+0x78>
		*charCyr = 0b10100001;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	22a1      	movs	r2, #161	; 0xa1
 80016f0:	701a      	strb	r2, [r3, #0]
 80016f2:	e1ae      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2be3      	cmp	r3, #227	; 0xe3
 80016fa:	d103      	bne.n	8001704 <_Z9recodeCyrPc+0x88>
		*charCyr = 0b10110100;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	22b4      	movs	r2, #180	; 0xb4
 8001700:	701a      	strb	r2, [r3, #0]
 8001702:	e1a6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2bc4      	cmp	r3, #196	; 0xc4
 800170a:	d103      	bne.n	8001714 <_Z9recodeCyrPc+0x98>
		*charCyr = 0b11100000;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	22e0      	movs	r2, #224	; 0xe0
 8001710:	701a      	strb	r2, [r3, #0]
 8001712:	e19e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2be4      	cmp	r3, #228	; 0xe4
 800171a:	d103      	bne.n	8001724 <_Z9recodeCyrPc+0xa8>
		*charCyr = 0b11100011;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	22e3      	movs	r2, #227	; 0xe3
 8001720:	701a      	strb	r2, [r3, #0]
 8001722:	e196      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2bc5      	cmp	r3, #197	; 0xc5
 800172a:	d103      	bne.n	8001734 <_Z9recodeCyrPc+0xb8>
		*charCyr = 'E';
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2245      	movs	r2, #69	; 0x45
 8001730:	701a      	strb	r2, [r3, #0]
 8001732:	e18e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2be5      	cmp	r3, #229	; 0xe5
 800173a:	d103      	bne.n	8001744 <_Z9recodeCyrPc+0xc8>
		*charCyr = 'e';
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2265      	movs	r2, #101	; 0x65
 8001740:	701a      	strb	r2, [r3, #0]
 8001742:	e186      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2bc6      	cmp	r3, #198	; 0xc6
 800174a:	d103      	bne.n	8001754 <_Z9recodeCyrPc+0xd8>
		*charCyr = 0b10100011;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	22a3      	movs	r2, #163	; 0xa3
 8001750:	701a      	strb	r2, [r3, #0]
 8001752:	e17e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2be6      	cmp	r3, #230	; 0xe6
 800175a:	d103      	bne.n	8001764 <_Z9recodeCyrPc+0xe8>
		*charCyr = 0b10110110;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	22b6      	movs	r2, #182	; 0xb6
 8001760:	701a      	strb	r2, [r3, #0]
 8001762:	e176      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2bc7      	cmp	r3, #199	; 0xc7
 800176a:	d103      	bne.n	8001774 <_Z9recodeCyrPc+0xf8>
		*charCyr = 0b10100100;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	22a4      	movs	r2, #164	; 0xa4
 8001770:	701a      	strb	r2, [r3, #0]
 8001772:	e16e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2be7      	cmp	r3, #231	; 0xe7
 800177a:	d103      	bne.n	8001784 <_Z9recodeCyrPc+0x108>
		*charCyr = 0b10110111;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	22b7      	movs	r2, #183	; 0xb7
 8001780:	701a      	strb	r2, [r3, #0]
 8001782:	e166      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2bc8      	cmp	r3, #200	; 0xc8
 800178a:	d103      	bne.n	8001794 <_Z9recodeCyrPc+0x118>
		*charCyr = 0b10100101;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	22a5      	movs	r2, #165	; 0xa5
 8001790:	701a      	strb	r2, [r3, #0]
 8001792:	e15e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2be8      	cmp	r3, #232	; 0xe8
 800179a:	d103      	bne.n	80017a4 <_Z9recodeCyrPc+0x128>
		*charCyr = 0b10111000;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	22b8      	movs	r2, #184	; 0xb8
 80017a0:	701a      	strb	r2, [r3, #0]
 80017a2:	e156      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2bc9      	cmp	r3, #201	; 0xc9
 80017aa:	d103      	bne.n	80017b4 <_Z9recodeCyrPc+0x138>
		*charCyr = 0b10100110;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	22a6      	movs	r2, #166	; 0xa6
 80017b0:	701a      	strb	r2, [r3, #0]
 80017b2:	e14e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2be9      	cmp	r3, #233	; 0xe9
 80017ba:	d103      	bne.n	80017c4 <_Z9recodeCyrPc+0x148>
		*charCyr = 0b10111001;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	22b9      	movs	r2, #185	; 0xb9
 80017c0:	701a      	strb	r2, [r3, #0]
 80017c2:	e146      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2bca      	cmp	r3, #202	; 0xca
 80017ca:	d103      	bne.n	80017d4 <_Z9recodeCyrPc+0x158>
		*charCyr = 'K';
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	224b      	movs	r2, #75	; 0x4b
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	e13e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2bea      	cmp	r3, #234	; 0xea
 80017da:	d103      	bne.n	80017e4 <_Z9recodeCyrPc+0x168>
		*charCyr = 0b10111010;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	22ba      	movs	r2, #186	; 0xba
 80017e0:	701a      	strb	r2, [r3, #0]
 80017e2:	e136      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2bcb      	cmp	r3, #203	; 0xcb
 80017ea:	d103      	bne.n	80017f4 <_Z9recodeCyrPc+0x178>
		*charCyr = 0b10100111;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	22a7      	movs	r2, #167	; 0xa7
 80017f0:	701a      	strb	r2, [r3, #0]
 80017f2:	e12e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2beb      	cmp	r3, #235	; 0xeb
 80017fa:	d103      	bne.n	8001804 <_Z9recodeCyrPc+0x188>
		*charCyr = 0b10111011;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	22bb      	movs	r2, #187	; 0xbb
 8001800:	701a      	strb	r2, [r3, #0]
 8001802:	e126      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2bcc      	cmp	r3, #204	; 0xcc
 800180a:	d103      	bne.n	8001814 <_Z9recodeCyrPc+0x198>
		*charCyr = 'M';
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	224d      	movs	r2, #77	; 0x4d
 8001810:	701a      	strb	r2, [r3, #0]
 8001812:	e11e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2bec      	cmp	r3, #236	; 0xec
 800181a:	d103      	bne.n	8001824 <_Z9recodeCyrPc+0x1a8>
		*charCyr = 0b10111100;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	22bc      	movs	r2, #188	; 0xbc
 8001820:	701a      	strb	r2, [r3, #0]
 8001822:	e116      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2bcd      	cmp	r3, #205	; 0xcd
 800182a:	d103      	bne.n	8001834 <_Z9recodeCyrPc+0x1b8>
		*charCyr = 'H';
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2248      	movs	r2, #72	; 0x48
 8001830:	701a      	strb	r2, [r3, #0]
 8001832:	e10e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2bed      	cmp	r3, #237	; 0xed
 800183a:	d103      	bne.n	8001844 <_Z9recodeCyrPc+0x1c8>
		*charCyr = 0b10111101;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	22bd      	movs	r2, #189	; 0xbd
 8001840:	701a      	strb	r2, [r3, #0]
 8001842:	e106      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2bce      	cmp	r3, #206	; 0xce
 800184a:	d103      	bne.n	8001854 <_Z9recodeCyrPc+0x1d8>
		*charCyr = 'O';
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	224f      	movs	r2, #79	; 0x4f
 8001850:	701a      	strb	r2, [r3, #0]
 8001852:	e0fe      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2bee      	cmp	r3, #238	; 0xee
 800185a:	d103      	bne.n	8001864 <_Z9recodeCyrPc+0x1e8>
		*charCyr = 'o';
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	226f      	movs	r2, #111	; 0x6f
 8001860:	701a      	strb	r2, [r3, #0]
 8001862:	e0f6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2bcf      	cmp	r3, #207	; 0xcf
 800186a:	d103      	bne.n	8001874 <_Z9recodeCyrPc+0x1f8>
		*charCyr = 0b10101000;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	22a8      	movs	r2, #168	; 0xa8
 8001870:	701a      	strb	r2, [r3, #0]
 8001872:	e0ee      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2bef      	cmp	r3, #239	; 0xef
 800187a:	d103      	bne.n	8001884 <_Z9recodeCyrPc+0x208>
		*charCyr = 0b10111110;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	22be      	movs	r2, #190	; 0xbe
 8001880:	701a      	strb	r2, [r3, #0]
 8001882:	e0e6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2bd0      	cmp	r3, #208	; 0xd0
 800188a:	d103      	bne.n	8001894 <_Z9recodeCyrPc+0x218>
		*charCyr = 'P';
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2250      	movs	r2, #80	; 0x50
 8001890:	701a      	strb	r2, [r3, #0]
 8001892:	e0de      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2bf0      	cmp	r3, #240	; 0xf0
 800189a:	d103      	bne.n	80018a4 <_Z9recodeCyrPc+0x228>
		*charCyr = 'p';
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2270      	movs	r2, #112	; 0x70
 80018a0:	701a      	strb	r2, [r3, #0]
 80018a2:	e0d6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2bd1      	cmp	r3, #209	; 0xd1
 80018aa:	d103      	bne.n	80018b4 <_Z9recodeCyrPc+0x238>
		*charCyr = 'C';
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2243      	movs	r2, #67	; 0x43
 80018b0:	701a      	strb	r2, [r3, #0]
 80018b2:	e0ce      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2bf1      	cmp	r3, #241	; 0xf1
 80018ba:	d103      	bne.n	80018c4 <_Z9recodeCyrPc+0x248>
		*charCyr = 'c';
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2263      	movs	r2, #99	; 0x63
 80018c0:	701a      	strb	r2, [r3, #0]
 80018c2:	e0c6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2bd2      	cmp	r3, #210	; 0xd2
 80018ca:	d103      	bne.n	80018d4 <_Z9recodeCyrPc+0x258>
		*charCyr = 'T';
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2254      	movs	r2, #84	; 0x54
 80018d0:	701a      	strb	r2, [r3, #0]
 80018d2:	e0be      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2bf2      	cmp	r3, #242	; 0xf2
 80018da:	d103      	bne.n	80018e4 <_Z9recodeCyrPc+0x268>
		*charCyr = 0b10111111;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	22bf      	movs	r2, #191	; 0xbf
 80018e0:	701a      	strb	r2, [r3, #0]
 80018e2:	e0b6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2bd3      	cmp	r3, #211	; 0xd3
 80018ea:	d103      	bne.n	80018f4 <_Z9recodeCyrPc+0x278>
		*charCyr = 0b10101001;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	22a9      	movs	r2, #169	; 0xa9
 80018f0:	701a      	strb	r2, [r3, #0]
 80018f2:	e0ae      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2bf3      	cmp	r3, #243	; 0xf3
 80018fa:	d103      	bne.n	8001904 <_Z9recodeCyrPc+0x288>
		*charCyr = 'y';
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2279      	movs	r2, #121	; 0x79
 8001900:	701a      	strb	r2, [r3, #0]
 8001902:	e0a6      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2bd4      	cmp	r3, #212	; 0xd4
 800190a:	d103      	bne.n	8001914 <_Z9recodeCyrPc+0x298>
		*charCyr = 0b10101010;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	22aa      	movs	r2, #170	; 0xaa
 8001910:	701a      	strb	r2, [r3, #0]
 8001912:	e09e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2bf4      	cmp	r3, #244	; 0xf4
 800191a:	d103      	bne.n	8001924 <_Z9recodeCyrPc+0x2a8>
		*charCyr = 0b11100100;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	22e4      	movs	r2, #228	; 0xe4
 8001920:	701a      	strb	r2, [r3, #0]
 8001922:	e096      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2bd5      	cmp	r3, #213	; 0xd5
 800192a:	d103      	bne.n	8001934 <_Z9recodeCyrPc+0x2b8>
		*charCyr = 'X';
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2258      	movs	r2, #88	; 0x58
 8001930:	701a      	strb	r2, [r3, #0]
 8001932:	e08e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2bf5      	cmp	r3, #245	; 0xf5
 800193a:	d103      	bne.n	8001944 <_Z9recodeCyrPc+0x2c8>
		*charCyr = 'x';
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2278      	movs	r2, #120	; 0x78
 8001940:	701a      	strb	r2, [r3, #0]
 8001942:	e086      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2bd6      	cmp	r3, #214	; 0xd6
 800194a:	d103      	bne.n	8001954 <_Z9recodeCyrPc+0x2d8>
		*charCyr = 0b11100001;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	22e1      	movs	r2, #225	; 0xe1
 8001950:	701a      	strb	r2, [r3, #0]
 8001952:	e07e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2bf6      	cmp	r3, #246	; 0xf6
 800195a:	d103      	bne.n	8001964 <_Z9recodeCyrPc+0x2e8>
		*charCyr = 0b11100101;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	22e5      	movs	r2, #229	; 0xe5
 8001960:	701a      	strb	r2, [r3, #0]
 8001962:	e076      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2bd7      	cmp	r3, #215	; 0xd7
 800196a:	d103      	bne.n	8001974 <_Z9recodeCyrPc+0x2f8>
		*charCyr = 0b10101011;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	22ab      	movs	r2, #171	; 0xab
 8001970:	701a      	strb	r2, [r3, #0]
 8001972:	e06e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2bf7      	cmp	r3, #247	; 0xf7
 800197a:	d103      	bne.n	8001984 <_Z9recodeCyrPc+0x308>
		*charCyr = 0b11000000;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	22c0      	movs	r2, #192	; 0xc0
 8001980:	701a      	strb	r2, [r3, #0]
 8001982:	e066      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2bd8      	cmp	r3, #216	; 0xd8
 800198a:	d103      	bne.n	8001994 <_Z9recodeCyrPc+0x318>
		*charCyr = 0b10101100;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	22ac      	movs	r2, #172	; 0xac
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e05e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2bf8      	cmp	r3, #248	; 0xf8
 800199a:	d103      	bne.n	80019a4 <_Z9recodeCyrPc+0x328>
		*charCyr = 0b11000001;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	22c1      	movs	r2, #193	; 0xc1
 80019a0:	701a      	strb	r2, [r3, #0]
 80019a2:	e056      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2bd9      	cmp	r3, #217	; 0xd9
 80019aa:	d103      	bne.n	80019b4 <_Z9recodeCyrPc+0x338>
		*charCyr = 0b11100010;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	22e2      	movs	r2, #226	; 0xe2
 80019b0:	701a      	strb	r2, [r3, #0]
 80019b2:	e04e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2bf9      	cmp	r3, #249	; 0xf9
 80019ba:	d103      	bne.n	80019c4 <_Z9recodeCyrPc+0x348>
		*charCyr = 0b11100110;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	22e6      	movs	r2, #230	; 0xe6
 80019c0:	701a      	strb	r2, [r3, #0]
 80019c2:	e046      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2bfa      	cmp	r3, #250	; 0xfa
 80019ca:	d103      	bne.n	80019d4 <_Z9recodeCyrPc+0x358>
		*charCyr = 0b11000010;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	22c2      	movs	r2, #194	; 0xc2
 80019d0:	701a      	strb	r2, [r3, #0]
 80019d2:	e03e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2bfb      	cmp	r3, #251	; 0xfb
 80019da:	d103      	bne.n	80019e4 <_Z9recodeCyrPc+0x368>
		*charCyr = 0b11000011;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	22c3      	movs	r2, #195	; 0xc3
 80019e0:	701a      	strb	r2, [r3, #0]
 80019e2:	e036      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2bfc      	cmp	r3, #252	; 0xfc
 80019ea:	d103      	bne.n	80019f4 <_Z9recodeCyrPc+0x378>
		*charCyr = 0b11000100;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	22c4      	movs	r2, #196	; 0xc4
 80019f0:	701a      	strb	r2, [r3, #0]
 80019f2:	e02e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2bdd      	cmp	r3, #221	; 0xdd
 80019fa:	d103      	bne.n	8001a04 <_Z9recodeCyrPc+0x388>
		*charCyr = 0b10101111;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	22af      	movs	r2, #175	; 0xaf
 8001a00:	701a      	strb	r2, [r3, #0]
 8001a02:	e026      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2bfd      	cmp	r3, #253	; 0xfd
 8001a0a:	d103      	bne.n	8001a14 <_Z9recodeCyrPc+0x398>
		*charCyr = 0b11000101;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	22c5      	movs	r2, #197	; 0xc5
 8001a10:	701a      	strb	r2, [r3, #0]
 8001a12:	e01e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2bde      	cmp	r3, #222	; 0xde
 8001a1a:	d103      	bne.n	8001a24 <_Z9recodeCyrPc+0x3a8>
		*charCyr = 0b10110000;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	22b0      	movs	r2, #176	; 0xb0
 8001a20:	701a      	strb	r2, [r3, #0]
 8001a22:	e016      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2bfe      	cmp	r3, #254	; 0xfe
 8001a2a:	d103      	bne.n	8001a34 <_Z9recodeCyrPc+0x3b8>
		*charCyr = 0b11000110;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	22c6      	movs	r2, #198	; 0xc6
 8001a30:	701a      	strb	r2, [r3, #0]
 8001a32:	e00e      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2bdf      	cmp	r3, #223	; 0xdf
 8001a3a:	d103      	bne.n	8001a44 <_Z9recodeCyrPc+0x3c8>
		*charCyr = 0b10110001;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	22b1      	movs	r2, #177	; 0xb1
 8001a40:	701a      	strb	r2, [r3, #0]
 8001a42:	e006      	b.n	8001a52 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == '') {
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2bff      	cmp	r3, #255	; 0xff
 8001a4a:	d102      	bne.n	8001a52 <_Z9recodeCyrPc+0x3d6>
		*charCyr = 0b11000111;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	22c7      	movs	r2, #199	; 0xc7
 8001a50:	701a      	strb	r2, [r3, #0]
	}

	return charCyr;
 8001a52:	687b      	ldr	r3, [r7, #4]
}
 8001a54:	0018      	movs	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b002      	add	sp, #8
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <_Z18sendLcdInstructionh11I2CSettings>:
		}
	}
}
*/

void sendLcdInstruction(uint8_t instruction, I2CSettings settings) {
 8001a5c:	b5b0      	push	{r4, r5, r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	6019      	str	r1, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	210f      	movs	r1, #15
 8001a6a:	187b      	adds	r3, r7, r1
 8001a6c:	1c02      	adds	r2, r0, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = instruction & 0xF0;
 8001a70:	2517      	movs	r5, #23
 8001a72:	197b      	adds	r3, r7, r5
 8001a74:	0008      	movs	r0, r1
 8001a76:	187a      	adds	r2, r7, r1
 8001a78:	7812      	ldrb	r2, [r2, #0]
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	438a      	bics	r2, r1
 8001a7e:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (instruction << 4) & 0xF0;
 8001a80:	183b      	adds	r3, r7, r0
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	011a      	lsls	r2, r3, #4
 8001a86:	2116      	movs	r1, #22
 8001a88:	187b      	adds	r3, r7, r1
 8001a8a:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 8001a8c:	2410      	movs	r4, #16
 8001a8e:	193b      	adds	r3, r7, r4
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | LED | EN;
 8001a94:	197b      	adds	r3, r7, r5
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	220c      	movs	r2, #12
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	193b      	adds	r3, r7, r4
 8001aa0:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8001aa2:	193b      	adds	r3, r7, r4
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | LED | EN;
 8001aa8:	187b      	adds	r3, r7, r1
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	220c      	movs	r2, #12
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	193b      	adds	r3, r7, r4
 8001ab4:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8001ab6:	193b      	adds	r3, r7, r4
 8001ab8:	2200      	movs	r2, #0
 8001aba:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8001abc:	4b0a      	ldr	r3, [pc, #40]	; (8001ae8 <_Z18sendLcdInstructionh11I2CSettings+0x8c>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	6818      	ldr	r0, [r3, #0]
 8001ac6:	1d3b      	adds	r3, r7, #4
 8001ac8:	791b      	ldrb	r3, [r3, #4]
 8001aca:	b299      	uxth	r1, r3
 8001acc:	193a      	adds	r2, r7, r4
 8001ace:	2304      	movs	r3, #4
 8001ad0:	f001 fec8 	bl	8003864 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001ad4:	4b04      	ldr	r3, [pc, #16]	; (8001ae8 <_Z18sendLcdInstructionh11I2CSettings+0x8c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d100      	bne.n	8001ade <_Z18sendLcdInstructionh11I2CSettings+0x82>
 8001adc:	e7fa      	b.n	8001ad4 <_Z18sendLcdInstructionh11I2CSettings+0x78>
	}
}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	b006      	add	sp, #24
 8001ae4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae6:	46c0      	nop			; (mov r8, r8)
 8001ae8:	2000008c 	.word	0x2000008c

08001aec <_Z11sendLcdCharhh11I2CSettings>:


void sendLcdChar(uint8_t character, uint8_t ddramAddr, I2CSettings settings) {
 8001aec:	b5b0      	push	{r4, r5, r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	0004      	movs	r4, r0
 8001af4:	0008      	movs	r0, r1
 8001af6:	1d39      	adds	r1, r7, #4
 8001af8:	600a      	str	r2, [r1, #0]
 8001afa:	604b      	str	r3, [r1, #4]
 8001afc:	250f      	movs	r5, #15
 8001afe:	197b      	adds	r3, r7, r5
 8001b00:	1c22      	adds	r2, r4, #0
 8001b02:	701a      	strb	r2, [r3, #0]
 8001b04:	210e      	movs	r1, #14
 8001b06:	187b      	adds	r3, r7, r1
 8001b08:	1c02      	adds	r2, r0, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
	setDdramAddr(ddramAddr, settings);
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	187a      	adds	r2, r7, r1
 8001b10:	7810      	ldrb	r0, [r2, #0]
 8001b12:	6819      	ldr	r1, [r3, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	f000 f8f3 	bl	8001d00 <_Z12setDdramAddrh11I2CSettings>

	uint8_t upperBite = character & 0xF0;
 8001b1a:	2017      	movs	r0, #23
 8001b1c:	183b      	adds	r3, r7, r0
 8001b1e:	197a      	adds	r2, r7, r5
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	210f      	movs	r1, #15
 8001b24:	438a      	bics	r2, r1
 8001b26:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (character << 4) & 0xF0;
 8001b28:	197b      	adds	r3, r7, r5
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	011a      	lsls	r2, r3, #4
 8001b2e:	2116      	movs	r1, #22
 8001b30:	187b      	adds	r3, r7, r1
 8001b32:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 8001b34:	2410      	movs	r4, #16
 8001b36:	193b      	adds	r3, r7, r4
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | 1 | LED | EN;
 8001b3c:	183b      	adds	r3, r7, r0
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	220d      	movs	r2, #13
 8001b42:	4313      	orrs	r3, r2
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	193b      	adds	r3, r7, r4
 8001b48:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8001b4a:	193b      	adds	r3, r7, r4
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | 1 | LED | EN;
 8001b50:	187b      	adds	r3, r7, r1
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	220d      	movs	r2, #13
 8001b56:	4313      	orrs	r3, r2
 8001b58:	b2da      	uxtb	r2, r3
 8001b5a:	193b      	adds	r3, r7, r4
 8001b5c:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8001b5e:	193b      	adds	r3, r7, r4
 8001b60:	2200      	movs	r2, #0
 8001b62:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8001b64:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <_Z11sendLcdCharhh11I2CSettings+0xa4>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	6818      	ldr	r0, [r3, #0]
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	791b      	ldrb	r3, [r3, #4]
 8001b72:	b299      	uxth	r1, r3
 8001b74:	193a      	adds	r2, r7, r4
 8001b76:	2304      	movs	r3, #4
 8001b78:	f001 fe74 	bl	8003864 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001b7c:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <_Z11sendLcdCharhh11I2CSettings+0xa4>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d100      	bne.n	8001b86 <_Z11sendLcdCharhh11I2CSettings+0x9a>
 8001b84:	e7fa      	b.n	8001b7c <_Z11sendLcdCharhh11I2CSettings+0x90>
	}
}
 8001b86:	46c0      	nop			; (mov r8, r8)
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	b006      	add	sp, #24
 8001b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b8e:	46c0      	nop			; (mov r8, r8)
 8001b90:	2000008c 	.word	0x2000008c

08001b94 <_Z11sendLcdByteh11I2CSettings>:

void sendLcdByte(uint8_t character, I2CSettings settings) {
 8001b94:	b5b0      	push	{r4, r5, r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	1d3b      	adds	r3, r7, #4
 8001b9c:	6019      	str	r1, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	210f      	movs	r1, #15
 8001ba2:	187b      	adds	r3, r7, r1
 8001ba4:	1c02      	adds	r2, r0, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = character & 0xF0;
 8001ba8:	2517      	movs	r5, #23
 8001baa:	197b      	adds	r3, r7, r5
 8001bac:	0008      	movs	r0, r1
 8001bae:	187a      	adds	r2, r7, r1
 8001bb0:	7812      	ldrb	r2, [r2, #0]
 8001bb2:	210f      	movs	r1, #15
 8001bb4:	438a      	bics	r2, r1
 8001bb6:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (character << 4) & 0xF0;
 8001bb8:	183b      	adds	r3, r7, r0
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	011a      	lsls	r2, r3, #4
 8001bbe:	2116      	movs	r1, #22
 8001bc0:	187b      	adds	r3, r7, r1
 8001bc2:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 8001bc4:	2410      	movs	r4, #16
 8001bc6:	193b      	adds	r3, r7, r4
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | 1 | LED | EN;
 8001bcc:	197b      	adds	r3, r7, r5
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	220d      	movs	r2, #13
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	193b      	adds	r3, r7, r4
 8001bd8:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8001bda:	193b      	adds	r3, r7, r4
 8001bdc:	2200      	movs	r2, #0
 8001bde:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | 1 | LED | EN;
 8001be0:	187b      	adds	r3, r7, r1
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	220d      	movs	r2, #13
 8001be6:	4313      	orrs	r3, r2
 8001be8:	b2da      	uxtb	r2, r3
 8001bea:	193b      	adds	r3, r7, r4
 8001bec:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8001bee:	193b      	adds	r3, r7, r4
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <_Z11sendLcdByteh11I2CSettings+0x8c>)
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	791b      	ldrb	r3, [r3, #4]
 8001c02:	b299      	uxth	r1, r3
 8001c04:	193a      	adds	r2, r7, r4
 8001c06:	2304      	movs	r3, #4
 8001c08:	f001 fe2c 	bl	8003864 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001c0c:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <_Z11sendLcdByteh11I2CSettings+0x8c>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d100      	bne.n	8001c16 <_Z11sendLcdByteh11I2CSettings+0x82>
 8001c14:	e7fa      	b.n	8001c0c <_Z11sendLcdByteh11I2CSettings+0x78>
	}
}
 8001c16:	46c0      	nop			; (mov r8, r8)
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	b006      	add	sp, #24
 8001c1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c1e:	46c0      	nop			; (mov r8, r8)
 8001c20:	2000008c 	.word	0x2000008c

08001c24 <_Z10sendLcdStrPch11I2CSettings>:

void sendLcdStr(char *string, uint8_t ddramAddr, I2CSettings settings) {
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	0008      	movs	r0, r1
 8001c2e:	0039      	movs	r1, r7
 8001c30:	600a      	str	r2, [r1, #0]
 8001c32:	604b      	str	r3, [r1, #4]
 8001c34:	210b      	movs	r1, #11
 8001c36:	187b      	adds	r3, r7, r1
 8001c38:	1c02      	adds	r2, r0, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
	setDdramAddr(ddramAddr, settings);
 8001c3c:	003b      	movs	r3, r7
 8001c3e:	187a      	adds	r2, r7, r1
 8001c40:	7810      	ldrb	r0, [r2, #0]
 8001c42:	6819      	ldr	r1, [r3, #0]
 8001c44:	685a      	ldr	r2, [r3, #4]
 8001c46:	f000 f85b 	bl	8001d00 <_Z12setDdramAddrh11I2CSettings>
	while (*string) {
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d017      	beq.n	8001c82 <_Z10sendLcdStrPch11I2CSettings+0x5e>
		char stringCopy = *string;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	781a      	ldrb	r2, [r3, #0]
 8001c56:	2417      	movs	r4, #23
 8001c58:	193b      	adds	r3, r7, r4
 8001c5a:	701a      	strb	r2, [r3, #0]
		stringCopy = *recodeCyr(&stringCopy);
 8001c5c:	193b      	adds	r3, r7, r4
 8001c5e:	0018      	movs	r0, r3
 8001c60:	f7ff fd0c 	bl	800167c <_Z9recodeCyrPc>
 8001c64:	0003      	movs	r3, r0
 8001c66:	781a      	ldrb	r2, [r3, #0]
 8001c68:	193b      	adds	r3, r7, r4
 8001c6a:	701a      	strb	r2, [r3, #0]
		sendLcdByte(uint8_t(stringCopy), settings);
 8001c6c:	193b      	adds	r3, r7, r4
 8001c6e:	7818      	ldrb	r0, [r3, #0]
 8001c70:	003b      	movs	r3, r7
 8001c72:	6819      	ldr	r1, [r3, #0]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	f7ff ff8d 	bl	8001b94 <_Z11sendLcdByteh11I2CSettings>
		++string;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
	while (*string) {
 8001c80:	e7e3      	b.n	8001c4a <_Z10sendLcdStrPch11I2CSettings+0x26>
	}
}
 8001c82:	46c0      	nop			; (mov r8, r8)
 8001c84:	46bd      	mov	sp, r7
 8001c86:	b007      	add	sp, #28
 8001c88:	bd90      	pop	{r4, r7, pc}
	...

08001c8c <_Z8clearLcd11I2CSettings>:
		sendLcdByte(uint8_t(stringCopy), settings);
		++string;
	}
}

void clearLcd(I2CSettings settings) {
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	003b      	movs	r3, r7
 8001c94:	6018      	str	r0, [r3, #0]
 8001c96:	6059      	str	r1, [r3, #4]
	uint8_t ByteArr[4] { 4, 0, 20, 0 };
 8001c98:	240c      	movs	r4, #12
 8001c9a:	193b      	adds	r3, r7, r4
 8001c9c:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <_Z8clearLcd11I2CSettings+0x40>)
 8001c9e:	601a      	str	r2, [r3, #0]

	i2cLcdState = 1;
 8001ca0:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <_Z8clearLcd11I2CSettings+0x44>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001ca6:	003b      	movs	r3, r7
 8001ca8:	6818      	ldr	r0, [r3, #0]
 8001caa:	003b      	movs	r3, r7
 8001cac:	791b      	ldrb	r3, [r3, #4]
 8001cae:	b299      	uxth	r1, r3
 8001cb0:	193a      	adds	r2, r7, r4
 8001cb2:	2304      	movs	r3, #4
 8001cb4:	f001 fdd6 	bl	8003864 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <_Z8clearLcd11I2CSettings+0x44>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d100      	bne.n	8001cc2 <_Z8clearLcd11I2CSettings+0x36>
 8001cc0:	e7fa      	b.n	8001cb8 <_Z8clearLcd11I2CSettings+0x2c>
	}
}
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	b005      	add	sp, #20
 8001cc8:	bd90      	pop	{r4, r7, pc}
 8001cca:	46c0      	nop			; (mov r8, r8)
 8001ccc:	00140004 	.word	0x00140004
 8001cd0:	2000008c 	.word	0x2000008c

08001cd4 <_Z9clearCharh11I2CSettings>:

void clearChar(uint8_t charPos, I2CSettings settings) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	6019      	str	r1, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	210f      	movs	r1, #15
 8001ce2:	187b      	adds	r3, r7, r1
 8001ce4:	1c02      	adds	r2, r0, #0
 8001ce6:	701a      	strb	r2, [r3, #0]
	sendLcdChar(0b10000000, charPos, settings);
 8001ce8:	1d3b      	adds	r3, r7, #4
 8001cea:	187a      	adds	r2, r7, r1
 8001cec:	7811      	ldrb	r1, [r2, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	2080      	movs	r0, #128	; 0x80
 8001cf4:	f7ff fefa 	bl	8001aec <_Z11sendLcdCharhh11I2CSettings>
}
 8001cf8:	46c0      	nop			; (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b004      	add	sp, #16
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <_Z12setDdramAddrh11I2CSettings>:

void setDdramAddr(uint8_t ddramAddr, I2CSettings settings) {
 8001d00:	b5b0      	push	{r4, r5, r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	1d3b      	adds	r3, r7, #4
 8001d08:	6019      	str	r1, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]
 8001d0c:	210f      	movs	r1, #15
 8001d0e:	187b      	adds	r3, r7, r1
 8001d10:	1c02      	adds	r2, r0, #0
 8001d12:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = (ddramAddr | 0x80) & 0xF0;
 8001d14:	0008      	movs	r0, r1
 8001d16:	187b      	adds	r3, r7, r1
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	2270      	movs	r2, #112	; 0x70
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	2517      	movs	r5, #23
 8001d22:	197b      	adds	r3, r7, r5
 8001d24:	2180      	movs	r1, #128	; 0x80
 8001d26:	4249      	negs	r1, r1
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (ddramAddr << 4) & 0xF0;
 8001d2c:	183b      	adds	r3, r7, r0
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	011a      	lsls	r2, r3, #4
 8001d32:	2116      	movs	r1, #22
 8001d34:	187b      	adds	r3, r7, r1
 8001d36:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4]{};
 8001d38:	2410      	movs	r4, #16
 8001d3a:	193b      	adds	r3, r7, r4
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | EN;
 8001d40:	197b      	adds	r3, r7, r5
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2204      	movs	r2, #4
 8001d46:	4313      	orrs	r3, r2
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	193b      	adds	r3, r7, r4
 8001d4c:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8001d4e:	193b      	adds	r3, r7, r4
 8001d50:	2200      	movs	r2, #0
 8001d52:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | EN;
 8001d54:	187b      	adds	r3, r7, r1
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2204      	movs	r2, #4
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	193b      	adds	r3, r7, r4
 8001d60:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8001d62:	193b      	adds	r3, r7, r4
 8001d64:	2200      	movs	r2, #0
 8001d66:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8001d68:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <_Z12setDdramAddrh11I2CSettings+0x94>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	6818      	ldr	r0, [r3, #0]
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	791b      	ldrb	r3, [r3, #4]
 8001d76:	b299      	uxth	r1, r3
 8001d78:	193a      	adds	r2, r7, r4
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	f001 fd72 	bl	8003864 <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <_Z12setDdramAddrh11I2CSettings+0x94>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d100      	bne.n	8001d8a <_Z12setDdramAddrh11I2CSettings+0x8a>
 8001d88:	e7fa      	b.n	8001d80 <_Z12setDdramAddrh11I2CSettings+0x80>
	}
}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	b006      	add	sp, #24
 8001d90:	bdb0      	pop	{r4, r5, r7, pc}
 8001d92:	46c0      	nop			; (mov r8, r8)
 8001d94:	2000008c 	.word	0x2000008c

08001d98 <_Z7initLcd11I2CSettings>:

void initLcd(I2CSettings settings) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	003b      	movs	r3, r7
 8001da0:	6018      	str	r0, [r3, #0]
 8001da2:	6059      	str	r1, [r3, #4]
	HAL_Delay(50);
 8001da4:	2032      	movs	r0, #50	; 0x32
 8001da6:	f001 f815 	bl	8002dd4 <HAL_Delay>

	sendLcdInstruction(0b00110000, settings);   // 8  
 8001daa:	003b      	movs	r3, r7
 8001dac:	6819      	ldr	r1, [r3, #0]
 8001dae:	685a      	ldr	r2, [r3, #4]
 8001db0:	2030      	movs	r0, #48	; 0x30
 8001db2:	f7ff fe53 	bl	8001a5c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 8001db6:	2028      	movs	r0, #40	; 0x28
 8001db8:	f001 f80c 	bl	8002dd4 <HAL_Delay>

	sendLcdInstruction(0b00000010, settings);   //     
 8001dbc:	003b      	movs	r3, r7
 8001dbe:	6819      	ldr	r1, [r3, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f7ff fe4a 	bl	8001a5c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 8001dc8:	2028      	movs	r0, #40	; 0x28
 8001dca:	f001 f803 	bl	8002dd4 <HAL_Delay>

	sendLcdInstruction(0b00001100, settings);   //   ,  
 8001dce:	003b      	movs	r3, r7
 8001dd0:	6819      	ldr	r1, [r3, #0]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	200c      	movs	r0, #12
 8001dd6:	f7ff fe41 	bl	8001a5c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 8001dda:	2028      	movs	r0, #40	; 0x28
 8001ddc:	f000 fffa 	bl	8002dd4 <HAL_Delay>

	sendLcdInstruction(0b00000100, settings);
 8001de0:	003b      	movs	r3, r7
 8001de2:	6819      	ldr	r1, [r3, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	2004      	movs	r0, #4
 8001de8:	f7ff fe38 	bl	8001a5c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(40);
 8001dec:	2028      	movs	r0, #40	; 0x28
 8001dee:	f000 fff1 	bl	8002dd4 <HAL_Delay>

	sendLcdInstruction(0b00000001, settings);   //  
 8001df2:	003b      	movs	r3, r7
 8001df4:	6819      	ldr	r1, [r3, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	2001      	movs	r0, #1
 8001dfa:	f7ff fe2f 	bl	8001a5c <_Z18sendLcdInstructionh11I2CSettings>
	HAL_Delay(2);
 8001dfe:	2002      	movs	r0, #2
 8001e00:	f000 ffe8 	bl	8002dd4 <HAL_Delay>
}
 8001e04:	46c0      	nop			; (mov r8, r8)
 8001e06:	46bd      	mov	sp, r7
 8001e08:	b002      	add	sp, #8
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e0c:	b5b0      	push	{r4, r5, r7, lr}
 8001e0e:	b0d6      	sub	sp, #344	; 0x158
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e12:	f000 ff7b 	bl	8002d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e16:	f000 f9fd 	bl	8002214 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e1a:	f000 fb35 	bl	8002488 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001e1e:	f000 fb0d 	bl	800243c <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8001e22:	f000 fa65 	bl	80022f0 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 8001e26:	f000 faaf 	bl	8002388 <_ZL12MX_TIM6_Initv>
  MX_USART2_UART_Init();
 8001e2a:	f000 fad3 	bl	80023d4 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  I2CSettings i2cSettings { &hi2c1, 0x4E };
 8001e2e:	4be7      	ldr	r3, [pc, #924]	; (80021cc <main+0x3c0>)
 8001e30:	21ac      	movs	r1, #172	; 0xac
 8001e32:	0049      	lsls	r1, r1, #1
 8001e34:	185b      	adds	r3, r3, r1
 8001e36:	19db      	adds	r3, r3, r7
 8001e38:	4ae5      	ldr	r2, [pc, #916]	; (80021d0 <main+0x3c4>)
 8001e3a:	ca11      	ldmia	r2!, {r0, r4}
 8001e3c:	c311      	stmia	r3!, {r0, r4}
  initLcd(i2cSettings);
 8001e3e:	4be3      	ldr	r3, [pc, #908]	; (80021cc <main+0x3c0>)
 8001e40:	185b      	adds	r3, r3, r1
 8001e42:	19db      	adds	r3, r3, r7
 8001e44:	6818      	ldr	r0, [r3, #0]
 8001e46:	6859      	ldr	r1, [r3, #4]
 8001e48:	f7ff ffa6 	bl	8001d98 <_Z7initLcd11I2CSettings>

  main_screen.setLineVal("  ", &date_screen);
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	193b      	adds	r3, r7, r4
 8001e50:	0018      	movs	r0, r3
 8001e52:	f005 fa33 	bl	80072bc <_ZNSaIcEC1Ev>
 8001e56:	193a      	adds	r2, r7, r4
 8001e58:	49de      	ldr	r1, [pc, #888]	; (80021d4 <main+0x3c8>)
 8001e5a:	2508      	movs	r5, #8
 8001e5c:	197b      	adds	r3, r7, r5
 8001e5e:	0018      	movs	r0, r3
 8001e60:	f005 fc24 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001e64:	4adc      	ldr	r2, [pc, #880]	; (80021d8 <main+0x3cc>)
 8001e66:	1979      	adds	r1, r7, r5
 8001e68:	4bdc      	ldr	r3, [pc, #880]	; (80021dc <main+0x3d0>)
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f7fe fd94 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001e70:	197b      	adds	r3, r7, r5
 8001e72:	0018      	movs	r0, r3
 8001e74:	f005 fb1c 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001e78:	193b      	adds	r3, r7, r4
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	f005 fa1f 	bl	80072be <_ZNSaIcED1Ev>
  main_screen.setLineVal(" ", &main_screen);
 8001e80:	243c      	movs	r4, #60	; 0x3c
 8001e82:	193b      	adds	r3, r7, r4
 8001e84:	0018      	movs	r0, r3
 8001e86:	f005 fa19 	bl	80072bc <_ZNSaIcEC1Ev>
 8001e8a:	193a      	adds	r2, r7, r4
 8001e8c:	49d4      	ldr	r1, [pc, #848]	; (80021e0 <main+0x3d4>)
 8001e8e:	2524      	movs	r5, #36	; 0x24
 8001e90:	197b      	adds	r3, r7, r5
 8001e92:	0018      	movs	r0, r3
 8001e94:	f005 fc0a 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001e98:	4ad0      	ldr	r2, [pc, #832]	; (80021dc <main+0x3d0>)
 8001e9a:	1979      	adds	r1, r7, r5
 8001e9c:	4bcf      	ldr	r3, [pc, #828]	; (80021dc <main+0x3d0>)
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f7fe fd7a 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001ea4:	197b      	adds	r3, r7, r5
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	f005 fb02 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001eac:	193b      	adds	r3, r7, r4
 8001eae:	0018      	movs	r0, r3
 8001eb0:	f005 fa05 	bl	80072be <_ZNSaIcED1Ev>
  main_screen.setLineVal(" ", &main_screen);
 8001eb4:	2458      	movs	r4, #88	; 0x58
 8001eb6:	193b      	adds	r3, r7, r4
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f005 f9ff 	bl	80072bc <_ZNSaIcEC1Ev>
 8001ebe:	193a      	adds	r2, r7, r4
 8001ec0:	49c8      	ldr	r1, [pc, #800]	; (80021e4 <main+0x3d8>)
 8001ec2:	2540      	movs	r5, #64	; 0x40
 8001ec4:	197b      	adds	r3, r7, r5
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	f005 fbf0 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001ecc:	4ac3      	ldr	r2, [pc, #780]	; (80021dc <main+0x3d0>)
 8001ece:	1979      	adds	r1, r7, r5
 8001ed0:	4bc2      	ldr	r3, [pc, #776]	; (80021dc <main+0x3d0>)
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f7fe fd60 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001ed8:	197b      	adds	r3, r7, r5
 8001eda:	0018      	movs	r0, r3
 8001edc:	f005 fae8 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001ee0:	193b      	adds	r3, r7, r4
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f005 f9eb 	bl	80072be <_ZNSaIcED1Ev>
  main_screen.setLineVal(" ", &main_screen);
 8001ee8:	2474      	movs	r4, #116	; 0x74
 8001eea:	193b      	adds	r3, r7, r4
 8001eec:	0018      	movs	r0, r3
 8001eee:	f005 f9e5 	bl	80072bc <_ZNSaIcEC1Ev>
 8001ef2:	193a      	adds	r2, r7, r4
 8001ef4:	49bc      	ldr	r1, [pc, #752]	; (80021e8 <main+0x3dc>)
 8001ef6:	255c      	movs	r5, #92	; 0x5c
 8001ef8:	197b      	adds	r3, r7, r5
 8001efa:	0018      	movs	r0, r3
 8001efc:	f005 fbd6 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001f00:	4ab6      	ldr	r2, [pc, #728]	; (80021dc <main+0x3d0>)
 8001f02:	1979      	adds	r1, r7, r5
 8001f04:	4bb5      	ldr	r3, [pc, #724]	; (80021dc <main+0x3d0>)
 8001f06:	0018      	movs	r0, r3
 8001f08:	f7fe fd46 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001f0c:	197b      	adds	r3, r7, r5
 8001f0e:	0018      	movs	r0, r3
 8001f10:	f005 face 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001f14:	193b      	adds	r3, r7, r4
 8001f16:	0018      	movs	r0, r3
 8001f18:	f005 f9d1 	bl	80072be <_ZNSaIcED1Ev>
  main_screen.setLineVal("", &main_screen);
 8001f1c:	2490      	movs	r4, #144	; 0x90
 8001f1e:	193b      	adds	r3, r7, r4
 8001f20:	0018      	movs	r0, r3
 8001f22:	f005 f9cb 	bl	80072bc <_ZNSaIcEC1Ev>
 8001f26:	193a      	adds	r2, r7, r4
 8001f28:	49b0      	ldr	r1, [pc, #704]	; (80021ec <main+0x3e0>)
 8001f2a:	2578      	movs	r5, #120	; 0x78
 8001f2c:	197b      	adds	r3, r7, r5
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f005 fbbc 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001f34:	4aa9      	ldr	r2, [pc, #676]	; (80021dc <main+0x3d0>)
 8001f36:	1979      	adds	r1, r7, r5
 8001f38:	4ba8      	ldr	r3, [pc, #672]	; (80021dc <main+0x3d0>)
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f7fe fd2c 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001f40:	197b      	adds	r3, r7, r5
 8001f42:	0018      	movs	r0, r3
 8001f44:	f005 fab4 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001f48:	193b      	adds	r3, r7, r4
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f005 f9b7 	bl	80072be <_ZNSaIcED1Ev>
  main_screen.setLineVal("123", &main_screen);
 8001f50:	24ac      	movs	r4, #172	; 0xac
 8001f52:	193b      	adds	r3, r7, r4
 8001f54:	0018      	movs	r0, r3
 8001f56:	f005 f9b1 	bl	80072bc <_ZNSaIcEC1Ev>
 8001f5a:	193a      	adds	r2, r7, r4
 8001f5c:	49a4      	ldr	r1, [pc, #656]	; (80021f0 <main+0x3e4>)
 8001f5e:	2594      	movs	r5, #148	; 0x94
 8001f60:	197b      	adds	r3, r7, r5
 8001f62:	0018      	movs	r0, r3
 8001f64:	f005 fba2 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001f68:	4a9c      	ldr	r2, [pc, #624]	; (80021dc <main+0x3d0>)
 8001f6a:	1979      	adds	r1, r7, r5
 8001f6c:	4b9b      	ldr	r3, [pc, #620]	; (80021dc <main+0x3d0>)
 8001f6e:	0018      	movs	r0, r3
 8001f70:	f7fe fd12 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001f74:	197b      	adds	r3, r7, r5
 8001f76:	0018      	movs	r0, r3
 8001f78:	f005 fa9a 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001f7c:	193b      	adds	r3, r7, r4
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f005 f99d 	bl	80072be <_ZNSaIcED1Ev>
  main_screen.setLineVal("456", &main_screen);
 8001f84:	24c8      	movs	r4, #200	; 0xc8
 8001f86:	193b      	adds	r3, r7, r4
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f005 f997 	bl	80072bc <_ZNSaIcEC1Ev>
 8001f8e:	193a      	adds	r2, r7, r4
 8001f90:	4998      	ldr	r1, [pc, #608]	; (80021f4 <main+0x3e8>)
 8001f92:	25b0      	movs	r5, #176	; 0xb0
 8001f94:	197b      	adds	r3, r7, r5
 8001f96:	0018      	movs	r0, r3
 8001f98:	f005 fb88 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001f9c:	4a8f      	ldr	r2, [pc, #572]	; (80021dc <main+0x3d0>)
 8001f9e:	1979      	adds	r1, r7, r5
 8001fa0:	4b8e      	ldr	r3, [pc, #568]	; (80021dc <main+0x3d0>)
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	f7fe fcf8 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001fa8:	197b      	adds	r3, r7, r5
 8001faa:	0018      	movs	r0, r3
 8001fac:	f005 fa80 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fb0:	193b      	adds	r3, r7, r4
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f005 f983 	bl	80072be <_ZNSaIcED1Ev>
  main_screen.setLineVal("789", &main_screen);
 8001fb8:	24e4      	movs	r4, #228	; 0xe4
 8001fba:	193b      	adds	r3, r7, r4
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f005 f97d 	bl	80072bc <_ZNSaIcEC1Ev>
 8001fc2:	193a      	adds	r2, r7, r4
 8001fc4:	498c      	ldr	r1, [pc, #560]	; (80021f8 <main+0x3ec>)
 8001fc6:	25cc      	movs	r5, #204	; 0xcc
 8001fc8:	197b      	adds	r3, r7, r5
 8001fca:	0018      	movs	r0, r3
 8001fcc:	f005 fb6e 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8001fd0:	4a82      	ldr	r2, [pc, #520]	; (80021dc <main+0x3d0>)
 8001fd2:	1979      	adds	r1, r7, r5
 8001fd4:	4b81      	ldr	r3, [pc, #516]	; (80021dc <main+0x3d0>)
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	f7fe fcde 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8001fdc:	197b      	adds	r3, r7, r5
 8001fde:	0018      	movs	r0, r3
 8001fe0:	f005 fa66 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8001fe4:	193b      	adds	r3, r7, r4
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f005 f969 	bl	80072be <_ZNSaIcED1Ev>

  date_screen.setLineVal(" 1", &date_screen);
 8001fec:	1c7b      	adds	r3, r7, #1
 8001fee:	33ff      	adds	r3, #255	; 0xff
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	f005 f963 	bl	80072bc <_ZNSaIcEC1Ev>
 8001ff6:	1c7a      	adds	r2, r7, #1
 8001ff8:	32ff      	adds	r2, #255	; 0xff
 8001ffa:	4980      	ldr	r1, [pc, #512]	; (80021fc <main+0x3f0>)
 8001ffc:	24e8      	movs	r4, #232	; 0xe8
 8001ffe:	193b      	adds	r3, r7, r4
 8002000:	0018      	movs	r0, r3
 8002002:	f005 fb53 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8002006:	4a74      	ldr	r2, [pc, #464]	; (80021d8 <main+0x3cc>)
 8002008:	1939      	adds	r1, r7, r4
 800200a:	4b73      	ldr	r3, [pc, #460]	; (80021d8 <main+0x3cc>)
 800200c:	0018      	movs	r0, r3
 800200e:	f7fe fcc3 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8002012:	193b      	adds	r3, r7, r4
 8002014:	0018      	movs	r0, r3
 8002016:	f005 fa4b 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800201a:	1c7b      	adds	r3, r7, #1
 800201c:	33ff      	adds	r3, #255	; 0xff
 800201e:	0018      	movs	r0, r3
 8002020:	f005 f94d 	bl	80072be <_ZNSaIcED1Ev>
  date_screen.setLineVal(" 2", &date_screen);
 8002024:	248e      	movs	r4, #142	; 0x8e
 8002026:	0064      	lsls	r4, r4, #1
 8002028:	193b      	adds	r3, r7, r4
 800202a:	0018      	movs	r0, r3
 800202c:	f005 f946 	bl	80072bc <_ZNSaIcEC1Ev>
 8002030:	193a      	adds	r2, r7, r4
 8002032:	4973      	ldr	r1, [pc, #460]	; (8002200 <main+0x3f4>)
 8002034:	1d7b      	adds	r3, r7, #5
 8002036:	33ff      	adds	r3, #255	; 0xff
 8002038:	0018      	movs	r0, r3
 800203a:	f005 fb37 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800203e:	4a66      	ldr	r2, [pc, #408]	; (80021d8 <main+0x3cc>)
 8002040:	1d79      	adds	r1, r7, #5
 8002042:	31ff      	adds	r1, #255	; 0xff
 8002044:	4b64      	ldr	r3, [pc, #400]	; (80021d8 <main+0x3cc>)
 8002046:	0018      	movs	r0, r3
 8002048:	f7fe fca6 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 800204c:	1d7b      	adds	r3, r7, #5
 800204e:	33ff      	adds	r3, #255	; 0xff
 8002050:	0018      	movs	r0, r3
 8002052:	f005 fa2d 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8002056:	193b      	adds	r3, r7, r4
 8002058:	0018      	movs	r0, r3
 800205a:	f005 f930 	bl	80072be <_ZNSaIcED1Ev>
  date_screen.setLineVal(" 3", &date_screen);
 800205e:	249c      	movs	r4, #156	; 0x9c
 8002060:	0064      	lsls	r4, r4, #1
 8002062:	193b      	adds	r3, r7, r4
 8002064:	0018      	movs	r0, r3
 8002066:	f005 f929 	bl	80072bc <_ZNSaIcEC1Ev>
 800206a:	193a      	adds	r2, r7, r4
 800206c:	4965      	ldr	r1, [pc, #404]	; (8002204 <main+0x3f8>)
 800206e:	2590      	movs	r5, #144	; 0x90
 8002070:	006d      	lsls	r5, r5, #1
 8002072:	197b      	adds	r3, r7, r5
 8002074:	0018      	movs	r0, r3
 8002076:	f005 fb19 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800207a:	4a57      	ldr	r2, [pc, #348]	; (80021d8 <main+0x3cc>)
 800207c:	1979      	adds	r1, r7, r5
 800207e:	4b56      	ldr	r3, [pc, #344]	; (80021d8 <main+0x3cc>)
 8002080:	0018      	movs	r0, r3
 8002082:	f7fe fc89 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 8002086:	197b      	adds	r3, r7, r5
 8002088:	0018      	movs	r0, r3
 800208a:	f005 fa11 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800208e:	193b      	adds	r3, r7, r4
 8002090:	0018      	movs	r0, r3
 8002092:	f005 f914 	bl	80072be <_ZNSaIcED1Ev>
  date_screen.setLineVal(" 4", &date_screen);
 8002096:	24aa      	movs	r4, #170	; 0xaa
 8002098:	0064      	lsls	r4, r4, #1
 800209a:	193b      	adds	r3, r7, r4
 800209c:	0018      	movs	r0, r3
 800209e:	f005 f90d 	bl	80072bc <_ZNSaIcEC1Ev>
 80020a2:	193a      	adds	r2, r7, r4
 80020a4:	4958      	ldr	r1, [pc, #352]	; (8002208 <main+0x3fc>)
 80020a6:	259e      	movs	r5, #158	; 0x9e
 80020a8:	006d      	lsls	r5, r5, #1
 80020aa:	197b      	adds	r3, r7, r5
 80020ac:	0018      	movs	r0, r3
 80020ae:	f005 fafd 	bl	80076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 80020b2:	4a49      	ldr	r2, [pc, #292]	; (80021d8 <main+0x3cc>)
 80020b4:	1979      	adds	r1, r7, r5
 80020b6:	4b48      	ldr	r3, [pc, #288]	; (80021d8 <main+0x3cc>)
 80020b8:	0018      	movs	r0, r3
 80020ba:	f7fe fc6d 	bl	8000998 <_ZN6Screen10setLineValENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPS_>
 80020be:	197b      	adds	r3, r7, r5
 80020c0:	0018      	movs	r0, r3
 80020c2:	f005 f9f5 	bl	80074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80020c6:	193b      	adds	r3, r7, r4
 80020c8:	0018      	movs	r0, r3
 80020ca:	f005 f8f8 	bl	80072be <_ZNSaIcED1Ev>

  main_screen.displayOneCol(1, 0, 0);
 80020ce:	4843      	ldr	r0, [pc, #268]	; (80021dc <main+0x3d0>)
 80020d0:	2300      	movs	r3, #0
 80020d2:	2200      	movs	r2, #0
 80020d4:	2101      	movs	r1, #1
 80020d6:	f7fe fab2 	bl	800063e <_ZN6Screen13displayOneColEhha>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 80020da:	4b4c      	ldr	r3, [pc, #304]	; (800220c <main+0x400>)
 80020dc:	0018      	movs	r0, r3
 80020de:	f7fe f8e3 	bl	80002a8 <_ZN6Button7clickedEv>
 80020e2:	1e03      	subs	r3, r0, #0
 80020e4:	d007      	beq.n	80020f6 <main+0x2ea>
 80020e6:	4b49      	ldr	r3, [pc, #292]	; (800220c <main+0x400>)
 80020e8:	0018      	movs	r0, r3
 80020ea:	f7fe f8c3 	bl	8000274 <_ZN6Button9getPrevStEv>
 80020ee:	1e03      	subs	r3, r0, #0
 80020f0:	d101      	bne.n	80020f6 <main+0x2ea>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <main+0x2ec>
 80020f6:	2300      	movs	r3, #0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d009      	beq.n	8002110 <main+0x304>
			button_down.setPrevSt(1);
 80020fc:	4b43      	ldr	r3, [pc, #268]	; (800220c <main+0x400>)
 80020fe:	2101      	movs	r1, #1
 8002100:	0018      	movs	r0, r3
 8002102:	f7fe f8c1 	bl	8000288 <_ZN6Button9setPrevStEh>
			main_screen.cursorDown();
 8002106:	4b35      	ldr	r3, [pc, #212]	; (80021dc <main+0x3d0>)
 8002108:	0018      	movs	r0, r3
 800210a:	f7fe f99d 	bl	8000448 <_ZN6Screen10cursorDownEv>
 800210e:	e019      	b.n	8002144 <main+0x338>
		} else if (button_down.getPrevSt() == 1) {
 8002110:	4b3e      	ldr	r3, [pc, #248]	; (800220c <main+0x400>)
 8002112:	0018      	movs	r0, r3
 8002114:	f7fe f8ae 	bl	8000274 <_ZN6Button9getPrevStEv>
 8002118:	0003      	movs	r3, r0
 800211a:	3b01      	subs	r3, #1
 800211c:	425a      	negs	r2, r3
 800211e:	4153      	adcs	r3, r2
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00e      	beq.n	8002144 <main+0x338>
			if (button_down.unclicked()) {
 8002126:	4b39      	ldr	r3, [pc, #228]	; (800220c <main+0x400>)
 8002128:	0018      	movs	r0, r3
 800212a:	f7fe f8ef 	bl	800030c <_ZN6Button9unclickedEv>
 800212e:	0003      	movs	r3, r0
 8002130:	1e5a      	subs	r2, r3, #1
 8002132:	4193      	sbcs	r3, r2
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	d004      	beq.n	8002144 <main+0x338>
				button_down.setPrevSt(0);
 800213a:	4b34      	ldr	r3, [pc, #208]	; (800220c <main+0x400>)
 800213c:	2100      	movs	r1, #0
 800213e:	0018      	movs	r0, r3
 8002140:	f7fe f8a2 	bl	8000288 <_ZN6Button9setPrevStEh>
			}
		}



		if (button_up.clicked() && button_up.getPrevSt() == 0) {
 8002144:	4b32      	ldr	r3, [pc, #200]	; (8002210 <main+0x404>)
 8002146:	0018      	movs	r0, r3
 8002148:	f7fe f8ae 	bl	80002a8 <_ZN6Button7clickedEv>
 800214c:	1e03      	subs	r3, r0, #0
 800214e:	d007      	beq.n	8002160 <main+0x354>
 8002150:	4b2f      	ldr	r3, [pc, #188]	; (8002210 <main+0x404>)
 8002152:	0018      	movs	r0, r3
 8002154:	f7fe f88e 	bl	8000274 <_ZN6Button9getPrevStEv>
 8002158:	1e03      	subs	r3, r0, #0
 800215a:	d101      	bne.n	8002160 <main+0x354>
 800215c:	2301      	movs	r3, #1
 800215e:	e000      	b.n	8002162 <main+0x356>
 8002160:	2300      	movs	r3, #0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d017      	beq.n	8002196 <main+0x38a>
			button_up.setPrevSt(1);
 8002166:	4b2a      	ldr	r3, [pc, #168]	; (8002210 <main+0x404>)
 8002168:	2101      	movs	r1, #1
 800216a:	0018      	movs	r0, r3
 800216c:	f7fe f88c 	bl	8000288 <_ZN6Button9setPrevStEh>
			clearLcd(i2cSettings);
 8002170:	4b16      	ldr	r3, [pc, #88]	; (80021cc <main+0x3c0>)
 8002172:	22ac      	movs	r2, #172	; 0xac
 8002174:	0052      	lsls	r2, r2, #1
 8002176:	189b      	adds	r3, r3, r2
 8002178:	19db      	adds	r3, r3, r7
 800217a:	6818      	ldr	r0, [r3, #0]
 800217c:	6859      	ldr	r1, [r3, #4]
 800217e:	f7ff fd85 	bl	8001c8c <_Z8clearLcd11I2CSettings>
			main_screen.selectItem()->displayOneCol(1, 0, 0);
 8002182:	4b16      	ldr	r3, [pc, #88]	; (80021dc <main+0x3d0>)
 8002184:	0018      	movs	r0, r3
 8002186:	f7fe f9f6 	bl	8000576 <_ZN6Screen10selectItemEv>
 800218a:	2300      	movs	r3, #0
 800218c:	2200      	movs	r2, #0
 800218e:	2101      	movs	r1, #1
 8002190:	f7fe fa55 	bl	800063e <_ZN6Screen13displayOneColEhha>
 8002194:	e7a1      	b.n	80020da <main+0x2ce>
		} else if (button_up.getPrevSt() == 1) {
 8002196:	4b1e      	ldr	r3, [pc, #120]	; (8002210 <main+0x404>)
 8002198:	0018      	movs	r0, r3
 800219a:	f7fe f86b 	bl	8000274 <_ZN6Button9getPrevStEv>
 800219e:	0003      	movs	r3, r0
 80021a0:	3b01      	subs	r3, #1
 80021a2:	425a      	negs	r2, r3
 80021a4:	4153      	adcs	r3, r2
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d096      	beq.n	80020da <main+0x2ce>
			if (button_up.unclicked()) {
 80021ac:	4b18      	ldr	r3, [pc, #96]	; (8002210 <main+0x404>)
 80021ae:	0018      	movs	r0, r3
 80021b0:	f7fe f8ac 	bl	800030c <_ZN6Button9unclickedEv>
 80021b4:	0003      	movs	r3, r0
 80021b6:	1e5a      	subs	r2, r3, #1
 80021b8:	4193      	sbcs	r3, r2
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d08c      	beq.n	80020da <main+0x2ce>
				button_up.setPrevSt(0);
 80021c0:	4b13      	ldr	r3, [pc, #76]	; (8002210 <main+0x404>)
 80021c2:	2100      	movs	r1, #0
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7fe f85f 	bl	8000288 <_ZN6Button9setPrevStEh>
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 80021ca:	e786      	b.n	80020da <main+0x2ce>
 80021cc:	fffffea8 	.word	0xfffffea8
 80021d0:	08007b00 	.word	0x08007b00
 80021d4:	08007a94 	.word	0x08007a94
 80021d8:	200002fc 	.word	0x200002fc
 80021dc:	200002d4 	.word	0x200002d4
 80021e0:	08007aa4 	.word	0x08007aa4
 80021e4:	08007ab0 	.word	0x08007ab0
 80021e8:	08007abc 	.word	0x08007abc
 80021ec:	08007ac8 	.word	0x08007ac8
 80021f0:	08007ad4 	.word	0x08007ad4
 80021f4:	08007ad8 	.word	0x08007ad8
 80021f8:	08007adc 	.word	0x08007adc
 80021fc:	08007ae0 	.word	0x08007ae0
 8002200:	08007ae8 	.word	0x08007ae8
 8002204:	08007af0 	.word	0x08007af0
 8002208:	08007af8 	.word	0x08007af8
 800220c:	200002c4 	.word	0x200002c4
 8002210:	200002cc 	.word	0x200002cc

08002214 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002214:	b590      	push	{r4, r7, lr}
 8002216:	b095      	sub	sp, #84	; 0x54
 8002218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800221a:	2420      	movs	r4, #32
 800221c:	193b      	adds	r3, r7, r4
 800221e:	0018      	movs	r0, r3
 8002220:	2330      	movs	r3, #48	; 0x30
 8002222:	001a      	movs	r2, r3
 8002224:	2100      	movs	r1, #0
 8002226:	f005 fac1 	bl	80077ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800222a:	2310      	movs	r3, #16
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	0018      	movs	r0, r3
 8002230:	2310      	movs	r3, #16
 8002232:	001a      	movs	r2, r3
 8002234:	2100      	movs	r1, #0
 8002236:	f005 fab9 	bl	80077ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800223a:	003b      	movs	r3, r7
 800223c:	0018      	movs	r0, r3
 800223e:	2310      	movs	r3, #16
 8002240:	001a      	movs	r2, r3
 8002242:	2100      	movs	r1, #0
 8002244:	f005 fab2 	bl	80077ac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002248:	0021      	movs	r1, r4
 800224a:	187b      	adds	r3, r7, r1
 800224c:	2202      	movs	r2, #2
 800224e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002250:	187b      	adds	r3, r7, r1
 8002252:	2201      	movs	r2, #1
 8002254:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002256:	187b      	adds	r3, r7, r1
 8002258:	2210      	movs	r2, #16
 800225a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800225c:	187b      	adds	r3, r7, r1
 800225e:	2202      	movs	r2, #2
 8002260:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002262:	187b      	adds	r3, r7, r1
 8002264:	2200      	movs	r2, #0
 8002266:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002268:	187b      	adds	r3, r7, r1
 800226a:	22a0      	movs	r2, #160	; 0xa0
 800226c:	0392      	lsls	r2, r2, #14
 800226e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002270:	187b      	adds	r3, r7, r1
 8002272:	2200      	movs	r2, #0
 8002274:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002276:	187b      	adds	r3, r7, r1
 8002278:	0018      	movs	r0, r3
 800227a:	f003 f97b 	bl	8005574 <HAL_RCC_OscConfig>
 800227e:	0003      	movs	r3, r0
 8002280:	1e5a      	subs	r2, r3, #1
 8002282:	4193      	sbcs	r3, r2
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 800228a:	f000 f9d5 	bl	8002638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800228e:	2110      	movs	r1, #16
 8002290:	187b      	adds	r3, r7, r1
 8002292:	2207      	movs	r2, #7
 8002294:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002296:	187b      	adds	r3, r7, r1
 8002298:	2202      	movs	r2, #2
 800229a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800229c:	187b      	adds	r3, r7, r1
 800229e:	2200      	movs	r2, #0
 80022a0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022a2:	187b      	adds	r3, r7, r1
 80022a4:	2200      	movs	r2, #0
 80022a6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80022a8:	187b      	adds	r3, r7, r1
 80022aa:	2101      	movs	r1, #1
 80022ac:	0018      	movs	r0, r3
 80022ae:	f003 fc7b 	bl	8005ba8 <HAL_RCC_ClockConfig>
 80022b2:	0003      	movs	r3, r0
 80022b4:	1e5a      	subs	r2, r3, #1
 80022b6:	4193      	sbcs	r3, r2
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 80022be:	f000 f9bb 	bl	8002638 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022c2:	003b      	movs	r3, r7
 80022c4:	2220      	movs	r2, #32
 80022c6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80022c8:	003b      	movs	r3, r7
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022ce:	003b      	movs	r3, r7
 80022d0:	0018      	movs	r0, r3
 80022d2:	f003 fdad 	bl	8005e30 <HAL_RCCEx_PeriphCLKConfig>
 80022d6:	0003      	movs	r3, r0
 80022d8:	1e5a      	subs	r2, r3, #1
 80022da:	4193      	sbcs	r3, r2
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 80022e2:	f000 f9a9 	bl	8002638 <Error_Handler>
  }
}
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b015      	add	sp, #84	; 0x54
 80022ec:	bd90      	pop	{r4, r7, pc}
	...

080022f0 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022f4:	4b21      	ldr	r3, [pc, #132]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 80022f6:	4a22      	ldr	r2, [pc, #136]	; (8002380 <_ZL12MX_I2C1_Initv+0x90>)
 80022f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80022fa:	4b20      	ldr	r3, [pc, #128]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 80022fc:	4a21      	ldr	r2, [pc, #132]	; (8002384 <_ZL12MX_I2C1_Initv+0x94>)
 80022fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002300:	4b1e      	ldr	r3, [pc, #120]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 8002302:	2200      	movs	r2, #0
 8002304:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002306:	4b1d      	ldr	r3, [pc, #116]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 8002308:	2201      	movs	r2, #1
 800230a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800230c:	4b1b      	ldr	r3, [pc, #108]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 800230e:	2200      	movs	r2, #0
 8002310:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002312:	4b1a      	ldr	r3, [pc, #104]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 8002314:	2200      	movs	r2, #0
 8002316:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002318:	4b18      	ldr	r3, [pc, #96]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 800231a:	2200      	movs	r2, #0
 800231c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800231e:	4b17      	ldr	r3, [pc, #92]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 8002320:	2200      	movs	r2, #0
 8002322:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002324:	4b15      	ldr	r3, [pc, #84]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 8002326:	2200      	movs	r2, #0
 8002328:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800232a:	4b14      	ldr	r3, [pc, #80]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 800232c:	0018      	movs	r0, r3
 800232e:	f001 fa03 	bl	8003738 <HAL_I2C_Init>
 8002332:	0003      	movs	r3, r0
 8002334:	1e5a      	subs	r2, r3, #1
 8002336:	4193      	sbcs	r3, r2
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 800233e:	f000 f97b 	bl	8002638 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002342:	4b0e      	ldr	r3, [pc, #56]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 8002344:	2100      	movs	r1, #0
 8002346:	0018      	movs	r0, r3
 8002348:	f003 f87c 	bl	8005444 <HAL_I2CEx_ConfigAnalogFilter>
 800234c:	0003      	movs	r3, r0
 800234e:	1e5a      	subs	r2, r3, #1
 8002350:	4193      	sbcs	r3, r2
 8002352:	b2db      	uxtb	r3, r3
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8002358:	f000 f96e 	bl	8002638 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800235c:	4b07      	ldr	r3, [pc, #28]	; (800237c <_ZL12MX_I2C1_Initv+0x8c>)
 800235e:	2100      	movs	r1, #0
 8002360:	0018      	movs	r0, r3
 8002362:	f003 f8bb 	bl	80054dc <HAL_I2CEx_ConfigDigitalFilter>
 8002366:	0003      	movs	r3, r0
 8002368:	1e5a      	subs	r2, r3, #1
 800236a:	4193      	sbcs	r3, r2
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8002372:	f000 f961 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002376:	46c0      	nop			; (mov r8, r8)
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000090 	.word	0x20000090
 8002380:	40005400 	.word	0x40005400
 8002384:	2000090e 	.word	0x2000090e

08002388 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800238c:	4b0e      	ldr	r3, [pc, #56]	; (80023c8 <_ZL12MX_TIM6_Initv+0x40>)
 800238e:	4a0f      	ldr	r2, [pc, #60]	; (80023cc <_ZL12MX_TIM6_Initv+0x44>)
 8002390:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 23999;
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <_ZL12MX_TIM6_Initv+0x40>)
 8002394:	4a0e      	ldr	r2, [pc, #56]	; (80023d0 <_ZL12MX_TIM6_Initv+0x48>)
 8002396:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <_ZL12MX_TIM6_Initv+0x40>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 800239e:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <_ZL12MX_TIM6_Initv+0x40>)
 80023a0:	2201      	movs	r2, #1
 80023a2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a4:	4b08      	ldr	r3, [pc, #32]	; (80023c8 <_ZL12MX_TIM6_Initv+0x40>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80023aa:	4b07      	ldr	r3, [pc, #28]	; (80023c8 <_ZL12MX_TIM6_Initv+0x40>)
 80023ac:	0018      	movs	r0, r3
 80023ae:	f003 fe0d 	bl	8005fcc <HAL_TIM_Base_Init>
 80023b2:	0003      	movs	r3, r0
 80023b4:	1e5a      	subs	r2, r3, #1
 80023b6:	4193      	sbcs	r3, r2
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 80023be:	f000 f93b 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	2000016c 	.word	0x2000016c
 80023cc:	40001000 	.word	0x40001000
 80023d0:	00005dbf 	.word	0x00005dbf

080023d4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023d8:	4b16      	ldr	r3, [pc, #88]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023da:	4a17      	ldr	r2, [pc, #92]	; (8002438 <_ZL19MX_USART2_UART_Initv+0x64>)
 80023dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80023de:	4b15      	ldr	r3, [pc, #84]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023e0:	2296      	movs	r2, #150	; 0x96
 80023e2:	0212      	lsls	r2, r2, #8
 80023e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023e6:	4b13      	ldr	r3, [pc, #76]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023ec:	4b11      	ldr	r3, [pc, #68]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023f2:	4b10      	ldr	r3, [pc, #64]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023fa:	220c      	movs	r2, #12
 80023fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023fe:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002400:	2200      	movs	r2, #0
 8002402:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002404:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002406:	2200      	movs	r2, #0
 8002408:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800240a:	4b0a      	ldr	r3, [pc, #40]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 800240c:	2200      	movs	r2, #0
 800240e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002410:	4b08      	ldr	r3, [pc, #32]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002412:	2200      	movs	r2, #0
 8002414:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002416:	4b07      	ldr	r3, [pc, #28]	; (8002434 <_ZL19MX_USART2_UART_Initv+0x60>)
 8002418:	0018      	movs	r0, r3
 800241a:	f004 f85d 	bl	80064d8 <HAL_UART_Init>
 800241e:	0003      	movs	r3, r0
 8002420:	1e5a      	subs	r2, r3, #1
 8002422:	4193      	sbcs	r3, r2
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 800242a:	f000 f905 	bl	8002638 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	200001b4 	.word	0x200001b4
 8002438:	40004400 	.word	0x40004400

0800243c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <_ZL11MX_DMA_Initv+0x48>)
 8002444:	695a      	ldr	r2, [r3, #20]
 8002446:	4b0f      	ldr	r3, [pc, #60]	; (8002484 <_ZL11MX_DMA_Initv+0x48>)
 8002448:	2101      	movs	r1, #1
 800244a:	430a      	orrs	r2, r1
 800244c:	615a      	str	r2, [r3, #20]
 800244e:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <_ZL11MX_DMA_Initv+0x48>)
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	2201      	movs	r2, #1
 8002454:	4013      	ands	r3, r2
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800245a:	2200      	movs	r2, #0
 800245c:	2100      	movs	r1, #0
 800245e:	200a      	movs	r0, #10
 8002460:	f000 fd88 	bl	8002f74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002464:	200a      	movs	r0, #10
 8002466:	f000 fd9a 	bl	8002f9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800246a:	2200      	movs	r2, #0
 800246c:	2100      	movs	r1, #0
 800246e:	200b      	movs	r0, #11
 8002470:	f000 fd80 	bl	8002f74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002474:	200b      	movs	r0, #11
 8002476:	f000 fd92 	bl	8002f9e <HAL_NVIC_EnableIRQ>

}
 800247a:	46c0      	nop			; (mov r8, r8)
 800247c:	46bd      	mov	sp, r7
 800247e:	b002      	add	sp, #8
 8002480:	bd80      	pop	{r7, pc}
 8002482:	46c0      	nop			; (mov r8, r8)
 8002484:	40021000 	.word	0x40021000

08002488 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002488:	b590      	push	{r4, r7, lr}
 800248a:	b089      	sub	sp, #36	; 0x24
 800248c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248e:	240c      	movs	r4, #12
 8002490:	193b      	adds	r3, r7, r4
 8002492:	0018      	movs	r0, r3
 8002494:	2314      	movs	r3, #20
 8002496:	001a      	movs	r2, r3
 8002498:	2100      	movs	r1, #0
 800249a:	f005 f987 	bl	80077ac <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800249e:	4b49      	ldr	r3, [pc, #292]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024a0:	695a      	ldr	r2, [r3, #20]
 80024a2:	4b48      	ldr	r3, [pc, #288]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024a4:	2180      	movs	r1, #128	; 0x80
 80024a6:	0289      	lsls	r1, r1, #10
 80024a8:	430a      	orrs	r2, r1
 80024aa:	615a      	str	r2, [r3, #20]
 80024ac:	4b45      	ldr	r3, [pc, #276]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024ae:	695a      	ldr	r2, [r3, #20]
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	029b      	lsls	r3, r3, #10
 80024b4:	4013      	ands	r3, r2
 80024b6:	60bb      	str	r3, [r7, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ba:	4b42      	ldr	r3, [pc, #264]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024bc:	695a      	ldr	r2, [r3, #20]
 80024be:	4b41      	ldr	r3, [pc, #260]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024c0:	2180      	movs	r1, #128	; 0x80
 80024c2:	02c9      	lsls	r1, r1, #11
 80024c4:	430a      	orrs	r2, r1
 80024c6:	615a      	str	r2, [r3, #20]
 80024c8:	4b3e      	ldr	r3, [pc, #248]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024ca:	695a      	ldr	r2, [r3, #20]
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	02db      	lsls	r3, r3, #11
 80024d0:	4013      	ands	r3, r2
 80024d2:	607b      	str	r3, [r7, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d6:	4b3b      	ldr	r3, [pc, #236]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	4b3a      	ldr	r3, [pc, #232]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024dc:	2180      	movs	r1, #128	; 0x80
 80024de:	0309      	lsls	r1, r1, #12
 80024e0:	430a      	orrs	r2, r1
 80024e2:	615a      	str	r2, [r3, #20]
 80024e4:	4b37      	ldr	r3, [pc, #220]	; (80025c4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024e6:	695a      	ldr	r2, [r3, #20]
 80024e8:	2380      	movs	r3, #128	; 0x80
 80024ea:	031b      	lsls	r3, r3, #12
 80024ec:	4013      	ands	r3, r2
 80024ee:	603b      	str	r3, [r7, #0]
 80024f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024f2:	23f0      	movs	r3, #240	; 0xf0
 80024f4:	021b      	lsls	r3, r3, #8
 80024f6:	4834      	ldr	r0, [pc, #208]	; (80025c8 <_ZL12MX_GPIO_Initv+0x140>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	0019      	movs	r1, r3
 80024fc:	f001 f8fe 	bl	80036fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002500:	23f0      	movs	r3, #240	; 0xf0
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4831      	ldr	r0, [pc, #196]	; (80025cc <_ZL12MX_GPIO_Initv+0x144>)
 8002506:	2200      	movs	r2, #0
 8002508:	0019      	movs	r1, r3
 800250a:	f001 f8f7 	bl	80036fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800250e:	23d8      	movs	r3, #216	; 0xd8
 8002510:	0159      	lsls	r1, r3, #5
 8002512:	2390      	movs	r3, #144	; 0x90
 8002514:	05db      	lsls	r3, r3, #23
 8002516:	2200      	movs	r2, #0
 8002518:	0018      	movs	r0, r3
 800251a:	f001 f8ef 	bl	80036fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 800251e:	193b      	adds	r3, r7, r4
 8002520:	4a2b      	ldr	r2, [pc, #172]	; (80025d0 <_ZL12MX_GPIO_Initv+0x148>)
 8002522:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002524:	193b      	adds	r3, r7, r4
 8002526:	2200      	movs	r2, #0
 8002528:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252a:	193b      	adds	r3, r7, r4
 800252c:	2200      	movs	r2, #0
 800252e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002530:	193a      	adds	r2, r7, r4
 8002532:	2390      	movs	r3, #144	; 0x90
 8002534:	05db      	lsls	r3, r3, #23
 8002536:	0011      	movs	r1, r2
 8002538:	0018      	movs	r0, r3
 800253a:	f000 ff6f 	bl	800341c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800253e:	0021      	movs	r1, r4
 8002540:	187b      	adds	r3, r7, r1
 8002542:	22f0      	movs	r2, #240	; 0xf0
 8002544:	0212      	lsls	r2, r2, #8
 8002546:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002548:	000c      	movs	r4, r1
 800254a:	193b      	adds	r3, r7, r4
 800254c:	2201      	movs	r2, #1
 800254e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002550:	193b      	adds	r3, r7, r4
 8002552:	2200      	movs	r2, #0
 8002554:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002556:	193b      	adds	r3, r7, r4
 8002558:	2200      	movs	r2, #0
 800255a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	193b      	adds	r3, r7, r4
 800255e:	4a1a      	ldr	r2, [pc, #104]	; (80025c8 <_ZL12MX_GPIO_Initv+0x140>)
 8002560:	0019      	movs	r1, r3
 8002562:	0010      	movs	r0, r2
 8002564:	f000 ff5a 	bl	800341c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002568:	0021      	movs	r1, r4
 800256a:	187b      	adds	r3, r7, r1
 800256c:	22f0      	movs	r2, #240	; 0xf0
 800256e:	0092      	lsls	r2, r2, #2
 8002570:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002572:	000c      	movs	r4, r1
 8002574:	193b      	adds	r3, r7, r4
 8002576:	2201      	movs	r2, #1
 8002578:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	193b      	adds	r3, r7, r4
 800257c:	2200      	movs	r2, #0
 800257e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002580:	193b      	adds	r3, r7, r4
 8002582:	2200      	movs	r2, #0
 8002584:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002586:	193b      	adds	r3, r7, r4
 8002588:	4a10      	ldr	r2, [pc, #64]	; (80025cc <_ZL12MX_GPIO_Initv+0x144>)
 800258a:	0019      	movs	r1, r3
 800258c:	0010      	movs	r0, r2
 800258e:	f000 ff45 	bl	800341c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002592:	0021      	movs	r1, r4
 8002594:	187b      	adds	r3, r7, r1
 8002596:	22d8      	movs	r2, #216	; 0xd8
 8002598:	0152      	lsls	r2, r2, #5
 800259a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800259c:	187b      	adds	r3, r7, r1
 800259e:	2201      	movs	r2, #1
 80025a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	187b      	adds	r3, r7, r1
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a8:	187b      	adds	r3, r7, r1
 80025aa:	2200      	movs	r2, #0
 80025ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ae:	187a      	adds	r2, r7, r1
 80025b0:	2390      	movs	r3, #144	; 0x90
 80025b2:	05db      	lsls	r3, r3, #23
 80025b4:	0011      	movs	r1, r2
 80025b6:	0018      	movs	r0, r3
 80025b8:	f000 ff30 	bl	800341c <HAL_GPIO_Init>

}
 80025bc:	46c0      	nop			; (mov r8, r8)
 80025be:	46bd      	mov	sp, r7
 80025c0:	b009      	add	sp, #36	; 0x24
 80025c2:	bd90      	pop	{r4, r7, pc}
 80025c4:	40021000 	.word	0x40021000
 80025c8:	48000400 	.word	0x48000400
 80025cc:	48000800 	.word	0x48000800
 80025d0:	00000401 	.word	0x00000401

080025d4 <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
	i2cLcdState = 0;
 80025dc:	4b03      	ldr	r3, [pc, #12]	; (80025ec <HAL_I2C_MasterTxCpltCallback+0x18>)
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]
}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	46bd      	mov	sp, r7
 80025e6:	b002      	add	sp, #8
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	2000008c 	.word	0x2000008c

080025f0 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]

}
 80025f8:	46c0      	nop			; (mov r8, r8)
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b002      	add	sp, #8
 80025fe:	bd80      	pop	{r7, pc}

08002600 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

}
 8002608:	46c0      	nop			; (mov r8, r8)
 800260a:	46bd      	mov	sp, r7
 800260c:	b002      	add	sp, #8
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
	button_down.interrupt();
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800261a:	0018      	movs	r0, r3
 800261c:	f7fd fea8 	bl	8000370 <_ZN6Button9interruptEv>
	button_up.interrupt();
 8002620:	4b04      	ldr	r3, [pc, #16]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002622:	0018      	movs	r0, r3
 8002624:	f7fd fea4 	bl	8000370 <_ZN6Button9interruptEv>
}
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	46bd      	mov	sp, r7
 800262c:	b002      	add	sp, #8
 800262e:	bd80      	pop	{r7, pc}
 8002630:	200002c4 	.word	0x200002c4
 8002634:	200002cc 	.word	0x200002cc

08002638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800263c:	b672      	cpsid	i
}
 800263e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002640:	e7fe      	b.n	8002640 <Error_Handler+0x8>

08002642 <_ZN6ScreenD1Ev>:
class Screen {
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	3318      	adds	r3, #24
 800264e:	0018      	movs	r0, r3
 8002650:	f000 f84c 	bl	80026ec <_ZNSt6vectorIN6Screen4LineESaIS1_EED1Ev>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	0018      	movs	r0, r3
 8002658:	46bd      	mov	sp, r7
 800265a:	b002      	add	sp, #8
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d11d      	bne.n	80026ac <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	4a18      	ldr	r2, [pc, #96]	; (80026d4 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d119      	bne.n	80026ac <_Z41__static_initialization_and_destruction_0ii+0x4c>
Button button_down(GPIOA, 0);
 8002678:	2390      	movs	r3, #144	; 0x90
 800267a:	05d9      	lsls	r1, r3, #23
 800267c:	4b16      	ldr	r3, [pc, #88]	; (80026d8 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800267e:	2200      	movs	r2, #0
 8002680:	0018      	movs	r0, r3
 8002682:	f7fd fdd5 	bl	8000230 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Button button_up(GPIOA, 10);
 8002686:	2390      	movs	r3, #144	; 0x90
 8002688:	05d9      	lsls	r1, r3, #23
 800268a:	4b14      	ldr	r3, [pc, #80]	; (80026dc <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800268c:	220a      	movs	r2, #10
 800268e:	0018      	movs	r0, r3
 8002690:	f7fd fdce 	bl	8000230 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Screen main_screen(&hi2c1, 0x4E);
 8002694:	4912      	ldr	r1, [pc, #72]	; (80026e0 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8002696:	4b13      	ldr	r3, [pc, #76]	; (80026e4 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8002698:	224e      	movs	r2, #78	; 0x4e
 800269a:	0018      	movs	r0, r3
 800269c:	f7fd fea2 	bl	80003e4 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>
Screen date_screen(&hi2c1, 0x4E);
 80026a0:	490f      	ldr	r1, [pc, #60]	; (80026e0 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80026a2:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80026a4:	224e      	movs	r2, #78	; 0x4e
 80026a6:	0018      	movs	r0, r3
 80026a8:	f7fd fe9c 	bl	80003e4 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10b      	bne.n	80026ca <_Z41__static_initialization_and_destruction_0ii+0x6a>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	4a07      	ldr	r2, [pc, #28]	; (80026d4 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d107      	bne.n	80026ca <_Z41__static_initialization_and_destruction_0ii+0x6a>
 80026ba:	4b0b      	ldr	r3, [pc, #44]	; (80026e8 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80026bc:	0018      	movs	r0, r3
 80026be:	f7ff ffc0 	bl	8002642 <_ZN6ScreenD1Ev>
Screen main_screen(&hi2c1, 0x4E);
 80026c2:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80026c4:	0018      	movs	r0, r3
 80026c6:	f7ff ffbc 	bl	8002642 <_ZN6ScreenD1Ev>
}
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	46bd      	mov	sp, r7
 80026ce:	b002      	add	sp, #8
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	0000ffff 	.word	0x0000ffff
 80026d8:	200002c4 	.word	0x200002c4
 80026dc:	200002cc 	.word	0x200002cc
 80026e0:	20000090 	.word	0x20000090
 80026e4:	200002d4 	.word	0x200002d4
 80026e8:	200002fc 	.word	0x200002fc

080026ec <_ZNSt6vectorIN6Screen4LineESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80026ec:	b5b0      	push	{r4, r5, r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681c      	ldr	r4, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	0018      	movs	r0, r3
 8002700:	f7fe fa93 	bl	8000c2a <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE19_M_get_Tp_allocatorEv>
 8002704:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002706:	001a      	movs	r2, r3
 8002708:	0029      	movs	r1, r5
 800270a:	0020      	movs	r0, r4
 800270c:	f7fe fa96 	bl	8000c3c <_ZSt8_DestroyIPN6Screen4LineES1_EvT_S3_RSaIT0_E>
      }
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	0018      	movs	r0, r3
 8002714:	f000 f812 	bl	800273c <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EED1Ev>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	0018      	movs	r0, r3
 800271c:	46bd      	mov	sp, r7
 800271e:	b002      	add	sp, #8
 8002720:	bdb0      	pop	{r4, r5, r7, pc}

08002722 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002722:	b580      	push	{r7, lr}
 8002724:	b082      	sub	sp, #8
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	0018      	movs	r0, r3
 800272e:	f000 f82c 	bl	800278a <_ZNSaIN6Screen4LineEED1Ev>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	0018      	movs	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	b002      	add	sp, #8
 800273a:	bd80      	pop	{r7, pc}

0800273c <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6818      	ldr	r0, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	109a      	asrs	r2, r3, #2
 8002754:	0013      	movs	r3, r2
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	189b      	adds	r3, r3, r2
 800275a:	0199      	lsls	r1, r3, #6
 800275c:	185b      	adds	r3, r3, r1
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	189b      	adds	r3, r3, r2
 8002762:	03d9      	lsls	r1, r3, #15
 8002764:	185b      	adds	r3, r3, r1
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	189b      	adds	r3, r3, r2
 800276a:	425b      	negs	r3, r3
	_M_deallocate(_M_impl._M_start,
 800276c:	001a      	movs	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	0001      	movs	r1, r0
 8002772:	0018      	movs	r0, r3
 8002774:	f7fe fa46 	bl	8000c04 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE13_M_deallocateEPS1_j>
      }
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	0018      	movs	r0, r3
 800277c:	f7ff ffd1 	bl	8002722 <_ZNSt12_Vector_baseIN6Screen4LineESaIS1_EE12_Vector_implD1Ev>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	0018      	movs	r0, r3
 8002784:	46bd      	mov	sp, r7
 8002786:	b002      	add	sp, #8
 8002788:	bd80      	pop	{r7, pc}

0800278a <_ZNSaIN6Screen4LineEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	0018      	movs	r0, r3
 8002796:	f000 f805 	bl	80027a4 <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEED1Ev>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	0018      	movs	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	b002      	add	sp, #8
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <_ZN9__gnu_cxx13new_allocatorIN6Screen4LineEED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	0018      	movs	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	b002      	add	sp, #8
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <_GLOBAL__sub_I_hi2c1>:
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	4b03      	ldr	r3, [pc, #12]	; (80027cc <_GLOBAL__sub_I_hi2c1+0x14>)
 80027be:	0019      	movs	r1, r3
 80027c0:	2001      	movs	r0, #1
 80027c2:	f7ff ff4d 	bl	8002660 <_Z41__static_initialization_and_destruction_0ii>
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	0000ffff 	.word	0x0000ffff

080027d0 <_GLOBAL__sub_D_hi2c1>:
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	4b03      	ldr	r3, [pc, #12]	; (80027e4 <_GLOBAL__sub_D_hi2c1+0x14>)
 80027d6:	0019      	movs	r1, r3
 80027d8:	2000      	movs	r0, #0
 80027da:	f7ff ff41 	bl	8002660 <_Z41__static_initialization_and_destruction_0ii>
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	0000ffff 	.word	0x0000ffff

080027e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ee:	4b0f      	ldr	r3, [pc, #60]	; (800282c <HAL_MspInit+0x44>)
 80027f0:	699a      	ldr	r2, [r3, #24]
 80027f2:	4b0e      	ldr	r3, [pc, #56]	; (800282c <HAL_MspInit+0x44>)
 80027f4:	2101      	movs	r1, #1
 80027f6:	430a      	orrs	r2, r1
 80027f8:	619a      	str	r2, [r3, #24]
 80027fa:	4b0c      	ldr	r3, [pc, #48]	; (800282c <HAL_MspInit+0x44>)
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	2201      	movs	r2, #1
 8002800:	4013      	ands	r3, r2
 8002802:	607b      	str	r3, [r7, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002806:	4b09      	ldr	r3, [pc, #36]	; (800282c <HAL_MspInit+0x44>)
 8002808:	69da      	ldr	r2, [r3, #28]
 800280a:	4b08      	ldr	r3, [pc, #32]	; (800282c <HAL_MspInit+0x44>)
 800280c:	2180      	movs	r1, #128	; 0x80
 800280e:	0549      	lsls	r1, r1, #21
 8002810:	430a      	orrs	r2, r1
 8002812:	61da      	str	r2, [r3, #28]
 8002814:	4b05      	ldr	r3, [pc, #20]	; (800282c <HAL_MspInit+0x44>)
 8002816:	69da      	ldr	r2, [r3, #28]
 8002818:	2380      	movs	r3, #128	; 0x80
 800281a:	055b      	lsls	r3, r3, #21
 800281c:	4013      	ands	r3, r2
 800281e:	603b      	str	r3, [r7, #0]
 8002820:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002822:	46c0      	nop			; (mov r8, r8)
 8002824:	46bd      	mov	sp, r7
 8002826:	b002      	add	sp, #8
 8002828:	bd80      	pop	{r7, pc}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	40021000 	.word	0x40021000

08002830 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002830:	b590      	push	{r4, r7, lr}
 8002832:	b08b      	sub	sp, #44	; 0x2c
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002838:	2414      	movs	r4, #20
 800283a:	193b      	adds	r3, r7, r4
 800283c:	0018      	movs	r0, r3
 800283e:	2314      	movs	r3, #20
 8002840:	001a      	movs	r2, r3
 8002842:	2100      	movs	r1, #0
 8002844:	f004 ffb2 	bl	80077ac <memset>
  if(hi2c->Instance==I2C1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a46      	ldr	r2, [pc, #280]	; (8002968 <HAL_I2C_MspInit+0x138>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d000      	beq.n	8002854 <HAL_I2C_MspInit+0x24>
 8002852:	e085      	b.n	8002960 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002854:	4b45      	ldr	r3, [pc, #276]	; (800296c <HAL_I2C_MspInit+0x13c>)
 8002856:	695a      	ldr	r2, [r3, #20]
 8002858:	4b44      	ldr	r3, [pc, #272]	; (800296c <HAL_I2C_MspInit+0x13c>)
 800285a:	2180      	movs	r1, #128	; 0x80
 800285c:	02c9      	lsls	r1, r1, #11
 800285e:	430a      	orrs	r2, r1
 8002860:	615a      	str	r2, [r3, #20]
 8002862:	4b42      	ldr	r3, [pc, #264]	; (800296c <HAL_I2C_MspInit+0x13c>)
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	2380      	movs	r3, #128	; 0x80
 8002868:	02db      	lsls	r3, r3, #11
 800286a:	4013      	ands	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002870:	0021      	movs	r1, r4
 8002872:	187b      	adds	r3, r7, r1
 8002874:	22c0      	movs	r2, #192	; 0xc0
 8002876:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002878:	187b      	adds	r3, r7, r1
 800287a:	2212      	movs	r2, #18
 800287c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287e:	187b      	adds	r3, r7, r1
 8002880:	2200      	movs	r2, #0
 8002882:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002884:	187b      	adds	r3, r7, r1
 8002886:	2203      	movs	r2, #3
 8002888:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800288a:	187b      	adds	r3, r7, r1
 800288c:	2201      	movs	r2, #1
 800288e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002890:	187b      	adds	r3, r7, r1
 8002892:	4a37      	ldr	r2, [pc, #220]	; (8002970 <HAL_I2C_MspInit+0x140>)
 8002894:	0019      	movs	r1, r3
 8002896:	0010      	movs	r0, r2
 8002898:	f000 fdc0 	bl	800341c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800289c:	4b33      	ldr	r3, [pc, #204]	; (800296c <HAL_I2C_MspInit+0x13c>)
 800289e:	69da      	ldr	r2, [r3, #28]
 80028a0:	4b32      	ldr	r3, [pc, #200]	; (800296c <HAL_I2C_MspInit+0x13c>)
 80028a2:	2180      	movs	r1, #128	; 0x80
 80028a4:	0389      	lsls	r1, r1, #14
 80028a6:	430a      	orrs	r2, r1
 80028a8:	61da      	str	r2, [r3, #28]
 80028aa:	4b30      	ldr	r3, [pc, #192]	; (800296c <HAL_I2C_MspInit+0x13c>)
 80028ac:	69da      	ldr	r2, [r3, #28]
 80028ae:	2380      	movs	r3, #128	; 0x80
 80028b0:	039b      	lsls	r3, r3, #14
 80028b2:	4013      	ands	r3, r2
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 80028b8:	4b2e      	ldr	r3, [pc, #184]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028ba:	4a2f      	ldr	r2, [pc, #188]	; (8002978 <HAL_I2C_MspInit+0x148>)
 80028bc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028be:	4b2d      	ldr	r3, [pc, #180]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028c4:	4b2b      	ldr	r3, [pc, #172]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028ca:	4b2a      	ldr	r3, [pc, #168]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028cc:	2280      	movs	r2, #128	; 0x80
 80028ce:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028d0:	4b28      	ldr	r3, [pc, #160]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028d6:	4b27      	ldr	r3, [pc, #156]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028d8:	2200      	movs	r2, #0
 80028da:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80028dc:	4b25      	ldr	r3, [pc, #148]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028de:	2200      	movs	r2, #0
 80028e0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028e2:	4b24      	ldr	r3, [pc, #144]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80028e8:	4b22      	ldr	r3, [pc, #136]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028ea:	0018      	movs	r0, r3
 80028ec:	f000 fb74 	bl	8002fd8 <HAL_DMA_Init>
 80028f0:	1e03      	subs	r3, r0, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 80028f4:	f7ff fea0 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a1e      	ldr	r2, [pc, #120]	; (8002974 <HAL_I2C_MspInit+0x144>)
 80028fc:	63da      	str	r2, [r3, #60]	; 0x3c
 80028fe:	4b1d      	ldr	r3, [pc, #116]	; (8002974 <HAL_I2C_MspInit+0x144>)
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002904:	4b1d      	ldr	r3, [pc, #116]	; (800297c <HAL_I2C_MspInit+0x14c>)
 8002906:	4a1e      	ldr	r2, [pc, #120]	; (8002980 <HAL_I2C_MspInit+0x150>)
 8002908:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800290a:	4b1c      	ldr	r3, [pc, #112]	; (800297c <HAL_I2C_MspInit+0x14c>)
 800290c:	2210      	movs	r2, #16
 800290e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002910:	4b1a      	ldr	r3, [pc, #104]	; (800297c <HAL_I2C_MspInit+0x14c>)
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002916:	4b19      	ldr	r3, [pc, #100]	; (800297c <HAL_I2C_MspInit+0x14c>)
 8002918:	2280      	movs	r2, #128	; 0x80
 800291a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800291c:	4b17      	ldr	r3, [pc, #92]	; (800297c <HAL_I2C_MspInit+0x14c>)
 800291e:	2200      	movs	r2, #0
 8002920:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002922:	4b16      	ldr	r3, [pc, #88]	; (800297c <HAL_I2C_MspInit+0x14c>)
 8002924:	2200      	movs	r2, #0
 8002926:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002928:	4b14      	ldr	r3, [pc, #80]	; (800297c <HAL_I2C_MspInit+0x14c>)
 800292a:	2200      	movs	r2, #0
 800292c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800292e:	4b13      	ldr	r3, [pc, #76]	; (800297c <HAL_I2C_MspInit+0x14c>)
 8002930:	2200      	movs	r2, #0
 8002932:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002934:	4b11      	ldr	r3, [pc, #68]	; (800297c <HAL_I2C_MspInit+0x14c>)
 8002936:	0018      	movs	r0, r3
 8002938:	f000 fb4e 	bl	8002fd8 <HAL_DMA_Init>
 800293c:	1e03      	subs	r3, r0, #0
 800293e:	d001      	beq.n	8002944 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8002940:	f7ff fe7a 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a0d      	ldr	r2, [pc, #52]	; (800297c <HAL_I2C_MspInit+0x14c>)
 8002948:	639a      	str	r2, [r3, #56]	; 0x38
 800294a:	4b0c      	ldr	r3, [pc, #48]	; (800297c <HAL_I2C_MspInit+0x14c>)
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8002950:	2200      	movs	r2, #0
 8002952:	2100      	movs	r1, #0
 8002954:	2017      	movs	r0, #23
 8002956:	f000 fb0d 	bl	8002f74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 800295a:	2017      	movs	r0, #23
 800295c:	f000 fb1f 	bl	8002f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002960:	46c0      	nop			; (mov r8, r8)
 8002962:	46bd      	mov	sp, r7
 8002964:	b00b      	add	sp, #44	; 0x2c
 8002966:	bd90      	pop	{r4, r7, pc}
 8002968:	40005400 	.word	0x40005400
 800296c:	40021000 	.word	0x40021000
 8002970:	48000400 	.word	0x48000400
 8002974:	200000e4 	.word	0x200000e4
 8002978:	40020030 	.word	0x40020030
 800297c:	20000128 	.word	0x20000128
 8002980:	4002001c 	.word	0x4002001c

08002984 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a0d      	ldr	r2, [pc, #52]	; (80029c8 <HAL_TIM_Base_MspInit+0x44>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d113      	bne.n	80029be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002996:	4b0d      	ldr	r3, [pc, #52]	; (80029cc <HAL_TIM_Base_MspInit+0x48>)
 8002998:	69da      	ldr	r2, [r3, #28]
 800299a:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <HAL_TIM_Base_MspInit+0x48>)
 800299c:	2110      	movs	r1, #16
 800299e:	430a      	orrs	r2, r1
 80029a0:	61da      	str	r2, [r3, #28]
 80029a2:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <HAL_TIM_Base_MspInit+0x48>)
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	2210      	movs	r2, #16
 80029a8:	4013      	ands	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2100      	movs	r1, #0
 80029b2:	2011      	movs	r0, #17
 80029b4:	f000 fade 	bl	8002f74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80029b8:	2011      	movs	r0, #17
 80029ba:	f000 faf0 	bl	8002f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	46bd      	mov	sp, r7
 80029c2:	b004      	add	sp, #16
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	46c0      	nop			; (mov r8, r8)
 80029c8:	40001000 	.word	0x40001000
 80029cc:	40021000 	.word	0x40021000

080029d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029d0:	b590      	push	{r4, r7, lr}
 80029d2:	b08b      	sub	sp, #44	; 0x2c
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d8:	2414      	movs	r4, #20
 80029da:	193b      	adds	r3, r7, r4
 80029dc:	0018      	movs	r0, r3
 80029de:	2314      	movs	r3, #20
 80029e0:	001a      	movs	r2, r3
 80029e2:	2100      	movs	r1, #0
 80029e4:	f004 fee2 	bl	80077ac <memset>
  if(huart->Instance==USART2)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a47      	ldr	r2, [pc, #284]	; (8002b0c <HAL_UART_MspInit+0x13c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d000      	beq.n	80029f4 <HAL_UART_MspInit+0x24>
 80029f2:	e086      	b.n	8002b02 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029f4:	4b46      	ldr	r3, [pc, #280]	; (8002b10 <HAL_UART_MspInit+0x140>)
 80029f6:	69da      	ldr	r2, [r3, #28]
 80029f8:	4b45      	ldr	r3, [pc, #276]	; (8002b10 <HAL_UART_MspInit+0x140>)
 80029fa:	2180      	movs	r1, #128	; 0x80
 80029fc:	0289      	lsls	r1, r1, #10
 80029fe:	430a      	orrs	r2, r1
 8002a00:	61da      	str	r2, [r3, #28]
 8002a02:	4b43      	ldr	r3, [pc, #268]	; (8002b10 <HAL_UART_MspInit+0x140>)
 8002a04:	69da      	ldr	r2, [r3, #28]
 8002a06:	2380      	movs	r3, #128	; 0x80
 8002a08:	029b      	lsls	r3, r3, #10
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a10:	4b3f      	ldr	r3, [pc, #252]	; (8002b10 <HAL_UART_MspInit+0x140>)
 8002a12:	695a      	ldr	r2, [r3, #20]
 8002a14:	4b3e      	ldr	r3, [pc, #248]	; (8002b10 <HAL_UART_MspInit+0x140>)
 8002a16:	2180      	movs	r1, #128	; 0x80
 8002a18:	0289      	lsls	r1, r1, #10
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	615a      	str	r2, [r3, #20]
 8002a1e:	4b3c      	ldr	r3, [pc, #240]	; (8002b10 <HAL_UART_MspInit+0x140>)
 8002a20:	695a      	ldr	r2, [r3, #20]
 8002a22:	2380      	movs	r3, #128	; 0x80
 8002a24:	029b      	lsls	r3, r3, #10
 8002a26:	4013      	ands	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a2c:	0021      	movs	r1, r4
 8002a2e:	187b      	adds	r3, r7, r1
 8002a30:	220c      	movs	r2, #12
 8002a32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a34:	187b      	adds	r3, r7, r1
 8002a36:	2202      	movs	r2, #2
 8002a38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3a:	187b      	adds	r3, r7, r1
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a40:	187b      	adds	r3, r7, r1
 8002a42:	2203      	movs	r2, #3
 8002a44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002a46:	187b      	adds	r3, r7, r1
 8002a48:	2201      	movs	r2, #1
 8002a4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4c:	187a      	adds	r2, r7, r1
 8002a4e:	2390      	movs	r3, #144	; 0x90
 8002a50:	05db      	lsls	r3, r3, #23
 8002a52:	0011      	movs	r1, r2
 8002a54:	0018      	movs	r0, r3
 8002a56:	f000 fce1 	bl	800341c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8002a5a:	4b2e      	ldr	r3, [pc, #184]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a5c:	4a2e      	ldr	r2, [pc, #184]	; (8002b18 <HAL_UART_MspInit+0x148>)
 8002a5e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a60:	4b2c      	ldr	r3, [pc, #176]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a66:	4b2b      	ldr	r3, [pc, #172]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a6c:	4b29      	ldr	r3, [pc, #164]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a6e:	2280      	movs	r2, #128	; 0x80
 8002a70:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a72:	4b28      	ldr	r3, [pc, #160]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a78:	4b26      	ldr	r3, [pc, #152]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002a7e:	4b25      	ldr	r3, [pc, #148]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a84:	4b23      	ldr	r3, [pc, #140]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002a8a:	4b22      	ldr	r3, [pc, #136]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f000 faa3 	bl	8002fd8 <HAL_DMA_Init>
 8002a92:	1e03      	subs	r3, r0, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002a96:	f7ff fdcf 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a1d      	ldr	r2, [pc, #116]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002a9e:	675a      	str	r2, [r3, #116]	; 0x74
 8002aa0:	4b1c      	ldr	r3, [pc, #112]	; (8002b14 <HAL_UART_MspInit+0x144>)
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002aa8:	4a1d      	ldr	r2, [pc, #116]	; (8002b20 <HAL_UART_MspInit+0x150>)
 8002aaa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002aac:	4b1b      	ldr	r3, [pc, #108]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002aae:	2210      	movs	r2, #16
 8002ab0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab2:	4b1a      	ldr	r3, [pc, #104]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ab8:	4b18      	ldr	r3, [pc, #96]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002aba:	2280      	movs	r2, #128	; 0x80
 8002abc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002abe:	4b17      	ldr	r3, [pc, #92]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ac4:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002aca:	4b14      	ldr	r3, [pc, #80]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ad0:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002ad6:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f000 fa7d 	bl	8002fd8 <HAL_DMA_Init>
 8002ade:	1e03      	subs	r3, r0, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8002ae2:	f7ff fda9 	bl	8002638 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a0c      	ldr	r2, [pc, #48]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002aea:	671a      	str	r2, [r3, #112]	; 0x70
 8002aec:	4b0b      	ldr	r3, [pc, #44]	; (8002b1c <HAL_UART_MspInit+0x14c>)
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002af2:	2200      	movs	r2, #0
 8002af4:	2100      	movs	r1, #0
 8002af6:	201c      	movs	r0, #28
 8002af8:	f000 fa3c 	bl	8002f74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002afc:	201c      	movs	r0, #28
 8002afe:	f000 fa4e 	bl	8002f9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b00b      	add	sp, #44	; 0x2c
 8002b08:	bd90      	pop	{r4, r7, pc}
 8002b0a:	46c0      	nop			; (mov r8, r8)
 8002b0c:	40004400 	.word	0x40004400
 8002b10:	40021000 	.word	0x40021000
 8002b14:	2000023c 	.word	0x2000023c
 8002b18:	40020058 	.word	0x40020058
 8002b1c:	20000280 	.word	0x20000280
 8002b20:	40020044 	.word	0x40020044

08002b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b28:	e7fe      	b.n	8002b28 <NMI_Handler+0x4>

08002b2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b2e:	e7fe      	b.n	8002b2e <HardFault_Handler+0x4>

08002b30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002b34:	46c0      	nop			; (mov r8, r8)
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b48:	f000 f928 	bl	8002d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002b58:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	f000 fb67 	bl	800322e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002b60:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <DMA1_Channel2_3_IRQHandler+0x20>)
 8002b62:	0018      	movs	r0, r3
 8002b64:	f000 fb63 	bl	800322e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002b68:	46c0      	nop			; (mov r8, r8)
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	20000128 	.word	0x20000128
 8002b74:	200000e4 	.word	0x200000e4

08002b78 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002b7c:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <DMA1_Channel4_5_IRQHandler+0x1c>)
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f000 fb55 	bl	800322e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002b84:	4b04      	ldr	r3, [pc, #16]	; (8002b98 <DMA1_Channel4_5_IRQHandler+0x20>)
 8002b86:	0018      	movs	r0, r3
 8002b88:	f000 fb51 	bl	800322e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8002b8c:	46c0      	nop			; (mov r8, r8)
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	20000280 	.word	0x20000280
 8002b98:	2000023c 	.word	0x2000023c

08002b9c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ba0:	4b03      	ldr	r3, [pc, #12]	; (8002bb0 <TIM6_IRQHandler+0x14>)
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f003 fadc 	bl	8006160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002ba8:	46c0      	nop			; (mov r8, r8)
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	46c0      	nop			; (mov r8, r8)
 8002bb0:	2000016c 	.word	0x2000016c

08002bb4 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002bb8:	4b09      	ldr	r3, [pc, #36]	; (8002be0 <I2C1_IRQHandler+0x2c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	699a      	ldr	r2, [r3, #24]
 8002bbe:	23e0      	movs	r3, #224	; 0xe0
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d004      	beq.n	8002bd0 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002bc6:	4b06      	ldr	r3, [pc, #24]	; (8002be0 <I2C1_IRQHandler+0x2c>)
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f000 ff6b 	bl	8003aa4 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8002bce:	e003      	b.n	8002bd8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8002bd0:	4b03      	ldr	r3, [pc, #12]	; (8002be0 <I2C1_IRQHandler+0x2c>)
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f000 ff4c 	bl	8003a70 <HAL_I2C_EV_IRQHandler>
}
 8002bd8:	46c0      	nop			; (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	46c0      	nop			; (mov r8, r8)
 8002be0:	20000090 	.word	0x20000090

08002be4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002be8:	4b03      	ldr	r3, [pc, #12]	; (8002bf8 <USART2_IRQHandler+0x14>)
 8002bea:	0018      	movs	r0, r3
 8002bec:	f003 fcc8 	bl	8006580 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002bf0:	46c0      	nop			; (mov r8, r8)
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	46c0      	nop			; (mov r8, r8)
 8002bf8:	200001b4 	.word	0x200001b4

08002bfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	return 1;
 8002c00:	2301      	movs	r3, #1
}
 8002c02:	0018      	movs	r0, r3
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <_kill>:

int _kill(int pid, int sig)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c12:	f004 fd71 	bl	80076f8 <__errno>
 8002c16:	0003      	movs	r3, r0
 8002c18:	2216      	movs	r2, #22
 8002c1a:	601a      	str	r2, [r3, #0]
	return -1;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	425b      	negs	r3, r3
}
 8002c20:	0018      	movs	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b002      	add	sp, #8
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <_exit>:

void _exit (int status)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c30:	2301      	movs	r3, #1
 8002c32:	425a      	negs	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	0011      	movs	r1, r2
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f7ff ffe5 	bl	8002c08 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c3e:	e7fe      	b.n	8002c3e <_exit+0x16>

08002c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c48:	4a14      	ldr	r2, [pc, #80]	; (8002c9c <_sbrk+0x5c>)
 8002c4a:	4b15      	ldr	r3, [pc, #84]	; (8002ca0 <_sbrk+0x60>)
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c54:	4b13      	ldr	r3, [pc, #76]	; (8002ca4 <_sbrk+0x64>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d102      	bne.n	8002c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <_sbrk+0x64>)
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <_sbrk+0x68>)
 8002c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c62:	4b10      	ldr	r3, [pc, #64]	; (8002ca4 <_sbrk+0x64>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	18d3      	adds	r3, r2, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d207      	bcs.n	8002c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c70:	f004 fd42 	bl	80076f8 <__errno>
 8002c74:	0003      	movs	r3, r0
 8002c76:	220c      	movs	r2, #12
 8002c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	425b      	negs	r3, r3
 8002c7e:	e009      	b.n	8002c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <_sbrk+0x64>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c86:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <_sbrk+0x64>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	18d2      	adds	r2, r2, r3
 8002c8e:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <_sbrk+0x64>)
 8002c90:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002c92:	68fb      	ldr	r3, [r7, #12]
}
 8002c94:	0018      	movs	r0, r3
 8002c96:	46bd      	mov	sp, r7
 8002c98:	b006      	add	sp, #24
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20002000 	.word	0x20002000
 8002ca0:	00000400 	.word	0x00000400
 8002ca4:	20000324 	.word	0x20000324
 8002ca8:	20000340 	.word	0x20000340

08002cac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cb8:	480d      	ldr	r0, [pc, #52]	; (8002cf0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002cbc:	f7ff fff6 	bl	8002cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cc0:	480c      	ldr	r0, [pc, #48]	; (8002cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cc2:	490d      	ldr	r1, [pc, #52]	; (8002cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cc4:	4a0d      	ldr	r2, [pc, #52]	; (8002cfc <LoopForever+0xe>)
  movs r3, #0
 8002cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cc8:	e002      	b.n	8002cd0 <LoopCopyDataInit>

08002cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cce:	3304      	adds	r3, #4

08002cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cd4:	d3f9      	bcc.n	8002cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	; (8002d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cd8:	4c0a      	ldr	r4, [pc, #40]	; (8002d04 <LoopForever+0x16>)
  movs r3, #0
 8002cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cdc:	e001      	b.n	8002ce2 <LoopFillZerobss>

08002cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ce0:	3204      	adds	r2, #4

08002ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ce4:	d3fb      	bcc.n	8002cde <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ce6:	f004 fd0d 	bl	8007704 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cea:	f7ff f88f 	bl	8001e0c <main>

08002cee <LoopForever>:

LoopForever:
    b LoopForever
 8002cee:	e7fe      	b.n	8002cee <LoopForever>
  ldr   r0, =_estack
 8002cf0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cf8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002cfc:	08007bac 	.word	0x08007bac
  ldr r2, =_sbss
 8002d00:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002d04:	20000340 	.word	0x20000340

08002d08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d08:	e7fe      	b.n	8002d08 <ADC1_IRQHandler>
	...

08002d0c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d10:	4b07      	ldr	r3, [pc, #28]	; (8002d30 <HAL_Init+0x24>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <HAL_Init+0x24>)
 8002d16:	2110      	movs	r1, #16
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	f000 f809 	bl	8002d34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d22:	f7ff fd61 	bl	80027e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	0018      	movs	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	46c0      	nop			; (mov r8, r8)
 8002d30:	40022000 	.word	0x40022000

08002d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d34:	b590      	push	{r4, r7, lr}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d3c:	4b14      	ldr	r3, [pc, #80]	; (8002d90 <HAL_InitTick+0x5c>)
 8002d3e:	681c      	ldr	r4, [r3, #0]
 8002d40:	4b14      	ldr	r3, [pc, #80]	; (8002d94 <HAL_InitTick+0x60>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	0019      	movs	r1, r3
 8002d46:	23fa      	movs	r3, #250	; 0xfa
 8002d48:	0098      	lsls	r0, r3, #2
 8002d4a:	f7fd f9e5 	bl	8000118 <__udivsi3>
 8002d4e:	0003      	movs	r3, r0
 8002d50:	0019      	movs	r1, r3
 8002d52:	0020      	movs	r0, r4
 8002d54:	f7fd f9e0 	bl	8000118 <__udivsi3>
 8002d58:	0003      	movs	r3, r0
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f000 f92f 	bl	8002fbe <HAL_SYSTICK_Config>
 8002d60:	1e03      	subs	r3, r0, #0
 8002d62:	d001      	beq.n	8002d68 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e00f      	b.n	8002d88 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b03      	cmp	r3, #3
 8002d6c:	d80b      	bhi.n	8002d86 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	2301      	movs	r3, #1
 8002d72:	425b      	negs	r3, r3
 8002d74:	2200      	movs	r2, #0
 8002d76:	0018      	movs	r0, r3
 8002d78:	f000 f8fc 	bl	8002f74 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <HAL_InitTick+0x64>)
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	e000      	b.n	8002d88 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
}
 8002d88:	0018      	movs	r0, r3
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b003      	add	sp, #12
 8002d8e:	bd90      	pop	{r4, r7, pc}
 8002d90:	20000000 	.word	0x20000000
 8002d94:	20000008 	.word	0x20000008
 8002d98:	20000004 	.word	0x20000004

08002d9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002da0:	4b05      	ldr	r3, [pc, #20]	; (8002db8 <HAL_IncTick+0x1c>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	001a      	movs	r2, r3
 8002da6:	4b05      	ldr	r3, [pc, #20]	; (8002dbc <HAL_IncTick+0x20>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	18d2      	adds	r2, r2, r3
 8002dac:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <HAL_IncTick+0x20>)
 8002dae:	601a      	str	r2, [r3, #0]
}
 8002db0:	46c0      	nop			; (mov r8, r8)
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	20000008 	.word	0x20000008
 8002dbc:	20000328 	.word	0x20000328

08002dc0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  return uwTick;
 8002dc4:	4b02      	ldr	r3, [pc, #8]	; (8002dd0 <HAL_GetTick+0x10>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
}
 8002dc8:	0018      	movs	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	20000328 	.word	0x20000328

08002dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ddc:	f7ff fff0 	bl	8002dc0 <HAL_GetTick>
 8002de0:	0003      	movs	r3, r0
 8002de2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	3301      	adds	r3, #1
 8002dec:	d005      	beq.n	8002dfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dee:	4b0a      	ldr	r3, [pc, #40]	; (8002e18 <HAL_Delay+0x44>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	001a      	movs	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	189b      	adds	r3, r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	f7ff ffe0 	bl	8002dc0 <HAL_GetTick>
 8002e00:	0002      	movs	r2, r0
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d8f7      	bhi.n	8002dfc <HAL_Delay+0x28>
  {
  }
}
 8002e0c:	46c0      	nop			; (mov r8, r8)
 8002e0e:	46c0      	nop			; (mov r8, r8)
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b004      	add	sp, #16
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			; (mov r8, r8)
 8002e18:	20000008 	.word	0x20000008

08002e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	0002      	movs	r2, r0
 8002e24:	1dfb      	adds	r3, r7, #7
 8002e26:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e28:	1dfb      	adds	r3, r7, #7
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b7f      	cmp	r3, #127	; 0x7f
 8002e2e:	d809      	bhi.n	8002e44 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e30:	1dfb      	adds	r3, r7, #7
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	001a      	movs	r2, r3
 8002e36:	231f      	movs	r3, #31
 8002e38:	401a      	ands	r2, r3
 8002e3a:	4b04      	ldr	r3, [pc, #16]	; (8002e4c <__NVIC_EnableIRQ+0x30>)
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	4091      	lsls	r1, r2
 8002e40:	000a      	movs	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]
  }
}
 8002e44:	46c0      	nop			; (mov r8, r8)
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b002      	add	sp, #8
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	e000e100 	.word	0xe000e100

08002e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e50:	b590      	push	{r4, r7, lr}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	0002      	movs	r2, r0
 8002e58:	6039      	str	r1, [r7, #0]
 8002e5a:	1dfb      	adds	r3, r7, #7
 8002e5c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e5e:	1dfb      	adds	r3, r7, #7
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b7f      	cmp	r3, #127	; 0x7f
 8002e64:	d828      	bhi.n	8002eb8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e66:	4a2f      	ldr	r2, [pc, #188]	; (8002f24 <__NVIC_SetPriority+0xd4>)
 8002e68:	1dfb      	adds	r3, r7, #7
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	b25b      	sxtb	r3, r3
 8002e6e:	089b      	lsrs	r3, r3, #2
 8002e70:	33c0      	adds	r3, #192	; 0xc0
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	589b      	ldr	r3, [r3, r2]
 8002e76:	1dfa      	adds	r2, r7, #7
 8002e78:	7812      	ldrb	r2, [r2, #0]
 8002e7a:	0011      	movs	r1, r2
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	400a      	ands	r2, r1
 8002e80:	00d2      	lsls	r2, r2, #3
 8002e82:	21ff      	movs	r1, #255	; 0xff
 8002e84:	4091      	lsls	r1, r2
 8002e86:	000a      	movs	r2, r1
 8002e88:	43d2      	mvns	r2, r2
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	019b      	lsls	r3, r3, #6
 8002e92:	22ff      	movs	r2, #255	; 0xff
 8002e94:	401a      	ands	r2, r3
 8002e96:	1dfb      	adds	r3, r7, #7
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	4003      	ands	r3, r0
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ea4:	481f      	ldr	r0, [pc, #124]	; (8002f24 <__NVIC_SetPriority+0xd4>)
 8002ea6:	1dfb      	adds	r3, r7, #7
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	b25b      	sxtb	r3, r3
 8002eac:	089b      	lsrs	r3, r3, #2
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	33c0      	adds	r3, #192	; 0xc0
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002eb6:	e031      	b.n	8002f1c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eb8:	4a1b      	ldr	r2, [pc, #108]	; (8002f28 <__NVIC_SetPriority+0xd8>)
 8002eba:	1dfb      	adds	r3, r7, #7
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	0019      	movs	r1, r3
 8002ec0:	230f      	movs	r3, #15
 8002ec2:	400b      	ands	r3, r1
 8002ec4:	3b08      	subs	r3, #8
 8002ec6:	089b      	lsrs	r3, r3, #2
 8002ec8:	3306      	adds	r3, #6
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	18d3      	adds	r3, r2, r3
 8002ece:	3304      	adds	r3, #4
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	1dfa      	adds	r2, r7, #7
 8002ed4:	7812      	ldrb	r2, [r2, #0]
 8002ed6:	0011      	movs	r1, r2
 8002ed8:	2203      	movs	r2, #3
 8002eda:	400a      	ands	r2, r1
 8002edc:	00d2      	lsls	r2, r2, #3
 8002ede:	21ff      	movs	r1, #255	; 0xff
 8002ee0:	4091      	lsls	r1, r2
 8002ee2:	000a      	movs	r2, r1
 8002ee4:	43d2      	mvns	r2, r2
 8002ee6:	401a      	ands	r2, r3
 8002ee8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	019b      	lsls	r3, r3, #6
 8002eee:	22ff      	movs	r2, #255	; 0xff
 8002ef0:	401a      	ands	r2, r3
 8002ef2:	1dfb      	adds	r3, r7, #7
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	2303      	movs	r3, #3
 8002efa:	4003      	ands	r3, r0
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f00:	4809      	ldr	r0, [pc, #36]	; (8002f28 <__NVIC_SetPriority+0xd8>)
 8002f02:	1dfb      	adds	r3, r7, #7
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	001c      	movs	r4, r3
 8002f08:	230f      	movs	r3, #15
 8002f0a:	4023      	ands	r3, r4
 8002f0c:	3b08      	subs	r3, #8
 8002f0e:	089b      	lsrs	r3, r3, #2
 8002f10:	430a      	orrs	r2, r1
 8002f12:	3306      	adds	r3, #6
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	18c3      	adds	r3, r0, r3
 8002f18:	3304      	adds	r3, #4
 8002f1a:	601a      	str	r2, [r3, #0]
}
 8002f1c:	46c0      	nop			; (mov r8, r8)
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b003      	add	sp, #12
 8002f22:	bd90      	pop	{r4, r7, pc}
 8002f24:	e000e100 	.word	0xe000e100
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	1e5a      	subs	r2, r3, #1
 8002f38:	2380      	movs	r3, #128	; 0x80
 8002f3a:	045b      	lsls	r3, r3, #17
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d301      	bcc.n	8002f44 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f40:	2301      	movs	r3, #1
 8002f42:	e010      	b.n	8002f66 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f44:	4b0a      	ldr	r3, [pc, #40]	; (8002f70 <SysTick_Config+0x44>)
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	3a01      	subs	r2, #1
 8002f4a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	425b      	negs	r3, r3
 8002f50:	2103      	movs	r1, #3
 8002f52:	0018      	movs	r0, r3
 8002f54:	f7ff ff7c 	bl	8002e50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f58:	4b05      	ldr	r3, [pc, #20]	; (8002f70 <SysTick_Config+0x44>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f5e:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <SysTick_Config+0x44>)
 8002f60:	2207      	movs	r2, #7
 8002f62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	0018      	movs	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b002      	add	sp, #8
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	e000e010 	.word	0xe000e010

08002f74 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60b9      	str	r1, [r7, #8]
 8002f7c:	607a      	str	r2, [r7, #4]
 8002f7e:	210f      	movs	r1, #15
 8002f80:	187b      	adds	r3, r7, r1
 8002f82:	1c02      	adds	r2, r0, #0
 8002f84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	187b      	adds	r3, r7, r1
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	b25b      	sxtb	r3, r3
 8002f8e:	0011      	movs	r1, r2
 8002f90:	0018      	movs	r0, r3
 8002f92:	f7ff ff5d 	bl	8002e50 <__NVIC_SetPriority>
}
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	b004      	add	sp, #16
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b082      	sub	sp, #8
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	0002      	movs	r2, r0
 8002fa6:	1dfb      	adds	r3, r7, #7
 8002fa8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002faa:	1dfb      	adds	r3, r7, #7
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	b25b      	sxtb	r3, r3
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f7ff ff33 	bl	8002e1c <__NVIC_EnableIRQ>
}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	b002      	add	sp, #8
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f7ff ffaf 	bl	8002f2c <SysTick_Config>
 8002fce:	0003      	movs	r3, r0
}
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b002      	add	sp, #8
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e036      	b.n	800305c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2221      	movs	r2, #33	; 0x21
 8002ff2:	2102      	movs	r1, #2
 8002ff4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4a18      	ldr	r2, [pc, #96]	; (8003064 <HAL_DMA_Init+0x8c>)
 8003002:	4013      	ands	r3, r2
 8003004:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800300e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800301a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003026:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69db      	ldr	r3, [r3, #28]
 800302c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	0018      	movs	r0, r3
 8003040:	f000 f9d0 	bl	80033e4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2221      	movs	r2, #33	; 0x21
 800304e:	2101      	movs	r1, #1
 8003050:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2220      	movs	r2, #32
 8003056:	2100      	movs	r1, #0
 8003058:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800305a:	2300      	movs	r3, #0
}
 800305c:	0018      	movs	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	b004      	add	sp, #16
 8003062:	bd80      	pop	{r7, pc}
 8003064:	ffffc00f 	.word	0xffffc00f

08003068 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
 8003074:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003076:	2317      	movs	r3, #23
 8003078:	18fb      	adds	r3, r7, r3
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2220      	movs	r2, #32
 8003082:	5c9b      	ldrb	r3, [r3, r2]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_DMA_Start_IT+0x24>
 8003088:	2302      	movs	r3, #2
 800308a:	e04f      	b.n	800312c <HAL_DMA_Start_IT+0xc4>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2220      	movs	r2, #32
 8003090:	2101      	movs	r1, #1
 8003092:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2221      	movs	r2, #33	; 0x21
 8003098:	5c9b      	ldrb	r3, [r3, r2]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b01      	cmp	r3, #1
 800309e:	d13a      	bne.n	8003116 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2221      	movs	r2, #33	; 0x21
 80030a4:	2102      	movs	r1, #2
 80030a6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2101      	movs	r1, #1
 80030ba:	438a      	bics	r2, r1
 80030bc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	68b9      	ldr	r1, [r7, #8]
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f000 f960 	bl	800338a <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	210e      	movs	r1, #14
 80030de:	430a      	orrs	r2, r1
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	e00f      	b.n	8003104 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	210a      	movs	r1, #10
 80030f0:	430a      	orrs	r2, r1
 80030f2:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2104      	movs	r1, #4
 8003100:	438a      	bics	r2, r1
 8003102:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2101      	movs	r1, #1
 8003110:	430a      	orrs	r2, r1
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	e007      	b.n	8003126 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2220      	movs	r2, #32
 800311a:	2100      	movs	r1, #0
 800311c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800311e:	2317      	movs	r3, #23
 8003120:	18fb      	adds	r3, r7, r3
 8003122:	2202      	movs	r2, #2
 8003124:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003126:	2317      	movs	r3, #23
 8003128:	18fb      	adds	r3, r7, r3
 800312a:	781b      	ldrb	r3, [r3, #0]
}
 800312c:	0018      	movs	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	b006      	add	sp, #24
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2221      	movs	r2, #33	; 0x21
 8003140:	5c9b      	ldrb	r3, [r3, r2]
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d008      	beq.n	800315a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2204      	movs	r2, #4
 800314c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2220      	movs	r2, #32
 8003152:	2100      	movs	r1, #0
 8003154:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e020      	b.n	800319c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	210e      	movs	r1, #14
 8003166:	438a      	bics	r2, r1
 8003168:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2101      	movs	r1, #1
 8003176:	438a      	bics	r2, r1
 8003178:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003182:	2101      	movs	r1, #1
 8003184:	4091      	lsls	r1, r2
 8003186:	000a      	movs	r2, r1
 8003188:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2221      	movs	r2, #33	; 0x21
 800318e:	2101      	movs	r1, #1
 8003190:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2220      	movs	r2, #32
 8003196:	2100      	movs	r1, #0
 8003198:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	0018      	movs	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	b002      	add	sp, #8
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031ac:	210f      	movs	r1, #15
 80031ae:	187b      	adds	r3, r7, r1
 80031b0:	2200      	movs	r2, #0
 80031b2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2221      	movs	r2, #33	; 0x21
 80031b8:	5c9b      	ldrb	r3, [r3, r2]
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d006      	beq.n	80031ce <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2204      	movs	r2, #4
 80031c4:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80031c6:	187b      	adds	r3, r7, r1
 80031c8:	2201      	movs	r2, #1
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	e028      	b.n	8003220 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	210e      	movs	r1, #14
 80031da:	438a      	bics	r2, r1
 80031dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2101      	movs	r1, #1
 80031ea:	438a      	bics	r2, r1
 80031ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031f6:	2101      	movs	r1, #1
 80031f8:	4091      	lsls	r1, r2
 80031fa:	000a      	movs	r2, r1
 80031fc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2221      	movs	r2, #33	; 0x21
 8003202:	2101      	movs	r1, #1
 8003204:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2220      	movs	r2, #32
 800320a:	2100      	movs	r1, #0
 800320c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003212:	2b00      	cmp	r3, #0
 8003214:	d004      	beq.n	8003220 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	0010      	movs	r0, r2
 800321e:	4798      	blx	r3
    }
  }
  return status;
 8003220:	230f      	movs	r3, #15
 8003222:	18fb      	adds	r3, r7, r3
 8003224:	781b      	ldrb	r3, [r3, #0]
}
 8003226:	0018      	movs	r0, r3
 8003228:	46bd      	mov	sp, r7
 800322a:	b004      	add	sp, #16
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b084      	sub	sp, #16
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	2204      	movs	r2, #4
 800324c:	409a      	lsls	r2, r3
 800324e:	0013      	movs	r3, r2
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4013      	ands	r3, r2
 8003254:	d024      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x72>
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2204      	movs	r2, #4
 800325a:	4013      	ands	r3, r2
 800325c:	d020      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2220      	movs	r2, #32
 8003266:	4013      	ands	r3, r2
 8003268:	d107      	bne.n	800327a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2104      	movs	r1, #4
 8003276:	438a      	bics	r2, r1
 8003278:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003282:	2104      	movs	r1, #4
 8003284:	4091      	lsls	r1, r2
 8003286:	000a      	movs	r2, r1
 8003288:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328e:	2b00      	cmp	r3, #0
 8003290:	d100      	bne.n	8003294 <HAL_DMA_IRQHandler+0x66>
 8003292:	e06a      	b.n	800336a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	0010      	movs	r0, r2
 800329c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800329e:	e064      	b.n	800336a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a4:	2202      	movs	r2, #2
 80032a6:	409a      	lsls	r2, r3
 80032a8:	0013      	movs	r3, r2
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	4013      	ands	r3, r2
 80032ae:	d02b      	beq.n	8003308 <HAL_DMA_IRQHandler+0xda>
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2202      	movs	r2, #2
 80032b4:	4013      	ands	r3, r2
 80032b6:	d027      	beq.n	8003308 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2220      	movs	r2, #32
 80032c0:	4013      	ands	r3, r2
 80032c2:	d10b      	bne.n	80032dc <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	210a      	movs	r1, #10
 80032d0:	438a      	bics	r2, r1
 80032d2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2221      	movs	r2, #33	; 0x21
 80032d8:	2101      	movs	r1, #1
 80032da:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e4:	2102      	movs	r1, #2
 80032e6:	4091      	lsls	r1, r2
 80032e8:	000a      	movs	r2, r1
 80032ea:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2220      	movs	r2, #32
 80032f0:	2100      	movs	r1, #0
 80032f2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d036      	beq.n	800336a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	0010      	movs	r0, r2
 8003304:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003306:	e030      	b.n	800336a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	2208      	movs	r2, #8
 800330e:	409a      	lsls	r2, r3
 8003310:	0013      	movs	r3, r2
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	4013      	ands	r3, r2
 8003316:	d028      	beq.n	800336a <HAL_DMA_IRQHandler+0x13c>
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	2208      	movs	r2, #8
 800331c:	4013      	ands	r3, r2
 800331e:	d024      	beq.n	800336a <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	210e      	movs	r1, #14
 800332c:	438a      	bics	r2, r1
 800332e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003338:	2101      	movs	r1, #1
 800333a:	4091      	lsls	r1, r2
 800333c:	000a      	movs	r2, r1
 800333e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2221      	movs	r2, #33	; 0x21
 800334a:	2101      	movs	r1, #1
 800334c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2220      	movs	r2, #32
 8003352:	2100      	movs	r1, #0
 8003354:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	0010      	movs	r0, r2
 8003366:	4798      	blx	r3
    }
  }
}
 8003368:	e7ff      	b.n	800336a <HAL_DMA_IRQHandler+0x13c>
 800336a:	46c0      	nop			; (mov r8, r8)
 800336c:	46bd      	mov	sp, r7
 800336e:	b004      	add	sp, #16
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2221      	movs	r2, #33	; 0x21
 800337e:	5c9b      	ldrb	r3, [r3, r2]
 8003380:	b2db      	uxtb	r3, r3
}
 8003382:	0018      	movs	r0, r3
 8003384:	46bd      	mov	sp, r7
 8003386:	b002      	add	sp, #8
 8003388:	bd80      	pop	{r7, pc}

0800338a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b084      	sub	sp, #16
 800338e:	af00      	add	r7, sp, #0
 8003390:	60f8      	str	r0, [r7, #12]
 8003392:	60b9      	str	r1, [r7, #8]
 8003394:	607a      	str	r2, [r7, #4]
 8003396:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a0:	2101      	movs	r1, #1
 80033a2:	4091      	lsls	r1, r2
 80033a4:	000a      	movs	r2, r1
 80033a6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	2b10      	cmp	r3, #16
 80033b6:	d108      	bne.n	80033ca <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68ba      	ldr	r2, [r7, #8]
 80033c6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033c8:	e007      	b.n	80033da <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	60da      	str	r2, [r3, #12]
}
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	46bd      	mov	sp, r7
 80033de:	b004      	add	sp, #16
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a08      	ldr	r2, [pc, #32]	; (8003414 <DMA_CalcBaseAndBitshift+0x30>)
 80033f2:	4694      	mov	ip, r2
 80033f4:	4463      	add	r3, ip
 80033f6:	2114      	movs	r1, #20
 80033f8:	0018      	movs	r0, r3
 80033fa:	f7fc fe8d 	bl	8000118 <__udivsi3>
 80033fe:	0003      	movs	r3, r0
 8003400:	009a      	lsls	r2, r3, #2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a03      	ldr	r2, [pc, #12]	; (8003418 <DMA_CalcBaseAndBitshift+0x34>)
 800340a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800340c:	46c0      	nop			; (mov r8, r8)
 800340e:	46bd      	mov	sp, r7
 8003410:	b002      	add	sp, #8
 8003412:	bd80      	pop	{r7, pc}
 8003414:	bffdfff8 	.word	0xbffdfff8
 8003418:	40020000 	.word	0x40020000

0800341c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003426:	2300      	movs	r3, #0
 8003428:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800342a:	e14f      	b.n	80036cc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2101      	movs	r1, #1
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	4091      	lsls	r1, r2
 8003436:	000a      	movs	r2, r1
 8003438:	4013      	ands	r3, r2
 800343a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d100      	bne.n	8003444 <HAL_GPIO_Init+0x28>
 8003442:	e140      	b.n	80036c6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	2203      	movs	r2, #3
 800344a:	4013      	ands	r3, r2
 800344c:	2b01      	cmp	r3, #1
 800344e:	d005      	beq.n	800345c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2203      	movs	r2, #3
 8003456:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003458:	2b02      	cmp	r3, #2
 800345a:	d130      	bne.n	80034be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	2203      	movs	r2, #3
 8003468:	409a      	lsls	r2, r3
 800346a:	0013      	movs	r3, r2
 800346c:	43da      	mvns	r2, r3
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	4013      	ands	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	68da      	ldr	r2, [r3, #12]
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	409a      	lsls	r2, r3
 800347e:	0013      	movs	r3, r2
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4313      	orrs	r3, r2
 8003484:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003492:	2201      	movs	r2, #1
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	409a      	lsls	r2, r3
 8003498:	0013      	movs	r3, r2
 800349a:	43da      	mvns	r2, r3
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4013      	ands	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	091b      	lsrs	r3, r3, #4
 80034a8:	2201      	movs	r2, #1
 80034aa:	401a      	ands	r2, r3
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	409a      	lsls	r2, r3
 80034b0:	0013      	movs	r3, r2
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	2203      	movs	r2, #3
 80034c4:	4013      	ands	r3, r2
 80034c6:	2b03      	cmp	r3, #3
 80034c8:	d017      	beq.n	80034fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	2203      	movs	r2, #3
 80034d6:	409a      	lsls	r2, r3
 80034d8:	0013      	movs	r3, r2
 80034da:	43da      	mvns	r2, r3
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	4013      	ands	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	409a      	lsls	r2, r3
 80034ec:	0013      	movs	r3, r2
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2203      	movs	r2, #3
 8003500:	4013      	ands	r3, r2
 8003502:	2b02      	cmp	r3, #2
 8003504:	d123      	bne.n	800354e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	08da      	lsrs	r2, r3, #3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3208      	adds	r2, #8
 800350e:	0092      	lsls	r2, r2, #2
 8003510:	58d3      	ldr	r3, [r2, r3]
 8003512:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2207      	movs	r2, #7
 8003518:	4013      	ands	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	220f      	movs	r2, #15
 800351e:	409a      	lsls	r2, r3
 8003520:	0013      	movs	r3, r2
 8003522:	43da      	mvns	r2, r3
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	4013      	ands	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	2107      	movs	r1, #7
 8003532:	400b      	ands	r3, r1
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	409a      	lsls	r2, r3
 8003538:	0013      	movs	r3, r2
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	4313      	orrs	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	08da      	lsrs	r2, r3, #3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3208      	adds	r2, #8
 8003548:	0092      	lsls	r2, r2, #2
 800354a:	6939      	ldr	r1, [r7, #16]
 800354c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	2203      	movs	r2, #3
 800355a:	409a      	lsls	r2, r3
 800355c:	0013      	movs	r3, r2
 800355e:	43da      	mvns	r2, r3
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4013      	ands	r3, r2
 8003564:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	2203      	movs	r2, #3
 800356c:	401a      	ands	r2, r3
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	005b      	lsls	r3, r3, #1
 8003572:	409a      	lsls	r2, r3
 8003574:	0013      	movs	r3, r2
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4313      	orrs	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	23c0      	movs	r3, #192	; 0xc0
 8003588:	029b      	lsls	r3, r3, #10
 800358a:	4013      	ands	r3, r2
 800358c:	d100      	bne.n	8003590 <HAL_GPIO_Init+0x174>
 800358e:	e09a      	b.n	80036c6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003590:	4b54      	ldr	r3, [pc, #336]	; (80036e4 <HAL_GPIO_Init+0x2c8>)
 8003592:	699a      	ldr	r2, [r3, #24]
 8003594:	4b53      	ldr	r3, [pc, #332]	; (80036e4 <HAL_GPIO_Init+0x2c8>)
 8003596:	2101      	movs	r1, #1
 8003598:	430a      	orrs	r2, r1
 800359a:	619a      	str	r2, [r3, #24]
 800359c:	4b51      	ldr	r3, [pc, #324]	; (80036e4 <HAL_GPIO_Init+0x2c8>)
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	2201      	movs	r2, #1
 80035a2:	4013      	ands	r3, r2
 80035a4:	60bb      	str	r3, [r7, #8]
 80035a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035a8:	4a4f      	ldr	r2, [pc, #316]	; (80036e8 <HAL_GPIO_Init+0x2cc>)
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	089b      	lsrs	r3, r3, #2
 80035ae:	3302      	adds	r3, #2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	589b      	ldr	r3, [r3, r2]
 80035b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	2203      	movs	r2, #3
 80035ba:	4013      	ands	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	220f      	movs	r2, #15
 80035c0:	409a      	lsls	r2, r3
 80035c2:	0013      	movs	r3, r2
 80035c4:	43da      	mvns	r2, r3
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	4013      	ands	r3, r2
 80035ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	2390      	movs	r3, #144	; 0x90
 80035d0:	05db      	lsls	r3, r3, #23
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d013      	beq.n	80035fe <HAL_GPIO_Init+0x1e2>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a44      	ldr	r2, [pc, #272]	; (80036ec <HAL_GPIO_Init+0x2d0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d00d      	beq.n	80035fa <HAL_GPIO_Init+0x1de>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a43      	ldr	r2, [pc, #268]	; (80036f0 <HAL_GPIO_Init+0x2d4>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d007      	beq.n	80035f6 <HAL_GPIO_Init+0x1da>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a42      	ldr	r2, [pc, #264]	; (80036f4 <HAL_GPIO_Init+0x2d8>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d101      	bne.n	80035f2 <HAL_GPIO_Init+0x1d6>
 80035ee:	2303      	movs	r3, #3
 80035f0:	e006      	b.n	8003600 <HAL_GPIO_Init+0x1e4>
 80035f2:	2305      	movs	r3, #5
 80035f4:	e004      	b.n	8003600 <HAL_GPIO_Init+0x1e4>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e002      	b.n	8003600 <HAL_GPIO_Init+0x1e4>
 80035fa:	2301      	movs	r3, #1
 80035fc:	e000      	b.n	8003600 <HAL_GPIO_Init+0x1e4>
 80035fe:	2300      	movs	r3, #0
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	2103      	movs	r1, #3
 8003604:	400a      	ands	r2, r1
 8003606:	0092      	lsls	r2, r2, #2
 8003608:	4093      	lsls	r3, r2
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	4313      	orrs	r3, r2
 800360e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003610:	4935      	ldr	r1, [pc, #212]	; (80036e8 <HAL_GPIO_Init+0x2cc>)
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	089b      	lsrs	r3, r3, #2
 8003616:	3302      	adds	r3, #2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800361e:	4b36      	ldr	r3, [pc, #216]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	43da      	mvns	r2, r3
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4013      	ands	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	2380      	movs	r3, #128	; 0x80
 8003634:	035b      	lsls	r3, r3, #13
 8003636:	4013      	ands	r3, r2
 8003638:	d003      	beq.n	8003642 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003642:	4b2d      	ldr	r3, [pc, #180]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003648:	4b2b      	ldr	r3, [pc, #172]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	43da      	mvns	r2, r3
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	4013      	ands	r3, r2
 8003656:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	2380      	movs	r3, #128	; 0x80
 800365e:	039b      	lsls	r3, r3, #14
 8003660:	4013      	ands	r3, r2
 8003662:	d003      	beq.n	800366c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4313      	orrs	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800366c:	4b22      	ldr	r3, [pc, #136]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003672:	4b21      	ldr	r3, [pc, #132]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	43da      	mvns	r2, r3
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	4013      	ands	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	2380      	movs	r3, #128	; 0x80
 8003688:	029b      	lsls	r3, r3, #10
 800368a:	4013      	ands	r3, r2
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003696:	4b18      	ldr	r3, [pc, #96]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800369c:	4b16      	ldr	r3, [pc, #88]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	43da      	mvns	r2, r3
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	4013      	ands	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	025b      	lsls	r3, r3, #9
 80036b4:	4013      	ands	r3, r2
 80036b6:	d003      	beq.n	80036c0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	4313      	orrs	r3, r2
 80036be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036c0:	4b0d      	ldr	r3, [pc, #52]	; (80036f8 <HAL_GPIO_Init+0x2dc>)
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	3301      	adds	r3, #1
 80036ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	40da      	lsrs	r2, r3
 80036d4:	1e13      	subs	r3, r2, #0
 80036d6:	d000      	beq.n	80036da <HAL_GPIO_Init+0x2be>
 80036d8:	e6a8      	b.n	800342c <HAL_GPIO_Init+0x10>
  } 
}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	46c0      	nop			; (mov r8, r8)
 80036de:	46bd      	mov	sp, r7
 80036e0:	b006      	add	sp, #24
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40021000 	.word	0x40021000
 80036e8:	40010000 	.word	0x40010000
 80036ec:	48000400 	.word	0x48000400
 80036f0:	48000800 	.word	0x48000800
 80036f4:	48000c00 	.word	0x48000c00
 80036f8:	40010400 	.word	0x40010400

080036fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	0008      	movs	r0, r1
 8003706:	0011      	movs	r1, r2
 8003708:	1cbb      	adds	r3, r7, #2
 800370a:	1c02      	adds	r2, r0, #0
 800370c:	801a      	strh	r2, [r3, #0]
 800370e:	1c7b      	adds	r3, r7, #1
 8003710:	1c0a      	adds	r2, r1, #0
 8003712:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003714:	1c7b      	adds	r3, r7, #1
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d004      	beq.n	8003726 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800371c:	1cbb      	adds	r3, r7, #2
 800371e:	881a      	ldrh	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003724:	e003      	b.n	800372e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003726:	1cbb      	adds	r3, r7, #2
 8003728:	881a      	ldrh	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800372e:	46c0      	nop			; (mov r8, r8)
 8003730:	46bd      	mov	sp, r7
 8003732:	b002      	add	sp, #8
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e082      	b.n	8003850 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2241      	movs	r2, #65	; 0x41
 800374e:	5c9b      	ldrb	r3, [r3, r2]
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d107      	bne.n	8003766 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2240      	movs	r2, #64	; 0x40
 800375a:	2100      	movs	r1, #0
 800375c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	0018      	movs	r0, r3
 8003762:	f7ff f865 	bl	8002830 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2241      	movs	r2, #65	; 0x41
 800376a:	2124      	movs	r1, #36	; 0x24
 800376c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2101      	movs	r1, #1
 800377a:	438a      	bics	r2, r1
 800377c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4934      	ldr	r1, [pc, #208]	; (8003858 <HAL_I2C_Init+0x120>)
 8003788:	400a      	ands	r2, r1
 800378a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689a      	ldr	r2, [r3, #8]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4931      	ldr	r1, [pc, #196]	; (800385c <HAL_I2C_Init+0x124>)
 8003798:	400a      	ands	r2, r1
 800379a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d108      	bne.n	80037b6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2180      	movs	r1, #128	; 0x80
 80037ae:	0209      	lsls	r1, r1, #8
 80037b0:	430a      	orrs	r2, r1
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	e007      	b.n	80037c6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	689a      	ldr	r2, [r3, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2184      	movs	r1, #132	; 0x84
 80037c0:	0209      	lsls	r1, r1, #8
 80037c2:	430a      	orrs	r2, r1
 80037c4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d104      	bne.n	80037d8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2280      	movs	r2, #128	; 0x80
 80037d4:	0112      	lsls	r2, r2, #4
 80037d6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	491f      	ldr	r1, [pc, #124]	; (8003860 <HAL_I2C_Init+0x128>)
 80037e4:	430a      	orrs	r2, r1
 80037e6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68da      	ldr	r2, [r3, #12]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	491a      	ldr	r1, [pc, #104]	; (800385c <HAL_I2C_Init+0x124>)
 80037f4:	400a      	ands	r2, r1
 80037f6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691a      	ldr	r2, [r3, #16]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	431a      	orrs	r2, r3
 8003802:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69d9      	ldr	r1, [r3, #28]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1a      	ldr	r2, [r3, #32]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2101      	movs	r1, #1
 800382e:	430a      	orrs	r2, r1
 8003830:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2241      	movs	r2, #65	; 0x41
 800383c:	2120      	movs	r1, #32
 800383e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2242      	movs	r2, #66	; 0x42
 800384a:	2100      	movs	r1, #0
 800384c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	0018      	movs	r0, r3
 8003852:	46bd      	mov	sp, r7
 8003854:	b002      	add	sp, #8
 8003856:	bd80      	pop	{r7, pc}
 8003858:	f0ffffff 	.word	0xf0ffffff
 800385c:	ffff7fff 	.word	0xffff7fff
 8003860:	02008000 	.word	0x02008000

08003864 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003864:	b5b0      	push	{r4, r5, r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af02      	add	r7, sp, #8
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	0008      	movs	r0, r1
 800386e:	607a      	str	r2, [r7, #4]
 8003870:	0019      	movs	r1, r3
 8003872:	230a      	movs	r3, #10
 8003874:	18fb      	adds	r3, r7, r3
 8003876:	1c02      	adds	r2, r0, #0
 8003878:	801a      	strh	r2, [r3, #0]
 800387a:	2308      	movs	r3, #8
 800387c:	18fb      	adds	r3, r7, r3
 800387e:	1c0a      	adds	r2, r1, #0
 8003880:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2241      	movs	r2, #65	; 0x41
 8003886:	5c9b      	ldrb	r3, [r3, r2]
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b20      	cmp	r3, #32
 800388c:	d000      	beq.n	8003890 <HAL_I2C_Master_Transmit_DMA+0x2c>
 800388e:	e0dd      	b.n	8003a4c <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	699a      	ldr	r2, [r3, #24]
 8003896:	2380      	movs	r3, #128	; 0x80
 8003898:	021b      	lsls	r3, r3, #8
 800389a:	401a      	ands	r2, r3
 800389c:	2380      	movs	r3, #128	; 0x80
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d101      	bne.n	80038a8 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 80038a4:	2302      	movs	r3, #2
 80038a6:	e0d2      	b.n	8003a4e <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2240      	movs	r2, #64	; 0x40
 80038ac:	5c9b      	ldrb	r3, [r3, r2]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d101      	bne.n	80038b6 <HAL_I2C_Master_Transmit_DMA+0x52>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e0cb      	b.n	8003a4e <HAL_I2C_Master_Transmit_DMA+0x1ea>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2240      	movs	r2, #64	; 0x40
 80038ba:	2101      	movs	r1, #1
 80038bc:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2241      	movs	r2, #65	; 0x41
 80038c2:	2121      	movs	r1, #33	; 0x21
 80038c4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2242      	movs	r2, #66	; 0x42
 80038ca:	2110      	movs	r1, #16
 80038cc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2208      	movs	r2, #8
 80038de:	18ba      	adds	r2, r7, r2
 80038e0:	8812      	ldrh	r2, [r2, #0]
 80038e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	4a5c      	ldr	r2, [pc, #368]	; (8003a58 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 80038e8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	4a5b      	ldr	r2, [pc, #364]	; (8003a5c <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 80038ee:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	2bff      	cmp	r3, #255	; 0xff
 80038f8:	d906      	bls.n	8003908 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	22ff      	movs	r2, #255	; 0xff
 80038fe:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003900:	2380      	movs	r3, #128	; 0x80
 8003902:	045b      	lsls	r3, r3, #17
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	e007      	b.n	8003918 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800390c:	b29a      	uxth	r2, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003912:	2380      	movs	r3, #128	; 0x80
 8003914:	049b      	lsls	r3, r3, #18
 8003916:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d100      	bne.n	8003922 <HAL_I2C_Master_Transmit_DMA+0xbe>
 8003920:	e078      	b.n	8003a14 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003926:	2b00      	cmp	r3, #0
 8003928:	d023      	beq.n	8003972 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392e:	4a4c      	ldr	r2, [pc, #304]	; (8003a60 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8003930:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003936:	4a4b      	ldr	r2, [pc, #300]	; (8003a64 <HAL_I2C_Master_Transmit_DMA+0x200>)
 8003938:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393e:	2200      	movs	r2, #0
 8003940:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003946:	2200      	movs	r2, #0
 8003948:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	3328      	adds	r3, #40	; 0x28
 8003956:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800395c:	2513      	movs	r5, #19
 800395e:	197c      	adds	r4, r7, r5
 8003960:	f7ff fb82 	bl	8003068 <HAL_DMA_Start_IT>
 8003964:	0003      	movs	r3, r0
 8003966:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003968:	197b      	adds	r3, r7, r5
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d13d      	bne.n	80039ec <HAL_I2C_Master_Transmit_DMA+0x188>
 8003970:	e013      	b.n	800399a <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2241      	movs	r2, #65	; 0x41
 8003976:	2120      	movs	r1, #32
 8003978:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2242      	movs	r2, #66	; 0x42
 800397e:	2100      	movs	r1, #0
 8003980:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003986:	2280      	movs	r2, #128	; 0x80
 8003988:	431a      	orrs	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2240      	movs	r2, #64	; 0x40
 8003992:	2100      	movs	r1, #0
 8003994:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e059      	b.n	8003a4e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800399e:	b2da      	uxtb	r2, r3
 80039a0:	697c      	ldr	r4, [r7, #20]
 80039a2:	230a      	movs	r3, #10
 80039a4:	18fb      	adds	r3, r7, r3
 80039a6:	8819      	ldrh	r1, [r3, #0]
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	4b2f      	ldr	r3, [pc, #188]	; (8003a68 <HAL_I2C_Master_Transmit_DMA+0x204>)
 80039ac:	9300      	str	r3, [sp, #0]
 80039ae:	0023      	movs	r3, r4
 80039b0:	f001 fc1c 	bl	80051ec <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2240      	movs	r2, #64	; 0x40
 80039ca:	2100      	movs	r1, #0
 80039cc:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2110      	movs	r1, #16
 80039d2:	0018      	movs	r0, r3
 80039d4:	f001 fc44 	bl	8005260 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2180      	movs	r1, #128	; 0x80
 80039e4:	01c9      	lsls	r1, r1, #7
 80039e6:	430a      	orrs	r2, r1
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	e02d      	b.n	8003a48 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2241      	movs	r2, #65	; 0x41
 80039f0:	2120      	movs	r1, #32
 80039f2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2242      	movs	r2, #66	; 0x42
 80039f8:	2100      	movs	r1, #0
 80039fa:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a00:	2210      	movs	r2, #16
 8003a02:	431a      	orrs	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2240      	movs	r2, #64	; 0x40
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e01c      	b.n	8003a4e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4a15      	ldr	r2, [pc, #84]	; (8003a6c <HAL_I2C_Master_Transmit_DMA+0x208>)
 8003a18:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	2380      	movs	r3, #128	; 0x80
 8003a22:	049c      	lsls	r4, r3, #18
 8003a24:	230a      	movs	r3, #10
 8003a26:	18fb      	adds	r3, r7, r3
 8003a28:	8819      	ldrh	r1, [r3, #0]
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	4b0e      	ldr	r3, [pc, #56]	; (8003a68 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	0023      	movs	r3, r4
 8003a32:	f001 fbdb 	bl	80051ec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2240      	movs	r2, #64	; 0x40
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2101      	movs	r1, #1
 8003a42:	0018      	movs	r0, r3
 8003a44:	f001 fc0c 	bl	8005260 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	e000      	b.n	8003a4e <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a4c:	2302      	movs	r3, #2
  }
}
 8003a4e:	0018      	movs	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	b006      	add	sp, #24
 8003a54:	bdb0      	pop	{r4, r5, r7, pc}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	ffff0000 	.word	0xffff0000
 8003a5c:	080040a5 	.word	0x080040a5
 8003a60:	080050dd 	.word	0x080050dd
 8003a64:	0800517d 	.word	0x0800517d
 8003a68:	80002000 	.word	0x80002000
 8003a6c:	08003bf9 	.word	0x08003bf9

08003a70 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d005      	beq.n	8003a9c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	68f9      	ldr	r1, [r7, #12]
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	4798      	blx	r3
  }
}
 8003a9c:	46c0      	nop			; (mov r8, r8)
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	b004      	add	sp, #16
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	0a1b      	lsrs	r3, r3, #8
 8003ac0:	001a      	movs	r2, r3
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	d010      	beq.n	8003aea <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	09db      	lsrs	r3, r3, #7
 8003acc:	001a      	movs	r2, r3
 8003ace:	2301      	movs	r3, #1
 8003ad0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003ad2:	d00a      	beq.n	8003aea <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad8:	2201      	movs	r2, #1
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2280      	movs	r2, #128	; 0x80
 8003ae6:	0052      	lsls	r2, r2, #1
 8003ae8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	0a9b      	lsrs	r3, r3, #10
 8003aee:	001a      	movs	r2, r3
 8003af0:	2301      	movs	r3, #1
 8003af2:	4013      	ands	r3, r2
 8003af4:	d010      	beq.n	8003b18 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	09db      	lsrs	r3, r3, #7
 8003afa:	001a      	movs	r2, r3
 8003afc:	2301      	movs	r3, #1
 8003afe:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003b00:	d00a      	beq.n	8003b18 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b06:	2208      	movs	r2, #8
 8003b08:	431a      	orrs	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2280      	movs	r2, #128	; 0x80
 8003b14:	00d2      	lsls	r2, r2, #3
 8003b16:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	0a5b      	lsrs	r3, r3, #9
 8003b1c:	001a      	movs	r2, r3
 8003b1e:	2301      	movs	r3, #1
 8003b20:	4013      	ands	r3, r2
 8003b22:	d010      	beq.n	8003b46 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	09db      	lsrs	r3, r3, #7
 8003b28:	001a      	movs	r2, r3
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003b2e:	d00a      	beq.n	8003b46 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b34:	2202      	movs	r2, #2
 8003b36:	431a      	orrs	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2280      	movs	r2, #128	; 0x80
 8003b42:	0092      	lsls	r2, r2, #2
 8003b44:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	220b      	movs	r2, #11
 8003b50:	4013      	ands	r3, r2
 8003b52:	d005      	beq.n	8003b60 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	0011      	movs	r1, r2
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f001 f970 	bl	8004e40 <I2C_ITError>
  }
}
 8003b60:	46c0      	nop			; (mov r8, r8)
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b006      	add	sp, #24
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003b70:	46c0      	nop			; (mov r8, r8)
 8003b72:	46bd      	mov	sp, r7
 8003b74:	b002      	add	sp, #8
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b80:	46c0      	nop			; (mov r8, r8)
 8003b82:	46bd      	mov	sp, r7
 8003b84:	b002      	add	sp, #8
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b90:	46c0      	nop			; (mov r8, r8)
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b002      	add	sp, #8
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	0008      	movs	r0, r1
 8003ba2:	0011      	movs	r1, r2
 8003ba4:	1cfb      	adds	r3, r7, #3
 8003ba6:	1c02      	adds	r2, r0, #0
 8003ba8:	701a      	strb	r2, [r3, #0]
 8003baa:	003b      	movs	r3, r7
 8003bac:	1c0a      	adds	r2, r1, #0
 8003bae:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003bb0:	46c0      	nop			; (mov r8, r8)
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	b002      	add	sp, #8
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003bc0:	46c0      	nop			; (mov r8, r8)
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	b002      	add	sp, #8
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003bd0:	46c0      	nop			; (mov r8, r8)
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003be0:	46c0      	nop			; (mov r8, r8)
 8003be2:	46bd      	mov	sp, r7
 8003be4:	b002      	add	sp, #8
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003bf0:	46c0      	nop			; (mov r8, r8)
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	b002      	add	sp, #8
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003bf8:	b590      	push	{r4, r7, lr}
 8003bfa:	b089      	sub	sp, #36	; 0x24
 8003bfc:	af02      	add	r7, sp, #8
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2240      	movs	r2, #64	; 0x40
 8003c0c:	5c9b      	ldrb	r3, [r3, r2]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d101      	bne.n	8003c16 <I2C_Master_ISR_IT+0x1e>
 8003c12:	2302      	movs	r3, #2
 8003c14:	e12b      	b.n	8003e6e <I2C_Master_ISR_IT+0x276>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2240      	movs	r2, #64	; 0x40
 8003c1a:	2101      	movs	r1, #1
 8003c1c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	091b      	lsrs	r3, r3, #4
 8003c22:	001a      	movs	r2, r3
 8003c24:	2301      	movs	r3, #1
 8003c26:	4013      	ands	r3, r2
 8003c28:	d014      	beq.n	8003c54 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	001a      	movs	r2, r3
 8003c30:	2301      	movs	r3, #1
 8003c32:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003c34:	d00e      	beq.n	8003c54 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2210      	movs	r2, #16
 8003c3c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c42:	2204      	movs	r2, #4
 8003c44:	431a      	orrs	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f001 fa22 	bl	8005096 <I2C_Flush_TXDR>
 8003c52:	e0f5      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	089b      	lsrs	r3, r3, #2
 8003c58:	001a      	movs	r2, r3
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	d023      	beq.n	8003ca8 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	089b      	lsrs	r3, r3, #2
 8003c64:	001a      	movs	r2, r3
 8003c66:	2301      	movs	r3, #1
 8003c68:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c6a:	d01d      	beq.n	8003ca8 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	2204      	movs	r2, #4
 8003c70:	4393      	bics	r3, r2
 8003c72:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ca6:	e0cb      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	085b      	lsrs	r3, r3, #1
 8003cac:	001a      	movs	r2, r3
 8003cae:	2301      	movs	r3, #1
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	d01e      	beq.n	8003cf2 <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	085b      	lsrs	r3, r3, #1
 8003cb8:	001a      	movs	r2, r3
 8003cba:	2301      	movs	r3, #1
 8003cbc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003cbe:	d018      	beq.n	8003cf2 <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc4:	781a      	ldrb	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cf0:	e0a6      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	09db      	lsrs	r3, r3, #7
 8003cf6:	001a      	movs	r2, r3
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	d100      	bne.n	8003d00 <I2C_Master_ISR_IT+0x108>
 8003cfe:	e06b      	b.n	8003dd8 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	099b      	lsrs	r3, r3, #6
 8003d04:	001a      	movs	r2, r3
 8003d06:	2301      	movs	r3, #1
 8003d08:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003d0a:	d065      	beq.n	8003dd8 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d04a      	beq.n	8003dac <I2C_Master_ISR_IT+0x1b4>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d146      	bne.n	8003dac <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	2112      	movs	r1, #18
 8003d28:	187b      	adds	r3, r7, r1
 8003d2a:	0592      	lsls	r2, r2, #22
 8003d2c:	0d92      	lsrs	r2, r2, #22
 8003d2e:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	2bff      	cmp	r3, #255	; 0xff
 8003d38:	d910      	bls.n	8003d5c <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	22ff      	movs	r2, #255	; 0xff
 8003d3e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d44:	b2da      	uxtb	r2, r3
 8003d46:	2380      	movs	r3, #128	; 0x80
 8003d48:	045c      	lsls	r4, r3, #17
 8003d4a:	187b      	adds	r3, r7, r1
 8003d4c:	8819      	ldrh	r1, [r3, #0]
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	2300      	movs	r3, #0
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	0023      	movs	r3, r4
 8003d56:	f001 fa49 	bl	80051ec <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d5a:	e03c      	b.n	8003dd6 <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6a:	4a43      	ldr	r2, [pc, #268]	; (8003e78 <I2C_Master_ISR_IT+0x280>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d00e      	beq.n	8003d8e <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8003d7a:	2312      	movs	r3, #18
 8003d7c:	18fb      	adds	r3, r7, r3
 8003d7e:	8819      	ldrh	r1, [r3, #0]
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	2300      	movs	r3, #0
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	0023      	movs	r3, r4
 8003d88:	f001 fa30 	bl	80051ec <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d8c:	e023      	b.n	8003dd6 <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	2380      	movs	r3, #128	; 0x80
 8003d96:	049c      	lsls	r4, r3, #18
 8003d98:	2312      	movs	r3, #18
 8003d9a:	18fb      	adds	r3, r7, r3
 8003d9c:	8819      	ldrh	r1, [r3, #0]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	2300      	movs	r3, #0
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	0023      	movs	r3, r4
 8003da6:	f001 fa21 	bl	80051ec <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003daa:	e014      	b.n	8003dd6 <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	2380      	movs	r3, #128	; 0x80
 8003db4:	049b      	lsls	r3, r3, #18
 8003db6:	401a      	ands	r2, r3
 8003db8:	2380      	movs	r3, #128	; 0x80
 8003dba:	049b      	lsls	r3, r3, #18
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d004      	beq.n	8003dca <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	0018      	movs	r0, r3
 8003dc4:	f000 fd44 	bl	8004850 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dc8:	e03a      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2140      	movs	r1, #64	; 0x40
 8003dce:	0018      	movs	r0, r3
 8003dd0:	f001 f836 	bl	8004e40 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dd4:	e034      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
 8003dd6:	e033      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	099b      	lsrs	r3, r3, #6
 8003ddc:	001a      	movs	r2, r3
 8003dde:	2301      	movs	r3, #1
 8003de0:	4013      	ands	r3, r2
 8003de2:	d02d      	beq.n	8003e40 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	099b      	lsrs	r3, r3, #6
 8003de8:	001a      	movs	r2, r3
 8003dea:	2301      	movs	r3, #1
 8003dec:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003dee:	d027      	beq.n	8003e40 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d11d      	bne.n	8003e36 <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	2380      	movs	r3, #128	; 0x80
 8003e02:	049b      	lsls	r3, r3, #18
 8003e04:	401a      	ands	r2, r3
 8003e06:	2380      	movs	r3, #128	; 0x80
 8003e08:	049b      	lsls	r3, r3, #18
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d018      	beq.n	8003e40 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e12:	4a19      	ldr	r2, [pc, #100]	; (8003e78 <I2C_Master_ISR_IT+0x280>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d109      	bne.n	8003e2c <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2180      	movs	r1, #128	; 0x80
 8003e24:	01c9      	lsls	r1, r1, #7
 8003e26:	430a      	orrs	r2, r1
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	e009      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	0018      	movs	r0, r3
 8003e30:	f000 fd0e 	bl	8004850 <I2C_ITMasterSeqCplt>
 8003e34:	e004      	b.n	8003e40 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2140      	movs	r1, #64	; 0x40
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f001 f800 	bl	8004e40 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	095b      	lsrs	r3, r3, #5
 8003e44:	001a      	movs	r2, r3
 8003e46:	2301      	movs	r3, #1
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d00b      	beq.n	8003e64 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	095b      	lsrs	r3, r3, #5
 8003e50:	001a      	movs	r2, r3
 8003e52:	2301      	movs	r3, #1
 8003e54:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e56:	d005      	beq.n	8003e64 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	0011      	movs	r1, r2
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f000 fd9e 	bl	80049a0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2240      	movs	r2, #64	; 0x40
 8003e68:	2100      	movs	r1, #0
 8003e6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	0018      	movs	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	b007      	add	sp, #28
 8003e74:	bd90      	pop	{r4, r7, pc}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	ffff0000 	.word	0xffff0000

08003e7c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2240      	movs	r2, #64	; 0x40
 8003e96:	5c9b      	ldrb	r3, [r3, r2]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d101      	bne.n	8003ea0 <I2C_Slave_ISR_IT+0x24>
 8003e9c:	2302      	movs	r3, #2
 8003e9e:	e0fa      	b.n	8004096 <I2C_Slave_ISR_IT+0x21a>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2240      	movs	r2, #64	; 0x40
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	095b      	lsrs	r3, r3, #5
 8003eac:	001a      	movs	r2, r3
 8003eae:	2301      	movs	r3, #1
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	d00b      	beq.n	8003ecc <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	095b      	lsrs	r3, r3, #5
 8003eb8:	001a      	movs	r2, r3
 8003eba:	2301      	movs	r3, #1
 8003ebc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ebe:	d005      	beq.n	8003ecc <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	0011      	movs	r1, r2
 8003ec6:	0018      	movs	r0, r3
 8003ec8:	f000 fe3c 	bl	8004b44 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	091b      	lsrs	r3, r3, #4
 8003ed0:	001a      	movs	r2, r3
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d054      	beq.n	8003f82 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	091b      	lsrs	r3, r3, #4
 8003edc:	001a      	movs	r2, r3
 8003ede:	2301      	movs	r3, #1
 8003ee0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003ee2:	d04e      	beq.n	8003f82 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d12d      	bne.n	8003f4a <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2241      	movs	r2, #65	; 0x41
 8003ef2:	5c9b      	ldrb	r3, [r3, r2]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b28      	cmp	r3, #40	; 0x28
 8003ef8:	d10b      	bne.n	8003f12 <I2C_Slave_ISR_IT+0x96>
 8003efa:	697a      	ldr	r2, [r7, #20]
 8003efc:	2380      	movs	r3, #128	; 0x80
 8003efe:	049b      	lsls	r3, r3, #18
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d106      	bne.n	8003f12 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	0011      	movs	r1, r2
 8003f0a:	0018      	movs	r0, r3
 8003f0c:	f000 ff3e 	bl	8004d8c <I2C_ITListenCplt>
 8003f10:	e036      	b.n	8003f80 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2241      	movs	r2, #65	; 0x41
 8003f16:	5c9b      	ldrb	r3, [r3, r2]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b29      	cmp	r3, #41	; 0x29
 8003f1c:	d110      	bne.n	8003f40 <I2C_Slave_ISR_IT+0xc4>
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	4a5f      	ldr	r2, [pc, #380]	; (80040a0 <I2C_Slave_ISR_IT+0x224>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d00c      	beq.n	8003f40 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2210      	movs	r2, #16
 8003f2c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	0018      	movs	r0, r3
 8003f32:	f001 f8b0 	bl	8005096 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f000 fccb 	bl	80048d4 <I2C_ITSlaveSeqCplt>
 8003f3e:	e01f      	b.n	8003f80 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2210      	movs	r2, #16
 8003f46:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003f48:	e09d      	b.n	8004086 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2210      	movs	r2, #16
 8003f50:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f56:	2204      	movs	r2, #4
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <I2C_Slave_ISR_IT+0xf4>
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	2380      	movs	r3, #128	; 0x80
 8003f68:	045b      	lsls	r3, r3, #17
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d000      	beq.n	8003f70 <I2C_Slave_ISR_IT+0xf4>
 8003f6e:	e08a      	b.n	8004086 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	0011      	movs	r1, r2
 8003f78:	0018      	movs	r0, r3
 8003f7a:	f000 ff61 	bl	8004e40 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003f7e:	e082      	b.n	8004086 <I2C_Slave_ISR_IT+0x20a>
 8003f80:	e081      	b.n	8004086 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	089b      	lsrs	r3, r3, #2
 8003f86:	001a      	movs	r2, r3
 8003f88:	2301      	movs	r3, #1
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	d031      	beq.n	8003ff2 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	089b      	lsrs	r3, r3, #2
 8003f92:	001a      	movs	r2, r3
 8003f94:	2301      	movs	r3, #1
 8003f96:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003f98:	d02b      	beq.n	8003ff2 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d018      	beq.n	8003fd6 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	b2d2      	uxtb	r2, r2
 8003fb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb6:	1c5a      	adds	r2, r3, #1
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d154      	bne.n	800408a <I2C_Slave_ISR_IT+0x20e>
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	4a2f      	ldr	r2, [pc, #188]	; (80040a0 <I2C_Slave_ISR_IT+0x224>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d050      	beq.n	800408a <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	0018      	movs	r0, r3
 8003fec:	f000 fc72 	bl	80048d4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003ff0:	e04b      	b.n	800408a <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	08db      	lsrs	r3, r3, #3
 8003ff6:	001a      	movs	r2, r3
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	d00c      	beq.n	8004018 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	08db      	lsrs	r3, r3, #3
 8004002:	001a      	movs	r2, r3
 8004004:	2301      	movs	r3, #1
 8004006:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004008:	d006      	beq.n	8004018 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	0011      	movs	r1, r2
 8004010:	0018      	movs	r0, r3
 8004012:	f000 fb79 	bl	8004708 <I2C_ITAddrCplt>
 8004016:	e039      	b.n	800408c <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	085b      	lsrs	r3, r3, #1
 800401c:	001a      	movs	r2, r3
 800401e:	2301      	movs	r3, #1
 8004020:	4013      	ands	r3, r2
 8004022:	d033      	beq.n	800408c <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	001a      	movs	r2, r3
 800402a:	2301      	movs	r3, #1
 800402c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800402e:	d02d      	beq.n	800408c <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004034:	b29b      	uxth	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d018      	beq.n	800406c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403e:	781a      	ldrb	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004054:	b29b      	uxth	r3, r3
 8004056:	3b01      	subs	r3, #1
 8004058:	b29a      	uxth	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	851a      	strh	r2, [r3, #40]	; 0x28
 800406a:	e00f      	b.n	800408c <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	2380      	movs	r3, #128	; 0x80
 8004070:	045b      	lsls	r3, r3, #17
 8004072:	429a      	cmp	r2, r3
 8004074:	d002      	beq.n	800407c <I2C_Slave_ISR_IT+0x200>
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d107      	bne.n	800408c <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	0018      	movs	r0, r3
 8004080:	f000 fc28 	bl	80048d4 <I2C_ITSlaveSeqCplt>
 8004084:	e002      	b.n	800408c <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8004086:	46c0      	nop			; (mov r8, r8)
 8004088:	e000      	b.n	800408c <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 800408a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2240      	movs	r2, #64	; 0x40
 8004090:	2100      	movs	r1, #0
 8004092:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	0018      	movs	r0, r3
 8004098:	46bd      	mov	sp, r7
 800409a:	b006      	add	sp, #24
 800409c:	bd80      	pop	{r7, pc}
 800409e:	46c0      	nop			; (mov r8, r8)
 80040a0:	ffff0000 	.word	0xffff0000

080040a4 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80040a4:	b590      	push	{r4, r7, lr}
 80040a6:	b089      	sub	sp, #36	; 0x24
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2240      	movs	r2, #64	; 0x40
 80040b4:	5c9b      	ldrb	r3, [r3, r2]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d101      	bne.n	80040be <I2C_Master_ISR_DMA+0x1a>
 80040ba:	2302      	movs	r3, #2
 80040bc:	e0f7      	b.n	80042ae <I2C_Master_ISR_DMA+0x20a>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2240      	movs	r2, #64	; 0x40
 80040c2:	2101      	movs	r1, #1
 80040c4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	091b      	lsrs	r3, r3, #4
 80040ca:	001a      	movs	r2, r3
 80040cc:	2301      	movs	r3, #1
 80040ce:	4013      	ands	r3, r2
 80040d0:	d019      	beq.n	8004106 <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	001a      	movs	r2, r3
 80040d8:	2301      	movs	r3, #1
 80040da:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80040dc:	d013      	beq.n	8004106 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2210      	movs	r2, #16
 80040e4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ea:	2204      	movs	r2, #4
 80040ec:	431a      	orrs	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2120      	movs	r1, #32
 80040f6:	0018      	movs	r0, r3
 80040f8:	f001 f8b2 	bl	8005260 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	0018      	movs	r0, r3
 8004100:	f000 ffc9 	bl	8005096 <I2C_Flush_TXDR>
 8004104:	e0ce      	b.n	80042a4 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	09db      	lsrs	r3, r3, #7
 800410a:	001a      	movs	r2, r3
 800410c:	2301      	movs	r3, #1
 800410e:	4013      	ands	r3, r2
 8004110:	d100      	bne.n	8004114 <I2C_Master_ISR_DMA+0x70>
 8004112:	e07e      	b.n	8004212 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	099b      	lsrs	r3, r3, #6
 8004118:	001a      	movs	r2, r3
 800411a:	2301      	movs	r3, #1
 800411c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800411e:	d100      	bne.n	8004122 <I2C_Master_ISR_DMA+0x7e>
 8004120:	e077      	b.n	8004212 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2140      	movs	r1, #64	; 0x40
 800412e:	438a      	bics	r2, r1
 8004130:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004136:	b29b      	uxth	r3, r3
 8004138:	2b00      	cmp	r3, #0
 800413a:	d055      	beq.n	80041e8 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	b29a      	uxth	r2, r3
 8004144:	2312      	movs	r3, #18
 8004146:	18fb      	adds	r3, r7, r3
 8004148:	0592      	lsls	r2, r2, #22
 800414a:	0d92      	lsrs	r2, r2, #22
 800414c:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004152:	b29b      	uxth	r3, r3
 8004154:	2bff      	cmp	r3, #255	; 0xff
 8004156:	d906      	bls.n	8004166 <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	22ff      	movs	r2, #255	; 0xff
 800415c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800415e:	2380      	movs	r3, #128	; 0x80
 8004160:	045b      	lsls	r3, r3, #17
 8004162:	617b      	str	r3, [r7, #20]
 8004164:	e010      	b.n	8004188 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800416a:	b29a      	uxth	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004174:	4a50      	ldr	r2, [pc, #320]	; (80042b8 <I2C_Master_ISR_DMA+0x214>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d003      	beq.n	8004182 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417e:	617b      	str	r3, [r7, #20]
 8004180:	e002      	b.n	8004188 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004182:	2380      	movs	r3, #128	; 0x80
 8004184:	049b      	lsls	r3, r3, #18
 8004186:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800418c:	b2da      	uxtb	r2, r3
 800418e:	697c      	ldr	r4, [r7, #20]
 8004190:	2312      	movs	r3, #18
 8004192:	18fb      	adds	r3, r7, r3
 8004194:	8819      	ldrh	r1, [r3, #0]
 8004196:	68f8      	ldr	r0, [r7, #12]
 8004198:	2300      	movs	r3, #0
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	0023      	movs	r3, r4
 800419e:	f001 f825 	bl	80051ec <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2241      	movs	r2, #65	; 0x41
 80041b8:	5c9b      	ldrb	r3, [r3, r2]
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b22      	cmp	r3, #34	; 0x22
 80041be:	d109      	bne.n	80041d4 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2180      	movs	r1, #128	; 0x80
 80041cc:	0209      	lsls	r1, r1, #8
 80041ce:	430a      	orrs	r2, r1
 80041d0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80041d2:	e067      	b.n	80042a4 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2180      	movs	r1, #128	; 0x80
 80041e0:	01c9      	lsls	r1, r1, #7
 80041e2:	430a      	orrs	r2, r1
 80041e4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80041e6:	e05d      	b.n	80042a4 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	2380      	movs	r3, #128	; 0x80
 80041f0:	049b      	lsls	r3, r3, #18
 80041f2:	401a      	ands	r2, r3
 80041f4:	2380      	movs	r3, #128	; 0x80
 80041f6:	049b      	lsls	r3, r3, #18
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d004      	beq.n	8004206 <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	0018      	movs	r0, r3
 8004200:	f000 fb26 	bl	8004850 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004204:	e04e      	b.n	80042a4 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2140      	movs	r1, #64	; 0x40
 800420a:	0018      	movs	r0, r3
 800420c:	f000 fe18 	bl	8004e40 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004210:	e048      	b.n	80042a4 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	099b      	lsrs	r3, r3, #6
 8004216:	001a      	movs	r2, r3
 8004218:	2301      	movs	r3, #1
 800421a:	4013      	ands	r3, r2
 800421c:	d02e      	beq.n	800427c <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	099b      	lsrs	r3, r3, #6
 8004222:	001a      	movs	r2, r3
 8004224:	2301      	movs	r3, #1
 8004226:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004228:	d028      	beq.n	800427c <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800422e:	b29b      	uxth	r3, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	d11d      	bne.n	8004270 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	2380      	movs	r3, #128	; 0x80
 800423c:	049b      	lsls	r3, r3, #18
 800423e:	401a      	ands	r2, r3
 8004240:	2380      	movs	r3, #128	; 0x80
 8004242:	049b      	lsls	r3, r3, #18
 8004244:	429a      	cmp	r2, r3
 8004246:	d02c      	beq.n	80042a2 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	4a1a      	ldr	r2, [pc, #104]	; (80042b8 <I2C_Master_ISR_DMA+0x214>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d109      	bne.n	8004266 <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2180      	movs	r1, #128	; 0x80
 800425e:	01c9      	lsls	r1, r1, #7
 8004260:	430a      	orrs	r2, r1
 8004262:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8004264:	e01d      	b.n	80042a2 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	0018      	movs	r0, r3
 800426a:	f000 faf1 	bl	8004850 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800426e:	e018      	b.n	80042a2 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2140      	movs	r1, #64	; 0x40
 8004274:	0018      	movs	r0, r3
 8004276:	f000 fde3 	bl	8004e40 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800427a:	e012      	b.n	80042a2 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	095b      	lsrs	r3, r3, #5
 8004280:	001a      	movs	r2, r3
 8004282:	2301      	movs	r3, #1
 8004284:	4013      	ands	r3, r2
 8004286:	d00d      	beq.n	80042a4 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	001a      	movs	r2, r3
 800428e:	2301      	movs	r3, #1
 8004290:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004292:	d007      	beq.n	80042a4 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	0011      	movs	r1, r2
 800429a:	0018      	movs	r0, r3
 800429c:	f000 fb80 	bl	80049a0 <I2C_ITMasterCplt>
 80042a0:	e000      	b.n	80042a4 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 80042a2:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2240      	movs	r2, #64	; 0x40
 80042a8:	2100      	movs	r1, #0
 80042aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	0018      	movs	r0, r3
 80042b0:	46bd      	mov	sp, r7
 80042b2:	b007      	add	sp, #28
 80042b4:	bd90      	pop	{r4, r7, pc}
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	ffff0000 	.word	0xffff0000

080042bc <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80042bc:	b590      	push	{r4, r7, lr}
 80042be:	b089      	sub	sp, #36	; 0x24
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80042c8:	4b92      	ldr	r3, [pc, #584]	; (8004514 <I2C_Mem_ISR_DMA+0x258>)
 80042ca:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2240      	movs	r2, #64	; 0x40
 80042d0:	5c9b      	ldrb	r3, [r3, r2]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <I2C_Mem_ISR_DMA+0x1e>
 80042d6:	2302      	movs	r3, #2
 80042d8:	e118      	b.n	800450c <I2C_Mem_ISR_DMA+0x250>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2240      	movs	r2, #64	; 0x40
 80042de:	2101      	movs	r1, #1
 80042e0:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	091b      	lsrs	r3, r3, #4
 80042e6:	001a      	movs	r2, r3
 80042e8:	2301      	movs	r3, #1
 80042ea:	4013      	ands	r3, r2
 80042ec:	d019      	beq.n	8004322 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	091b      	lsrs	r3, r3, #4
 80042f2:	001a      	movs	r2, r3
 80042f4:	2301      	movs	r3, #1
 80042f6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80042f8:	d013      	beq.n	8004322 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2210      	movs	r2, #16
 8004300:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004306:	2204      	movs	r2, #4
 8004308:	431a      	orrs	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2120      	movs	r1, #32
 8004312:	0018      	movs	r0, r3
 8004314:	f000 ffa4 	bl	8005260 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	0018      	movs	r0, r3
 800431c:	f000 febb 	bl	8005096 <I2C_Flush_TXDR>
 8004320:	e0ef      	b.n	8004502 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	085b      	lsrs	r3, r3, #1
 8004326:	001a      	movs	r2, r3
 8004328:	2301      	movs	r3, #1
 800432a:	4013      	ands	r3, r2
 800432c:	d00f      	beq.n	800434e <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	085b      	lsrs	r3, r3, #1
 8004332:	001a      	movs	r2, r3
 8004334:	2301      	movs	r3, #1
 8004336:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004338:	d009      	beq.n	800434e <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004342:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	4252      	negs	r2, r2
 800434a:	651a      	str	r2, [r3, #80]	; 0x50
 800434c:	e0d9      	b.n	8004502 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	09db      	lsrs	r3, r3, #7
 8004352:	001a      	movs	r2, r3
 8004354:	2301      	movs	r3, #1
 8004356:	4013      	ands	r3, r2
 8004358:	d060      	beq.n	800441c <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	099b      	lsrs	r3, r3, #6
 800435e:	001a      	movs	r2, r3
 8004360:	2301      	movs	r3, #1
 8004362:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004364:	d05a      	beq.n	800441c <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2110      	movs	r1, #16
 800436a:	0018      	movs	r0, r3
 800436c:	f000 ff78 	bl	8005260 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004374:	b29b      	uxth	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d04a      	beq.n	8004410 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437e:	b29b      	uxth	r3, r3
 8004380:	2bff      	cmp	r3, #255	; 0xff
 8004382:	d910      	bls.n	80043a6 <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	22ff      	movs	r2, #255	; 0xff
 8004388:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438e:	b299      	uxth	r1, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004394:	b2da      	uxtb	r2, r3
 8004396:	2380      	movs	r3, #128	; 0x80
 8004398:	045b      	lsls	r3, r3, #17
 800439a:	68f8      	ldr	r0, [r7, #12]
 800439c:	2400      	movs	r4, #0
 800439e:	9400      	str	r4, [sp, #0]
 80043a0:	f000 ff24 	bl	80051ec <I2C_TransferConfig>
 80043a4:	e011      	b.n	80043ca <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b4:	b299      	uxth	r1, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ba:	b2da      	uxtb	r2, r3
 80043bc:	2380      	movs	r3, #128	; 0x80
 80043be:	049b      	lsls	r3, r3, #18
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	2400      	movs	r4, #0
 80043c4:	9400      	str	r4, [sp, #0]
 80043c6:	f000 ff11 	bl	80051ec <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2241      	movs	r2, #65	; 0x41
 80043e0:	5c9b      	ldrb	r3, [r3, r2]
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b22      	cmp	r3, #34	; 0x22
 80043e6:	d109      	bne.n	80043fc <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2180      	movs	r1, #128	; 0x80
 80043f4:	0209      	lsls	r1, r1, #8
 80043f6:	430a      	orrs	r2, r1
 80043f8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80043fa:	e082      	b.n	8004502 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2180      	movs	r1, #128	; 0x80
 8004408:	01c9      	lsls	r1, r1, #7
 800440a:	430a      	orrs	r2, r1
 800440c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800440e:	e078      	b.n	8004502 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2140      	movs	r1, #64	; 0x40
 8004414:	0018      	movs	r0, r3
 8004416:	f000 fd13 	bl	8004e40 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800441a:	e072      	b.n	8004502 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	099b      	lsrs	r3, r3, #6
 8004420:	001a      	movs	r2, r3
 8004422:	2301      	movs	r3, #1
 8004424:	4013      	ands	r3, r2
 8004426:	d05a      	beq.n	80044de <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	099b      	lsrs	r3, r3, #6
 800442c:	001a      	movs	r2, r3
 800442e:	2301      	movs	r3, #1
 8004430:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004432:	d054      	beq.n	80044de <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2241      	movs	r2, #65	; 0x41
 8004438:	5c9b      	ldrb	r3, [r3, r2]
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b22      	cmp	r3, #34	; 0x22
 800443e:	d101      	bne.n	8004444 <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 8004440:	4b35      	ldr	r3, [pc, #212]	; (8004518 <I2C_Mem_ISR_DMA+0x25c>)
 8004442:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004448:	b29b      	uxth	r3, r3
 800444a:	2bff      	cmp	r3, #255	; 0xff
 800444c:	d911      	bls.n	8004472 <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	22ff      	movs	r2, #255	; 0xff
 8004452:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004458:	b299      	uxth	r1, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800445e:	b2da      	uxtb	r2, r3
 8004460:	2380      	movs	r3, #128	; 0x80
 8004462:	045c      	lsls	r4, r3, #17
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	9300      	str	r3, [sp, #0]
 800446a:	0023      	movs	r3, r4
 800446c:	f000 febe 	bl	80051ec <I2C_TransferConfig>
 8004470:	e012      	b.n	8004498 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004476:	b29a      	uxth	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004480:	b299      	uxth	r1, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004486:	b2da      	uxtb	r2, r3
 8004488:	2380      	movs	r3, #128	; 0x80
 800448a:	049c      	lsls	r4, r3, #18
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	0023      	movs	r3, r4
 8004494:	f000 feaa 	bl	80051ec <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449c:	b29a      	uxth	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2241      	movs	r2, #65	; 0x41
 80044ae:	5c9b      	ldrb	r3, [r3, r2]
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b22      	cmp	r3, #34	; 0x22
 80044b4:	d109      	bne.n	80044ca <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2180      	movs	r1, #128	; 0x80
 80044c2:	0209      	lsls	r1, r1, #8
 80044c4:	430a      	orrs	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044c8:	e01b      	b.n	8004502 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2180      	movs	r1, #128	; 0x80
 80044d6:	01c9      	lsls	r1, r1, #7
 80044d8:	430a      	orrs	r2, r1
 80044da:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044dc:	e011      	b.n	8004502 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	095b      	lsrs	r3, r3, #5
 80044e2:	001a      	movs	r2, r3
 80044e4:	2301      	movs	r3, #1
 80044e6:	4013      	ands	r3, r2
 80044e8:	d00b      	beq.n	8004502 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	095b      	lsrs	r3, r3, #5
 80044ee:	001a      	movs	r2, r3
 80044f0:	2301      	movs	r3, #1
 80044f2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044f4:	d005      	beq.n	8004502 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	0011      	movs	r1, r2
 80044fc:	0018      	movs	r0, r3
 80044fe:	f000 fa4f 	bl	80049a0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2240      	movs	r2, #64	; 0x40
 8004506:	2100      	movs	r1, #0
 8004508:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	0018      	movs	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	b007      	add	sp, #28
 8004512:	bd90      	pop	{r4, r7, pc}
 8004514:	80002000 	.word	0x80002000
 8004518:	80002400 	.word	0x80002400

0800451c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b088      	sub	sp, #32
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800452e:	2300      	movs	r3, #0
 8004530:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2240      	movs	r2, #64	; 0x40
 8004536:	5c9b      	ldrb	r3, [r3, r2]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <I2C_Slave_ISR_DMA+0x24>
 800453c:	2302      	movs	r3, #2
 800453e:	e0dd      	b.n	80046fc <I2C_Slave_ISR_DMA+0x1e0>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2240      	movs	r2, #64	; 0x40
 8004544:	2101      	movs	r1, #1
 8004546:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	095b      	lsrs	r3, r3, #5
 800454c:	001a      	movs	r2, r3
 800454e:	2301      	movs	r3, #1
 8004550:	4013      	ands	r3, r2
 8004552:	d00b      	beq.n	800456c <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	095b      	lsrs	r3, r3, #5
 8004558:	001a      	movs	r2, r3
 800455a:	2301      	movs	r3, #1
 800455c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800455e:	d005      	beq.n	800456c <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	0011      	movs	r1, r2
 8004566:	0018      	movs	r0, r3
 8004568:	f000 faec 	bl	8004b44 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	091b      	lsrs	r3, r3, #4
 8004570:	001a      	movs	r2, r3
 8004572:	2301      	movs	r3, #1
 8004574:	4013      	ands	r3, r2
 8004576:	d100      	bne.n	800457a <I2C_Slave_ISR_DMA+0x5e>
 8004578:	e0a9      	b.n	80046ce <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	091b      	lsrs	r3, r3, #4
 800457e:	001a      	movs	r2, r3
 8004580:	2301      	movs	r3, #1
 8004582:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004584:	d100      	bne.n	8004588 <I2C_Slave_ISR_DMA+0x6c>
 8004586:	e0a2      	b.n	80046ce <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	0b9b      	lsrs	r3, r3, #14
 800458c:	001a      	movs	r2, r3
 800458e:	2301      	movs	r3, #1
 8004590:	4013      	ands	r3, r2
 8004592:	d106      	bne.n	80045a2 <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	0bdb      	lsrs	r3, r3, #15
 8004598:	001a      	movs	r2, r3
 800459a:	2301      	movs	r3, #1
 800459c:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800459e:	d100      	bne.n	80045a2 <I2C_Slave_ISR_DMA+0x86>
 80045a0:	e08e      	b.n	80046c0 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00d      	beq.n	80045c6 <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	0bdb      	lsrs	r3, r3, #15
 80045ae:	001a      	movs	r2, r3
 80045b0:	2301      	movs	r3, #1
 80045b2:	4013      	ands	r3, r2
 80045b4:	d007      	beq.n	80045c6 <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 80045c2:	2301      	movs	r3, #1
 80045c4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00d      	beq.n	80045ea <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	0b9b      	lsrs	r3, r3, #14
 80045d2:	001a      	movs	r2, r3
 80045d4:	2301      	movs	r3, #1
 80045d6:	4013      	ands	r3, r2
 80045d8:	d007      	beq.n	80045ea <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 80045e6:	2301      	movs	r3, #1
 80045e8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d12d      	bne.n	800464c <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2241      	movs	r2, #65	; 0x41
 80045f4:	5c9b      	ldrb	r3, [r3, r2]
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	2b28      	cmp	r3, #40	; 0x28
 80045fa:	d10b      	bne.n	8004614 <I2C_Slave_ISR_DMA+0xf8>
 80045fc:	69ba      	ldr	r2, [r7, #24]
 80045fe:	2380      	movs	r3, #128	; 0x80
 8004600:	049b      	lsls	r3, r3, #18
 8004602:	429a      	cmp	r2, r3
 8004604:	d106      	bne.n	8004614 <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	0011      	movs	r1, r2
 800460c:	0018      	movs	r0, r3
 800460e:	f000 fbbd 	bl	8004d8c <I2C_ITListenCplt>
 8004612:	e054      	b.n	80046be <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2241      	movs	r2, #65	; 0x41
 8004618:	5c9b      	ldrb	r3, [r3, r2]
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b29      	cmp	r3, #41	; 0x29
 800461e:	d110      	bne.n	8004642 <I2C_Slave_ISR_DMA+0x126>
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	4a38      	ldr	r2, [pc, #224]	; (8004704 <I2C_Slave_ISR_DMA+0x1e8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d00c      	beq.n	8004642 <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2210      	movs	r2, #16
 800462e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	0018      	movs	r0, r3
 8004634:	f000 fd2f 	bl	8005096 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	0018      	movs	r0, r3
 800463c:	f000 f94a 	bl	80048d4 <I2C_ITSlaveSeqCplt>
 8004640:	e03d      	b.n	80046be <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2210      	movs	r2, #16
 8004648:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800464a:	e03e      	b.n	80046ca <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2210      	movs	r2, #16
 8004652:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004658:	2204      	movs	r2, #4
 800465a:	431a      	orrs	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004660:	2317      	movs	r3, #23
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	2141      	movs	r1, #65	; 0x41
 8004668:	5c52      	ldrb	r2, [r2, r1]
 800466a:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d004      	beq.n	800467c <I2C_Slave_ISR_DMA+0x160>
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	2380      	movs	r3, #128	; 0x80
 8004676:	045b      	lsls	r3, r3, #17
 8004678:	429a      	cmp	r2, r3
 800467a:	d126      	bne.n	80046ca <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800467c:	2217      	movs	r2, #23
 800467e:	18bb      	adds	r3, r7, r2
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	2b21      	cmp	r3, #33	; 0x21
 8004684:	d003      	beq.n	800468e <I2C_Slave_ISR_DMA+0x172>
 8004686:	18bb      	adds	r3, r7, r2
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	2b29      	cmp	r3, #41	; 0x29
 800468c:	d103      	bne.n	8004696 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2221      	movs	r2, #33	; 0x21
 8004692:	631a      	str	r2, [r3, #48]	; 0x30
 8004694:	e00b      	b.n	80046ae <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004696:	2217      	movs	r2, #23
 8004698:	18bb      	adds	r3, r7, r2
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	2b22      	cmp	r3, #34	; 0x22
 800469e:	d003      	beq.n	80046a8 <I2C_Slave_ISR_DMA+0x18c>
 80046a0:	18bb      	adds	r3, r7, r2
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2b2a      	cmp	r3, #42	; 0x2a
 80046a6:	d102      	bne.n	80046ae <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2222      	movs	r2, #34	; 0x22
 80046ac:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	0011      	movs	r1, r2
 80046b6:	0018      	movs	r0, r3
 80046b8:	f000 fbc2 	bl	8004e40 <I2C_ITError>
      if (treatdmanack == 1U)
 80046bc:	e005      	b.n	80046ca <I2C_Slave_ISR_DMA+0x1ae>
 80046be:	e004      	b.n	80046ca <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2210      	movs	r2, #16
 80046c6:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046c8:	e013      	b.n	80046f2 <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 80046ca:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046cc:	e011      	b.n	80046f2 <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	08db      	lsrs	r3, r3, #3
 80046d2:	001a      	movs	r2, r3
 80046d4:	2301      	movs	r3, #1
 80046d6:	4013      	ands	r3, r2
 80046d8:	d00b      	beq.n	80046f2 <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	08db      	lsrs	r3, r3, #3
 80046de:	001a      	movs	r2, r3
 80046e0:	2301      	movs	r3, #1
 80046e2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80046e4:	d005      	beq.n	80046f2 <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	0011      	movs	r1, r2
 80046ec:	0018      	movs	r0, r3
 80046ee:	f000 f80b 	bl	8004708 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2240      	movs	r2, #64	; 0x40
 80046f6:	2100      	movs	r1, #0
 80046f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	0018      	movs	r0, r3
 80046fe:	46bd      	mov	sp, r7
 8004700:	b008      	add	sp, #32
 8004702:	bd80      	pop	{r7, pc}
 8004704:	ffff0000 	.word	0xffff0000

08004708 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004708:	b5b0      	push	{r4, r5, r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2241      	movs	r2, #65	; 0x41
 8004716:	5c9b      	ldrb	r3, [r3, r2]
 8004718:	b2db      	uxtb	r3, r3
 800471a:	001a      	movs	r2, r3
 800471c:	2328      	movs	r3, #40	; 0x28
 800471e:	4013      	ands	r3, r2
 8004720:	2b28      	cmp	r3, #40	; 0x28
 8004722:	d000      	beq.n	8004726 <I2C_ITAddrCplt+0x1e>
 8004724:	e088      	b.n	8004838 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	0c1b      	lsrs	r3, r3, #16
 800472e:	b2da      	uxtb	r2, r3
 8004730:	250f      	movs	r5, #15
 8004732:	197b      	adds	r3, r7, r5
 8004734:	2101      	movs	r1, #1
 8004736:	400a      	ands	r2, r1
 8004738:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	0c1b      	lsrs	r3, r3, #16
 8004742:	b29a      	uxth	r2, r3
 8004744:	200c      	movs	r0, #12
 8004746:	183b      	adds	r3, r7, r0
 8004748:	21fe      	movs	r1, #254	; 0xfe
 800474a:	400a      	ands	r2, r1
 800474c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	b29a      	uxth	r2, r3
 8004756:	240a      	movs	r4, #10
 8004758:	193b      	adds	r3, r7, r4
 800475a:	0592      	lsls	r2, r2, #22
 800475c:	0d92      	lsrs	r2, r2, #22
 800475e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	b29a      	uxth	r2, r3
 8004768:	2308      	movs	r3, #8
 800476a:	18fb      	adds	r3, r7, r3
 800476c:	21fe      	movs	r1, #254	; 0xfe
 800476e:	400a      	ands	r2, r1
 8004770:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	2b02      	cmp	r3, #2
 8004778:	d148      	bne.n	800480c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800477a:	0021      	movs	r1, r4
 800477c:	187b      	adds	r3, r7, r1
 800477e:	881b      	ldrh	r3, [r3, #0]
 8004780:	09db      	lsrs	r3, r3, #7
 8004782:	b29a      	uxth	r2, r3
 8004784:	183b      	adds	r3, r7, r0
 8004786:	881b      	ldrh	r3, [r3, #0]
 8004788:	4053      	eors	r3, r2
 800478a:	b29b      	uxth	r3, r3
 800478c:	001a      	movs	r2, r3
 800478e:	2306      	movs	r3, #6
 8004790:	4013      	ands	r3, r2
 8004792:	d120      	bne.n	80047d6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004794:	183b      	adds	r3, r7, r0
 8004796:	187a      	adds	r2, r7, r1
 8004798:	8812      	ldrh	r2, [r2, #0]
 800479a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a0:	1c5a      	adds	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d14c      	bne.n	8004848 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2208      	movs	r2, #8
 80047ba:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2240      	movs	r2, #64	; 0x40
 80047c0:	2100      	movs	r1, #0
 80047c2:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80047c4:	183b      	adds	r3, r7, r0
 80047c6:	881a      	ldrh	r2, [r3, #0]
 80047c8:	197b      	adds	r3, r7, r5
 80047ca:	7819      	ldrb	r1, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	0018      	movs	r0, r3
 80047d0:	f7ff f9e2 	bl	8003b98 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80047d4:	e038      	b.n	8004848 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80047d6:	240c      	movs	r4, #12
 80047d8:	193b      	adds	r3, r7, r4
 80047da:	2208      	movs	r2, #8
 80047dc:	18ba      	adds	r2, r7, r2
 80047de:	8812      	ldrh	r2, [r2, #0]
 80047e0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	021a      	lsls	r2, r3, #8
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	0011      	movs	r1, r2
 80047ea:	0018      	movs	r0, r3
 80047ec:	f000 fdc6 	bl	800537c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2240      	movs	r2, #64	; 0x40
 80047f4:	2100      	movs	r1, #0
 80047f6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80047f8:	193b      	adds	r3, r7, r4
 80047fa:	881a      	ldrh	r2, [r3, #0]
 80047fc:	230f      	movs	r3, #15
 80047fe:	18fb      	adds	r3, r7, r3
 8004800:	7819      	ldrb	r1, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	0018      	movs	r0, r3
 8004806:	f7ff f9c7 	bl	8003b98 <HAL_I2C_AddrCallback>
}
 800480a:	e01d      	b.n	8004848 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800480c:	2380      	movs	r3, #128	; 0x80
 800480e:	021a      	lsls	r2, r3, #8
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	0011      	movs	r1, r2
 8004814:	0018      	movs	r0, r3
 8004816:	f000 fdb1 	bl	800537c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2240      	movs	r2, #64	; 0x40
 800481e:	2100      	movs	r1, #0
 8004820:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004822:	230c      	movs	r3, #12
 8004824:	18fb      	adds	r3, r7, r3
 8004826:	881a      	ldrh	r2, [r3, #0]
 8004828:	230f      	movs	r3, #15
 800482a:	18fb      	adds	r3, r7, r3
 800482c:	7819      	ldrb	r1, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	0018      	movs	r0, r3
 8004832:	f7ff f9b1 	bl	8003b98 <HAL_I2C_AddrCallback>
}
 8004836:	e007      	b.n	8004848 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2208      	movs	r2, #8
 800483e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2240      	movs	r2, #64	; 0x40
 8004844:	2100      	movs	r1, #0
 8004846:	5499      	strb	r1, [r3, r2]
}
 8004848:	46c0      	nop			; (mov r8, r8)
 800484a:	46bd      	mov	sp, r7
 800484c:	b004      	add	sp, #16
 800484e:	bdb0      	pop	{r4, r5, r7, pc}

08004850 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2242      	movs	r2, #66	; 0x42
 800485c:	2100      	movs	r1, #0
 800485e:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2241      	movs	r2, #65	; 0x41
 8004864:	5c9b      	ldrb	r3, [r3, r2]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b21      	cmp	r3, #33	; 0x21
 800486a:	d117      	bne.n	800489c <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2241      	movs	r2, #65	; 0x41
 8004870:	2120      	movs	r1, #32
 8004872:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2211      	movs	r2, #17
 8004878:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2101      	movs	r1, #1
 8004884:	0018      	movs	r0, r3
 8004886:	f000 fd79 	bl	800537c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2240      	movs	r2, #64	; 0x40
 800488e:	2100      	movs	r1, #0
 8004890:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	0018      	movs	r0, r3
 8004896:	f7fd fe9d 	bl	80025d4 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800489a:	e016      	b.n	80048ca <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2241      	movs	r2, #65	; 0x41
 80048a0:	2120      	movs	r1, #32
 80048a2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2212      	movs	r2, #18
 80048a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2102      	movs	r1, #2
 80048b4:	0018      	movs	r0, r3
 80048b6:	f000 fd61 	bl	800537c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2240      	movs	r2, #64	; 0x40
 80048be:	2100      	movs	r1, #0
 80048c0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	0018      	movs	r0, r3
 80048c6:	f7ff f94f 	bl	8003b68 <HAL_I2C_MasterRxCpltCallback>
}
 80048ca:	46c0      	nop			; (mov r8, r8)
 80048cc:	46bd      	mov	sp, r7
 80048ce:	b002      	add	sp, #8
 80048d0:	bd80      	pop	{r7, pc}
	...

080048d4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2242      	movs	r2, #66	; 0x42
 80048e8:	2100      	movs	r1, #0
 80048ea:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	0b9b      	lsrs	r3, r3, #14
 80048f0:	001a      	movs	r2, r3
 80048f2:	2301      	movs	r3, #1
 80048f4:	4013      	ands	r3, r2
 80048f6:	d008      	beq.n	800490a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4925      	ldr	r1, [pc, #148]	; (8004998 <I2C_ITSlaveSeqCplt+0xc4>)
 8004904:	400a      	ands	r2, r1
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	e00d      	b.n	8004926 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	0bdb      	lsrs	r3, r3, #15
 800490e:	001a      	movs	r2, r3
 8004910:	2301      	movs	r3, #1
 8004912:	4013      	ands	r3, r2
 8004914:	d007      	beq.n	8004926 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	491e      	ldr	r1, [pc, #120]	; (800499c <I2C_ITSlaveSeqCplt+0xc8>)
 8004922:	400a      	ands	r2, r1
 8004924:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2241      	movs	r2, #65	; 0x41
 800492a:	5c9b      	ldrb	r3, [r3, r2]
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b29      	cmp	r3, #41	; 0x29
 8004930:	d114      	bne.n	800495c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2241      	movs	r2, #65	; 0x41
 8004936:	2128      	movs	r1, #40	; 0x28
 8004938:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2221      	movs	r2, #33	; 0x21
 800493e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2101      	movs	r1, #1
 8004944:	0018      	movs	r0, r3
 8004946:	f000 fd19 	bl	800537c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2240      	movs	r2, #64	; 0x40
 800494e:	2100      	movs	r1, #0
 8004950:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	0018      	movs	r0, r3
 8004956:	f7ff f90f 	bl	8003b78 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800495a:	e019      	b.n	8004990 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2241      	movs	r2, #65	; 0x41
 8004960:	5c9b      	ldrb	r3, [r3, r2]
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b2a      	cmp	r3, #42	; 0x2a
 8004966:	d113      	bne.n	8004990 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2241      	movs	r2, #65	; 0x41
 800496c:	2128      	movs	r1, #40	; 0x28
 800496e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2222      	movs	r2, #34	; 0x22
 8004974:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2102      	movs	r1, #2
 800497a:	0018      	movs	r0, r3
 800497c:	f000 fcfe 	bl	800537c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2240      	movs	r2, #64	; 0x40
 8004984:	2100      	movs	r1, #0
 8004986:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	0018      	movs	r0, r3
 800498c:	f7ff f8fc 	bl	8003b88 <HAL_I2C_SlaveRxCpltCallback>
}
 8004990:	46c0      	nop			; (mov r8, r8)
 8004992:	46bd      	mov	sp, r7
 8004994:	b004      	add	sp, #16
 8004996:	bd80      	pop	{r7, pc}
 8004998:	ffffbfff 	.word	0xffffbfff
 800499c:	ffff7fff 	.word	0xffff7fff

080049a0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b086      	sub	sp, #24
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2220      	movs	r2, #32
 80049b4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2241      	movs	r2, #65	; 0x41
 80049ba:	5c9b      	ldrb	r3, [r3, r2]
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b21      	cmp	r3, #33	; 0x21
 80049c0:	d108      	bne.n	80049d4 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2101      	movs	r1, #1
 80049c6:	0018      	movs	r0, r3
 80049c8:	f000 fcd8 	bl	800537c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2211      	movs	r2, #17
 80049d0:	631a      	str	r2, [r3, #48]	; 0x30
 80049d2:	e00d      	b.n	80049f0 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2241      	movs	r2, #65	; 0x41
 80049d8:	5c9b      	ldrb	r3, [r3, r2]
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2b22      	cmp	r3, #34	; 0x22
 80049de:	d107      	bne.n	80049f0 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2102      	movs	r1, #2
 80049e4:	0018      	movs	r0, r3
 80049e6:	f000 fcc9 	bl	800537c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2212      	movs	r2, #18
 80049ee:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4950      	ldr	r1, [pc, #320]	; (8004b3c <I2C_ITMasterCplt+0x19c>)
 80049fc:	400a      	ands	r2, r1
 80049fe:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a4d      	ldr	r2, [pc, #308]	; (8004b40 <I2C_ITMasterCplt+0x1a0>)
 8004a0a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	091b      	lsrs	r3, r3, #4
 8004a10:	001a      	movs	r2, r3
 8004a12:	2301      	movs	r3, #1
 8004a14:	4013      	ands	r3, r2
 8004a16:	d009      	beq.n	8004a2c <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2210      	movs	r2, #16
 8004a1e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a24:	2204      	movs	r2, #4
 8004a26:	431a      	orrs	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2241      	movs	r2, #65	; 0x41
 8004a30:	5c9b      	ldrb	r3, [r3, r2]
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b60      	cmp	r3, #96	; 0x60
 8004a36:	d10b      	bne.n	8004a50 <I2C_ITMasterCplt+0xb0>
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	089b      	lsrs	r3, r3, #2
 8004a3c:	001a      	movs	r2, r3
 8004a3e:	2301      	movs	r3, #1
 8004a40:	4013      	ands	r3, r2
 8004a42:	d005      	beq.n	8004a50 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	0018      	movs	r0, r3
 8004a54:	f000 fb1f 	bl	8005096 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2241      	movs	r2, #65	; 0x41
 8004a62:	5c9b      	ldrb	r3, [r3, r2]
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b60      	cmp	r3, #96	; 0x60
 8004a68:	d002      	beq.n	8004a70 <I2C_ITMasterCplt+0xd0>
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d007      	beq.n	8004a80 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	0011      	movs	r1, r2
 8004a78:	0018      	movs	r0, r3
 8004a7a:	f000 f9e1 	bl	8004e40 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a7e:	e058      	b.n	8004b32 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2241      	movs	r2, #65	; 0x41
 8004a84:	5c9b      	ldrb	r3, [r3, r2]
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b21      	cmp	r3, #33	; 0x21
 8004a8a:	d126      	bne.n	8004ada <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2241      	movs	r2, #65	; 0x41
 8004a90:	2120      	movs	r1, #32
 8004a92:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2242      	movs	r2, #66	; 0x42
 8004a9e:	5c9b      	ldrb	r3, [r3, r2]
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b40      	cmp	r3, #64	; 0x40
 8004aa4:	d10c      	bne.n	8004ac0 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2242      	movs	r2, #66	; 0x42
 8004aaa:	2100      	movs	r1, #0
 8004aac:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2240      	movs	r2, #64	; 0x40
 8004ab2:	2100      	movs	r1, #0
 8004ab4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	0018      	movs	r0, r3
 8004aba:	f7ff f885 	bl	8003bc8 <HAL_I2C_MemTxCpltCallback>
}
 8004abe:	e038      	b.n	8004b32 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2242      	movs	r2, #66	; 0x42
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2240      	movs	r2, #64	; 0x40
 8004acc:	2100      	movs	r1, #0
 8004ace:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	0018      	movs	r0, r3
 8004ad4:	f7fd fd7e 	bl	80025d4 <HAL_I2C_MasterTxCpltCallback>
}
 8004ad8:	e02b      	b.n	8004b32 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2241      	movs	r2, #65	; 0x41
 8004ade:	5c9b      	ldrb	r3, [r3, r2]
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b22      	cmp	r3, #34	; 0x22
 8004ae4:	d125      	bne.n	8004b32 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2241      	movs	r2, #65	; 0x41
 8004aea:	2120      	movs	r1, #32
 8004aec:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2242      	movs	r2, #66	; 0x42
 8004af8:	5c9b      	ldrb	r3, [r3, r2]
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b40      	cmp	r3, #64	; 0x40
 8004afe:	d10c      	bne.n	8004b1a <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2242      	movs	r2, #66	; 0x42
 8004b04:	2100      	movs	r1, #0
 8004b06:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2240      	movs	r2, #64	; 0x40
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	0018      	movs	r0, r3
 8004b14:	f7ff f860 	bl	8003bd8 <HAL_I2C_MemRxCpltCallback>
}
 8004b18:	e00b      	b.n	8004b32 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2242      	movs	r2, #66	; 0x42
 8004b1e:	2100      	movs	r1, #0
 8004b20:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2240      	movs	r2, #64	; 0x40
 8004b26:	2100      	movs	r1, #0
 8004b28:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f7ff f81b 	bl	8003b68 <HAL_I2C_MasterRxCpltCallback>
}
 8004b32:	46c0      	nop			; (mov r8, r8)
 8004b34:	46bd      	mov	sp, r7
 8004b36:	b006      	add	sp, #24
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	46c0      	nop			; (mov r8, r8)
 8004b3c:	fe00e800 	.word	0xfe00e800
 8004b40:	ffff0000 	.word	0xffff0000

08004b44 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b5a:	200f      	movs	r0, #15
 8004b5c:	183b      	adds	r3, r7, r0
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	2141      	movs	r1, #65	; 0x41
 8004b62:	5c52      	ldrb	r2, [r2, r1]
 8004b64:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2220      	movs	r2, #32
 8004b6c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b6e:	183b      	adds	r3, r7, r0
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	2b21      	cmp	r3, #33	; 0x21
 8004b74:	d003      	beq.n	8004b7e <I2C_ITSlaveCplt+0x3a>
 8004b76:	183b      	adds	r3, r7, r0
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	2b29      	cmp	r3, #41	; 0x29
 8004b7c:	d109      	bne.n	8004b92 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004b7e:	4a7d      	ldr	r2, [pc, #500]	; (8004d74 <I2C_ITSlaveCplt+0x230>)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	0011      	movs	r1, r2
 8004b84:	0018      	movs	r0, r3
 8004b86:	f000 fbf9 	bl	800537c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2221      	movs	r2, #33	; 0x21
 8004b8e:	631a      	str	r2, [r3, #48]	; 0x30
 8004b90:	e011      	b.n	8004bb6 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b92:	220f      	movs	r2, #15
 8004b94:	18bb      	adds	r3, r7, r2
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b22      	cmp	r3, #34	; 0x22
 8004b9a:	d003      	beq.n	8004ba4 <I2C_ITSlaveCplt+0x60>
 8004b9c:	18bb      	adds	r3, r7, r2
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8004ba2:	d108      	bne.n	8004bb6 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004ba4:	4a74      	ldr	r2, [pc, #464]	; (8004d78 <I2C_ITSlaveCplt+0x234>)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	0011      	movs	r1, r2
 8004baa:	0018      	movs	r0, r3
 8004bac:	f000 fbe6 	bl	800537c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2222      	movs	r2, #34	; 0x22
 8004bb4:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	685a      	ldr	r2, [r3, #4]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2180      	movs	r1, #128	; 0x80
 8004bc2:	0209      	lsls	r1, r1, #8
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	496a      	ldr	r1, [pc, #424]	; (8004d7c <I2C_ITSlaveCplt+0x238>)
 8004bd4:	400a      	ands	r2, r1
 8004bd6:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	0018      	movs	r0, r3
 8004bdc:	f000 fa5b 	bl	8005096 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	0b9b      	lsrs	r3, r3, #14
 8004be4:	001a      	movs	r2, r3
 8004be6:	2301      	movs	r3, #1
 8004be8:	4013      	ands	r3, r2
 8004bea:	d013      	beq.n	8004c14 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4962      	ldr	r1, [pc, #392]	; (8004d80 <I2C_ITSlaveCplt+0x23c>)
 8004bf8:	400a      	ands	r2, r1
 8004bfa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d020      	beq.n	8004c46 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c12:	e018      	b.n	8004c46 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	0bdb      	lsrs	r3, r3, #15
 8004c18:	001a      	movs	r2, r3
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	d012      	beq.n	8004c46 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4956      	ldr	r1, [pc, #344]	; (8004d84 <I2C_ITSlaveCplt+0x240>)
 8004c2c:	400a      	ands	r2, r1
 8004c2e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d006      	beq.n	8004c46 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	089b      	lsrs	r3, r3, #2
 8004c4a:	001a      	movs	r2, r3
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	4013      	ands	r3, r2
 8004c50:	d020      	beq.n	8004c94 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2204      	movs	r2, #4
 8004c56:	4393      	bics	r3, r2
 8004c58:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	b2d2      	uxtb	r2, r2
 8004c66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6c:	1c5a      	adds	r2, r3, #1
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00c      	beq.n	8004c94 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d005      	beq.n	8004caa <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ca2:	2204      	movs	r2, #4
 8004ca4:	431a      	orrs	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2242      	movs	r2, #66	; 0x42
 8004cae:	2100      	movs	r1, #0
 8004cb0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d013      	beq.n	8004ce8 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	0011      	movs	r1, r2
 8004cc8:	0018      	movs	r0, r3
 8004cca:	f000 f8b9 	bl	8004e40 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2241      	movs	r2, #65	; 0x41
 8004cd2:	5c9b      	ldrb	r3, [r3, r2]
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b28      	cmp	r3, #40	; 0x28
 8004cd8:	d147      	bne.n	8004d6a <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	0011      	movs	r1, r2
 8004ce0:	0018      	movs	r0, r3
 8004ce2:	f000 f853 	bl	8004d8c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ce6:	e040      	b.n	8004d6a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cec:	4a26      	ldr	r2, [pc, #152]	; (8004d88 <I2C_ITSlaveCplt+0x244>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d016      	beq.n	8004d20 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	0018      	movs	r0, r3
 8004cf6:	f7ff fded 	bl	80048d4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a22      	ldr	r2, [pc, #136]	; (8004d88 <I2C_ITSlaveCplt+0x244>)
 8004cfe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2241      	movs	r2, #65	; 0x41
 8004d04:	2120      	movs	r1, #32
 8004d06:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2240      	movs	r2, #64	; 0x40
 8004d12:	2100      	movs	r1, #0
 8004d14:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	0018      	movs	r0, r3
 8004d1a:	f7fe ff4d 	bl	8003bb8 <HAL_I2C_ListenCpltCallback>
}
 8004d1e:	e024      	b.n	8004d6a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2241      	movs	r2, #65	; 0x41
 8004d24:	5c9b      	ldrb	r3, [r3, r2]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b22      	cmp	r3, #34	; 0x22
 8004d2a:	d10f      	bne.n	8004d4c <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2241      	movs	r2, #65	; 0x41
 8004d30:	2120      	movs	r1, #32
 8004d32:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2240      	movs	r2, #64	; 0x40
 8004d3e:	2100      	movs	r1, #0
 8004d40:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	0018      	movs	r0, r3
 8004d46:	f7fe ff1f 	bl	8003b88 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d4a:	e00e      	b.n	8004d6a <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2241      	movs	r2, #65	; 0x41
 8004d50:	2120      	movs	r1, #32
 8004d52:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2240      	movs	r2, #64	; 0x40
 8004d5e:	2100      	movs	r1, #0
 8004d60:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	0018      	movs	r0, r3
 8004d66:	f7fe ff07 	bl	8003b78 <HAL_I2C_SlaveTxCpltCallback>
}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	b006      	add	sp, #24
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	46c0      	nop			; (mov r8, r8)
 8004d74:	00008001 	.word	0x00008001
 8004d78:	00008002 	.word	0x00008002
 8004d7c:	fe00e800 	.word	0xfe00e800
 8004d80:	ffffbfff 	.word	0xffffbfff
 8004d84:	ffff7fff 	.word	0xffff7fff
 8004d88:	ffff0000 	.word	0xffff0000

08004d8c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a27      	ldr	r2, [pc, #156]	; (8004e38 <I2C_ITListenCplt+0xac>)
 8004d9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2241      	movs	r2, #65	; 0x41
 8004da6:	2120      	movs	r1, #32
 8004da8:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2242      	movs	r2, #66	; 0x42
 8004dae:	2100      	movs	r1, #0
 8004db0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	089b      	lsrs	r3, r3, #2
 8004dbc:	001a      	movs	r2, r3
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	d022      	beq.n	8004e0a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d012      	beq.n	8004e0a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de8:	3b01      	subs	r3, #1
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	3b01      	subs	r3, #1
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e02:	2204      	movs	r2, #4
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e0a:	4a0c      	ldr	r2, [pc, #48]	; (8004e3c <I2C_ITListenCplt+0xb0>)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	0011      	movs	r1, r2
 8004e10:	0018      	movs	r0, r3
 8004e12:	f000 fab3 	bl	800537c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2210      	movs	r2, #16
 8004e1c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2240      	movs	r2, #64	; 0x40
 8004e22:	2100      	movs	r1, #0
 8004e24:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	0018      	movs	r0, r3
 8004e2a:	f7fe fec5 	bl	8003bb8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004e2e:	46c0      	nop			; (mov r8, r8)
 8004e30:	46bd      	mov	sp, r7
 8004e32:	b002      	add	sp, #8
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	46c0      	nop			; (mov r8, r8)
 8004e38:	ffff0000 	.word	0xffff0000
 8004e3c:	00008003 	.word	0x00008003

08004e40 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e4a:	200f      	movs	r0, #15
 8004e4c:	183b      	adds	r3, r7, r0
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	2141      	movs	r1, #65	; 0x41
 8004e52:	5c52      	ldrb	r2, [r2, r1]
 8004e54:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2242      	movs	r2, #66	; 0x42
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a72      	ldr	r2, [pc, #456]	; (800502c <I2C_ITError+0x1ec>)
 8004e62:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	431a      	orrs	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004e76:	183b      	adds	r3, r7, r0
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	2b28      	cmp	r3, #40	; 0x28
 8004e7c:	d007      	beq.n	8004e8e <I2C_ITError+0x4e>
 8004e7e:	183b      	adds	r3, r7, r0
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	2b29      	cmp	r3, #41	; 0x29
 8004e84:	d003      	beq.n	8004e8e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004e86:	183b      	adds	r3, r7, r0
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	2b2a      	cmp	r3, #42	; 0x2a
 8004e8c:	d10c      	bne.n	8004ea8 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2103      	movs	r1, #3
 8004e92:	0018      	movs	r0, r3
 8004e94:	f000 fa72 	bl	800537c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2241      	movs	r2, #65	; 0x41
 8004e9c:	2128      	movs	r1, #40	; 0x28
 8004e9e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a63      	ldr	r2, [pc, #396]	; (8005030 <I2C_ITError+0x1f0>)
 8004ea4:	635a      	str	r2, [r3, #52]	; 0x34
 8004ea6:	e032      	b.n	8004f0e <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004ea8:	4a62      	ldr	r2, [pc, #392]	; (8005034 <I2C_ITError+0x1f4>)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	0011      	movs	r1, r2
 8004eae:	0018      	movs	r0, r3
 8004eb0:	f000 fa64 	bl	800537c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	0018      	movs	r0, r3
 8004eb8:	f000 f8ed 	bl	8005096 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2241      	movs	r2, #65	; 0x41
 8004ec0:	5c9b      	ldrb	r3, [r3, r2]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	2b60      	cmp	r3, #96	; 0x60
 8004ec6:	d01f      	beq.n	8004f08 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2241      	movs	r2, #65	; 0x41
 8004ecc:	2120      	movs	r1, #32
 8004ece:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	4013      	ands	r3, r2
 8004eda:	2b20      	cmp	r3, #32
 8004edc:	d114      	bne.n	8004f08 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	2210      	movs	r2, #16
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	2b10      	cmp	r3, #16
 8004eea:	d109      	bne.n	8004f00 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2210      	movs	r2, #16
 8004ef2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ef8:	2204      	movs	r2, #4
 8004efa:	431a      	orrs	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2220      	movs	r2, #32
 8004f06:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f12:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d03b      	beq.n	8004f94 <I2C_ITError+0x154>
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	2b11      	cmp	r3, #17
 8004f20:	d002      	beq.n	8004f28 <I2C_ITError+0xe8>
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	2b21      	cmp	r3, #33	; 0x21
 8004f26:	d135      	bne.n	8004f94 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	2380      	movs	r3, #128	; 0x80
 8004f30:	01db      	lsls	r3, r3, #7
 8004f32:	401a      	ands	r2, r3
 8004f34:	2380      	movs	r3, #128	; 0x80
 8004f36:	01db      	lsls	r3, r3, #7
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d107      	bne.n	8004f4c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	493c      	ldr	r1, [pc, #240]	; (8005038 <I2C_ITError+0x1f8>)
 8004f48:	400a      	ands	r2, r1
 8004f4a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f50:	0018      	movs	r0, r3
 8004f52:	f7fe fa0e 	bl	8003372 <HAL_DMA_GetState>
 8004f56:	0003      	movs	r3, r0
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d016      	beq.n	8004f8a <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f60:	4a36      	ldr	r2, [pc, #216]	; (800503c <I2C_ITError+0x1fc>)
 8004f62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2240      	movs	r2, #64	; 0x40
 8004f68:	2100      	movs	r1, #0
 8004f6a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f70:	0018      	movs	r0, r3
 8004f72:	f7fe f917 	bl	80031a4 <HAL_DMA_Abort_IT>
 8004f76:	1e03      	subs	r3, r0, #0
 8004f78:	d051      	beq.n	800501e <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f84:	0018      	movs	r0, r3
 8004f86:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f88:	e049      	b.n	800501e <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	f000 f859 	bl	8005044 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f92:	e044      	b.n	800501e <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d03b      	beq.n	8005014 <I2C_ITError+0x1d4>
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	2b12      	cmp	r3, #18
 8004fa0:	d002      	beq.n	8004fa8 <I2C_ITError+0x168>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2b22      	cmp	r3, #34	; 0x22
 8004fa6:	d135      	bne.n	8005014 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	2380      	movs	r3, #128	; 0x80
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	401a      	ands	r2, r3
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	021b      	lsls	r3, r3, #8
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d107      	bne.n	8004fcc <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	491e      	ldr	r1, [pc, #120]	; (8005040 <I2C_ITError+0x200>)
 8004fc8:	400a      	ands	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	f7fe f9ce 	bl	8003372 <HAL_DMA_GetState>
 8004fd6:	0003      	movs	r3, r0
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d016      	beq.n	800500a <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fe0:	4a16      	ldr	r2, [pc, #88]	; (800503c <I2C_ITError+0x1fc>)
 8004fe2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2240      	movs	r2, #64	; 0x40
 8004fe8:	2100      	movs	r1, #0
 8004fea:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff0:	0018      	movs	r0, r3
 8004ff2:	f7fe f8d7 	bl	80031a4 <HAL_DMA_Abort_IT>
 8004ff6:	1e03      	subs	r3, r0, #0
 8004ff8:	d013      	beq.n	8005022 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005004:	0018      	movs	r0, r3
 8005006:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005008:	e00b      	b.n	8005022 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	0018      	movs	r0, r3
 800500e:	f000 f819 	bl	8005044 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005012:	e006      	b.n	8005022 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	0018      	movs	r0, r3
 8005018:	f000 f814 	bl	8005044 <I2C_TreatErrorCallback>
  }
}
 800501c:	e002      	b.n	8005024 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800501e:	46c0      	nop			; (mov r8, r8)
 8005020:	e000      	b.n	8005024 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005022:	46c0      	nop			; (mov r8, r8)
}
 8005024:	46c0      	nop			; (mov r8, r8)
 8005026:	46bd      	mov	sp, r7
 8005028:	b004      	add	sp, #16
 800502a:	bd80      	pop	{r7, pc}
 800502c:	ffff0000 	.word	0xffff0000
 8005030:	08003e7d 	.word	0x08003e7d
 8005034:	00008003 	.word	0x00008003
 8005038:	ffffbfff 	.word	0xffffbfff
 800503c:	080051af 	.word	0x080051af
 8005040:	ffff7fff 	.word	0xffff7fff

08005044 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2241      	movs	r2, #65	; 0x41
 8005050:	5c9b      	ldrb	r3, [r3, r2]
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b60      	cmp	r3, #96	; 0x60
 8005056:	d10f      	bne.n	8005078 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2241      	movs	r2, #65	; 0x41
 800505c:	2120      	movs	r1, #32
 800505e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2240      	movs	r2, #64	; 0x40
 800506a:	2100      	movs	r1, #0
 800506c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	0018      	movs	r0, r3
 8005072:	f7fe fdb9 	bl	8003be8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005076:	e00a      	b.n	800508e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2240      	movs	r2, #64	; 0x40
 8005082:	2100      	movs	r1, #0
 8005084:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	0018      	movs	r0, r3
 800508a:	f7fd fab1 	bl	80025f0 <HAL_I2C_ErrorCallback>
}
 800508e:	46c0      	nop			; (mov r8, r8)
 8005090:	46bd      	mov	sp, r7
 8005092:	b002      	add	sp, #8
 8005094:	bd80      	pop	{r7, pc}

08005096 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005096:	b580      	push	{r7, lr}
 8005098:	b082      	sub	sp, #8
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	699b      	ldr	r3, [r3, #24]
 80050a4:	2202      	movs	r2, #2
 80050a6:	4013      	ands	r3, r2
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d103      	bne.n	80050b4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2200      	movs	r2, #0
 80050b2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	2201      	movs	r2, #1
 80050bc:	4013      	ands	r3, r2
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d007      	beq.n	80050d2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	699a      	ldr	r2, [r3, #24]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2101      	movs	r1, #1
 80050ce:	430a      	orrs	r2, r1
 80050d0:	619a      	str	r2, [r3, #24]
  }
}
 80050d2:	46c0      	nop			; (mov r8, r8)
 80050d4:	46bd      	mov	sp, r7
 80050d6:	b002      	add	sp, #8
 80050d8:	bd80      	pop	{r7, pc}
	...

080050dc <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4920      	ldr	r1, [pc, #128]	; (8005178 <I2C_DMAMasterTransmitCplt+0x9c>)
 80050f6:	400a      	ands	r2, r1
 80050f8:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d105      	bne.n	8005110 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2120      	movs	r1, #32
 8005108:	0018      	movs	r0, r3
 800510a:	f000 f8a9 	bl	8005260 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800510e:	e02e      	b.n	800516e <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8005118:	189a      	adds	r2, r3, r2
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005122:	b29b      	uxth	r3, r3
 8005124:	2bff      	cmp	r3, #255	; 0xff
 8005126:	d903      	bls.n	8005130 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	22ff      	movs	r2, #255	; 0xff
 800512c:	851a      	strh	r2, [r3, #40]	; 0x28
 800512e:	e004      	b.n	800513a <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005142:	0019      	movs	r1, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	3328      	adds	r3, #40	; 0x28
 800514a:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005150:	f7fd ff8a 	bl	8003068 <HAL_DMA_Start_IT>
 8005154:	1e03      	subs	r3, r0, #0
 8005156:	d005      	beq.n	8005164 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2110      	movs	r1, #16
 800515c:	0018      	movs	r0, r3
 800515e:	f7ff fe6f 	bl	8004e40 <I2C_ITError>
}
 8005162:	e004      	b.n	800516e <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2140      	movs	r1, #64	; 0x40
 8005168:	0018      	movs	r0, r3
 800516a:	f000 f879 	bl	8005260 <I2C_Enable_IRQ>
}
 800516e:	46c0      	nop			; (mov r8, r8)
 8005170:	46bd      	mov	sp, r7
 8005172:	b004      	add	sp, #16
 8005174:	bd80      	pop	{r7, pc}
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	ffffbfff 	.word	0xffffbfff

0800517c <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	685a      	ldr	r2, [r3, #4]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2180      	movs	r1, #128	; 0x80
 8005196:	0209      	lsls	r1, r1, #8
 8005198:	430a      	orrs	r2, r1
 800519a:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2110      	movs	r1, #16
 80051a0:	0018      	movs	r0, r3
 80051a2:	f7ff fe4d 	bl	8004e40 <I2C_ITError>
}
 80051a6:	46c0      	nop			; (mov r8, r8)
 80051a8:	46bd      	mov	sp, r7
 80051aa:	b004      	add	sp, #16
 80051ac:	bd80      	pop	{r7, pc}

080051ae <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b084      	sub	sp, #16
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ba:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d003      	beq.n	80051cc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c8:	2200      	movs	r2, #0
 80051ca:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d003      	beq.n	80051dc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051d8:	2200      	movs	r2, #0
 80051da:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	0018      	movs	r0, r3
 80051e0:	f7ff ff30 	bl	8005044 <I2C_TreatErrorCallback>
}
 80051e4:	46c0      	nop			; (mov r8, r8)
 80051e6:	46bd      	mov	sp, r7
 80051e8:	b004      	add	sp, #16
 80051ea:	bd80      	pop	{r7, pc}

080051ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80051ec:	b590      	push	{r4, r7, lr}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	0008      	movs	r0, r1
 80051f6:	0011      	movs	r1, r2
 80051f8:	607b      	str	r3, [r7, #4]
 80051fa:	240a      	movs	r4, #10
 80051fc:	193b      	adds	r3, r7, r4
 80051fe:	1c02      	adds	r2, r0, #0
 8005200:	801a      	strh	r2, [r3, #0]
 8005202:	2009      	movs	r0, #9
 8005204:	183b      	adds	r3, r7, r0
 8005206:	1c0a      	adds	r2, r1, #0
 8005208:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800520a:	193b      	adds	r3, r7, r4
 800520c:	881b      	ldrh	r3, [r3, #0]
 800520e:	059b      	lsls	r3, r3, #22
 8005210:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005212:	183b      	adds	r3, r7, r0
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	0419      	lsls	r1, r3, #16
 8005218:	23ff      	movs	r3, #255	; 0xff
 800521a:	041b      	lsls	r3, r3, #16
 800521c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800521e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005226:	4313      	orrs	r3, r2
 8005228:	005b      	lsls	r3, r3, #1
 800522a:	085b      	lsrs	r3, r3, #1
 800522c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005236:	0d51      	lsrs	r1, r2, #21
 8005238:	2280      	movs	r2, #128	; 0x80
 800523a:	00d2      	lsls	r2, r2, #3
 800523c:	400a      	ands	r2, r1
 800523e:	4907      	ldr	r1, [pc, #28]	; (800525c <I2C_TransferConfig+0x70>)
 8005240:	430a      	orrs	r2, r1
 8005242:	43d2      	mvns	r2, r2
 8005244:	401a      	ands	r2, r3
 8005246:	0011      	movs	r1, r2
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	430a      	orrs	r2, r1
 8005250:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005252:	46c0      	nop			; (mov r8, r8)
 8005254:	46bd      	mov	sp, r7
 8005256:	b007      	add	sp, #28
 8005258:	bd90      	pop	{r4, r7, pc}
 800525a:	46c0      	nop			; (mov r8, r8)
 800525c:	03ff63ff 	.word	0x03ff63ff

08005260 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	000a      	movs	r2, r1
 800526a:	1cbb      	adds	r3, r7, #2
 800526c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800526e:	2300      	movs	r3, #0
 8005270:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005276:	4b3e      	ldr	r3, [pc, #248]	; (8005370 <I2C_Enable_IRQ+0x110>)
 8005278:	429a      	cmp	r2, r3
 800527a:	d035      	beq.n	80052e8 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005280:	4b3c      	ldr	r3, [pc, #240]	; (8005374 <I2C_Enable_IRQ+0x114>)
 8005282:	429a      	cmp	r2, r3
 8005284:	d030      	beq.n	80052e8 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800528a:	4b3b      	ldr	r3, [pc, #236]	; (8005378 <I2C_Enable_IRQ+0x118>)
 800528c:	429a      	cmp	r2, r3
 800528e:	d02b      	beq.n	80052e8 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005290:	1cbb      	adds	r3, r7, #2
 8005292:	2200      	movs	r2, #0
 8005294:	5e9b      	ldrsh	r3, [r3, r2]
 8005296:	2b00      	cmp	r3, #0
 8005298:	da03      	bge.n	80052a2 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	22b8      	movs	r2, #184	; 0xb8
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80052a2:	1cbb      	adds	r3, r7, #2
 80052a4:	881b      	ldrh	r3, [r3, #0]
 80052a6:	2201      	movs	r2, #1
 80052a8:	4013      	ands	r3, r2
 80052aa:	d003      	beq.n	80052b4 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	22f2      	movs	r2, #242	; 0xf2
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80052b4:	1cbb      	adds	r3, r7, #2
 80052b6:	881b      	ldrh	r3, [r3, #0]
 80052b8:	2202      	movs	r2, #2
 80052ba:	4013      	ands	r3, r2
 80052bc:	d003      	beq.n	80052c6 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	22f4      	movs	r2, #244	; 0xf4
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80052c6:	1cbb      	adds	r3, r7, #2
 80052c8:	881b      	ldrh	r3, [r3, #0]
 80052ca:	2b10      	cmp	r3, #16
 80052cc:	d103      	bne.n	80052d6 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2290      	movs	r2, #144	; 0x90
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80052d6:	1cbb      	adds	r3, r7, #2
 80052d8:	881b      	ldrh	r3, [r3, #0]
 80052da:	2b20      	cmp	r3, #32
 80052dc:	d13c      	bne.n	8005358 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2220      	movs	r2, #32
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80052e6:	e037      	b.n	8005358 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80052e8:	1cbb      	adds	r3, r7, #2
 80052ea:	2200      	movs	r2, #0
 80052ec:	5e9b      	ldrsh	r3, [r3, r2]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	da03      	bge.n	80052fa <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	22b8      	movs	r2, #184	; 0xb8
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80052fa:	1cbb      	adds	r3, r7, #2
 80052fc:	881b      	ldrh	r3, [r3, #0]
 80052fe:	2201      	movs	r2, #1
 8005300:	4013      	ands	r3, r2
 8005302:	d003      	beq.n	800530c <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	22f2      	movs	r2, #242	; 0xf2
 8005308:	4313      	orrs	r3, r2
 800530a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800530c:	1cbb      	adds	r3, r7, #2
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	2202      	movs	r2, #2
 8005312:	4013      	ands	r3, r2
 8005314:	d003      	beq.n	800531e <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	22f4      	movs	r2, #244	; 0xf4
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800531e:	1cbb      	adds	r3, r7, #2
 8005320:	881b      	ldrh	r3, [r3, #0]
 8005322:	2b10      	cmp	r3, #16
 8005324:	d103      	bne.n	800532e <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2290      	movs	r2, #144	; 0x90
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800532e:	1cbb      	adds	r3, r7, #2
 8005330:	881b      	ldrh	r3, [r3, #0]
 8005332:	2b20      	cmp	r3, #32
 8005334:	d103      	bne.n	800533e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2260      	movs	r2, #96	; 0x60
 800533a:	4313      	orrs	r3, r2
 800533c:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005342:	4b0d      	ldr	r3, [pc, #52]	; (8005378 <I2C_Enable_IRQ+0x118>)
 8005344:	429a      	cmp	r2, r3
 8005346:	d007      	beq.n	8005358 <I2C_Enable_IRQ+0xf8>
 8005348:	1cbb      	adds	r3, r7, #2
 800534a:	881b      	ldrh	r3, [r3, #0]
 800534c:	2b40      	cmp	r3, #64	; 0x40
 800534e:	d103      	bne.n	8005358 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2240      	movs	r2, #64	; 0x40
 8005354:	4313      	orrs	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6819      	ldr	r1, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	430a      	orrs	r2, r1
 8005366:	601a      	str	r2, [r3, #0]
}
 8005368:	46c0      	nop			; (mov r8, r8)
 800536a:	46bd      	mov	sp, r7
 800536c:	b004      	add	sp, #16
 800536e:	bd80      	pop	{r7, pc}
 8005370:	080040a5 	.word	0x080040a5
 8005374:	0800451d 	.word	0x0800451d
 8005378:	080042bd 	.word	0x080042bd

0800537c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	000a      	movs	r2, r1
 8005386:	1cbb      	adds	r3, r7, #2
 8005388:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800538a:	2300      	movs	r3, #0
 800538c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800538e:	1cbb      	adds	r3, r7, #2
 8005390:	881b      	ldrh	r3, [r3, #0]
 8005392:	2201      	movs	r2, #1
 8005394:	4013      	ands	r3, r2
 8005396:	d010      	beq.n	80053ba <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2242      	movs	r2, #66	; 0x42
 800539c:	4313      	orrs	r3, r2
 800539e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2241      	movs	r2, #65	; 0x41
 80053a4:	5c9b      	ldrb	r3, [r3, r2]
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	001a      	movs	r2, r3
 80053aa:	2328      	movs	r3, #40	; 0x28
 80053ac:	4013      	ands	r3, r2
 80053ae:	2b28      	cmp	r3, #40	; 0x28
 80053b0:	d003      	beq.n	80053ba <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	22b0      	movs	r2, #176	; 0xb0
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80053ba:	1cbb      	adds	r3, r7, #2
 80053bc:	881b      	ldrh	r3, [r3, #0]
 80053be:	2202      	movs	r2, #2
 80053c0:	4013      	ands	r3, r2
 80053c2:	d010      	beq.n	80053e6 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2244      	movs	r2, #68	; 0x44
 80053c8:	4313      	orrs	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2241      	movs	r2, #65	; 0x41
 80053d0:	5c9b      	ldrb	r3, [r3, r2]
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	001a      	movs	r2, r3
 80053d6:	2328      	movs	r3, #40	; 0x28
 80053d8:	4013      	ands	r3, r2
 80053da:	2b28      	cmp	r3, #40	; 0x28
 80053dc:	d003      	beq.n	80053e6 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	22b0      	movs	r2, #176	; 0xb0
 80053e2:	4313      	orrs	r3, r2
 80053e4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80053e6:	1cbb      	adds	r3, r7, #2
 80053e8:	2200      	movs	r2, #0
 80053ea:	5e9b      	ldrsh	r3, [r3, r2]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	da03      	bge.n	80053f8 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	22b8      	movs	r2, #184	; 0xb8
 80053f4:	4313      	orrs	r3, r2
 80053f6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80053f8:	1cbb      	adds	r3, r7, #2
 80053fa:	881b      	ldrh	r3, [r3, #0]
 80053fc:	2b10      	cmp	r3, #16
 80053fe:	d103      	bne.n	8005408 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2290      	movs	r2, #144	; 0x90
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005408:	1cbb      	adds	r3, r7, #2
 800540a:	881b      	ldrh	r3, [r3, #0]
 800540c:	2b20      	cmp	r3, #32
 800540e:	d103      	bne.n	8005418 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2220      	movs	r2, #32
 8005414:	4313      	orrs	r3, r2
 8005416:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005418:	1cbb      	adds	r3, r7, #2
 800541a:	881b      	ldrh	r3, [r3, #0]
 800541c:	2b40      	cmp	r3, #64	; 0x40
 800541e:	d103      	bne.n	8005428 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2240      	movs	r2, #64	; 0x40
 8005424:	4313      	orrs	r3, r2
 8005426:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	43d9      	mvns	r1, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	400a      	ands	r2, r1
 8005438:	601a      	str	r2, [r3, #0]
}
 800543a:	46c0      	nop			; (mov r8, r8)
 800543c:	46bd      	mov	sp, r7
 800543e:	b004      	add	sp, #16
 8005440:	bd80      	pop	{r7, pc}
	...

08005444 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b082      	sub	sp, #8
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
 800544c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2241      	movs	r2, #65	; 0x41
 8005452:	5c9b      	ldrb	r3, [r3, r2]
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b20      	cmp	r3, #32
 8005458:	d138      	bne.n	80054cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2240      	movs	r2, #64	; 0x40
 800545e:	5c9b      	ldrb	r3, [r3, r2]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d101      	bne.n	8005468 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005464:	2302      	movs	r3, #2
 8005466:	e032      	b.n	80054ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2240      	movs	r2, #64	; 0x40
 800546c:	2101      	movs	r1, #1
 800546e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2241      	movs	r2, #65	; 0x41
 8005474:	2124      	movs	r1, #36	; 0x24
 8005476:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2101      	movs	r1, #1
 8005484:	438a      	bics	r2, r1
 8005486:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4911      	ldr	r1, [pc, #68]	; (80054d8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005494:	400a      	ands	r2, r1
 8005496:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6819      	ldr	r1, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	683a      	ldr	r2, [r7, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2101      	movs	r1, #1
 80054b4:	430a      	orrs	r2, r1
 80054b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2241      	movs	r2, #65	; 0x41
 80054bc:	2120      	movs	r1, #32
 80054be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2240      	movs	r2, #64	; 0x40
 80054c4:	2100      	movs	r1, #0
 80054c6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80054c8:	2300      	movs	r3, #0
 80054ca:	e000      	b.n	80054ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80054cc:	2302      	movs	r3, #2
  }
}
 80054ce:	0018      	movs	r0, r3
 80054d0:	46bd      	mov	sp, r7
 80054d2:	b002      	add	sp, #8
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	46c0      	nop			; (mov r8, r8)
 80054d8:	ffffefff 	.word	0xffffefff

080054dc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2241      	movs	r2, #65	; 0x41
 80054ea:	5c9b      	ldrb	r3, [r3, r2]
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b20      	cmp	r3, #32
 80054f0:	d139      	bne.n	8005566 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2240      	movs	r2, #64	; 0x40
 80054f6:	5c9b      	ldrb	r3, [r3, r2]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d101      	bne.n	8005500 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80054fc:	2302      	movs	r3, #2
 80054fe:	e033      	b.n	8005568 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2240      	movs	r2, #64	; 0x40
 8005504:	2101      	movs	r1, #1
 8005506:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2241      	movs	r2, #65	; 0x41
 800550c:	2124      	movs	r1, #36	; 0x24
 800550e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2101      	movs	r1, #1
 800551c:	438a      	bics	r2, r1
 800551e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	4a11      	ldr	r2, [pc, #68]	; (8005570 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800552c:	4013      	ands	r3, r2
 800552e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	021b      	lsls	r3, r3, #8
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2101      	movs	r1, #1
 800554e:	430a      	orrs	r2, r1
 8005550:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2241      	movs	r2, #65	; 0x41
 8005556:	2120      	movs	r1, #32
 8005558:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2240      	movs	r2, #64	; 0x40
 800555e:	2100      	movs	r1, #0
 8005560:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	e000      	b.n	8005568 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005566:	2302      	movs	r3, #2
  }
}
 8005568:	0018      	movs	r0, r3
 800556a:	46bd      	mov	sp, r7
 800556c:	b004      	add	sp, #16
 800556e:	bd80      	pop	{r7, pc}
 8005570:	fffff0ff 	.word	0xfffff0ff

08005574 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b088      	sub	sp, #32
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e301      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2201      	movs	r2, #1
 800558c:	4013      	ands	r3, r2
 800558e:	d100      	bne.n	8005592 <HAL_RCC_OscConfig+0x1e>
 8005590:	e08d      	b.n	80056ae <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005592:	4bc3      	ldr	r3, [pc, #780]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	220c      	movs	r2, #12
 8005598:	4013      	ands	r3, r2
 800559a:	2b04      	cmp	r3, #4
 800559c:	d00e      	beq.n	80055bc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800559e:	4bc0      	ldr	r3, [pc, #768]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	220c      	movs	r2, #12
 80055a4:	4013      	ands	r3, r2
 80055a6:	2b08      	cmp	r3, #8
 80055a8:	d116      	bne.n	80055d8 <HAL_RCC_OscConfig+0x64>
 80055aa:	4bbd      	ldr	r3, [pc, #756]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	2380      	movs	r3, #128	; 0x80
 80055b0:	025b      	lsls	r3, r3, #9
 80055b2:	401a      	ands	r2, r3
 80055b4:	2380      	movs	r3, #128	; 0x80
 80055b6:	025b      	lsls	r3, r3, #9
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d10d      	bne.n	80055d8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055bc:	4bb8      	ldr	r3, [pc, #736]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	2380      	movs	r3, #128	; 0x80
 80055c2:	029b      	lsls	r3, r3, #10
 80055c4:	4013      	ands	r3, r2
 80055c6:	d100      	bne.n	80055ca <HAL_RCC_OscConfig+0x56>
 80055c8:	e070      	b.n	80056ac <HAL_RCC_OscConfig+0x138>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d000      	beq.n	80055d4 <HAL_RCC_OscConfig+0x60>
 80055d2:	e06b      	b.n	80056ac <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e2d8      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d107      	bne.n	80055f0 <HAL_RCC_OscConfig+0x7c>
 80055e0:	4baf      	ldr	r3, [pc, #700]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	4bae      	ldr	r3, [pc, #696]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80055e6:	2180      	movs	r1, #128	; 0x80
 80055e8:	0249      	lsls	r1, r1, #9
 80055ea:	430a      	orrs	r2, r1
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	e02f      	b.n	8005650 <HAL_RCC_OscConfig+0xdc>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10c      	bne.n	8005612 <HAL_RCC_OscConfig+0x9e>
 80055f8:	4ba9      	ldr	r3, [pc, #676]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	4ba8      	ldr	r3, [pc, #672]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80055fe:	49a9      	ldr	r1, [pc, #676]	; (80058a4 <HAL_RCC_OscConfig+0x330>)
 8005600:	400a      	ands	r2, r1
 8005602:	601a      	str	r2, [r3, #0]
 8005604:	4ba6      	ldr	r3, [pc, #664]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	4ba5      	ldr	r3, [pc, #660]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800560a:	49a7      	ldr	r1, [pc, #668]	; (80058a8 <HAL_RCC_OscConfig+0x334>)
 800560c:	400a      	ands	r2, r1
 800560e:	601a      	str	r2, [r3, #0]
 8005610:	e01e      	b.n	8005650 <HAL_RCC_OscConfig+0xdc>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b05      	cmp	r3, #5
 8005618:	d10e      	bne.n	8005638 <HAL_RCC_OscConfig+0xc4>
 800561a:	4ba1      	ldr	r3, [pc, #644]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	4ba0      	ldr	r3, [pc, #640]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005620:	2180      	movs	r1, #128	; 0x80
 8005622:	02c9      	lsls	r1, r1, #11
 8005624:	430a      	orrs	r2, r1
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	4b9d      	ldr	r3, [pc, #628]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	4b9c      	ldr	r3, [pc, #624]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800562e:	2180      	movs	r1, #128	; 0x80
 8005630:	0249      	lsls	r1, r1, #9
 8005632:	430a      	orrs	r2, r1
 8005634:	601a      	str	r2, [r3, #0]
 8005636:	e00b      	b.n	8005650 <HAL_RCC_OscConfig+0xdc>
 8005638:	4b99      	ldr	r3, [pc, #612]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	4b98      	ldr	r3, [pc, #608]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800563e:	4999      	ldr	r1, [pc, #612]	; (80058a4 <HAL_RCC_OscConfig+0x330>)
 8005640:	400a      	ands	r2, r1
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	4b96      	ldr	r3, [pc, #600]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	4b95      	ldr	r3, [pc, #596]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800564a:	4997      	ldr	r1, [pc, #604]	; (80058a8 <HAL_RCC_OscConfig+0x334>)
 800564c:	400a      	ands	r2, r1
 800564e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d014      	beq.n	8005682 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005658:	f7fd fbb2 	bl	8002dc0 <HAL_GetTick>
 800565c:	0003      	movs	r3, r0
 800565e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005660:	e008      	b.n	8005674 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005662:	f7fd fbad 	bl	8002dc0 <HAL_GetTick>
 8005666:	0002      	movs	r2, r0
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	2b64      	cmp	r3, #100	; 0x64
 800566e:	d901      	bls.n	8005674 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e28a      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005674:	4b8a      	ldr	r3, [pc, #552]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	2380      	movs	r3, #128	; 0x80
 800567a:	029b      	lsls	r3, r3, #10
 800567c:	4013      	ands	r3, r2
 800567e:	d0f0      	beq.n	8005662 <HAL_RCC_OscConfig+0xee>
 8005680:	e015      	b.n	80056ae <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005682:	f7fd fb9d 	bl	8002dc0 <HAL_GetTick>
 8005686:	0003      	movs	r3, r0
 8005688:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800568a:	e008      	b.n	800569e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800568c:	f7fd fb98 	bl	8002dc0 <HAL_GetTick>
 8005690:	0002      	movs	r2, r0
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	2b64      	cmp	r3, #100	; 0x64
 8005698:	d901      	bls.n	800569e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e275      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800569e:	4b80      	ldr	r3, [pc, #512]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	2380      	movs	r3, #128	; 0x80
 80056a4:	029b      	lsls	r3, r3, #10
 80056a6:	4013      	ands	r3, r2
 80056a8:	d1f0      	bne.n	800568c <HAL_RCC_OscConfig+0x118>
 80056aa:	e000      	b.n	80056ae <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056ac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2202      	movs	r2, #2
 80056b4:	4013      	ands	r3, r2
 80056b6:	d100      	bne.n	80056ba <HAL_RCC_OscConfig+0x146>
 80056b8:	e069      	b.n	800578e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80056ba:	4b79      	ldr	r3, [pc, #484]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	220c      	movs	r2, #12
 80056c0:	4013      	ands	r3, r2
 80056c2:	d00b      	beq.n	80056dc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80056c4:	4b76      	ldr	r3, [pc, #472]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	220c      	movs	r2, #12
 80056ca:	4013      	ands	r3, r2
 80056cc:	2b08      	cmp	r3, #8
 80056ce:	d11c      	bne.n	800570a <HAL_RCC_OscConfig+0x196>
 80056d0:	4b73      	ldr	r3, [pc, #460]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	2380      	movs	r3, #128	; 0x80
 80056d6:	025b      	lsls	r3, r3, #9
 80056d8:	4013      	ands	r3, r2
 80056da:	d116      	bne.n	800570a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056dc:	4b70      	ldr	r3, [pc, #448]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2202      	movs	r2, #2
 80056e2:	4013      	ands	r3, r2
 80056e4:	d005      	beq.n	80056f2 <HAL_RCC_OscConfig+0x17e>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d001      	beq.n	80056f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e24b      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056f2:	4b6b      	ldr	r3, [pc, #428]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	22f8      	movs	r2, #248	; 0xf8
 80056f8:	4393      	bics	r3, r2
 80056fa:	0019      	movs	r1, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	00da      	lsls	r2, r3, #3
 8005702:	4b67      	ldr	r3, [pc, #412]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005704:	430a      	orrs	r2, r1
 8005706:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005708:	e041      	b.n	800578e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d024      	beq.n	800575c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005712:	4b63      	ldr	r3, [pc, #396]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	4b62      	ldr	r3, [pc, #392]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005718:	2101      	movs	r1, #1
 800571a:	430a      	orrs	r2, r1
 800571c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800571e:	f7fd fb4f 	bl	8002dc0 <HAL_GetTick>
 8005722:	0003      	movs	r3, r0
 8005724:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005728:	f7fd fb4a 	bl	8002dc0 <HAL_GetTick>
 800572c:	0002      	movs	r2, r0
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e227      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800573a:	4b59      	ldr	r3, [pc, #356]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2202      	movs	r2, #2
 8005740:	4013      	ands	r3, r2
 8005742:	d0f1      	beq.n	8005728 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005744:	4b56      	ldr	r3, [pc, #344]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	22f8      	movs	r2, #248	; 0xf8
 800574a:	4393      	bics	r3, r2
 800574c:	0019      	movs	r1, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	00da      	lsls	r2, r3, #3
 8005754:	4b52      	ldr	r3, [pc, #328]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005756:	430a      	orrs	r2, r1
 8005758:	601a      	str	r2, [r3, #0]
 800575a:	e018      	b.n	800578e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800575c:	4b50      	ldr	r3, [pc, #320]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	4b4f      	ldr	r3, [pc, #316]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005762:	2101      	movs	r1, #1
 8005764:	438a      	bics	r2, r1
 8005766:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005768:	f7fd fb2a 	bl	8002dc0 <HAL_GetTick>
 800576c:	0003      	movs	r3, r0
 800576e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005770:	e008      	b.n	8005784 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005772:	f7fd fb25 	bl	8002dc0 <HAL_GetTick>
 8005776:	0002      	movs	r2, r0
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d901      	bls.n	8005784 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e202      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005784:	4b46      	ldr	r3, [pc, #280]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2202      	movs	r2, #2
 800578a:	4013      	ands	r3, r2
 800578c:	d1f1      	bne.n	8005772 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2208      	movs	r2, #8
 8005794:	4013      	ands	r3, r2
 8005796:	d036      	beq.n	8005806 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	69db      	ldr	r3, [r3, #28]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d019      	beq.n	80057d4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057a0:	4b3f      	ldr	r3, [pc, #252]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80057a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057a4:	4b3e      	ldr	r3, [pc, #248]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80057a6:	2101      	movs	r1, #1
 80057a8:	430a      	orrs	r2, r1
 80057aa:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057ac:	f7fd fb08 	bl	8002dc0 <HAL_GetTick>
 80057b0:	0003      	movs	r3, r0
 80057b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057b4:	e008      	b.n	80057c8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057b6:	f7fd fb03 	bl	8002dc0 <HAL_GetTick>
 80057ba:	0002      	movs	r2, r0
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d901      	bls.n	80057c8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e1e0      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057c8:	4b35      	ldr	r3, [pc, #212]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	2202      	movs	r2, #2
 80057ce:	4013      	ands	r3, r2
 80057d0:	d0f1      	beq.n	80057b6 <HAL_RCC_OscConfig+0x242>
 80057d2:	e018      	b.n	8005806 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057d4:	4b32      	ldr	r3, [pc, #200]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80057d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057d8:	4b31      	ldr	r3, [pc, #196]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80057da:	2101      	movs	r1, #1
 80057dc:	438a      	bics	r2, r1
 80057de:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057e0:	f7fd faee 	bl	8002dc0 <HAL_GetTick>
 80057e4:	0003      	movs	r3, r0
 80057e6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057e8:	e008      	b.n	80057fc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057ea:	f7fd fae9 	bl	8002dc0 <HAL_GetTick>
 80057ee:	0002      	movs	r2, r0
 80057f0:	69bb      	ldr	r3, [r7, #24]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d901      	bls.n	80057fc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e1c6      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057fc:	4b28      	ldr	r3, [pc, #160]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	2202      	movs	r2, #2
 8005802:	4013      	ands	r3, r2
 8005804:	d1f1      	bne.n	80057ea <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2204      	movs	r2, #4
 800580c:	4013      	ands	r3, r2
 800580e:	d100      	bne.n	8005812 <HAL_RCC_OscConfig+0x29e>
 8005810:	e0b4      	b.n	800597c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005812:	201f      	movs	r0, #31
 8005814:	183b      	adds	r3, r7, r0
 8005816:	2200      	movs	r2, #0
 8005818:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800581a:	4b21      	ldr	r3, [pc, #132]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800581c:	69da      	ldr	r2, [r3, #28]
 800581e:	2380      	movs	r3, #128	; 0x80
 8005820:	055b      	lsls	r3, r3, #21
 8005822:	4013      	ands	r3, r2
 8005824:	d110      	bne.n	8005848 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005826:	4b1e      	ldr	r3, [pc, #120]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005828:	69da      	ldr	r2, [r3, #28]
 800582a:	4b1d      	ldr	r3, [pc, #116]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 800582c:	2180      	movs	r1, #128	; 0x80
 800582e:	0549      	lsls	r1, r1, #21
 8005830:	430a      	orrs	r2, r1
 8005832:	61da      	str	r2, [r3, #28]
 8005834:	4b1a      	ldr	r3, [pc, #104]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005836:	69da      	ldr	r2, [r3, #28]
 8005838:	2380      	movs	r3, #128	; 0x80
 800583a:	055b      	lsls	r3, r3, #21
 800583c:	4013      	ands	r3, r2
 800583e:	60fb      	str	r3, [r7, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005842:	183b      	adds	r3, r7, r0
 8005844:	2201      	movs	r2, #1
 8005846:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005848:	4b18      	ldr	r3, [pc, #96]	; (80058ac <HAL_RCC_OscConfig+0x338>)
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	2380      	movs	r3, #128	; 0x80
 800584e:	005b      	lsls	r3, r3, #1
 8005850:	4013      	ands	r3, r2
 8005852:	d11a      	bne.n	800588a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005854:	4b15      	ldr	r3, [pc, #84]	; (80058ac <HAL_RCC_OscConfig+0x338>)
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	4b14      	ldr	r3, [pc, #80]	; (80058ac <HAL_RCC_OscConfig+0x338>)
 800585a:	2180      	movs	r1, #128	; 0x80
 800585c:	0049      	lsls	r1, r1, #1
 800585e:	430a      	orrs	r2, r1
 8005860:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005862:	f7fd faad 	bl	8002dc0 <HAL_GetTick>
 8005866:	0003      	movs	r3, r0
 8005868:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800586a:	e008      	b.n	800587e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800586c:	f7fd faa8 	bl	8002dc0 <HAL_GetTick>
 8005870:	0002      	movs	r2, r0
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	2b64      	cmp	r3, #100	; 0x64
 8005878:	d901      	bls.n	800587e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e185      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800587e:	4b0b      	ldr	r3, [pc, #44]	; (80058ac <HAL_RCC_OscConfig+0x338>)
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	2380      	movs	r3, #128	; 0x80
 8005884:	005b      	lsls	r3, r3, #1
 8005886:	4013      	ands	r3, r2
 8005888:	d0f0      	beq.n	800586c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	2b01      	cmp	r3, #1
 8005890:	d10e      	bne.n	80058b0 <HAL_RCC_OscConfig+0x33c>
 8005892:	4b03      	ldr	r3, [pc, #12]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005894:	6a1a      	ldr	r2, [r3, #32]
 8005896:	4b02      	ldr	r3, [pc, #8]	; (80058a0 <HAL_RCC_OscConfig+0x32c>)
 8005898:	2101      	movs	r1, #1
 800589a:	430a      	orrs	r2, r1
 800589c:	621a      	str	r2, [r3, #32]
 800589e:	e035      	b.n	800590c <HAL_RCC_OscConfig+0x398>
 80058a0:	40021000 	.word	0x40021000
 80058a4:	fffeffff 	.word	0xfffeffff
 80058a8:	fffbffff 	.word	0xfffbffff
 80058ac:	40007000 	.word	0x40007000
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10c      	bne.n	80058d2 <HAL_RCC_OscConfig+0x35e>
 80058b8:	4bb6      	ldr	r3, [pc, #728]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058ba:	6a1a      	ldr	r2, [r3, #32]
 80058bc:	4bb5      	ldr	r3, [pc, #724]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058be:	2101      	movs	r1, #1
 80058c0:	438a      	bics	r2, r1
 80058c2:	621a      	str	r2, [r3, #32]
 80058c4:	4bb3      	ldr	r3, [pc, #716]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058c6:	6a1a      	ldr	r2, [r3, #32]
 80058c8:	4bb2      	ldr	r3, [pc, #712]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058ca:	2104      	movs	r1, #4
 80058cc:	438a      	bics	r2, r1
 80058ce:	621a      	str	r2, [r3, #32]
 80058d0:	e01c      	b.n	800590c <HAL_RCC_OscConfig+0x398>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	2b05      	cmp	r3, #5
 80058d8:	d10c      	bne.n	80058f4 <HAL_RCC_OscConfig+0x380>
 80058da:	4bae      	ldr	r3, [pc, #696]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058dc:	6a1a      	ldr	r2, [r3, #32]
 80058de:	4bad      	ldr	r3, [pc, #692]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058e0:	2104      	movs	r1, #4
 80058e2:	430a      	orrs	r2, r1
 80058e4:	621a      	str	r2, [r3, #32]
 80058e6:	4bab      	ldr	r3, [pc, #684]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058e8:	6a1a      	ldr	r2, [r3, #32]
 80058ea:	4baa      	ldr	r3, [pc, #680]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058ec:	2101      	movs	r1, #1
 80058ee:	430a      	orrs	r2, r1
 80058f0:	621a      	str	r2, [r3, #32]
 80058f2:	e00b      	b.n	800590c <HAL_RCC_OscConfig+0x398>
 80058f4:	4ba7      	ldr	r3, [pc, #668]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058f6:	6a1a      	ldr	r2, [r3, #32]
 80058f8:	4ba6      	ldr	r3, [pc, #664]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80058fa:	2101      	movs	r1, #1
 80058fc:	438a      	bics	r2, r1
 80058fe:	621a      	str	r2, [r3, #32]
 8005900:	4ba4      	ldr	r3, [pc, #656]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005902:	6a1a      	ldr	r2, [r3, #32]
 8005904:	4ba3      	ldr	r3, [pc, #652]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005906:	2104      	movs	r1, #4
 8005908:	438a      	bics	r2, r1
 800590a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d014      	beq.n	800593e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005914:	f7fd fa54 	bl	8002dc0 <HAL_GetTick>
 8005918:	0003      	movs	r3, r0
 800591a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800591c:	e009      	b.n	8005932 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800591e:	f7fd fa4f 	bl	8002dc0 <HAL_GetTick>
 8005922:	0002      	movs	r2, r0
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	4a9b      	ldr	r2, [pc, #620]	; (8005b98 <HAL_RCC_OscConfig+0x624>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e12b      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005932:	4b98      	ldr	r3, [pc, #608]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	2202      	movs	r2, #2
 8005938:	4013      	ands	r3, r2
 800593a:	d0f0      	beq.n	800591e <HAL_RCC_OscConfig+0x3aa>
 800593c:	e013      	b.n	8005966 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800593e:	f7fd fa3f 	bl	8002dc0 <HAL_GetTick>
 8005942:	0003      	movs	r3, r0
 8005944:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005946:	e009      	b.n	800595c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005948:	f7fd fa3a 	bl	8002dc0 <HAL_GetTick>
 800594c:	0002      	movs	r2, r0
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	4a91      	ldr	r2, [pc, #580]	; (8005b98 <HAL_RCC_OscConfig+0x624>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e116      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800595c:	4b8d      	ldr	r3, [pc, #564]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	2202      	movs	r2, #2
 8005962:	4013      	ands	r3, r2
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005966:	231f      	movs	r3, #31
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d105      	bne.n	800597c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005970:	4b88      	ldr	r3, [pc, #544]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005972:	69da      	ldr	r2, [r3, #28]
 8005974:	4b87      	ldr	r3, [pc, #540]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005976:	4989      	ldr	r1, [pc, #548]	; (8005b9c <HAL_RCC_OscConfig+0x628>)
 8005978:	400a      	ands	r2, r1
 800597a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2210      	movs	r2, #16
 8005982:	4013      	ands	r3, r2
 8005984:	d063      	beq.n	8005a4e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d12a      	bne.n	80059e4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800598e:	4b81      	ldr	r3, [pc, #516]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005990:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005992:	4b80      	ldr	r3, [pc, #512]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005994:	2104      	movs	r1, #4
 8005996:	430a      	orrs	r2, r1
 8005998:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800599a:	4b7e      	ldr	r3, [pc, #504]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 800599c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800599e:	4b7d      	ldr	r3, [pc, #500]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80059a0:	2101      	movs	r1, #1
 80059a2:	430a      	orrs	r2, r1
 80059a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059a6:	f7fd fa0b 	bl	8002dc0 <HAL_GetTick>
 80059aa:	0003      	movs	r3, r0
 80059ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80059b0:	f7fd fa06 	bl	8002dc0 <HAL_GetTick>
 80059b4:	0002      	movs	r2, r0
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e0e3      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80059c2:	4b74      	ldr	r3, [pc, #464]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80059c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059c6:	2202      	movs	r2, #2
 80059c8:	4013      	ands	r3, r2
 80059ca:	d0f1      	beq.n	80059b0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80059cc:	4b71      	ldr	r3, [pc, #452]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80059ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d0:	22f8      	movs	r2, #248	; 0xf8
 80059d2:	4393      	bics	r3, r2
 80059d4:	0019      	movs	r1, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	00da      	lsls	r2, r3, #3
 80059dc:	4b6d      	ldr	r3, [pc, #436]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80059de:	430a      	orrs	r2, r1
 80059e0:	635a      	str	r2, [r3, #52]	; 0x34
 80059e2:	e034      	b.n	8005a4e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	695b      	ldr	r3, [r3, #20]
 80059e8:	3305      	adds	r3, #5
 80059ea:	d111      	bne.n	8005a10 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80059ec:	4b69      	ldr	r3, [pc, #420]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80059ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059f0:	4b68      	ldr	r3, [pc, #416]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80059f2:	2104      	movs	r1, #4
 80059f4:	438a      	bics	r2, r1
 80059f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80059f8:	4b66      	ldr	r3, [pc, #408]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 80059fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fc:	22f8      	movs	r2, #248	; 0xf8
 80059fe:	4393      	bics	r3, r2
 8005a00:	0019      	movs	r1, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	00da      	lsls	r2, r3, #3
 8005a08:	4b62      	ldr	r3, [pc, #392]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	635a      	str	r2, [r3, #52]	; 0x34
 8005a0e:	e01e      	b.n	8005a4e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005a10:	4b60      	ldr	r3, [pc, #384]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a14:	4b5f      	ldr	r3, [pc, #380]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a16:	2104      	movs	r1, #4
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005a1c:	4b5d      	ldr	r3, [pc, #372]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a20:	4b5c      	ldr	r3, [pc, #368]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a22:	2101      	movs	r1, #1
 8005a24:	438a      	bics	r2, r1
 8005a26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a28:	f7fd f9ca 	bl	8002dc0 <HAL_GetTick>
 8005a2c:	0003      	movs	r3, r0
 8005a2e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005a32:	f7fd f9c5 	bl	8002dc0 <HAL_GetTick>
 8005a36:	0002      	movs	r2, r0
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e0a2      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005a44:	4b53      	ldr	r3, [pc, #332]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a48:	2202      	movs	r2, #2
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	d1f1      	bne.n	8005a32 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d100      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4e4>
 8005a56:	e097      	b.n	8005b88 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a58:	4b4e      	ldr	r3, [pc, #312]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	220c      	movs	r2, #12
 8005a5e:	4013      	ands	r3, r2
 8005a60:	2b08      	cmp	r3, #8
 8005a62:	d100      	bne.n	8005a66 <HAL_RCC_OscConfig+0x4f2>
 8005a64:	e06b      	b.n	8005b3e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d14c      	bne.n	8005b08 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a6e:	4b49      	ldr	r3, [pc, #292]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	4b48      	ldr	r3, [pc, #288]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a74:	494a      	ldr	r1, [pc, #296]	; (8005ba0 <HAL_RCC_OscConfig+0x62c>)
 8005a76:	400a      	ands	r2, r1
 8005a78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a7a:	f7fd f9a1 	bl	8002dc0 <HAL_GetTick>
 8005a7e:	0003      	movs	r3, r0
 8005a80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a84:	f7fd f99c 	bl	8002dc0 <HAL_GetTick>
 8005a88:	0002      	movs	r2, r0
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e079      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a96:	4b3f      	ldr	r3, [pc, #252]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	2380      	movs	r3, #128	; 0x80
 8005a9c:	049b      	lsls	r3, r3, #18
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	d1f0      	bne.n	8005a84 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005aa2:	4b3c      	ldr	r3, [pc, #240]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa6:	220f      	movs	r2, #15
 8005aa8:	4393      	bics	r3, r2
 8005aaa:	0019      	movs	r1, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ab0:	4b38      	ldr	r3, [pc, #224]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ab6:	4b37      	ldr	r3, [pc, #220]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	4a3a      	ldr	r2, [pc, #232]	; (8005ba4 <HAL_RCC_OscConfig+0x630>)
 8005abc:	4013      	ands	r3, r2
 8005abe:	0019      	movs	r1, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac8:	431a      	orrs	r2, r3
 8005aca:	4b32      	ldr	r3, [pc, #200]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005acc:	430a      	orrs	r2, r1
 8005ace:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ad0:	4b30      	ldr	r3, [pc, #192]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	4b2f      	ldr	r3, [pc, #188]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005ad6:	2180      	movs	r1, #128	; 0x80
 8005ad8:	0449      	lsls	r1, r1, #17
 8005ada:	430a      	orrs	r2, r1
 8005adc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ade:	f7fd f96f 	bl	8002dc0 <HAL_GetTick>
 8005ae2:	0003      	movs	r3, r0
 8005ae4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ae8:	f7fd f96a 	bl	8002dc0 <HAL_GetTick>
 8005aec:	0002      	movs	r2, r0
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e047      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005afa:	4b26      	ldr	r3, [pc, #152]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	2380      	movs	r3, #128	; 0x80
 8005b00:	049b      	lsls	r3, r3, #18
 8005b02:	4013      	ands	r3, r2
 8005b04:	d0f0      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x574>
 8005b06:	e03f      	b.n	8005b88 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b08:	4b22      	ldr	r3, [pc, #136]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	4b21      	ldr	r3, [pc, #132]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005b0e:	4924      	ldr	r1, [pc, #144]	; (8005ba0 <HAL_RCC_OscConfig+0x62c>)
 8005b10:	400a      	ands	r2, r1
 8005b12:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b14:	f7fd f954 	bl	8002dc0 <HAL_GetTick>
 8005b18:	0003      	movs	r3, r0
 8005b1a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b1c:	e008      	b.n	8005b30 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b1e:	f7fd f94f 	bl	8002dc0 <HAL_GetTick>
 8005b22:	0002      	movs	r2, r0
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e02c      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b30:	4b18      	ldr	r3, [pc, #96]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	2380      	movs	r3, #128	; 0x80
 8005b36:	049b      	lsls	r3, r3, #18
 8005b38:	4013      	ands	r3, r2
 8005b3a:	d1f0      	bne.n	8005b1e <HAL_RCC_OscConfig+0x5aa>
 8005b3c:	e024      	b.n	8005b88 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d101      	bne.n	8005b4a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e01f      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005b4a:	4b12      	ldr	r3, [pc, #72]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005b50:	4b10      	ldr	r3, [pc, #64]	; (8005b94 <HAL_RCC_OscConfig+0x620>)
 8005b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b54:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	2380      	movs	r3, #128	; 0x80
 8005b5a:	025b      	lsls	r3, r3, #9
 8005b5c:	401a      	ands	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d10e      	bne.n	8005b84 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	220f      	movs	r2, #15
 8005b6a:	401a      	ands	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d107      	bne.n	8005b84 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005b74:	697a      	ldr	r2, [r7, #20]
 8005b76:	23f0      	movs	r3, #240	; 0xf0
 8005b78:	039b      	lsls	r3, r3, #14
 8005b7a:	401a      	ands	r2, r3
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d001      	beq.n	8005b88 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e000      	b.n	8005b8a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	0018      	movs	r0, r3
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	b008      	add	sp, #32
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	46c0      	nop			; (mov r8, r8)
 8005b94:	40021000 	.word	0x40021000
 8005b98:	00001388 	.word	0x00001388
 8005b9c:	efffffff 	.word	0xefffffff
 8005ba0:	feffffff 	.word	0xfeffffff
 8005ba4:	ffc2ffff 	.word	0xffc2ffff

08005ba8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e0b3      	b.n	8005d24 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bbc:	4b5b      	ldr	r3, [pc, #364]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d911      	bls.n	8005bee <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bca:	4b58      	ldr	r3, [pc, #352]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	4393      	bics	r3, r2
 8005bd2:	0019      	movs	r1, r3
 8005bd4:	4b55      	ldr	r3, [pc, #340]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bdc:	4b53      	ldr	r3, [pc, #332]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2201      	movs	r2, #1
 8005be2:	4013      	ands	r3, r2
 8005be4:	683a      	ldr	r2, [r7, #0]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d001      	beq.n	8005bee <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e09a      	b.n	8005d24 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	d015      	beq.n	8005c24 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2204      	movs	r2, #4
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d006      	beq.n	8005c10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005c02:	4b4b      	ldr	r3, [pc, #300]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	4b4a      	ldr	r3, [pc, #296]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c08:	21e0      	movs	r1, #224	; 0xe0
 8005c0a:	00c9      	lsls	r1, r1, #3
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c10:	4b47      	ldr	r3, [pc, #284]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	22f0      	movs	r2, #240	; 0xf0
 8005c16:	4393      	bics	r3, r2
 8005c18:	0019      	movs	r1, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689a      	ldr	r2, [r3, #8]
 8005c1e:	4b44      	ldr	r3, [pc, #272]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c20:	430a      	orrs	r2, r1
 8005c22:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d040      	beq.n	8005cb0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d107      	bne.n	8005c46 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c36:	4b3e      	ldr	r3, [pc, #248]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	2380      	movs	r3, #128	; 0x80
 8005c3c:	029b      	lsls	r3, r3, #10
 8005c3e:	4013      	ands	r3, r2
 8005c40:	d114      	bne.n	8005c6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e06e      	b.n	8005d24 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	2b02      	cmp	r3, #2
 8005c4c:	d107      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c4e:	4b38      	ldr	r3, [pc, #224]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	2380      	movs	r3, #128	; 0x80
 8005c54:	049b      	lsls	r3, r3, #18
 8005c56:	4013      	ands	r3, r2
 8005c58:	d108      	bne.n	8005c6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e062      	b.n	8005d24 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c5e:	4b34      	ldr	r3, [pc, #208]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2202      	movs	r2, #2
 8005c64:	4013      	ands	r3, r2
 8005c66:	d101      	bne.n	8005c6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e05b      	b.n	8005d24 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c6c:	4b30      	ldr	r3, [pc, #192]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	2203      	movs	r2, #3
 8005c72:	4393      	bics	r3, r2
 8005c74:	0019      	movs	r1, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685a      	ldr	r2, [r3, #4]
 8005c7a:	4b2d      	ldr	r3, [pc, #180]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c80:	f7fd f89e 	bl	8002dc0 <HAL_GetTick>
 8005c84:	0003      	movs	r3, r0
 8005c86:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c88:	e009      	b.n	8005c9e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c8a:	f7fd f899 	bl	8002dc0 <HAL_GetTick>
 8005c8e:	0002      	movs	r2, r0
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	4a27      	ldr	r2, [pc, #156]	; (8005d34 <HAL_RCC_ClockConfig+0x18c>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e042      	b.n	8005d24 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9e:	4b24      	ldr	r3, [pc, #144]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	220c      	movs	r2, #12
 8005ca4:	401a      	ands	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d1ec      	bne.n	8005c8a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cb0:	4b1e      	ldr	r3, [pc, #120]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d211      	bcs.n	8005ce2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cbe:	4b1b      	ldr	r3, [pc, #108]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	4393      	bics	r3, r2
 8005cc6:	0019      	movs	r1, r3
 8005cc8:	4b18      	ldr	r3, [pc, #96]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd0:	4b16      	ldr	r3, [pc, #88]	; (8005d2c <HAL_RCC_ClockConfig+0x184>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d001      	beq.n	8005ce2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e020      	b.n	8005d24 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2204      	movs	r2, #4
 8005ce8:	4013      	ands	r3, r2
 8005cea:	d009      	beq.n	8005d00 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005cec:	4b10      	ldr	r3, [pc, #64]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	4a11      	ldr	r2, [pc, #68]	; (8005d38 <HAL_RCC_ClockConfig+0x190>)
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	0019      	movs	r1, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	4b0d      	ldr	r3, [pc, #52]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005d00:	f000 f820 	bl	8005d44 <HAL_RCC_GetSysClockFreq>
 8005d04:	0001      	movs	r1, r0
 8005d06:	4b0a      	ldr	r3, [pc, #40]	; (8005d30 <HAL_RCC_ClockConfig+0x188>)
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	091b      	lsrs	r3, r3, #4
 8005d0c:	220f      	movs	r2, #15
 8005d0e:	4013      	ands	r3, r2
 8005d10:	4a0a      	ldr	r2, [pc, #40]	; (8005d3c <HAL_RCC_ClockConfig+0x194>)
 8005d12:	5cd3      	ldrb	r3, [r2, r3]
 8005d14:	000a      	movs	r2, r1
 8005d16:	40da      	lsrs	r2, r3
 8005d18:	4b09      	ldr	r3, [pc, #36]	; (8005d40 <HAL_RCC_ClockConfig+0x198>)
 8005d1a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	f7fd f809 	bl	8002d34 <HAL_InitTick>
  
  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	0018      	movs	r0, r3
 8005d26:	46bd      	mov	sp, r7
 8005d28:	b004      	add	sp, #16
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	40022000 	.word	0x40022000
 8005d30:	40021000 	.word	0x40021000
 8005d34:	00001388 	.word	0x00001388
 8005d38:	fffff8ff 	.word	0xfffff8ff
 8005d3c:	08007b08 	.word	0x08007b08
 8005d40:	20000000 	.word	0x20000000

08005d44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b086      	sub	sp, #24
 8005d48:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60bb      	str	r3, [r7, #8]
 8005d52:	2300      	movs	r3, #0
 8005d54:	617b      	str	r3, [r7, #20]
 8005d56:	2300      	movs	r3, #0
 8005d58:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005d5e:	4b20      	ldr	r3, [pc, #128]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	220c      	movs	r2, #12
 8005d68:	4013      	ands	r3, r2
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	d002      	beq.n	8005d74 <HAL_RCC_GetSysClockFreq+0x30>
 8005d6e:	2b08      	cmp	r3, #8
 8005d70:	d003      	beq.n	8005d7a <HAL_RCC_GetSysClockFreq+0x36>
 8005d72:	e02c      	b.n	8005dce <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d74:	4b1b      	ldr	r3, [pc, #108]	; (8005de4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005d76:	613b      	str	r3, [r7, #16]
      break;
 8005d78:	e02c      	b.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	0c9b      	lsrs	r3, r3, #18
 8005d7e:	220f      	movs	r2, #15
 8005d80:	4013      	ands	r3, r2
 8005d82:	4a19      	ldr	r2, [pc, #100]	; (8005de8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005d84:	5cd3      	ldrb	r3, [r2, r3]
 8005d86:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005d88:	4b15      	ldr	r3, [pc, #84]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8c:	220f      	movs	r2, #15
 8005d8e:	4013      	ands	r3, r2
 8005d90:	4a16      	ldr	r2, [pc, #88]	; (8005dec <HAL_RCC_GetSysClockFreq+0xa8>)
 8005d92:	5cd3      	ldrb	r3, [r2, r3]
 8005d94:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	2380      	movs	r3, #128	; 0x80
 8005d9a:	025b      	lsls	r3, r3, #9
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	d009      	beq.n	8005db4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	4810      	ldr	r0, [pc, #64]	; (8005de4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005da4:	f7fa f9b8 	bl	8000118 <__udivsi3>
 8005da8:	0003      	movs	r3, r0
 8005daa:	001a      	movs	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4353      	muls	r3, r2
 8005db0:	617b      	str	r3, [r7, #20]
 8005db2:	e009      	b.n	8005dc8 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005db4:	6879      	ldr	r1, [r7, #4]
 8005db6:	000a      	movs	r2, r1
 8005db8:	0152      	lsls	r2, r2, #5
 8005dba:	1a52      	subs	r2, r2, r1
 8005dbc:	0193      	lsls	r3, r2, #6
 8005dbe:	1a9b      	subs	r3, r3, r2
 8005dc0:	00db      	lsls	r3, r3, #3
 8005dc2:	185b      	adds	r3, r3, r1
 8005dc4:	021b      	lsls	r3, r3, #8
 8005dc6:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	613b      	str	r3, [r7, #16]
      break;
 8005dcc:	e002      	b.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005dce:	4b05      	ldr	r3, [pc, #20]	; (8005de4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005dd0:	613b      	str	r3, [r7, #16]
      break;
 8005dd2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005dd4:	693b      	ldr	r3, [r7, #16]
}
 8005dd6:	0018      	movs	r0, r3
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	b006      	add	sp, #24
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	46c0      	nop			; (mov r8, r8)
 8005de0:	40021000 	.word	0x40021000
 8005de4:	007a1200 	.word	0x007a1200
 8005de8:	08007b20 	.word	0x08007b20
 8005dec:	08007b30 	.word	0x08007b30

08005df0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005df4:	4b02      	ldr	r3, [pc, #8]	; (8005e00 <HAL_RCC_GetHCLKFreq+0x10>)
 8005df6:	681b      	ldr	r3, [r3, #0]
}
 8005df8:	0018      	movs	r0, r3
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	46c0      	nop			; (mov r8, r8)
 8005e00:	20000000 	.word	0x20000000

08005e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005e08:	f7ff fff2 	bl	8005df0 <HAL_RCC_GetHCLKFreq>
 8005e0c:	0001      	movs	r1, r0
 8005e0e:	4b06      	ldr	r3, [pc, #24]	; (8005e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	0a1b      	lsrs	r3, r3, #8
 8005e14:	2207      	movs	r2, #7
 8005e16:	4013      	ands	r3, r2
 8005e18:	4a04      	ldr	r2, [pc, #16]	; (8005e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e1a:	5cd3      	ldrb	r3, [r2, r3]
 8005e1c:	40d9      	lsrs	r1, r3
 8005e1e:	000b      	movs	r3, r1
}    
 8005e20:	0018      	movs	r0, r3
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	46c0      	nop			; (mov r8, r8)
 8005e28:	40021000 	.word	0x40021000
 8005e2c:	08007b18 	.word	0x08007b18

08005e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	2380      	movs	r3, #128	; 0x80
 8005e46:	025b      	lsls	r3, r3, #9
 8005e48:	4013      	ands	r3, r2
 8005e4a:	d100      	bne.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005e4c:	e08e      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005e4e:	2017      	movs	r0, #23
 8005e50:	183b      	adds	r3, r7, r0
 8005e52:	2200      	movs	r2, #0
 8005e54:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e56:	4b57      	ldr	r3, [pc, #348]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e58:	69da      	ldr	r2, [r3, #28]
 8005e5a:	2380      	movs	r3, #128	; 0x80
 8005e5c:	055b      	lsls	r3, r3, #21
 8005e5e:	4013      	ands	r3, r2
 8005e60:	d110      	bne.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e62:	4b54      	ldr	r3, [pc, #336]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e64:	69da      	ldr	r2, [r3, #28]
 8005e66:	4b53      	ldr	r3, [pc, #332]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e68:	2180      	movs	r1, #128	; 0x80
 8005e6a:	0549      	lsls	r1, r1, #21
 8005e6c:	430a      	orrs	r2, r1
 8005e6e:	61da      	str	r2, [r3, #28]
 8005e70:	4b50      	ldr	r3, [pc, #320]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e72:	69da      	ldr	r2, [r3, #28]
 8005e74:	2380      	movs	r3, #128	; 0x80
 8005e76:	055b      	lsls	r3, r3, #21
 8005e78:	4013      	ands	r3, r2
 8005e7a:	60bb      	str	r3, [r7, #8]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e7e:	183b      	adds	r3, r7, r0
 8005e80:	2201      	movs	r2, #1
 8005e82:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e84:	4b4c      	ldr	r3, [pc, #304]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	2380      	movs	r3, #128	; 0x80
 8005e8a:	005b      	lsls	r3, r3, #1
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	d11a      	bne.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e90:	4b49      	ldr	r3, [pc, #292]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	4b48      	ldr	r3, [pc, #288]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005e96:	2180      	movs	r1, #128	; 0x80
 8005e98:	0049      	lsls	r1, r1, #1
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e9e:	f7fc ff8f 	bl	8002dc0 <HAL_GetTick>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ea6:	e008      	b.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ea8:	f7fc ff8a 	bl	8002dc0 <HAL_GetTick>
 8005eac:	0002      	movs	r2, r0
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	2b64      	cmp	r3, #100	; 0x64
 8005eb4:	d901      	bls.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e077      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eba:	4b3f      	ldr	r3, [pc, #252]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	2380      	movs	r3, #128	; 0x80
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	d0f0      	beq.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ec6:	4b3b      	ldr	r3, [pc, #236]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005ec8:	6a1a      	ldr	r2, [r3, #32]
 8005eca:	23c0      	movs	r3, #192	; 0xc0
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	4013      	ands	r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d034      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	23c0      	movs	r3, #192	; 0xc0
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4013      	ands	r3, r2
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d02c      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ee8:	4b32      	ldr	r3, [pc, #200]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005eea:	6a1b      	ldr	r3, [r3, #32]
 8005eec:	4a33      	ldr	r2, [pc, #204]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005eee:	4013      	ands	r3, r2
 8005ef0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ef2:	4b30      	ldr	r3, [pc, #192]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005ef4:	6a1a      	ldr	r2, [r3, #32]
 8005ef6:	4b2f      	ldr	r3, [pc, #188]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005ef8:	2180      	movs	r1, #128	; 0x80
 8005efa:	0249      	lsls	r1, r1, #9
 8005efc:	430a      	orrs	r2, r1
 8005efe:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f00:	4b2c      	ldr	r3, [pc, #176]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f02:	6a1a      	ldr	r2, [r3, #32]
 8005f04:	4b2b      	ldr	r3, [pc, #172]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f06:	492e      	ldr	r1, [pc, #184]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8005f08:	400a      	ands	r2, r1
 8005f0a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f0c:	4b29      	ldr	r3, [pc, #164]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2201      	movs	r2, #1
 8005f16:	4013      	ands	r3, r2
 8005f18:	d013      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f1a:	f7fc ff51 	bl	8002dc0 <HAL_GetTick>
 8005f1e:	0003      	movs	r3, r0
 8005f20:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f22:	e009      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f24:	f7fc ff4c 	bl	8002dc0 <HAL_GetTick>
 8005f28:	0002      	movs	r2, r0
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	4a25      	ldr	r2, [pc, #148]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d901      	bls.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e038      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f38:	4b1e      	ldr	r3, [pc, #120]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f3a:	6a1b      	ldr	r3, [r3, #32]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	4013      	ands	r3, r2
 8005f40:	d0f0      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f42:	4b1c      	ldr	r3, [pc, #112]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f44:	6a1b      	ldr	r3, [r3, #32]
 8005f46:	4a1d      	ldr	r2, [pc, #116]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005f48:	4013      	ands	r3, r2
 8005f4a:	0019      	movs	r1, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	4b18      	ldr	r3, [pc, #96]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f52:	430a      	orrs	r2, r1
 8005f54:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f56:	2317      	movs	r3, #23
 8005f58:	18fb      	adds	r3, r7, r3
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d105      	bne.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f60:	4b14      	ldr	r3, [pc, #80]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f62:	69da      	ldr	r2, [r3, #28]
 8005f64:	4b13      	ldr	r3, [pc, #76]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f66:	4918      	ldr	r1, [pc, #96]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8005f68:	400a      	ands	r2, r1
 8005f6a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2201      	movs	r2, #1
 8005f72:	4013      	ands	r3, r2
 8005f74:	d009      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f76:	4b0f      	ldr	r3, [pc, #60]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7a:	2203      	movs	r2, #3
 8005f7c:	4393      	bics	r3, r2
 8005f7e:	0019      	movs	r1, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	689a      	ldr	r2, [r3, #8]
 8005f84:	4b0b      	ldr	r3, [pc, #44]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f86:	430a      	orrs	r2, r1
 8005f88:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	4013      	ands	r3, r2
 8005f92:	d009      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f94:	4b07      	ldr	r3, [pc, #28]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f98:	2210      	movs	r2, #16
 8005f9a:	4393      	bics	r3, r2
 8005f9c:	0019      	movs	r1, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	68da      	ldr	r2, [r3, #12]
 8005fa2:	4b04      	ldr	r3, [pc, #16]	; (8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	0018      	movs	r0, r3
 8005fac:	46bd      	mov	sp, r7
 8005fae:	b006      	add	sp, #24
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	40021000 	.word	0x40021000
 8005fb8:	40007000 	.word	0x40007000
 8005fbc:	fffffcff 	.word	0xfffffcff
 8005fc0:	fffeffff 	.word	0xfffeffff
 8005fc4:	00001388 	.word	0x00001388
 8005fc8:	efffffff 	.word	0xefffffff

08005fcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e042      	b.n	8006064 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	223d      	movs	r2, #61	; 0x3d
 8005fe2:	5c9b      	ldrb	r3, [r3, r2]
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d107      	bne.n	8005ffa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	223c      	movs	r2, #60	; 0x3c
 8005fee:	2100      	movs	r1, #0
 8005ff0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	0018      	movs	r0, r3
 8005ff6:	f7fc fcc5 	bl	8002984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	223d      	movs	r2, #61	; 0x3d
 8005ffe:	2102      	movs	r1, #2
 8006000:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	3304      	adds	r3, #4
 800600a:	0019      	movs	r1, r3
 800600c:	0010      	movs	r0, r2
 800600e:	f000 f9dd 	bl	80063cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2246      	movs	r2, #70	; 0x46
 8006016:	2101      	movs	r1, #1
 8006018:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	223e      	movs	r2, #62	; 0x3e
 800601e:	2101      	movs	r1, #1
 8006020:	5499      	strb	r1, [r3, r2]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	223f      	movs	r2, #63	; 0x3f
 8006026:	2101      	movs	r1, #1
 8006028:	5499      	strb	r1, [r3, r2]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2240      	movs	r2, #64	; 0x40
 800602e:	2101      	movs	r1, #1
 8006030:	5499      	strb	r1, [r3, r2]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2241      	movs	r2, #65	; 0x41
 8006036:	2101      	movs	r1, #1
 8006038:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2242      	movs	r2, #66	; 0x42
 800603e:	2101      	movs	r1, #1
 8006040:	5499      	strb	r1, [r3, r2]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2243      	movs	r2, #67	; 0x43
 8006046:	2101      	movs	r1, #1
 8006048:	5499      	strb	r1, [r3, r2]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2244      	movs	r2, #68	; 0x44
 800604e:	2101      	movs	r1, #1
 8006050:	5499      	strb	r1, [r3, r2]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2245      	movs	r2, #69	; 0x45
 8006056:	2101      	movs	r1, #1
 8006058:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	223d      	movs	r2, #61	; 0x3d
 800605e:	2101      	movs	r1, #1
 8006060:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	0018      	movs	r0, r3
 8006066:	46bd      	mov	sp, r7
 8006068:	b002      	add	sp, #8
 800606a:	bd80      	pop	{r7, pc}

0800606c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	223d      	movs	r2, #61	; 0x3d
 8006078:	5c9b      	ldrb	r3, [r3, r2]
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b01      	cmp	r3, #1
 800607e:	d001      	beq.n	8006084 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e035      	b.n	80060f0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	223d      	movs	r2, #61	; 0x3d
 8006088:	2102      	movs	r1, #2
 800608a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68da      	ldr	r2, [r3, #12]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2101      	movs	r1, #1
 8006098:	430a      	orrs	r2, r1
 800609a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a15      	ldr	r2, [pc, #84]	; (80060f8 <HAL_TIM_Base_Start_IT+0x8c>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d009      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x4e>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a14      	ldr	r2, [pc, #80]	; (80060fc <HAL_TIM_Base_Start_IT+0x90>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d004      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x4e>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a12      	ldr	r2, [pc, #72]	; (8006100 <HAL_TIM_Base_Start_IT+0x94>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d111      	bne.n	80060de <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	2207      	movs	r2, #7
 80060c2:	4013      	ands	r3, r2
 80060c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2b06      	cmp	r3, #6
 80060ca:	d010      	beq.n	80060ee <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2101      	movs	r1, #1
 80060d8:	430a      	orrs	r2, r1
 80060da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060dc:	e007      	b.n	80060ee <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2101      	movs	r1, #1
 80060ea:	430a      	orrs	r2, r1
 80060ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	0018      	movs	r0, r3
 80060f2:	46bd      	mov	sp, r7
 80060f4:	b004      	add	sp, #16
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	40012c00 	.word	0x40012c00
 80060fc:	40000400 	.word	0x40000400
 8006100:	40014000 	.word	0x40014000

08006104 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2101      	movs	r1, #1
 8006118:	438a      	bics	r2, r1
 800611a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	4a0d      	ldr	r2, [pc, #52]	; (8006158 <HAL_TIM_Base_Stop_IT+0x54>)
 8006124:	4013      	ands	r3, r2
 8006126:	d10d      	bne.n	8006144 <HAL_TIM_Base_Stop_IT+0x40>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	4a0b      	ldr	r2, [pc, #44]	; (800615c <HAL_TIM_Base_Stop_IT+0x58>)
 8006130:	4013      	ands	r3, r2
 8006132:	d107      	bne.n	8006144 <HAL_TIM_Base_Stop_IT+0x40>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2101      	movs	r1, #1
 8006140:	438a      	bics	r2, r1
 8006142:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	223d      	movs	r2, #61	; 0x3d
 8006148:	2101      	movs	r1, #1
 800614a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	0018      	movs	r0, r3
 8006150:	46bd      	mov	sp, r7
 8006152:	b002      	add	sp, #8
 8006154:	bd80      	pop	{r7, pc}
 8006156:	46c0      	nop			; (mov r8, r8)
 8006158:	00001111 	.word	0x00001111
 800615c:	00000444 	.word	0x00000444

08006160 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	2202      	movs	r2, #2
 8006170:	4013      	ands	r3, r2
 8006172:	2b02      	cmp	r3, #2
 8006174:	d124      	bne.n	80061c0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	2202      	movs	r2, #2
 800617e:	4013      	ands	r3, r2
 8006180:	2b02      	cmp	r3, #2
 8006182:	d11d      	bne.n	80061c0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2203      	movs	r2, #3
 800618a:	4252      	negs	r2, r2
 800618c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	2203      	movs	r2, #3
 800619c:	4013      	ands	r3, r2
 800619e:	d004      	beq.n	80061aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	0018      	movs	r0, r3
 80061a4:	f000 f8fa 	bl	800639c <HAL_TIM_IC_CaptureCallback>
 80061a8:	e007      	b.n	80061ba <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	0018      	movs	r0, r3
 80061ae:	f000 f8ed 	bl	800638c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	0018      	movs	r0, r3
 80061b6:	f000 f8f9 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2204      	movs	r2, #4
 80061c8:	4013      	ands	r3, r2
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	d125      	bne.n	800621a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	2204      	movs	r2, #4
 80061d6:	4013      	ands	r3, r2
 80061d8:	2b04      	cmp	r3, #4
 80061da:	d11e      	bne.n	800621a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2205      	movs	r2, #5
 80061e2:	4252      	negs	r2, r2
 80061e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2202      	movs	r2, #2
 80061ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	699a      	ldr	r2, [r3, #24]
 80061f2:	23c0      	movs	r3, #192	; 0xc0
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	4013      	ands	r3, r2
 80061f8:	d004      	beq.n	8006204 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	0018      	movs	r0, r3
 80061fe:	f000 f8cd 	bl	800639c <HAL_TIM_IC_CaptureCallback>
 8006202:	e007      	b.n	8006214 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	0018      	movs	r0, r3
 8006208:	f000 f8c0 	bl	800638c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	0018      	movs	r0, r3
 8006210:	f000 f8cc 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	691b      	ldr	r3, [r3, #16]
 8006220:	2208      	movs	r2, #8
 8006222:	4013      	ands	r3, r2
 8006224:	2b08      	cmp	r3, #8
 8006226:	d124      	bne.n	8006272 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	2208      	movs	r2, #8
 8006230:	4013      	ands	r3, r2
 8006232:	2b08      	cmp	r3, #8
 8006234:	d11d      	bne.n	8006272 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2209      	movs	r2, #9
 800623c:	4252      	negs	r2, r2
 800623e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2204      	movs	r2, #4
 8006244:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	2203      	movs	r2, #3
 800624e:	4013      	ands	r3, r2
 8006250:	d004      	beq.n	800625c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	0018      	movs	r0, r3
 8006256:	f000 f8a1 	bl	800639c <HAL_TIM_IC_CaptureCallback>
 800625a:	e007      	b.n	800626c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	0018      	movs	r0, r3
 8006260:	f000 f894 	bl	800638c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	0018      	movs	r0, r3
 8006268:	f000 f8a0 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	2210      	movs	r2, #16
 800627a:	4013      	ands	r3, r2
 800627c:	2b10      	cmp	r3, #16
 800627e:	d125      	bne.n	80062cc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	2210      	movs	r2, #16
 8006288:	4013      	ands	r3, r2
 800628a:	2b10      	cmp	r3, #16
 800628c:	d11e      	bne.n	80062cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2211      	movs	r2, #17
 8006294:	4252      	negs	r2, r2
 8006296:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2208      	movs	r2, #8
 800629c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	69da      	ldr	r2, [r3, #28]
 80062a4:	23c0      	movs	r3, #192	; 0xc0
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	4013      	ands	r3, r2
 80062aa:	d004      	beq.n	80062b6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	0018      	movs	r0, r3
 80062b0:	f000 f874 	bl	800639c <HAL_TIM_IC_CaptureCallback>
 80062b4:	e007      	b.n	80062c6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	0018      	movs	r0, r3
 80062ba:	f000 f867 	bl	800638c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	0018      	movs	r0, r3
 80062c2:	f000 f873 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	2201      	movs	r2, #1
 80062d4:	4013      	ands	r3, r2
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d10f      	bne.n	80062fa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	2201      	movs	r2, #1
 80062e2:	4013      	ands	r3, r2
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	d108      	bne.n	80062fa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2202      	movs	r2, #2
 80062ee:	4252      	negs	r2, r2
 80062f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	0018      	movs	r0, r3
 80062f6:	f7fc f98b 	bl	8002610 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	691b      	ldr	r3, [r3, #16]
 8006300:	2280      	movs	r2, #128	; 0x80
 8006302:	4013      	ands	r3, r2
 8006304:	2b80      	cmp	r3, #128	; 0x80
 8006306:	d10f      	bne.n	8006328 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	2280      	movs	r2, #128	; 0x80
 8006310:	4013      	ands	r3, r2
 8006312:	2b80      	cmp	r3, #128	; 0x80
 8006314:	d108      	bne.n	8006328 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2281      	movs	r2, #129	; 0x81
 800631c:	4252      	negs	r2, r2
 800631e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	0018      	movs	r0, r3
 8006324:	f000 f8d0 	bl	80064c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	2240      	movs	r2, #64	; 0x40
 8006330:	4013      	ands	r3, r2
 8006332:	2b40      	cmp	r3, #64	; 0x40
 8006334:	d10f      	bne.n	8006356 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	2240      	movs	r2, #64	; 0x40
 800633e:	4013      	ands	r3, r2
 8006340:	2b40      	cmp	r3, #64	; 0x40
 8006342:	d108      	bne.n	8006356 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2241      	movs	r2, #65	; 0x41
 800634a:	4252      	negs	r2, r2
 800634c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	0018      	movs	r0, r3
 8006352:	f000 f833 	bl	80063bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	2220      	movs	r2, #32
 800635e:	4013      	ands	r3, r2
 8006360:	2b20      	cmp	r3, #32
 8006362:	d10f      	bne.n	8006384 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	2220      	movs	r2, #32
 800636c:	4013      	ands	r3, r2
 800636e:	2b20      	cmp	r3, #32
 8006370:	d108      	bne.n	8006384 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2221      	movs	r2, #33	; 0x21
 8006378:	4252      	negs	r2, r2
 800637a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	0018      	movs	r0, r3
 8006380:	f000 f89a 	bl	80064b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006384:	46c0      	nop			; (mov r8, r8)
 8006386:	46bd      	mov	sp, r7
 8006388:	b002      	add	sp, #8
 800638a:	bd80      	pop	{r7, pc}

0800638c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006394:	46c0      	nop			; (mov r8, r8)
 8006396:	46bd      	mov	sp, r7
 8006398:	b002      	add	sp, #8
 800639a:	bd80      	pop	{r7, pc}

0800639c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b082      	sub	sp, #8
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063a4:	46c0      	nop			; (mov r8, r8)
 80063a6:	46bd      	mov	sp, r7
 80063a8:	b002      	add	sp, #8
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063b4:	46c0      	nop			; (mov r8, r8)
 80063b6:	46bd      	mov	sp, r7
 80063b8:	b002      	add	sp, #8
 80063ba:	bd80      	pop	{r7, pc}

080063bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063c4:	46c0      	nop			; (mov r8, r8)
 80063c6:	46bd      	mov	sp, r7
 80063c8:	b002      	add	sp, #8
 80063ca:	bd80      	pop	{r7, pc}

080063cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a2f      	ldr	r2, [pc, #188]	; (800649c <TIM_Base_SetConfig+0xd0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d003      	beq.n	80063ec <TIM_Base_SetConfig+0x20>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a2e      	ldr	r2, [pc, #184]	; (80064a0 <TIM_Base_SetConfig+0xd4>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d108      	bne.n	80063fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2270      	movs	r2, #112	; 0x70
 80063f0:	4393      	bics	r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	4a26      	ldr	r2, [pc, #152]	; (800649c <TIM_Base_SetConfig+0xd0>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d013      	beq.n	800642e <TIM_Base_SetConfig+0x62>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a25      	ldr	r2, [pc, #148]	; (80064a0 <TIM_Base_SetConfig+0xd4>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d00f      	beq.n	800642e <TIM_Base_SetConfig+0x62>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a24      	ldr	r2, [pc, #144]	; (80064a4 <TIM_Base_SetConfig+0xd8>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d00b      	beq.n	800642e <TIM_Base_SetConfig+0x62>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a23      	ldr	r2, [pc, #140]	; (80064a8 <TIM_Base_SetConfig+0xdc>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d007      	beq.n	800642e <TIM_Base_SetConfig+0x62>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a22      	ldr	r2, [pc, #136]	; (80064ac <TIM_Base_SetConfig+0xe0>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d003      	beq.n	800642e <TIM_Base_SetConfig+0x62>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a21      	ldr	r2, [pc, #132]	; (80064b0 <TIM_Base_SetConfig+0xe4>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d108      	bne.n	8006440 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	4a20      	ldr	r2, [pc, #128]	; (80064b4 <TIM_Base_SetConfig+0xe8>)
 8006432:	4013      	ands	r3, r2
 8006434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	68fa      	ldr	r2, [r7, #12]
 800643c:	4313      	orrs	r3, r2
 800643e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2280      	movs	r2, #128	; 0x80
 8006444:	4393      	bics	r3, r2
 8006446:	001a      	movs	r2, r3
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	695b      	ldr	r3, [r3, #20]
 800644c:	4313      	orrs	r3, r2
 800644e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a0c      	ldr	r2, [pc, #48]	; (800649c <TIM_Base_SetConfig+0xd0>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d00b      	beq.n	8006486 <TIM_Base_SetConfig+0xba>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a0d      	ldr	r2, [pc, #52]	; (80064a8 <TIM_Base_SetConfig+0xdc>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d007      	beq.n	8006486 <TIM_Base_SetConfig+0xba>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a0c      	ldr	r2, [pc, #48]	; (80064ac <TIM_Base_SetConfig+0xe0>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d003      	beq.n	8006486 <TIM_Base_SetConfig+0xba>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a0b      	ldr	r2, [pc, #44]	; (80064b0 <TIM_Base_SetConfig+0xe4>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d103      	bne.n	800648e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	691a      	ldr	r2, [r3, #16]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	615a      	str	r2, [r3, #20]
}
 8006494:	46c0      	nop			; (mov r8, r8)
 8006496:	46bd      	mov	sp, r7
 8006498:	b004      	add	sp, #16
 800649a:	bd80      	pop	{r7, pc}
 800649c:	40012c00 	.word	0x40012c00
 80064a0:	40000400 	.word	0x40000400
 80064a4:	40002000 	.word	0x40002000
 80064a8:	40014000 	.word	0x40014000
 80064ac:	40014400 	.word	0x40014400
 80064b0:	40014800 	.word	0x40014800
 80064b4:	fffffcff 	.word	0xfffffcff

080064b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064c0:	46c0      	nop			; (mov r8, r8)
 80064c2:	46bd      	mov	sp, r7
 80064c4:	b002      	add	sp, #8
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b082      	sub	sp, #8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064d0:	46c0      	nop			; (mov r8, r8)
 80064d2:	46bd      	mov	sp, r7
 80064d4:	b002      	add	sp, #8
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e044      	b.n	8006574 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d107      	bne.n	8006502 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2278      	movs	r2, #120	; 0x78
 80064f6:	2100      	movs	r1, #0
 80064f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	0018      	movs	r0, r3
 80064fe:	f7fc fa67 	bl	80029d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2224      	movs	r2, #36	; 0x24
 8006506:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2101      	movs	r1, #1
 8006514:	438a      	bics	r2, r1
 8006516:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	0018      	movs	r0, r3
 800651c:	f000 fb0c 	bl	8006b38 <UART_SetConfig>
 8006520:	0003      	movs	r3, r0
 8006522:	2b01      	cmp	r3, #1
 8006524:	d101      	bne.n	800652a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e024      	b.n	8006574 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	0018      	movs	r0, r3
 8006536:	f000 fc3f 	bl	8006db8 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	685a      	ldr	r2, [r3, #4]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	490d      	ldr	r1, [pc, #52]	; (800657c <HAL_UART_Init+0xa4>)
 8006546:	400a      	ands	r2, r1
 8006548:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2108      	movs	r1, #8
 8006556:	438a      	bics	r2, r1
 8006558:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	2101      	movs	r1, #1
 8006566:	430a      	orrs	r2, r1
 8006568:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	0018      	movs	r0, r3
 800656e:	f000 fcd7 	bl	8006f20 <UART_CheckIdleState>
 8006572:	0003      	movs	r3, r0
}
 8006574:	0018      	movs	r0, r3
 8006576:	46bd      	mov	sp, r7
 8006578:	b002      	add	sp, #8
 800657a:	bd80      	pop	{r7, pc}
 800657c:	fffff7ff 	.word	0xfffff7ff

08006580 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006580:	b590      	push	{r4, r7, lr}
 8006582:	b0ab      	sub	sp, #172	; 0xac
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	22a4      	movs	r2, #164	; 0xa4
 8006590:	18b9      	adds	r1, r7, r2
 8006592:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	20a0      	movs	r0, #160	; 0xa0
 800659c:	1839      	adds	r1, r7, r0
 800659e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	219c      	movs	r1, #156	; 0x9c
 80065a8:	1879      	adds	r1, r7, r1
 80065aa:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065ac:	0011      	movs	r1, r2
 80065ae:	18bb      	adds	r3, r7, r2
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a99      	ldr	r2, [pc, #612]	; (8006818 <HAL_UART_IRQHandler+0x298>)
 80065b4:	4013      	ands	r3, r2
 80065b6:	2298      	movs	r2, #152	; 0x98
 80065b8:	18bc      	adds	r4, r7, r2
 80065ba:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80065bc:	18bb      	adds	r3, r7, r2
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d114      	bne.n	80065ee <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80065c4:	187b      	adds	r3, r7, r1
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2220      	movs	r2, #32
 80065ca:	4013      	ands	r3, r2
 80065cc:	d00f      	beq.n	80065ee <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065ce:	183b      	adds	r3, r7, r0
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2220      	movs	r2, #32
 80065d4:	4013      	ands	r3, r2
 80065d6:	d00a      	beq.n	80065ee <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d100      	bne.n	80065e2 <HAL_UART_IRQHandler+0x62>
 80065e0:	e286      	b.n	8006af0 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	0010      	movs	r0, r2
 80065ea:	4798      	blx	r3
      }
      return;
 80065ec:	e280      	b.n	8006af0 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065ee:	2398      	movs	r3, #152	; 0x98
 80065f0:	18fb      	adds	r3, r7, r3
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d100      	bne.n	80065fa <HAL_UART_IRQHandler+0x7a>
 80065f8:	e114      	b.n	8006824 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80065fa:	239c      	movs	r3, #156	; 0x9c
 80065fc:	18fb      	adds	r3, r7, r3
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2201      	movs	r2, #1
 8006602:	4013      	ands	r3, r2
 8006604:	d106      	bne.n	8006614 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006606:	23a0      	movs	r3, #160	; 0xa0
 8006608:	18fb      	adds	r3, r7, r3
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a83      	ldr	r2, [pc, #524]	; (800681c <HAL_UART_IRQHandler+0x29c>)
 800660e:	4013      	ands	r3, r2
 8006610:	d100      	bne.n	8006614 <HAL_UART_IRQHandler+0x94>
 8006612:	e107      	b.n	8006824 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006614:	23a4      	movs	r3, #164	; 0xa4
 8006616:	18fb      	adds	r3, r7, r3
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2201      	movs	r2, #1
 800661c:	4013      	ands	r3, r2
 800661e:	d012      	beq.n	8006646 <HAL_UART_IRQHandler+0xc6>
 8006620:	23a0      	movs	r3, #160	; 0xa0
 8006622:	18fb      	adds	r3, r7, r3
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	2380      	movs	r3, #128	; 0x80
 8006628:	005b      	lsls	r3, r3, #1
 800662a:	4013      	ands	r3, r2
 800662c:	d00b      	beq.n	8006646 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2201      	movs	r2, #1
 8006634:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2284      	movs	r2, #132	; 0x84
 800663a:	589b      	ldr	r3, [r3, r2]
 800663c:	2201      	movs	r2, #1
 800663e:	431a      	orrs	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2184      	movs	r1, #132	; 0x84
 8006644:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006646:	23a4      	movs	r3, #164	; 0xa4
 8006648:	18fb      	adds	r3, r7, r3
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2202      	movs	r2, #2
 800664e:	4013      	ands	r3, r2
 8006650:	d011      	beq.n	8006676 <HAL_UART_IRQHandler+0xf6>
 8006652:	239c      	movs	r3, #156	; 0x9c
 8006654:	18fb      	adds	r3, r7, r3
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2201      	movs	r2, #1
 800665a:	4013      	ands	r3, r2
 800665c:	d00b      	beq.n	8006676 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2202      	movs	r2, #2
 8006664:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2284      	movs	r2, #132	; 0x84
 800666a:	589b      	ldr	r3, [r3, r2]
 800666c:	2204      	movs	r2, #4
 800666e:	431a      	orrs	r2, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2184      	movs	r1, #132	; 0x84
 8006674:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006676:	23a4      	movs	r3, #164	; 0xa4
 8006678:	18fb      	adds	r3, r7, r3
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2204      	movs	r2, #4
 800667e:	4013      	ands	r3, r2
 8006680:	d011      	beq.n	80066a6 <HAL_UART_IRQHandler+0x126>
 8006682:	239c      	movs	r3, #156	; 0x9c
 8006684:	18fb      	adds	r3, r7, r3
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2201      	movs	r2, #1
 800668a:	4013      	ands	r3, r2
 800668c:	d00b      	beq.n	80066a6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2204      	movs	r2, #4
 8006694:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2284      	movs	r2, #132	; 0x84
 800669a:	589b      	ldr	r3, [r3, r2]
 800669c:	2202      	movs	r2, #2
 800669e:	431a      	orrs	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2184      	movs	r1, #132	; 0x84
 80066a4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066a6:	23a4      	movs	r3, #164	; 0xa4
 80066a8:	18fb      	adds	r3, r7, r3
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2208      	movs	r2, #8
 80066ae:	4013      	ands	r3, r2
 80066b0:	d017      	beq.n	80066e2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066b2:	23a0      	movs	r3, #160	; 0xa0
 80066b4:	18fb      	adds	r3, r7, r3
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2220      	movs	r2, #32
 80066ba:	4013      	ands	r3, r2
 80066bc:	d105      	bne.n	80066ca <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80066be:	239c      	movs	r3, #156	; 0x9c
 80066c0:	18fb      	adds	r3, r7, r3
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2201      	movs	r2, #1
 80066c6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066c8:	d00b      	beq.n	80066e2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2208      	movs	r2, #8
 80066d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2284      	movs	r2, #132	; 0x84
 80066d6:	589b      	ldr	r3, [r3, r2]
 80066d8:	2208      	movs	r2, #8
 80066da:	431a      	orrs	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2184      	movs	r1, #132	; 0x84
 80066e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80066e2:	23a4      	movs	r3, #164	; 0xa4
 80066e4:	18fb      	adds	r3, r7, r3
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	2380      	movs	r3, #128	; 0x80
 80066ea:	011b      	lsls	r3, r3, #4
 80066ec:	4013      	ands	r3, r2
 80066ee:	d013      	beq.n	8006718 <HAL_UART_IRQHandler+0x198>
 80066f0:	23a0      	movs	r3, #160	; 0xa0
 80066f2:	18fb      	adds	r3, r7, r3
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	2380      	movs	r3, #128	; 0x80
 80066f8:	04db      	lsls	r3, r3, #19
 80066fa:	4013      	ands	r3, r2
 80066fc:	d00c      	beq.n	8006718 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	2280      	movs	r2, #128	; 0x80
 8006704:	0112      	lsls	r2, r2, #4
 8006706:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2284      	movs	r2, #132	; 0x84
 800670c:	589b      	ldr	r3, [r3, r2]
 800670e:	2220      	movs	r2, #32
 8006710:	431a      	orrs	r2, r3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2184      	movs	r1, #132	; 0x84
 8006716:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2284      	movs	r2, #132	; 0x84
 800671c:	589b      	ldr	r3, [r3, r2]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d100      	bne.n	8006724 <HAL_UART_IRQHandler+0x1a4>
 8006722:	e1e7      	b.n	8006af4 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006724:	23a4      	movs	r3, #164	; 0xa4
 8006726:	18fb      	adds	r3, r7, r3
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2220      	movs	r2, #32
 800672c:	4013      	ands	r3, r2
 800672e:	d00e      	beq.n	800674e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006730:	23a0      	movs	r3, #160	; 0xa0
 8006732:	18fb      	adds	r3, r7, r3
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2220      	movs	r2, #32
 8006738:	4013      	ands	r3, r2
 800673a:	d008      	beq.n	800674e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006740:	2b00      	cmp	r3, #0
 8006742:	d004      	beq.n	800674e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	0010      	movs	r0, r2
 800674c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2284      	movs	r2, #132	; 0x84
 8006752:	589b      	ldr	r3, [r3, r2]
 8006754:	2194      	movs	r1, #148	; 0x94
 8006756:	187a      	adds	r2, r7, r1
 8006758:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	2240      	movs	r2, #64	; 0x40
 8006762:	4013      	ands	r3, r2
 8006764:	2b40      	cmp	r3, #64	; 0x40
 8006766:	d004      	beq.n	8006772 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006768:	187b      	adds	r3, r7, r1
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2228      	movs	r2, #40	; 0x28
 800676e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006770:	d047      	beq.n	8006802 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	0018      	movs	r0, r3
 8006776:	f000 fce5 	bl	8007144 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	2240      	movs	r2, #64	; 0x40
 8006782:	4013      	ands	r3, r2
 8006784:	2b40      	cmp	r3, #64	; 0x40
 8006786:	d137      	bne.n	80067f8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006788:	f3ef 8310 	mrs	r3, PRIMASK
 800678c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800678e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006790:	2090      	movs	r0, #144	; 0x90
 8006792:	183a      	adds	r2, r7, r0
 8006794:	6013      	str	r3, [r2, #0]
 8006796:	2301      	movs	r3, #1
 8006798:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800679a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800679c:	f383 8810 	msr	PRIMASK, r3
}
 80067a0:	46c0      	nop			; (mov r8, r8)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2140      	movs	r1, #64	; 0x40
 80067ae:	438a      	bics	r2, r1
 80067b0:	609a      	str	r2, [r3, #8]
 80067b2:	183b      	adds	r3, r7, r0
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80067ba:	f383 8810 	msr	PRIMASK, r3
}
 80067be:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d012      	beq.n	80067ee <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067cc:	4a14      	ldr	r2, [pc, #80]	; (8006820 <HAL_UART_IRQHandler+0x2a0>)
 80067ce:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067d4:	0018      	movs	r0, r3
 80067d6:	f7fc fce5 	bl	80031a4 <HAL_DMA_Abort_IT>
 80067da:	1e03      	subs	r3, r0, #0
 80067dc:	d01a      	beq.n	8006814 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067e8:	0018      	movs	r0, r3
 80067ea:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ec:	e012      	b.n	8006814 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	0018      	movs	r0, r3
 80067f2:	f000 f98d 	bl	8006b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067f6:	e00d      	b.n	8006814 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	0018      	movs	r0, r3
 80067fc:	f000 f988 	bl	8006b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006800:	e008      	b.n	8006814 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	0018      	movs	r0, r3
 8006806:	f000 f983 	bl	8006b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2284      	movs	r2, #132	; 0x84
 800680e:	2100      	movs	r1, #0
 8006810:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006812:	e16f      	b.n	8006af4 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006814:	46c0      	nop			; (mov r8, r8)
    return;
 8006816:	e16d      	b.n	8006af4 <HAL_UART_IRQHandler+0x574>
 8006818:	0000080f 	.word	0x0000080f
 800681c:	04000120 	.word	0x04000120
 8006820:	0800720d 	.word	0x0800720d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006828:	2b01      	cmp	r3, #1
 800682a:	d000      	beq.n	800682e <HAL_UART_IRQHandler+0x2ae>
 800682c:	e139      	b.n	8006aa2 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800682e:	23a4      	movs	r3, #164	; 0xa4
 8006830:	18fb      	adds	r3, r7, r3
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2210      	movs	r2, #16
 8006836:	4013      	ands	r3, r2
 8006838:	d100      	bne.n	800683c <HAL_UART_IRQHandler+0x2bc>
 800683a:	e132      	b.n	8006aa2 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800683c:	23a0      	movs	r3, #160	; 0xa0
 800683e:	18fb      	adds	r3, r7, r3
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2210      	movs	r2, #16
 8006844:	4013      	ands	r3, r2
 8006846:	d100      	bne.n	800684a <HAL_UART_IRQHandler+0x2ca>
 8006848:	e12b      	b.n	8006aa2 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2210      	movs	r2, #16
 8006850:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	2240      	movs	r2, #64	; 0x40
 800685a:	4013      	ands	r3, r2
 800685c:	2b40      	cmp	r3, #64	; 0x40
 800685e:	d000      	beq.n	8006862 <HAL_UART_IRQHandler+0x2e2>
 8006860:	e09f      	b.n	80069a2 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	685a      	ldr	r2, [r3, #4]
 800686a:	217e      	movs	r1, #126	; 0x7e
 800686c:	187b      	adds	r3, r7, r1
 800686e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006870:	187b      	adds	r3, r7, r1
 8006872:	881b      	ldrh	r3, [r3, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d100      	bne.n	800687a <HAL_UART_IRQHandler+0x2fa>
 8006878:	e13e      	b.n	8006af8 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2258      	movs	r2, #88	; 0x58
 800687e:	5a9b      	ldrh	r3, [r3, r2]
 8006880:	187a      	adds	r2, r7, r1
 8006882:	8812      	ldrh	r2, [r2, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d300      	bcc.n	800688a <HAL_UART_IRQHandler+0x30a>
 8006888:	e136      	b.n	8006af8 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	187a      	adds	r2, r7, r1
 800688e:	215a      	movs	r1, #90	; 0x5a
 8006890:	8812      	ldrh	r2, [r2, #0]
 8006892:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	2b20      	cmp	r3, #32
 800689c:	d06f      	beq.n	800697e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800689e:	f3ef 8310 	mrs	r3, PRIMASK
 80068a2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80068a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068a6:	67bb      	str	r3, [r7, #120]	; 0x78
 80068a8:	2301      	movs	r3, #1
 80068aa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ae:	f383 8810 	msr	PRIMASK, r3
}
 80068b2:	46c0      	nop			; (mov r8, r8)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4992      	ldr	r1, [pc, #584]	; (8006b08 <HAL_UART_IRQHandler+0x588>)
 80068c0:	400a      	ands	r2, r1
 80068c2:	601a      	str	r2, [r3, #0]
 80068c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068c6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ca:	f383 8810 	msr	PRIMASK, r3
}
 80068ce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d0:	f3ef 8310 	mrs	r3, PRIMASK
 80068d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80068d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d8:	677b      	str	r3, [r7, #116]	; 0x74
 80068da:	2301      	movs	r3, #1
 80068dc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068e0:	f383 8810 	msr	PRIMASK, r3
}
 80068e4:	46c0      	nop			; (mov r8, r8)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	689a      	ldr	r2, [r3, #8]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2101      	movs	r1, #1
 80068f2:	438a      	bics	r2, r1
 80068f4:	609a      	str	r2, [r3, #8]
 80068f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068f8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068fc:	f383 8810 	msr	PRIMASK, r3
}
 8006900:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006902:	f3ef 8310 	mrs	r3, PRIMASK
 8006906:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006908:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800690a:	673b      	str	r3, [r7, #112]	; 0x70
 800690c:	2301      	movs	r3, #1
 800690e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006910:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006912:	f383 8810 	msr	PRIMASK, r3
}
 8006916:	46c0      	nop			; (mov r8, r8)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	689a      	ldr	r2, [r3, #8]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	2140      	movs	r1, #64	; 0x40
 8006924:	438a      	bics	r2, r1
 8006926:	609a      	str	r2, [r3, #8]
 8006928:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800692a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800692c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800692e:	f383 8810 	msr	PRIMASK, r3
}
 8006932:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2280      	movs	r2, #128	; 0x80
 8006938:	2120      	movs	r1, #32
 800693a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006942:	f3ef 8310 	mrs	r3, PRIMASK
 8006946:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006948:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800694a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800694c:	2301      	movs	r3, #1
 800694e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006950:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006952:	f383 8810 	msr	PRIMASK, r3
}
 8006956:	46c0      	nop			; (mov r8, r8)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2110      	movs	r1, #16
 8006964:	438a      	bics	r2, r1
 8006966:	601a      	str	r2, [r3, #0]
 8006968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800696a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800696c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800696e:	f383 8810 	msr	PRIMASK, r3
}
 8006972:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006978:	0018      	movs	r0, r3
 800697a:	f7fc fbdb 	bl	8003134 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2202      	movs	r2, #2
 8006982:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2258      	movs	r2, #88	; 0x58
 8006988:	5a9a      	ldrh	r2, [r3, r2]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	215a      	movs	r1, #90	; 0x5a
 800698e:	5a5b      	ldrh	r3, [r3, r1]
 8006990:	b29b      	uxth	r3, r3
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	b29a      	uxth	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	0011      	movs	r1, r2
 800699a:	0018      	movs	r0, r3
 800699c:	f000 f8c0 	bl	8006b20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069a0:	e0aa      	b.n	8006af8 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2258      	movs	r2, #88	; 0x58
 80069a6:	5a99      	ldrh	r1, [r3, r2]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	225a      	movs	r2, #90	; 0x5a
 80069ac:	5a9b      	ldrh	r3, [r3, r2]
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	208e      	movs	r0, #142	; 0x8e
 80069b2:	183b      	adds	r3, r7, r0
 80069b4:	1a8a      	subs	r2, r1, r2
 80069b6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	225a      	movs	r2, #90	; 0x5a
 80069bc:	5a9b      	ldrh	r3, [r3, r2]
 80069be:	b29b      	uxth	r3, r3
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d100      	bne.n	80069c6 <HAL_UART_IRQHandler+0x446>
 80069c4:	e09a      	b.n	8006afc <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 80069c6:	183b      	adds	r3, r7, r0
 80069c8:	881b      	ldrh	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d100      	bne.n	80069d0 <HAL_UART_IRQHandler+0x450>
 80069ce:	e095      	b.n	8006afc <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069d0:	f3ef 8310 	mrs	r3, PRIMASK
 80069d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80069d6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069d8:	2488      	movs	r4, #136	; 0x88
 80069da:	193a      	adds	r2, r7, r4
 80069dc:	6013      	str	r3, [r2, #0]
 80069de:	2301      	movs	r3, #1
 80069e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	f383 8810 	msr	PRIMASK, r3
}
 80069e8:	46c0      	nop			; (mov r8, r8)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4945      	ldr	r1, [pc, #276]	; (8006b0c <HAL_UART_IRQHandler+0x58c>)
 80069f6:	400a      	ands	r2, r1
 80069f8:	601a      	str	r2, [r3, #0]
 80069fa:	193b      	adds	r3, r7, r4
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f383 8810 	msr	PRIMASK, r3
}
 8006a06:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a08:	f3ef 8310 	mrs	r3, PRIMASK
 8006a0c:	61bb      	str	r3, [r7, #24]
  return(result);
 8006a0e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a10:	2484      	movs	r4, #132	; 0x84
 8006a12:	193a      	adds	r2, r7, r4
 8006a14:	6013      	str	r3, [r2, #0]
 8006a16:	2301      	movs	r3, #1
 8006a18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	f383 8810 	msr	PRIMASK, r3
}
 8006a20:	46c0      	nop			; (mov r8, r8)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	689a      	ldr	r2, [r3, #8]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	438a      	bics	r2, r1
 8006a30:	609a      	str	r2, [r3, #8]
 8006a32:	193b      	adds	r3, r7, r4
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a38:	6a3b      	ldr	r3, [r7, #32]
 8006a3a:	f383 8810 	msr	PRIMASK, r3
}
 8006a3e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2280      	movs	r2, #128	; 0x80
 8006a44:	2120      	movs	r1, #32
 8006a46:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a54:	f3ef 8310 	mrs	r3, PRIMASK
 8006a58:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a5c:	2480      	movs	r4, #128	; 0x80
 8006a5e:	193a      	adds	r2, r7, r4
 8006a60:	6013      	str	r3, [r2, #0]
 8006a62:	2301      	movs	r3, #1
 8006a64:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a68:	f383 8810 	msr	PRIMASK, r3
}
 8006a6c:	46c0      	nop			; (mov r8, r8)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2110      	movs	r1, #16
 8006a7a:	438a      	bics	r2, r1
 8006a7c:	601a      	str	r2, [r3, #0]
 8006a7e:	193b      	adds	r3, r7, r4
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a86:	f383 8810 	msr	PRIMASK, r3
}
 8006a8a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2202      	movs	r2, #2
 8006a90:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a92:	183b      	adds	r3, r7, r0
 8006a94:	881a      	ldrh	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	0011      	movs	r1, r2
 8006a9a:	0018      	movs	r0, r3
 8006a9c:	f000 f840 	bl	8006b20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006aa0:	e02c      	b.n	8006afc <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006aa2:	23a4      	movs	r3, #164	; 0xa4
 8006aa4:	18fb      	adds	r3, r7, r3
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2280      	movs	r2, #128	; 0x80
 8006aaa:	4013      	ands	r3, r2
 8006aac:	d00f      	beq.n	8006ace <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006aae:	23a0      	movs	r3, #160	; 0xa0
 8006ab0:	18fb      	adds	r3, r7, r3
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2280      	movs	r2, #128	; 0x80
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	d009      	beq.n	8006ace <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d01e      	beq.n	8006b00 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	0010      	movs	r0, r2
 8006aca:	4798      	blx	r3
    }
    return;
 8006acc:	e018      	b.n	8006b00 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006ace:	23a4      	movs	r3, #164	; 0xa4
 8006ad0:	18fb      	adds	r3, r7, r3
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2240      	movs	r2, #64	; 0x40
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	d013      	beq.n	8006b02 <HAL_UART_IRQHandler+0x582>
 8006ada:	23a0      	movs	r3, #160	; 0xa0
 8006adc:	18fb      	adds	r3, r7, r3
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2240      	movs	r2, #64	; 0x40
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	d00d      	beq.n	8006b02 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	0018      	movs	r0, r3
 8006aea:	f000 fba6 	bl	800723a <UART_EndTransmit_IT>
    return;
 8006aee:	e008      	b.n	8006b02 <HAL_UART_IRQHandler+0x582>
      return;
 8006af0:	46c0      	nop			; (mov r8, r8)
 8006af2:	e006      	b.n	8006b02 <HAL_UART_IRQHandler+0x582>
    return;
 8006af4:	46c0      	nop			; (mov r8, r8)
 8006af6:	e004      	b.n	8006b02 <HAL_UART_IRQHandler+0x582>
      return;
 8006af8:	46c0      	nop			; (mov r8, r8)
 8006afa:	e002      	b.n	8006b02 <HAL_UART_IRQHandler+0x582>
      return;
 8006afc:	46c0      	nop			; (mov r8, r8)
 8006afe:	e000      	b.n	8006b02 <HAL_UART_IRQHandler+0x582>
    return;
 8006b00:	46c0      	nop			; (mov r8, r8)
  }

}
 8006b02:	46bd      	mov	sp, r7
 8006b04:	b02b      	add	sp, #172	; 0xac
 8006b06:	bd90      	pop	{r4, r7, pc}
 8006b08:	fffffeff 	.word	0xfffffeff
 8006b0c:	fffffedf 	.word	0xfffffedf

08006b10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b082      	sub	sp, #8
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b18:	46c0      	nop			; (mov r8, r8)
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	b002      	add	sp, #8
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	000a      	movs	r2, r1
 8006b2a:	1cbb      	adds	r3, r7, #2
 8006b2c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b2e:	46c0      	nop			; (mov r8, r8)
 8006b30:	46bd      	mov	sp, r7
 8006b32:	b002      	add	sp, #8
 8006b34:	bd80      	pop	{r7, pc}
	...

08006b38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b088      	sub	sp, #32
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b40:	231e      	movs	r3, #30
 8006b42:	18fb      	adds	r3, r7, r3
 8006b44:	2200      	movs	r2, #0
 8006b46:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689a      	ldr	r2, [r3, #8]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	431a      	orrs	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	431a      	orrs	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	69db      	ldr	r3, [r3, #28]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a8d      	ldr	r2, [pc, #564]	; (8006d9c <UART_SetConfig+0x264>)
 8006b68:	4013      	ands	r3, r2
 8006b6a:	0019      	movs	r1, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	430a      	orrs	r2, r1
 8006b74:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	4a88      	ldr	r2, [pc, #544]	; (8006da0 <UART_SetConfig+0x268>)
 8006b7e:	4013      	ands	r3, r2
 8006b80:	0019      	movs	r1, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	68da      	ldr	r2, [r3, #12]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a1b      	ldr	r3, [r3, #32]
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	4a7f      	ldr	r2, [pc, #508]	; (8006da4 <UART_SetConfig+0x26c>)
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	0019      	movs	r1, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	430a      	orrs	r2, r1
 8006bb2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a7b      	ldr	r2, [pc, #492]	; (8006da8 <UART_SetConfig+0x270>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d127      	bne.n	8006c0e <UART_SetConfig+0xd6>
 8006bbe:	4b7b      	ldr	r3, [pc, #492]	; (8006dac <UART_SetConfig+0x274>)
 8006bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc2:	2203      	movs	r2, #3
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	2b03      	cmp	r3, #3
 8006bc8:	d00d      	beq.n	8006be6 <UART_SetConfig+0xae>
 8006bca:	d81b      	bhi.n	8006c04 <UART_SetConfig+0xcc>
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d014      	beq.n	8006bfa <UART_SetConfig+0xc2>
 8006bd0:	d818      	bhi.n	8006c04 <UART_SetConfig+0xcc>
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d002      	beq.n	8006bdc <UART_SetConfig+0xa4>
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d00a      	beq.n	8006bf0 <UART_SetConfig+0xb8>
 8006bda:	e013      	b.n	8006c04 <UART_SetConfig+0xcc>
 8006bdc:	231f      	movs	r3, #31
 8006bde:	18fb      	adds	r3, r7, r3
 8006be0:	2200      	movs	r2, #0
 8006be2:	701a      	strb	r2, [r3, #0]
 8006be4:	e021      	b.n	8006c2a <UART_SetConfig+0xf2>
 8006be6:	231f      	movs	r3, #31
 8006be8:	18fb      	adds	r3, r7, r3
 8006bea:	2202      	movs	r2, #2
 8006bec:	701a      	strb	r2, [r3, #0]
 8006bee:	e01c      	b.n	8006c2a <UART_SetConfig+0xf2>
 8006bf0:	231f      	movs	r3, #31
 8006bf2:	18fb      	adds	r3, r7, r3
 8006bf4:	2204      	movs	r2, #4
 8006bf6:	701a      	strb	r2, [r3, #0]
 8006bf8:	e017      	b.n	8006c2a <UART_SetConfig+0xf2>
 8006bfa:	231f      	movs	r3, #31
 8006bfc:	18fb      	adds	r3, r7, r3
 8006bfe:	2208      	movs	r2, #8
 8006c00:	701a      	strb	r2, [r3, #0]
 8006c02:	e012      	b.n	8006c2a <UART_SetConfig+0xf2>
 8006c04:	231f      	movs	r3, #31
 8006c06:	18fb      	adds	r3, r7, r3
 8006c08:	2210      	movs	r2, #16
 8006c0a:	701a      	strb	r2, [r3, #0]
 8006c0c:	e00d      	b.n	8006c2a <UART_SetConfig+0xf2>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a67      	ldr	r2, [pc, #412]	; (8006db0 <UART_SetConfig+0x278>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d104      	bne.n	8006c22 <UART_SetConfig+0xea>
 8006c18:	231f      	movs	r3, #31
 8006c1a:	18fb      	adds	r3, r7, r3
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	701a      	strb	r2, [r3, #0]
 8006c20:	e003      	b.n	8006c2a <UART_SetConfig+0xf2>
 8006c22:	231f      	movs	r3, #31
 8006c24:	18fb      	adds	r3, r7, r3
 8006c26:	2210      	movs	r2, #16
 8006c28:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	69da      	ldr	r2, [r3, #28]
 8006c2e:	2380      	movs	r3, #128	; 0x80
 8006c30:	021b      	lsls	r3, r3, #8
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d15c      	bne.n	8006cf0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8006c36:	231f      	movs	r3, #31
 8006c38:	18fb      	adds	r3, r7, r3
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	2b08      	cmp	r3, #8
 8006c3e:	d015      	beq.n	8006c6c <UART_SetConfig+0x134>
 8006c40:	dc18      	bgt.n	8006c74 <UART_SetConfig+0x13c>
 8006c42:	2b04      	cmp	r3, #4
 8006c44:	d00d      	beq.n	8006c62 <UART_SetConfig+0x12a>
 8006c46:	dc15      	bgt.n	8006c74 <UART_SetConfig+0x13c>
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d002      	beq.n	8006c52 <UART_SetConfig+0x11a>
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d005      	beq.n	8006c5c <UART_SetConfig+0x124>
 8006c50:	e010      	b.n	8006c74 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c52:	f7ff f8d7 	bl	8005e04 <HAL_RCC_GetPCLK1Freq>
 8006c56:	0003      	movs	r3, r0
 8006c58:	61bb      	str	r3, [r7, #24]
        break;
 8006c5a:	e012      	b.n	8006c82 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c5c:	4b55      	ldr	r3, [pc, #340]	; (8006db4 <UART_SetConfig+0x27c>)
 8006c5e:	61bb      	str	r3, [r7, #24]
        break;
 8006c60:	e00f      	b.n	8006c82 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c62:	f7ff f86f 	bl	8005d44 <HAL_RCC_GetSysClockFreq>
 8006c66:	0003      	movs	r3, r0
 8006c68:	61bb      	str	r3, [r7, #24]
        break;
 8006c6a:	e00a      	b.n	8006c82 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c6c:	2380      	movs	r3, #128	; 0x80
 8006c6e:	021b      	lsls	r3, r3, #8
 8006c70:	61bb      	str	r3, [r7, #24]
        break;
 8006c72:	e006      	b.n	8006c82 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c78:	231e      	movs	r3, #30
 8006c7a:	18fb      	adds	r3, r7, r3
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	701a      	strb	r2, [r3, #0]
        break;
 8006c80:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d100      	bne.n	8006c8a <UART_SetConfig+0x152>
 8006c88:	e07a      	b.n	8006d80 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	005a      	lsls	r2, r3, #1
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	085b      	lsrs	r3, r3, #1
 8006c94:	18d2      	adds	r2, r2, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	0019      	movs	r1, r3
 8006c9c:	0010      	movs	r0, r2
 8006c9e:	f7f9 fa3b 	bl	8000118 <__udivsi3>
 8006ca2:	0003      	movs	r3, r0
 8006ca4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	2b0f      	cmp	r3, #15
 8006caa:	d91c      	bls.n	8006ce6 <UART_SetConfig+0x1ae>
 8006cac:	693a      	ldr	r2, [r7, #16]
 8006cae:	2380      	movs	r3, #128	; 0x80
 8006cb0:	025b      	lsls	r3, r3, #9
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d217      	bcs.n	8006ce6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	200e      	movs	r0, #14
 8006cbc:	183b      	adds	r3, r7, r0
 8006cbe:	210f      	movs	r1, #15
 8006cc0:	438a      	bics	r2, r1
 8006cc2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	085b      	lsrs	r3, r3, #1
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	2207      	movs	r2, #7
 8006ccc:	4013      	ands	r3, r2
 8006cce:	b299      	uxth	r1, r3
 8006cd0:	183b      	adds	r3, r7, r0
 8006cd2:	183a      	adds	r2, r7, r0
 8006cd4:	8812      	ldrh	r2, [r2, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	183a      	adds	r2, r7, r0
 8006ce0:	8812      	ldrh	r2, [r2, #0]
 8006ce2:	60da      	str	r2, [r3, #12]
 8006ce4:	e04c      	b.n	8006d80 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8006ce6:	231e      	movs	r3, #30
 8006ce8:	18fb      	adds	r3, r7, r3
 8006cea:	2201      	movs	r2, #1
 8006cec:	701a      	strb	r2, [r3, #0]
 8006cee:	e047      	b.n	8006d80 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cf0:	231f      	movs	r3, #31
 8006cf2:	18fb      	adds	r3, r7, r3
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	2b08      	cmp	r3, #8
 8006cf8:	d015      	beq.n	8006d26 <UART_SetConfig+0x1ee>
 8006cfa:	dc18      	bgt.n	8006d2e <UART_SetConfig+0x1f6>
 8006cfc:	2b04      	cmp	r3, #4
 8006cfe:	d00d      	beq.n	8006d1c <UART_SetConfig+0x1e4>
 8006d00:	dc15      	bgt.n	8006d2e <UART_SetConfig+0x1f6>
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d002      	beq.n	8006d0c <UART_SetConfig+0x1d4>
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d005      	beq.n	8006d16 <UART_SetConfig+0x1de>
 8006d0a:	e010      	b.n	8006d2e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d0c:	f7ff f87a 	bl	8005e04 <HAL_RCC_GetPCLK1Freq>
 8006d10:	0003      	movs	r3, r0
 8006d12:	61bb      	str	r3, [r7, #24]
        break;
 8006d14:	e012      	b.n	8006d3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d16:	4b27      	ldr	r3, [pc, #156]	; (8006db4 <UART_SetConfig+0x27c>)
 8006d18:	61bb      	str	r3, [r7, #24]
        break;
 8006d1a:	e00f      	b.n	8006d3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d1c:	f7ff f812 	bl	8005d44 <HAL_RCC_GetSysClockFreq>
 8006d20:	0003      	movs	r3, r0
 8006d22:	61bb      	str	r3, [r7, #24]
        break;
 8006d24:	e00a      	b.n	8006d3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d26:	2380      	movs	r3, #128	; 0x80
 8006d28:	021b      	lsls	r3, r3, #8
 8006d2a:	61bb      	str	r3, [r7, #24]
        break;
 8006d2c:	e006      	b.n	8006d3c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006d32:	231e      	movs	r3, #30
 8006d34:	18fb      	adds	r3, r7, r3
 8006d36:	2201      	movs	r2, #1
 8006d38:	701a      	strb	r2, [r3, #0]
        break;
 8006d3a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d01e      	beq.n	8006d80 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	085a      	lsrs	r2, r3, #1
 8006d48:	69bb      	ldr	r3, [r7, #24]
 8006d4a:	18d2      	adds	r2, r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	0019      	movs	r1, r3
 8006d52:	0010      	movs	r0, r2
 8006d54:	f7f9 f9e0 	bl	8000118 <__udivsi3>
 8006d58:	0003      	movs	r3, r0
 8006d5a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	2b0f      	cmp	r3, #15
 8006d60:	d90a      	bls.n	8006d78 <UART_SetConfig+0x240>
 8006d62:	693a      	ldr	r2, [r7, #16]
 8006d64:	2380      	movs	r3, #128	; 0x80
 8006d66:	025b      	lsls	r3, r3, #9
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d205      	bcs.n	8006d78 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	60da      	str	r2, [r3, #12]
 8006d76:	e003      	b.n	8006d80 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8006d78:	231e      	movs	r3, #30
 8006d7a:	18fb      	adds	r3, r7, r3
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006d8c:	231e      	movs	r3, #30
 8006d8e:	18fb      	adds	r3, r7, r3
 8006d90:	781b      	ldrb	r3, [r3, #0]
}
 8006d92:	0018      	movs	r0, r3
 8006d94:	46bd      	mov	sp, r7
 8006d96:	b008      	add	sp, #32
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	46c0      	nop			; (mov r8, r8)
 8006d9c:	ffff69f3 	.word	0xffff69f3
 8006da0:	ffffcfff 	.word	0xffffcfff
 8006da4:	fffff4ff 	.word	0xfffff4ff
 8006da8:	40013800 	.word	0x40013800
 8006dac:	40021000 	.word	0x40021000
 8006db0:	40004400 	.word	0x40004400
 8006db4:	007a1200 	.word	0x007a1200

08006db8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	d00b      	beq.n	8006de2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	4a4a      	ldr	r2, [pc, #296]	; (8006efc <UART_AdvFeatureConfig+0x144>)
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	0019      	movs	r1, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de6:	2202      	movs	r2, #2
 8006de8:	4013      	ands	r3, r2
 8006dea:	d00b      	beq.n	8006e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	4a43      	ldr	r2, [pc, #268]	; (8006f00 <UART_AdvFeatureConfig+0x148>)
 8006df4:	4013      	ands	r3, r2
 8006df6:	0019      	movs	r1, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	430a      	orrs	r2, r1
 8006e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e08:	2204      	movs	r2, #4
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	d00b      	beq.n	8006e26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	4a3b      	ldr	r2, [pc, #236]	; (8006f04 <UART_AdvFeatureConfig+0x14c>)
 8006e16:	4013      	ands	r3, r2
 8006e18:	0019      	movs	r1, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2a:	2208      	movs	r2, #8
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	d00b      	beq.n	8006e48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	4a34      	ldr	r2, [pc, #208]	; (8006f08 <UART_AdvFeatureConfig+0x150>)
 8006e38:	4013      	ands	r3, r2
 8006e3a:	0019      	movs	r1, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	430a      	orrs	r2, r1
 8006e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e4c:	2210      	movs	r2, #16
 8006e4e:	4013      	ands	r3, r2
 8006e50:	d00b      	beq.n	8006e6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	4a2c      	ldr	r2, [pc, #176]	; (8006f0c <UART_AdvFeatureConfig+0x154>)
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	0019      	movs	r1, r3
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	430a      	orrs	r2, r1
 8006e68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6e:	2220      	movs	r2, #32
 8006e70:	4013      	ands	r3, r2
 8006e72:	d00b      	beq.n	8006e8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	4a25      	ldr	r2, [pc, #148]	; (8006f10 <UART_AdvFeatureConfig+0x158>)
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	0019      	movs	r1, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	430a      	orrs	r2, r1
 8006e8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e90:	2240      	movs	r2, #64	; 0x40
 8006e92:	4013      	ands	r3, r2
 8006e94:	d01d      	beq.n	8006ed2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	4a1d      	ldr	r2, [pc, #116]	; (8006f14 <UART_AdvFeatureConfig+0x15c>)
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	0019      	movs	r1, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006eb2:	2380      	movs	r3, #128	; 0x80
 8006eb4:	035b      	lsls	r3, r3, #13
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d10b      	bne.n	8006ed2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	4a15      	ldr	r2, [pc, #84]	; (8006f18 <UART_AdvFeatureConfig+0x160>)
 8006ec2:	4013      	ands	r3, r2
 8006ec4:	0019      	movs	r1, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed6:	2280      	movs	r2, #128	; 0x80
 8006ed8:	4013      	ands	r3, r2
 8006eda:	d00b      	beq.n	8006ef4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	4a0e      	ldr	r2, [pc, #56]	; (8006f1c <UART_AdvFeatureConfig+0x164>)
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	0019      	movs	r1, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	605a      	str	r2, [r3, #4]
  }
}
 8006ef4:	46c0      	nop			; (mov r8, r8)
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	b002      	add	sp, #8
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	fffdffff 	.word	0xfffdffff
 8006f00:	fffeffff 	.word	0xfffeffff
 8006f04:	fffbffff 	.word	0xfffbffff
 8006f08:	ffff7fff 	.word	0xffff7fff
 8006f0c:	ffffefff 	.word	0xffffefff
 8006f10:	ffffdfff 	.word	0xffffdfff
 8006f14:	ffefffff 	.word	0xffefffff
 8006f18:	ff9fffff 	.word	0xff9fffff
 8006f1c:	fff7ffff 	.word	0xfff7ffff

08006f20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b092      	sub	sp, #72	; 0x48
 8006f24:	af02      	add	r7, sp, #8
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2284      	movs	r2, #132	; 0x84
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f30:	f7fb ff46 	bl	8002dc0 <HAL_GetTick>
 8006f34:	0003      	movs	r3, r0
 8006f36:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2208      	movs	r2, #8
 8006f40:	4013      	ands	r3, r2
 8006f42:	2b08      	cmp	r3, #8
 8006f44:	d12c      	bne.n	8006fa0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f48:	2280      	movs	r2, #128	; 0x80
 8006f4a:	0391      	lsls	r1, r2, #14
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	4a46      	ldr	r2, [pc, #280]	; (8007068 <UART_CheckIdleState+0x148>)
 8006f50:	9200      	str	r2, [sp, #0]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f000 f88c 	bl	8007070 <UART_WaitOnFlagUntilTimeout>
 8006f58:	1e03      	subs	r3, r0, #0
 8006f5a:	d021      	beq.n	8006fa0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f5c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f60:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006f64:	63bb      	str	r3, [r7, #56]	; 0x38
 8006f66:	2301      	movs	r3, #1
 8006f68:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f6c:	f383 8810 	msr	PRIMASK, r3
}
 8006f70:	46c0      	nop			; (mov r8, r8)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	2180      	movs	r1, #128	; 0x80
 8006f7e:	438a      	bics	r2, r1
 8006f80:	601a      	str	r2, [r3, #0]
 8006f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f84:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f88:	f383 8810 	msr	PRIMASK, r3
}
 8006f8c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2220      	movs	r2, #32
 8006f92:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2278      	movs	r2, #120	; 0x78
 8006f98:	2100      	movs	r1, #0
 8006f9a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e05f      	b.n	8007060 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2204      	movs	r2, #4
 8006fa8:	4013      	ands	r3, r2
 8006faa:	2b04      	cmp	r3, #4
 8006fac:	d146      	bne.n	800703c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fb0:	2280      	movs	r2, #128	; 0x80
 8006fb2:	03d1      	lsls	r1, r2, #15
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	4a2c      	ldr	r2, [pc, #176]	; (8007068 <UART_CheckIdleState+0x148>)
 8006fb8:	9200      	str	r2, [sp, #0]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f000 f858 	bl	8007070 <UART_WaitOnFlagUntilTimeout>
 8006fc0:	1e03      	subs	r3, r0, #0
 8006fc2:	d03b      	beq.n	800703c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fc4:	f3ef 8310 	mrs	r3, PRIMASK
 8006fc8:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fca:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fcc:	637b      	str	r3, [r7, #52]	; 0x34
 8006fce:	2301      	movs	r3, #1
 8006fd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f383 8810 	msr	PRIMASK, r3
}
 8006fd8:	46c0      	nop			; (mov r8, r8)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4921      	ldr	r1, [pc, #132]	; (800706c <UART_CheckIdleState+0x14c>)
 8006fe6:	400a      	ands	r2, r1
 8006fe8:	601a      	str	r2, [r3, #0]
 8006fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	f383 8810 	msr	PRIMASK, r3
}
 8006ff4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8006ffa:	61bb      	str	r3, [r7, #24]
  return(result);
 8006ffc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ffe:	633b      	str	r3, [r7, #48]	; 0x30
 8007000:	2301      	movs	r3, #1
 8007002:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	f383 8810 	msr	PRIMASK, r3
}
 800700a:	46c0      	nop			; (mov r8, r8)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2101      	movs	r1, #1
 8007018:	438a      	bics	r2, r1
 800701a:	609a      	str	r2, [r3, #8]
 800701c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007020:	6a3b      	ldr	r3, [r7, #32]
 8007022:	f383 8810 	msr	PRIMASK, r3
}
 8007026:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2280      	movs	r2, #128	; 0x80
 800702c:	2120      	movs	r1, #32
 800702e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2278      	movs	r2, #120	; 0x78
 8007034:	2100      	movs	r1, #0
 8007036:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007038:	2303      	movs	r3, #3
 800703a:	e011      	b.n	8007060 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2220      	movs	r2, #32
 8007040:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2280      	movs	r2, #128	; 0x80
 8007046:	2120      	movs	r1, #32
 8007048:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2278      	movs	r2, #120	; 0x78
 800705a:	2100      	movs	r1, #0
 800705c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	0018      	movs	r0, r3
 8007062:	46bd      	mov	sp, r7
 8007064:	b010      	add	sp, #64	; 0x40
 8007066:	bd80      	pop	{r7, pc}
 8007068:	01ffffff 	.word	0x01ffffff
 800706c:	fffffedf 	.word	0xfffffedf

08007070 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	603b      	str	r3, [r7, #0]
 800707c:	1dfb      	adds	r3, r7, #7
 800707e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007080:	e04b      	b.n	800711a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	3301      	adds	r3, #1
 8007086:	d048      	beq.n	800711a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007088:	f7fb fe9a 	bl	8002dc0 <HAL_GetTick>
 800708c:	0002      	movs	r2, r0
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	429a      	cmp	r2, r3
 8007096:	d302      	bcc.n	800709e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e04b      	b.n	800713a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2204      	movs	r2, #4
 80070aa:	4013      	ands	r3, r2
 80070ac:	d035      	beq.n	800711a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	69db      	ldr	r3, [r3, #28]
 80070b4:	2208      	movs	r2, #8
 80070b6:	4013      	ands	r3, r2
 80070b8:	2b08      	cmp	r3, #8
 80070ba:	d111      	bne.n	80070e0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2208      	movs	r2, #8
 80070c2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	0018      	movs	r0, r3
 80070c8:	f000 f83c 	bl	8007144 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2284      	movs	r2, #132	; 0x84
 80070d0:	2108      	movs	r1, #8
 80070d2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2278      	movs	r2, #120	; 0x78
 80070d8:	2100      	movs	r1, #0
 80070da:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e02c      	b.n	800713a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	69da      	ldr	r2, [r3, #28]
 80070e6:	2380      	movs	r3, #128	; 0x80
 80070e8:	011b      	lsls	r3, r3, #4
 80070ea:	401a      	ands	r2, r3
 80070ec:	2380      	movs	r3, #128	; 0x80
 80070ee:	011b      	lsls	r3, r3, #4
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d112      	bne.n	800711a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2280      	movs	r2, #128	; 0x80
 80070fa:	0112      	lsls	r2, r2, #4
 80070fc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	0018      	movs	r0, r3
 8007102:	f000 f81f 	bl	8007144 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2284      	movs	r2, #132	; 0x84
 800710a:	2120      	movs	r1, #32
 800710c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2278      	movs	r2, #120	; 0x78
 8007112:	2100      	movs	r1, #0
 8007114:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007116:	2303      	movs	r3, #3
 8007118:	e00f      	b.n	800713a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	69db      	ldr	r3, [r3, #28]
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	4013      	ands	r3, r2
 8007124:	68ba      	ldr	r2, [r7, #8]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	425a      	negs	r2, r3
 800712a:	4153      	adcs	r3, r2
 800712c:	b2db      	uxtb	r3, r3
 800712e:	001a      	movs	r2, r3
 8007130:	1dfb      	adds	r3, r7, #7
 8007132:	781b      	ldrb	r3, [r3, #0]
 8007134:	429a      	cmp	r2, r3
 8007136:	d0a4      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007138:	2300      	movs	r3, #0
}
 800713a:	0018      	movs	r0, r3
 800713c:	46bd      	mov	sp, r7
 800713e:	b004      	add	sp, #16
 8007140:	bd80      	pop	{r7, pc}
	...

08007144 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b08e      	sub	sp, #56	; 0x38
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800714c:	f3ef 8310 	mrs	r3, PRIMASK
 8007150:	617b      	str	r3, [r7, #20]
  return(result);
 8007152:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007154:	637b      	str	r3, [r7, #52]	; 0x34
 8007156:	2301      	movs	r3, #1
 8007158:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	f383 8810 	msr	PRIMASK, r3
}
 8007160:	46c0      	nop			; (mov r8, r8)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4926      	ldr	r1, [pc, #152]	; (8007208 <UART_EndRxTransfer+0xc4>)
 800716e:	400a      	ands	r2, r1
 8007170:	601a      	str	r2, [r3, #0]
 8007172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007174:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	f383 8810 	msr	PRIMASK, r3
}
 800717c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800717e:	f3ef 8310 	mrs	r3, PRIMASK
 8007182:	623b      	str	r3, [r7, #32]
  return(result);
 8007184:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007186:	633b      	str	r3, [r7, #48]	; 0x30
 8007188:	2301      	movs	r3, #1
 800718a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800718c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718e:	f383 8810 	msr	PRIMASK, r3
}
 8007192:	46c0      	nop			; (mov r8, r8)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689a      	ldr	r2, [r3, #8]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2101      	movs	r1, #1
 80071a0:	438a      	bics	r2, r1
 80071a2:	609a      	str	r2, [r3, #8]
 80071a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071aa:	f383 8810 	msr	PRIMASK, r3
}
 80071ae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d118      	bne.n	80071ea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071b8:	f3ef 8310 	mrs	r3, PRIMASK
 80071bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80071be:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071c2:	2301      	movs	r3, #1
 80071c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f383 8810 	msr	PRIMASK, r3
}
 80071cc:	46c0      	nop			; (mov r8, r8)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2110      	movs	r1, #16
 80071da:	438a      	bics	r2, r1
 80071dc:	601a      	str	r2, [r3, #0]
 80071de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	f383 8810 	msr	PRIMASK, r3
}
 80071e8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2280      	movs	r2, #128	; 0x80
 80071ee:	2120      	movs	r1, #32
 80071f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80071fe:	46c0      	nop			; (mov r8, r8)
 8007200:	46bd      	mov	sp, r7
 8007202:	b00e      	add	sp, #56	; 0x38
 8007204:	bd80      	pop	{r7, pc}
 8007206:	46c0      	nop			; (mov r8, r8)
 8007208:	fffffedf 	.word	0xfffffedf

0800720c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007218:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	225a      	movs	r2, #90	; 0x5a
 800721e:	2100      	movs	r1, #0
 8007220:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2252      	movs	r2, #82	; 0x52
 8007226:	2100      	movs	r1, #0
 8007228:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	0018      	movs	r0, r3
 800722e:	f7ff fc6f 	bl	8006b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007232:	46c0      	nop			; (mov r8, r8)
 8007234:	46bd      	mov	sp, r7
 8007236:	b004      	add	sp, #16
 8007238:	bd80      	pop	{r7, pc}

0800723a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800723a:	b580      	push	{r7, lr}
 800723c:	b086      	sub	sp, #24
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007242:	f3ef 8310 	mrs	r3, PRIMASK
 8007246:	60bb      	str	r3, [r7, #8]
  return(result);
 8007248:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800724a:	617b      	str	r3, [r7, #20]
 800724c:	2301      	movs	r3, #1
 800724e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f383 8810 	msr	PRIMASK, r3
}
 8007256:	46c0      	nop			; (mov r8, r8)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2140      	movs	r1, #64	; 0x40
 8007264:	438a      	bics	r2, r1
 8007266:	601a      	str	r2, [r3, #0]
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	f383 8810 	msr	PRIMASK, r3
}
 8007272:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2220      	movs	r2, #32
 8007278:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	0018      	movs	r0, r3
 8007284:	f7fb f9bc 	bl	8002600 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007288:	46c0      	nop			; (mov r8, r8)
 800728a:	46bd      	mov	sp, r7
 800728c:	b006      	add	sp, #24
 800728e:	bd80      	pop	{r7, pc}

08007290 <_ZdlPvj>:
 8007290:	b510      	push	{r4, lr}
 8007292:	f000 fa1e 	bl	80076d2 <_ZdlPv>
 8007296:	bd10      	pop	{r4, pc}

08007298 <_Znwj>:
 8007298:	b510      	push	{r4, lr}
 800729a:	1e04      	subs	r4, r0, #0
 800729c:	d100      	bne.n	80072a0 <_Znwj+0x8>
 800729e:	3401      	adds	r4, #1
 80072a0:	0020      	movs	r0, r4
 80072a2:	f000 fa53 	bl	800774c <malloc>
 80072a6:	2800      	cmp	r0, #0
 80072a8:	d107      	bne.n	80072ba <_Znwj+0x22>
 80072aa:	f000 fa17 	bl	80076dc <_ZSt15get_new_handlerv>
 80072ae:	2800      	cmp	r0, #0
 80072b0:	d101      	bne.n	80072b6 <_Znwj+0x1e>
 80072b2:	f000 fa19 	bl	80076e8 <abort>
 80072b6:	4780      	blx	r0
 80072b8:	e7f2      	b.n	80072a0 <_Znwj+0x8>
 80072ba:	bd10      	pop	{r4, pc}

080072bc <_ZNSaIcEC1Ev>:
 80072bc:	4770      	bx	lr

080072be <_ZNSaIcED1Ev>:
 80072be:	4770      	bx	lr

080072c0 <_ZSt17__throw_bad_allocv>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	f000 fa11 	bl	80076e8 <abort>

080072c6 <_ZSt19__throw_logic_errorPKc>:
 80072c6:	b510      	push	{r4, lr}
 80072c8:	f000 fa0e 	bl	80076e8 <abort>

080072cc <_ZSt20__throw_length_errorPKc>:
 80072cc:	b510      	push	{r4, lr}
 80072ce:	f000 fa0b 	bl	80076e8 <abort>

080072d2 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 80072d2:	b510      	push	{r4, lr}
 80072d4:	2a00      	cmp	r2, #0
 80072d6:	d001      	beq.n	80072dc <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0xa>
 80072d8:	f000 fa4c 	bl	8007774 <memcpy>
 80072dc:	bd10      	pop	{r4, pc}
	...

080072e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 80072e0:	2080      	movs	r0, #128	; 0x80
 80072e2:	680b      	ldr	r3, [r1, #0]
 80072e4:	b510      	push	{r4, lr}
 80072e6:	05c0      	lsls	r0, r0, #23
 80072e8:	4283      	cmp	r3, r0
 80072ea:	d302      	bcc.n	80072f2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x12>
 80072ec:	480a      	ldr	r0, [pc, #40]	; (8007318 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 80072ee:	f7ff ffed 	bl	80072cc <_ZSt20__throw_length_errorPKc>
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d905      	bls.n	8007302 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 80072f6:	0052      	lsls	r2, r2, #1
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d202      	bcs.n	8007302 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 80072fc:	4282      	cmp	r2, r0
 80072fe:	d205      	bcs.n	800730c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 8007300:	600a      	str	r2, [r1, #0]
 8007302:	6808      	ldr	r0, [r1, #0]
 8007304:	3001      	adds	r0, #1
 8007306:	d504      	bpl.n	8007312 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x32>
 8007308:	f7ff ffda 	bl	80072c0 <_ZSt17__throw_bad_allocv>
 800730c:	4b03      	ldr	r3, [pc, #12]	; (800731c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x3c>)
 800730e:	600b      	str	r3, [r1, #0]
 8007310:	e7f7      	b.n	8007302 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x22>
 8007312:	f7ff ffc1 	bl	8007298 <_Znwj>
 8007316:	bd10      	pop	{r4, pc}
 8007318:	08007b40 	.word	0x08007b40
 800731c:	3fffffff 	.word	0x3fffffff

08007320 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8007320:	0003      	movs	r3, r0
 8007322:	6800      	ldr	r0, [r0, #0]
 8007324:	3308      	adds	r3, #8
 8007326:	b510      	push	{r4, lr}
 8007328:	4298      	cmp	r0, r3
 800732a:	d001      	beq.n	8007330 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x10>
 800732c:	f000 f9d1 	bl	80076d2 <_ZdlPv>
 8007330:	bd10      	pop	{r4, pc}
	...

08007334 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>:
 8007334:	b510      	push	{r4, lr}
 8007336:	4c05      	ldr	r4, [pc, #20]	; (800734c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x18>)
 8007338:	6840      	ldr	r0, [r0, #4]
 800733a:	1909      	adds	r1, r1, r4
 800733c:	1a09      	subs	r1, r1, r0
 800733e:	4291      	cmp	r1, r2
 8007340:	d202      	bcs.n	8007348 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc+0x14>
 8007342:	0018      	movs	r0, r3
 8007344:	f7ff ffc2 	bl	80072cc <_ZSt20__throw_length_errorPKc>
 8007348:	bd10      	pop	{r4, pc}
 800734a:	46c0      	nop			; (mov r8, r8)
 800734c:	3fffffff 	.word	0x3fffffff

08007350 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>:
 8007350:	6803      	ldr	r3, [r0, #0]
 8007352:	0002      	movs	r2, r0
 8007354:	2001      	movs	r0, #1
 8007356:	428b      	cmp	r3, r1
 8007358:	d804      	bhi.n	8007364 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc+0x14>
 800735a:	6850      	ldr	r0, [r2, #4]
 800735c:	1818      	adds	r0, r3, r0
 800735e:	4288      	cmp	r0, r1
 8007360:	4180      	sbcs	r0, r0
 8007362:	4240      	negs	r0, r0
 8007364:	4770      	bx	lr

08007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 8007366:	b510      	push	{r4, lr}
 8007368:	2a01      	cmp	r2, #1
 800736a:	d102      	bne.n	8007372 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xc>
 800736c:	780b      	ldrb	r3, [r1, #0]
 800736e:	7003      	strb	r3, [r0, #0]
 8007370:	bd10      	pop	{r4, pc}
 8007372:	f7ff ffae 	bl	80072d2 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 8007376:	e7fb      	b.n	8007370 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0xa>

08007378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 8007378:	b510      	push	{r4, lr}
 800737a:	2a01      	cmp	r2, #1
 800737c:	d102      	bne.n	8007384 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xc>
 800737e:	780b      	ldrb	r3, [r1, #0]
 8007380:	7003      	strb	r3, [r0, #0]
 8007382:	bd10      	pop	{r4, pc}
 8007384:	2a00      	cmp	r2, #0
 8007386:	d0fc      	beq.n	8007382 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 8007388:	f000 f9fd 	bl	8007786 <memmove>
 800738c:	e7f9      	b.n	8007382 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>

0800738e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>:
 800738e:	b510      	push	{r4, lr}
 8007390:	1a52      	subs	r2, r2, r1
 8007392:	f7ff ffe8 	bl	8007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007396:	bd10      	pop	{r4, pc}

08007398 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 8007398:	b510      	push	{r4, lr}
 800739a:	1a52      	subs	r2, r2, r1
 800739c:	f7ff ffe3 	bl	8007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80073a0:	bd10      	pop	{r4, pc}

080073a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>:
 80073a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073a4:	0004      	movs	r4, r0
 80073a6:	000e      	movs	r6, r1
 80073a8:	4288      	cmp	r0, r1
 80073aa:	d020      	beq.n	80073ee <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x4c>
 80073ac:	0003      	movs	r3, r0
 80073ae:	684d      	ldr	r5, [r1, #4]
 80073b0:	6801      	ldr	r1, [r0, #0]
 80073b2:	3308      	adds	r3, #8
 80073b4:	220f      	movs	r2, #15
 80073b6:	4299      	cmp	r1, r3
 80073b8:	d000      	beq.n	80073bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x1a>
 80073ba:	6882      	ldr	r2, [r0, #8]
 80073bc:	42aa      	cmp	r2, r5
 80073be:	d20b      	bcs.n	80073d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x36>
 80073c0:	a901      	add	r1, sp, #4
 80073c2:	0020      	movs	r0, r4
 80073c4:	9501      	str	r5, [sp, #4]
 80073c6:	f7ff ff8b 	bl	80072e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 80073ca:	0007      	movs	r7, r0
 80073cc:	0020      	movs	r0, r4
 80073ce:	f7ff ffa7 	bl	8007320 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80073d2:	9b01      	ldr	r3, [sp, #4]
 80073d4:	6027      	str	r7, [r4, #0]
 80073d6:	60a3      	str	r3, [r4, #8]
 80073d8:	2d00      	cmp	r5, #0
 80073da:	d004      	beq.n	80073e6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_+0x44>
 80073dc:	002a      	movs	r2, r5
 80073de:	6831      	ldr	r1, [r6, #0]
 80073e0:	6820      	ldr	r0, [r4, #0]
 80073e2:	f7ff ffc0 	bl	8007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 80073e6:	2200      	movs	r2, #0
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	6065      	str	r5, [r4, #4]
 80073ec:	555a      	strb	r2, [r3, r5]
 80073ee:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

080073f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 80073f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073f2:	001f      	movs	r7, r3
 80073f4:	6843      	ldr	r3, [r0, #4]
 80073f6:	b085      	sub	sp, #20
 80073f8:	000d      	movs	r5, r1
 80073fa:	1889      	adds	r1, r1, r2
 80073fc:	9101      	str	r1, [sp, #4]
 80073fe:	1a59      	subs	r1, r3, r1
 8007400:	9100      	str	r1, [sp, #0]
 8007402:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007404:	0004      	movs	r4, r0
 8007406:	1a8a      	subs	r2, r1, r2
 8007408:	18d2      	adds	r2, r2, r3
 800740a:	0003      	movs	r3, r0
 800740c:	6801      	ldr	r1, [r0, #0]
 800740e:	3308      	adds	r3, #8
 8007410:	9203      	str	r2, [sp, #12]
 8007412:	220f      	movs	r2, #15
 8007414:	4299      	cmp	r1, r3
 8007416:	d000      	beq.n	800741a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x2a>
 8007418:	6882      	ldr	r2, [r0, #8]
 800741a:	0020      	movs	r0, r4
 800741c:	a903      	add	r1, sp, #12
 800741e:	f7ff ff5f 	bl	80072e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007422:	0006      	movs	r6, r0
 8007424:	2d00      	cmp	r5, #0
 8007426:	d003      	beq.n	8007430 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x40>
 8007428:	002a      	movs	r2, r5
 800742a:	6821      	ldr	r1, [r4, #0]
 800742c:	f7ff ff9b 	bl	8007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007430:	2f00      	cmp	r7, #0
 8007432:	d007      	beq.n	8007444 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x54>
 8007434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007436:	2b00      	cmp	r3, #0
 8007438:	d004      	beq.n	8007444 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x54>
 800743a:	001a      	movs	r2, r3
 800743c:	0039      	movs	r1, r7
 800743e:	1970      	adds	r0, r6, r5
 8007440:	f7ff ff91 	bl	8007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 8007444:	9b00      	ldr	r3, [sp, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d009      	beq.n	800745e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x6e>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	9901      	ldr	r1, [sp, #4]
 800744e:	469c      	mov	ip, r3
 8007450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007452:	9a00      	ldr	r2, [sp, #0]
 8007454:	18e8      	adds	r0, r5, r3
 8007456:	4461      	add	r1, ip
 8007458:	1830      	adds	r0, r6, r0
 800745a:	f7ff ff84 	bl	8007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800745e:	0020      	movs	r0, r4
 8007460:	f7ff ff5e 	bl	8007320 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8007464:	9b03      	ldr	r3, [sp, #12]
 8007466:	6026      	str	r6, [r4, #0]
 8007468:	60a3      	str	r3, [r4, #8]
 800746a:	b005      	add	sp, #20
 800746c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800746e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 800746e:	0003      	movs	r3, r0
 8007470:	3308      	adds	r3, #8
 8007472:	6003      	str	r3, [r0, #0]
 8007474:	2300      	movs	r3, #0
 8007476:	6043      	str	r3, [r0, #4]
 8007478:	7203      	strb	r3, [r0, #8]
 800747a:	4770      	bx	lr

0800747c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>:
 800747c:	b570      	push	{r4, r5, r6, lr}
 800747e:	0005      	movs	r5, r0
 8007480:	000e      	movs	r6, r1
 8007482:	3008      	adds	r0, #8
 8007484:	6028      	str	r0, [r5, #0]
 8007486:	680b      	ldr	r3, [r1, #0]
 8007488:	3608      	adds	r6, #8
 800748a:	000c      	movs	r4, r1
 800748c:	429e      	cmp	r6, r3
 800748e:	d10b      	bne.n	80074a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x2c>
 8007490:	2210      	movs	r2, #16
 8007492:	0031      	movs	r1, r6
 8007494:	f7ff ff1d 	bl	80072d2 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>
 8007498:	6863      	ldr	r3, [r4, #4]
 800749a:	0028      	movs	r0, r5
 800749c:	606b      	str	r3, [r5, #4]
 800749e:	2300      	movs	r3, #0
 80074a0:	6026      	str	r6, [r4, #0]
 80074a2:	6063      	str	r3, [r4, #4]
 80074a4:	7223      	strb	r3, [r4, #8]
 80074a6:	bd70      	pop	{r4, r5, r6, pc}
 80074a8:	602b      	str	r3, [r5, #0]
 80074aa:	688b      	ldr	r3, [r1, #8]
 80074ac:	60ab      	str	r3, [r5, #8]
 80074ae:	e7f3      	b.n	8007498 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_+0x1c>

080074b0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 80074b0:	b510      	push	{r4, lr}
 80074b2:	0004      	movs	r4, r0
 80074b4:	f7ff ff34 	bl	8007320 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80074b8:	0020      	movs	r0, r4
 80074ba:	bd10      	pop	{r4, pc}

080074bc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>:
 80074bc:	b510      	push	{r4, lr}
 80074be:	0004      	movs	r4, r0
 80074c0:	f7ff ff6f 	bl	80073a2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 80074c4:	0020      	movs	r0, r4
 80074c6:	bd10      	pop	{r4, pc}

080074c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEixEj>:
 80074c8:	6800      	ldr	r0, [r0, #0]
 80074ca:	1840      	adds	r0, r0, r1
 80074cc:	4770      	bx	lr
	...

080074d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>:
 80074d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074d2:	0006      	movs	r6, r0
 80074d4:	b087      	sub	sp, #28
 80074d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80074d8:	9202      	str	r2, [sp, #8]
 80074da:	9303      	str	r3, [sp, #12]
 80074dc:	0022      	movs	r2, r4
 80074de:	4b3e      	ldr	r3, [pc, #248]	; (80075d8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x108>)
 80074e0:	000f      	movs	r7, r1
 80074e2:	9902      	ldr	r1, [sp, #8]
 80074e4:	f7ff ff26 	bl	8007334 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE15_M_check_lengthEjjPKc>
 80074e8:	0031      	movs	r1, r6
 80074ea:	9a02      	ldr	r2, [sp, #8]
 80074ec:	6873      	ldr	r3, [r6, #4]
 80074ee:	1aa2      	subs	r2, r4, r2
 80074f0:	6835      	ldr	r5, [r6, #0]
 80074f2:	9205      	str	r2, [sp, #20]
 80074f4:	3108      	adds	r1, #8
 80074f6:	189a      	adds	r2, r3, r2
 80074f8:	9204      	str	r2, [sp, #16]
 80074fa:	220f      	movs	r2, #15
 80074fc:	428d      	cmp	r5, r1
 80074fe:	d000      	beq.n	8007502 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x32>
 8007500:	68b2      	ldr	r2, [r6, #8]
 8007502:	9904      	ldr	r1, [sp, #16]
 8007504:	428a      	cmp	r2, r1
 8007506:	d35b      	bcc.n	80075c0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xf0>
 8007508:	9a02      	ldr	r2, [sp, #8]
 800750a:	19ed      	adds	r5, r5, r7
 800750c:	0030      	movs	r0, r6
 800750e:	19d7      	adds	r7, r2, r7
 8007510:	9903      	ldr	r1, [sp, #12]
 8007512:	1bdf      	subs	r7, r3, r7
 8007514:	f7ff ff1c 	bl	8007350 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_disjunctEPKc>
 8007518:	2800      	cmp	r0, #0
 800751a:	d011      	beq.n	8007540 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x70>
 800751c:	2f00      	cmp	r7, #0
 800751e:	d007      	beq.n	8007530 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 8007520:	9b02      	ldr	r3, [sp, #8]
 8007522:	42a3      	cmp	r3, r4
 8007524:	d004      	beq.n	8007530 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x60>
 8007526:	003a      	movs	r2, r7
 8007528:	18e9      	adds	r1, r5, r3
 800752a:	1928      	adds	r0, r5, r4
 800752c:	f7ff ff24 	bl	8007378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007530:	2c00      	cmp	r4, #0
 8007532:	d028      	beq.n	8007586 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 8007534:	0022      	movs	r2, r4
 8007536:	9903      	ldr	r1, [sp, #12]
 8007538:	0028      	movs	r0, r5
 800753a:	f7ff ff14 	bl	8007366 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800753e:	e022      	b.n	8007586 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 8007540:	2c00      	cmp	r4, #0
 8007542:	d007      	beq.n	8007554 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x84>
 8007544:	9b02      	ldr	r3, [sp, #8]
 8007546:	42a3      	cmp	r3, r4
 8007548:	d342      	bcc.n	80075d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x100>
 800754a:	0022      	movs	r2, r4
 800754c:	0028      	movs	r0, r5
 800754e:	9903      	ldr	r1, [sp, #12]
 8007550:	f7ff ff12 	bl	8007378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007554:	2f00      	cmp	r7, #0
 8007556:	d016      	beq.n	8007586 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 8007558:	9b02      	ldr	r3, [sp, #8]
 800755a:	42a3      	cmp	r3, r4
 800755c:	d013      	beq.n	8007586 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 800755e:	9b02      	ldr	r3, [sp, #8]
 8007560:	003a      	movs	r2, r7
 8007562:	18e9      	adds	r1, r5, r3
 8007564:	1928      	adds	r0, r5, r4
 8007566:	f7ff ff07 	bl	8007378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800756a:	9b02      	ldr	r3, [sp, #8]
 800756c:	42a3      	cmp	r3, r4
 800756e:	d20a      	bcs.n	8007586 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 8007570:	9b02      	ldr	r3, [sp, #8]
 8007572:	18ef      	adds	r7, r5, r3
 8007574:	9b03      	ldr	r3, [sp, #12]
 8007576:	191b      	adds	r3, r3, r4
 8007578:	429f      	cmp	r7, r3
 800757a:	d30d      	bcc.n	8007598 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xc8>
 800757c:	0022      	movs	r2, r4
 800757e:	0028      	movs	r0, r5
 8007580:	9903      	ldr	r1, [sp, #12]
 8007582:	f7ff fef9 	bl	8007378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 8007586:	9b04      	ldr	r3, [sp, #16]
 8007588:	0030      	movs	r0, r6
 800758a:	6073      	str	r3, [r6, #4]
 800758c:	2300      	movs	r3, #0
 800758e:	6832      	ldr	r2, [r6, #0]
 8007590:	9904      	ldr	r1, [sp, #16]
 8007592:	5453      	strb	r3, [r2, r1]
 8007594:	b007      	add	sp, #28
 8007596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007598:	9b03      	ldr	r3, [sp, #12]
 800759a:	429f      	cmp	r7, r3
 800759c:	d805      	bhi.n	80075aa <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xda>
 800759e:	0019      	movs	r1, r3
 80075a0:	9b05      	ldr	r3, [sp, #20]
 80075a2:	0022      	movs	r2, r4
 80075a4:	469c      	mov	ip, r3
 80075a6:	4461      	add	r1, ip
 80075a8:	e7c6      	b.n	8007538 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x68>
 80075aa:	9b03      	ldr	r3, [sp, #12]
 80075ac:	0028      	movs	r0, r5
 80075ae:	1aff      	subs	r7, r7, r3
 80075b0:	003a      	movs	r2, r7
 80075b2:	0019      	movs	r1, r3
 80075b4:	f7ff fee0 	bl	8007378 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 80075b8:	1be2      	subs	r2, r4, r7
 80075ba:	1929      	adds	r1, r5, r4
 80075bc:	19e8      	adds	r0, r5, r7
 80075be:	e7bc      	b.n	800753a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x6a>
 80075c0:	0039      	movs	r1, r7
 80075c2:	0030      	movs	r0, r6
 80075c4:	9b03      	ldr	r3, [sp, #12]
 80075c6:	9a02      	ldr	r2, [sp, #8]
 80075c8:	9400      	str	r4, [sp, #0]
 80075ca:	f7ff ff11 	bl	80073f0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 80075ce:	e7da      	b.n	8007586 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xb6>
 80075d0:	2f00      	cmp	r7, #0
 80075d2:	d0cd      	beq.n	8007570 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0xa0>
 80075d4:	e7c3      	b.n	800755e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj+0x8e>
 80075d6:	46c0      	nop			; (mov r8, r8)
 80075d8:	08007b58 	.word	0x08007b58

080075dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>:
 80075dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075de:	0004      	movs	r4, r0
 80075e0:	0008      	movs	r0, r1
 80075e2:	000d      	movs	r5, r1
 80075e4:	f7f8 fd90 	bl	8000108 <strlen>
 80075e8:	002b      	movs	r3, r5
 80075ea:	9000      	str	r0, [sp, #0]
 80075ec:	2100      	movs	r1, #0
 80075ee:	0020      	movs	r0, r4
 80075f0:	6862      	ldr	r2, [r4, #4]
 80075f2:	f7ff ff6d 	bl	80074d0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEjjPKcj>
 80075f6:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080075f8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEPKc>:
 80075f8:	b510      	push	{r4, lr}
 80075fa:	f7ff ffef 	bl	80075dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6assignEPKc>
 80075fe:	bd10      	pop	{r4, pc}

08007600 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 8007600:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007602:	0004      	movs	r4, r0
 8007604:	000d      	movs	r5, r1
 8007606:	0016      	movs	r6, r2
 8007608:	2900      	cmp	r1, #0
 800760a:	d104      	bne.n	8007616 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x16>
 800760c:	2a00      	cmp	r2, #0
 800760e:	d002      	beq.n	8007616 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x16>
 8007610:	480c      	ldr	r0, [pc, #48]	; (8007644 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x44>)
 8007612:	f7ff fe58 	bl	80072c6 <_ZSt19__throw_logic_errorPKc>
 8007616:	1b73      	subs	r3, r6, r5
 8007618:	9301      	str	r3, [sp, #4]
 800761a:	2b0f      	cmp	r3, #15
 800761c:	d907      	bls.n	800762e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x2e>
 800761e:	2200      	movs	r2, #0
 8007620:	0020      	movs	r0, r4
 8007622:	a901      	add	r1, sp, #4
 8007624:	f7ff fe5c 	bl	80072e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8007628:	9b01      	ldr	r3, [sp, #4]
 800762a:	6020      	str	r0, [r4, #0]
 800762c:	60a3      	str	r3, [r4, #8]
 800762e:	0032      	movs	r2, r6
 8007630:	0029      	movs	r1, r5
 8007632:	6820      	ldr	r0, [r4, #0]
 8007634:	f7ff feab 	bl	800738e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
 8007638:	2100      	movs	r1, #0
 800763a:	9b01      	ldr	r3, [sp, #4]
 800763c:	6822      	ldr	r2, [r4, #0]
 800763e:	6063      	str	r3, [r4, #4]
 8007640:	54d1      	strb	r1, [r2, r3]
 8007642:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8007644:	08007b71 	.word	0x08007b71

08007648 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 8007648:	0002      	movs	r2, r0
 800764a:	000b      	movs	r3, r1
 800764c:	b510      	push	{r4, lr}
 800764e:	0004      	movs	r4, r0
 8007650:	3208      	adds	r2, #8
 8007652:	6002      	str	r2, [r0, #0]
 8007654:	cb06      	ldmia	r3!, {r1, r2}
 8007656:	2300      	movs	r3, #0
 8007658:	188a      	adds	r2, r1, r2
 800765a:	f7ff ffd1 	bl	8007600 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 800765e:	0020      	movs	r0, r4
 8007660:	bd10      	pop	{r4, pc}
	...

08007664 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8007664:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007666:	0004      	movs	r4, r0
 8007668:	000d      	movs	r5, r1
 800766a:	0016      	movs	r6, r2
 800766c:	2900      	cmp	r1, #0
 800766e:	d104      	bne.n	800767a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 8007670:	2a00      	cmp	r2, #0
 8007672:	d002      	beq.n	800767a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x16>
 8007674:	480c      	ldr	r0, [pc, #48]	; (80076a8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x44>)
 8007676:	f7ff fe26 	bl	80072c6 <_ZSt19__throw_logic_errorPKc>
 800767a:	1b73      	subs	r3, r6, r5
 800767c:	9301      	str	r3, [sp, #4]
 800767e:	2b0f      	cmp	r3, #15
 8007680:	d907      	bls.n	8007692 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x2e>
 8007682:	2200      	movs	r2, #0
 8007684:	0020      	movs	r0, r4
 8007686:	a901      	add	r1, sp, #4
 8007688:	f7ff fe2a 	bl	80072e0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800768c:	9b01      	ldr	r3, [sp, #4]
 800768e:	6020      	str	r0, [r4, #0]
 8007690:	60a3      	str	r3, [r4, #8]
 8007692:	0032      	movs	r2, r6
 8007694:	0029      	movs	r1, r5
 8007696:	6820      	ldr	r0, [r4, #0]
 8007698:	f7ff fe7e 	bl	8007398 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800769c:	2100      	movs	r1, #0
 800769e:	9b01      	ldr	r3, [sp, #4]
 80076a0:	6822      	ldr	r2, [r4, #0]
 80076a2:	6063      	str	r3, [r4, #4]
 80076a4:	54d1      	strb	r1, [r2, r3]
 80076a6:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 80076a8:	08007b71 	.word	0x08007b71

080076ac <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 80076ac:	0003      	movs	r3, r0
 80076ae:	3308      	adds	r3, #8
 80076b0:	b570      	push	{r4, r5, r6, lr}
 80076b2:	2201      	movs	r2, #1
 80076b4:	0004      	movs	r4, r0
 80076b6:	1e0d      	subs	r5, r1, #0
 80076b8:	6003      	str	r3, [r0, #0]
 80076ba:	d003      	beq.n	80076c4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x18>
 80076bc:	0008      	movs	r0, r1
 80076be:	f7f8 fd23 	bl	8000108 <strlen>
 80076c2:	182a      	adds	r2, r5, r0
 80076c4:	0029      	movs	r1, r5
 80076c6:	0020      	movs	r0, r4
 80076c8:	2300      	movs	r3, #0
 80076ca:	f7ff ffcb 	bl	8007664 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 80076ce:	0020      	movs	r0, r4
 80076d0:	bd70      	pop	{r4, r5, r6, pc}

080076d2 <_ZdlPv>:
 80076d2:	b510      	push	{r4, lr}
 80076d4:	f000 f844 	bl	8007760 <free>
 80076d8:	bd10      	pop	{r4, pc}
	...

080076dc <_ZSt15get_new_handlerv>:
 80076dc:	4b01      	ldr	r3, [pc, #4]	; (80076e4 <_ZSt15get_new_handlerv+0x8>)
 80076de:	6818      	ldr	r0, [r3, #0]
 80076e0:	4770      	bx	lr
 80076e2:	46c0      	nop			; (mov r8, r8)
 80076e4:	2000032c 	.word	0x2000032c

080076e8 <abort>:
 80076e8:	2006      	movs	r0, #6
 80076ea:	b510      	push	{r4, lr}
 80076ec:	f000 f984 	bl	80079f8 <raise>
 80076f0:	2001      	movs	r0, #1
 80076f2:	f7fb fa99 	bl	8002c28 <_exit>
	...

080076f8 <__errno>:
 80076f8:	4b01      	ldr	r3, [pc, #4]	; (8007700 <__errno+0x8>)
 80076fa:	6818      	ldr	r0, [r3, #0]
 80076fc:	4770      	bx	lr
 80076fe:	46c0      	nop			; (mov r8, r8)
 8007700:	2000000c 	.word	0x2000000c

08007704 <__libc_init_array>:
 8007704:	b570      	push	{r4, r5, r6, lr}
 8007706:	2600      	movs	r6, #0
 8007708:	4d0c      	ldr	r5, [pc, #48]	; (800773c <__libc_init_array+0x38>)
 800770a:	4c0d      	ldr	r4, [pc, #52]	; (8007740 <__libc_init_array+0x3c>)
 800770c:	1b64      	subs	r4, r4, r5
 800770e:	10a4      	asrs	r4, r4, #2
 8007710:	42a6      	cmp	r6, r4
 8007712:	d109      	bne.n	8007728 <__libc_init_array+0x24>
 8007714:	2600      	movs	r6, #0
 8007716:	f000 f9a1 	bl	8007a5c <_init>
 800771a:	4d0a      	ldr	r5, [pc, #40]	; (8007744 <__libc_init_array+0x40>)
 800771c:	4c0a      	ldr	r4, [pc, #40]	; (8007748 <__libc_init_array+0x44>)
 800771e:	1b64      	subs	r4, r4, r5
 8007720:	10a4      	asrs	r4, r4, #2
 8007722:	42a6      	cmp	r6, r4
 8007724:	d105      	bne.n	8007732 <__libc_init_array+0x2e>
 8007726:	bd70      	pop	{r4, r5, r6, pc}
 8007728:	00b3      	lsls	r3, r6, #2
 800772a:	58eb      	ldr	r3, [r5, r3]
 800772c:	4798      	blx	r3
 800772e:	3601      	adds	r6, #1
 8007730:	e7ee      	b.n	8007710 <__libc_init_array+0xc>
 8007732:	00b3      	lsls	r3, r6, #2
 8007734:	58eb      	ldr	r3, [r5, r3]
 8007736:	4798      	blx	r3
 8007738:	3601      	adds	r6, #1
 800773a:	e7f2      	b.n	8007722 <__libc_init_array+0x1e>
 800773c:	08007b9c 	.word	0x08007b9c
 8007740:	08007b9c 	.word	0x08007b9c
 8007744:	08007b9c 	.word	0x08007b9c
 8007748:	08007ba4 	.word	0x08007ba4

0800774c <malloc>:
 800774c:	b510      	push	{r4, lr}
 800774e:	4b03      	ldr	r3, [pc, #12]	; (800775c <malloc+0x10>)
 8007750:	0001      	movs	r1, r0
 8007752:	6818      	ldr	r0, [r3, #0]
 8007754:	f000 f89e 	bl	8007894 <_malloc_r>
 8007758:	bd10      	pop	{r4, pc}
 800775a:	46c0      	nop			; (mov r8, r8)
 800775c:	2000000c 	.word	0x2000000c

08007760 <free>:
 8007760:	b510      	push	{r4, lr}
 8007762:	4b03      	ldr	r3, [pc, #12]	; (8007770 <free+0x10>)
 8007764:	0001      	movs	r1, r0
 8007766:	6818      	ldr	r0, [r3, #0]
 8007768:	f000 f828 	bl	80077bc <_free_r>
 800776c:	bd10      	pop	{r4, pc}
 800776e:	46c0      	nop			; (mov r8, r8)
 8007770:	2000000c 	.word	0x2000000c

08007774 <memcpy>:
 8007774:	2300      	movs	r3, #0
 8007776:	b510      	push	{r4, lr}
 8007778:	429a      	cmp	r2, r3
 800777a:	d100      	bne.n	800777e <memcpy+0xa>
 800777c:	bd10      	pop	{r4, pc}
 800777e:	5ccc      	ldrb	r4, [r1, r3]
 8007780:	54c4      	strb	r4, [r0, r3]
 8007782:	3301      	adds	r3, #1
 8007784:	e7f8      	b.n	8007778 <memcpy+0x4>

08007786 <memmove>:
 8007786:	b510      	push	{r4, lr}
 8007788:	4288      	cmp	r0, r1
 800778a:	d902      	bls.n	8007792 <memmove+0xc>
 800778c:	188b      	adds	r3, r1, r2
 800778e:	4298      	cmp	r0, r3
 8007790:	d303      	bcc.n	800779a <memmove+0x14>
 8007792:	2300      	movs	r3, #0
 8007794:	e007      	b.n	80077a6 <memmove+0x20>
 8007796:	5c8b      	ldrb	r3, [r1, r2]
 8007798:	5483      	strb	r3, [r0, r2]
 800779a:	3a01      	subs	r2, #1
 800779c:	d2fb      	bcs.n	8007796 <memmove+0x10>
 800779e:	bd10      	pop	{r4, pc}
 80077a0:	5ccc      	ldrb	r4, [r1, r3]
 80077a2:	54c4      	strb	r4, [r0, r3]
 80077a4:	3301      	adds	r3, #1
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d1fa      	bne.n	80077a0 <memmove+0x1a>
 80077aa:	e7f8      	b.n	800779e <memmove+0x18>

080077ac <memset>:
 80077ac:	0003      	movs	r3, r0
 80077ae:	1882      	adds	r2, r0, r2
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d100      	bne.n	80077b6 <memset+0xa>
 80077b4:	4770      	bx	lr
 80077b6:	7019      	strb	r1, [r3, #0]
 80077b8:	3301      	adds	r3, #1
 80077ba:	e7f9      	b.n	80077b0 <memset+0x4>

080077bc <_free_r>:
 80077bc:	b570      	push	{r4, r5, r6, lr}
 80077be:	0005      	movs	r5, r0
 80077c0:	2900      	cmp	r1, #0
 80077c2:	d010      	beq.n	80077e6 <_free_r+0x2a>
 80077c4:	1f0c      	subs	r4, r1, #4
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	da00      	bge.n	80077ce <_free_r+0x12>
 80077cc:	18e4      	adds	r4, r4, r3
 80077ce:	0028      	movs	r0, r5
 80077d0:	f000 f932 	bl	8007a38 <__malloc_lock>
 80077d4:	4a1d      	ldr	r2, [pc, #116]	; (800784c <_free_r+0x90>)
 80077d6:	6813      	ldr	r3, [r2, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d105      	bne.n	80077e8 <_free_r+0x2c>
 80077dc:	6063      	str	r3, [r4, #4]
 80077de:	6014      	str	r4, [r2, #0]
 80077e0:	0028      	movs	r0, r5
 80077e2:	f000 f931 	bl	8007a48 <__malloc_unlock>
 80077e6:	bd70      	pop	{r4, r5, r6, pc}
 80077e8:	42a3      	cmp	r3, r4
 80077ea:	d908      	bls.n	80077fe <_free_r+0x42>
 80077ec:	6821      	ldr	r1, [r4, #0]
 80077ee:	1860      	adds	r0, r4, r1
 80077f0:	4283      	cmp	r3, r0
 80077f2:	d1f3      	bne.n	80077dc <_free_r+0x20>
 80077f4:	6818      	ldr	r0, [r3, #0]
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	1841      	adds	r1, r0, r1
 80077fa:	6021      	str	r1, [r4, #0]
 80077fc:	e7ee      	b.n	80077dc <_free_r+0x20>
 80077fe:	001a      	movs	r2, r3
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d001      	beq.n	800780a <_free_r+0x4e>
 8007806:	42a3      	cmp	r3, r4
 8007808:	d9f9      	bls.n	80077fe <_free_r+0x42>
 800780a:	6811      	ldr	r1, [r2, #0]
 800780c:	1850      	adds	r0, r2, r1
 800780e:	42a0      	cmp	r0, r4
 8007810:	d10b      	bne.n	800782a <_free_r+0x6e>
 8007812:	6820      	ldr	r0, [r4, #0]
 8007814:	1809      	adds	r1, r1, r0
 8007816:	1850      	adds	r0, r2, r1
 8007818:	6011      	str	r1, [r2, #0]
 800781a:	4283      	cmp	r3, r0
 800781c:	d1e0      	bne.n	80077e0 <_free_r+0x24>
 800781e:	6818      	ldr	r0, [r3, #0]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	1841      	adds	r1, r0, r1
 8007824:	6011      	str	r1, [r2, #0]
 8007826:	6053      	str	r3, [r2, #4]
 8007828:	e7da      	b.n	80077e0 <_free_r+0x24>
 800782a:	42a0      	cmp	r0, r4
 800782c:	d902      	bls.n	8007834 <_free_r+0x78>
 800782e:	230c      	movs	r3, #12
 8007830:	602b      	str	r3, [r5, #0]
 8007832:	e7d5      	b.n	80077e0 <_free_r+0x24>
 8007834:	6821      	ldr	r1, [r4, #0]
 8007836:	1860      	adds	r0, r4, r1
 8007838:	4283      	cmp	r3, r0
 800783a:	d103      	bne.n	8007844 <_free_r+0x88>
 800783c:	6818      	ldr	r0, [r3, #0]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	1841      	adds	r1, r0, r1
 8007842:	6021      	str	r1, [r4, #0]
 8007844:	6063      	str	r3, [r4, #4]
 8007846:	6054      	str	r4, [r2, #4]
 8007848:	e7ca      	b.n	80077e0 <_free_r+0x24>
 800784a:	46c0      	nop			; (mov r8, r8)
 800784c:	20000330 	.word	0x20000330

08007850 <sbrk_aligned>:
 8007850:	b570      	push	{r4, r5, r6, lr}
 8007852:	4e0f      	ldr	r6, [pc, #60]	; (8007890 <sbrk_aligned+0x40>)
 8007854:	000d      	movs	r5, r1
 8007856:	6831      	ldr	r1, [r6, #0]
 8007858:	0004      	movs	r4, r0
 800785a:	2900      	cmp	r1, #0
 800785c:	d102      	bne.n	8007864 <sbrk_aligned+0x14>
 800785e:	f000 f88f 	bl	8007980 <_sbrk_r>
 8007862:	6030      	str	r0, [r6, #0]
 8007864:	0029      	movs	r1, r5
 8007866:	0020      	movs	r0, r4
 8007868:	f000 f88a 	bl	8007980 <_sbrk_r>
 800786c:	1c43      	adds	r3, r0, #1
 800786e:	d00a      	beq.n	8007886 <sbrk_aligned+0x36>
 8007870:	2303      	movs	r3, #3
 8007872:	1cc5      	adds	r5, r0, #3
 8007874:	439d      	bics	r5, r3
 8007876:	42a8      	cmp	r0, r5
 8007878:	d007      	beq.n	800788a <sbrk_aligned+0x3a>
 800787a:	1a29      	subs	r1, r5, r0
 800787c:	0020      	movs	r0, r4
 800787e:	f000 f87f 	bl	8007980 <_sbrk_r>
 8007882:	1c43      	adds	r3, r0, #1
 8007884:	d101      	bne.n	800788a <sbrk_aligned+0x3a>
 8007886:	2501      	movs	r5, #1
 8007888:	426d      	negs	r5, r5
 800788a:	0028      	movs	r0, r5
 800788c:	bd70      	pop	{r4, r5, r6, pc}
 800788e:	46c0      	nop			; (mov r8, r8)
 8007890:	20000334 	.word	0x20000334

08007894 <_malloc_r>:
 8007894:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007896:	2203      	movs	r2, #3
 8007898:	1ccb      	adds	r3, r1, #3
 800789a:	4393      	bics	r3, r2
 800789c:	3308      	adds	r3, #8
 800789e:	0006      	movs	r6, r0
 80078a0:	001f      	movs	r7, r3
 80078a2:	2b0c      	cmp	r3, #12
 80078a4:	d232      	bcs.n	800790c <_malloc_r+0x78>
 80078a6:	270c      	movs	r7, #12
 80078a8:	42b9      	cmp	r1, r7
 80078aa:	d831      	bhi.n	8007910 <_malloc_r+0x7c>
 80078ac:	0030      	movs	r0, r6
 80078ae:	f000 f8c3 	bl	8007a38 <__malloc_lock>
 80078b2:	4d32      	ldr	r5, [pc, #200]	; (800797c <_malloc_r+0xe8>)
 80078b4:	682b      	ldr	r3, [r5, #0]
 80078b6:	001c      	movs	r4, r3
 80078b8:	2c00      	cmp	r4, #0
 80078ba:	d12e      	bne.n	800791a <_malloc_r+0x86>
 80078bc:	0039      	movs	r1, r7
 80078be:	0030      	movs	r0, r6
 80078c0:	f7ff ffc6 	bl	8007850 <sbrk_aligned>
 80078c4:	0004      	movs	r4, r0
 80078c6:	1c43      	adds	r3, r0, #1
 80078c8:	d11e      	bne.n	8007908 <_malloc_r+0x74>
 80078ca:	682c      	ldr	r4, [r5, #0]
 80078cc:	0025      	movs	r5, r4
 80078ce:	2d00      	cmp	r5, #0
 80078d0:	d14a      	bne.n	8007968 <_malloc_r+0xd4>
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	0029      	movs	r1, r5
 80078d6:	18e3      	adds	r3, r4, r3
 80078d8:	0030      	movs	r0, r6
 80078da:	9301      	str	r3, [sp, #4]
 80078dc:	f000 f850 	bl	8007980 <_sbrk_r>
 80078e0:	9b01      	ldr	r3, [sp, #4]
 80078e2:	4283      	cmp	r3, r0
 80078e4:	d143      	bne.n	800796e <_malloc_r+0xda>
 80078e6:	6823      	ldr	r3, [r4, #0]
 80078e8:	3703      	adds	r7, #3
 80078ea:	1aff      	subs	r7, r7, r3
 80078ec:	2303      	movs	r3, #3
 80078ee:	439f      	bics	r7, r3
 80078f0:	3708      	adds	r7, #8
 80078f2:	2f0c      	cmp	r7, #12
 80078f4:	d200      	bcs.n	80078f8 <_malloc_r+0x64>
 80078f6:	270c      	movs	r7, #12
 80078f8:	0039      	movs	r1, r7
 80078fa:	0030      	movs	r0, r6
 80078fc:	f7ff ffa8 	bl	8007850 <sbrk_aligned>
 8007900:	1c43      	adds	r3, r0, #1
 8007902:	d034      	beq.n	800796e <_malloc_r+0xda>
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	19df      	adds	r7, r3, r7
 8007908:	6027      	str	r7, [r4, #0]
 800790a:	e013      	b.n	8007934 <_malloc_r+0xa0>
 800790c:	2b00      	cmp	r3, #0
 800790e:	dacb      	bge.n	80078a8 <_malloc_r+0x14>
 8007910:	230c      	movs	r3, #12
 8007912:	2500      	movs	r5, #0
 8007914:	6033      	str	r3, [r6, #0]
 8007916:	0028      	movs	r0, r5
 8007918:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800791a:	6822      	ldr	r2, [r4, #0]
 800791c:	1bd1      	subs	r1, r2, r7
 800791e:	d420      	bmi.n	8007962 <_malloc_r+0xce>
 8007920:	290b      	cmp	r1, #11
 8007922:	d917      	bls.n	8007954 <_malloc_r+0xc0>
 8007924:	19e2      	adds	r2, r4, r7
 8007926:	6027      	str	r7, [r4, #0]
 8007928:	42a3      	cmp	r3, r4
 800792a:	d111      	bne.n	8007950 <_malloc_r+0xbc>
 800792c:	602a      	str	r2, [r5, #0]
 800792e:	6863      	ldr	r3, [r4, #4]
 8007930:	6011      	str	r1, [r2, #0]
 8007932:	6053      	str	r3, [r2, #4]
 8007934:	0030      	movs	r0, r6
 8007936:	0025      	movs	r5, r4
 8007938:	f000 f886 	bl	8007a48 <__malloc_unlock>
 800793c:	2207      	movs	r2, #7
 800793e:	350b      	adds	r5, #11
 8007940:	1d23      	adds	r3, r4, #4
 8007942:	4395      	bics	r5, r2
 8007944:	1aea      	subs	r2, r5, r3
 8007946:	429d      	cmp	r5, r3
 8007948:	d0e5      	beq.n	8007916 <_malloc_r+0x82>
 800794a:	1b5b      	subs	r3, r3, r5
 800794c:	50a3      	str	r3, [r4, r2]
 800794e:	e7e2      	b.n	8007916 <_malloc_r+0x82>
 8007950:	605a      	str	r2, [r3, #4]
 8007952:	e7ec      	b.n	800792e <_malloc_r+0x9a>
 8007954:	6862      	ldr	r2, [r4, #4]
 8007956:	42a3      	cmp	r3, r4
 8007958:	d101      	bne.n	800795e <_malloc_r+0xca>
 800795a:	602a      	str	r2, [r5, #0]
 800795c:	e7ea      	b.n	8007934 <_malloc_r+0xa0>
 800795e:	605a      	str	r2, [r3, #4]
 8007960:	e7e8      	b.n	8007934 <_malloc_r+0xa0>
 8007962:	0023      	movs	r3, r4
 8007964:	6864      	ldr	r4, [r4, #4]
 8007966:	e7a7      	b.n	80078b8 <_malloc_r+0x24>
 8007968:	002c      	movs	r4, r5
 800796a:	686d      	ldr	r5, [r5, #4]
 800796c:	e7af      	b.n	80078ce <_malloc_r+0x3a>
 800796e:	230c      	movs	r3, #12
 8007970:	0030      	movs	r0, r6
 8007972:	6033      	str	r3, [r6, #0]
 8007974:	f000 f868 	bl	8007a48 <__malloc_unlock>
 8007978:	e7cd      	b.n	8007916 <_malloc_r+0x82>
 800797a:	46c0      	nop			; (mov r8, r8)
 800797c:	20000330 	.word	0x20000330

08007980 <_sbrk_r>:
 8007980:	2300      	movs	r3, #0
 8007982:	b570      	push	{r4, r5, r6, lr}
 8007984:	4d06      	ldr	r5, [pc, #24]	; (80079a0 <_sbrk_r+0x20>)
 8007986:	0004      	movs	r4, r0
 8007988:	0008      	movs	r0, r1
 800798a:	602b      	str	r3, [r5, #0]
 800798c:	f7fb f958 	bl	8002c40 <_sbrk>
 8007990:	1c43      	adds	r3, r0, #1
 8007992:	d103      	bne.n	800799c <_sbrk_r+0x1c>
 8007994:	682b      	ldr	r3, [r5, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d000      	beq.n	800799c <_sbrk_r+0x1c>
 800799a:	6023      	str	r3, [r4, #0]
 800799c:	bd70      	pop	{r4, r5, r6, pc}
 800799e:	46c0      	nop			; (mov r8, r8)
 80079a0:	20000338 	.word	0x20000338

080079a4 <_raise_r>:
 80079a4:	b570      	push	{r4, r5, r6, lr}
 80079a6:	0004      	movs	r4, r0
 80079a8:	000d      	movs	r5, r1
 80079aa:	291f      	cmp	r1, #31
 80079ac:	d904      	bls.n	80079b8 <_raise_r+0x14>
 80079ae:	2316      	movs	r3, #22
 80079b0:	6003      	str	r3, [r0, #0]
 80079b2:	2001      	movs	r0, #1
 80079b4:	4240      	negs	r0, r0
 80079b6:	bd70      	pop	{r4, r5, r6, pc}
 80079b8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d004      	beq.n	80079c8 <_raise_r+0x24>
 80079be:	008a      	lsls	r2, r1, #2
 80079c0:	189b      	adds	r3, r3, r2
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	2a00      	cmp	r2, #0
 80079c6:	d108      	bne.n	80079da <_raise_r+0x36>
 80079c8:	0020      	movs	r0, r4
 80079ca:	f000 f831 	bl	8007a30 <_getpid_r>
 80079ce:	002a      	movs	r2, r5
 80079d0:	0001      	movs	r1, r0
 80079d2:	0020      	movs	r0, r4
 80079d4:	f000 f81a 	bl	8007a0c <_kill_r>
 80079d8:	e7ed      	b.n	80079b6 <_raise_r+0x12>
 80079da:	2000      	movs	r0, #0
 80079dc:	2a01      	cmp	r2, #1
 80079de:	d0ea      	beq.n	80079b6 <_raise_r+0x12>
 80079e0:	1c51      	adds	r1, r2, #1
 80079e2:	d103      	bne.n	80079ec <_raise_r+0x48>
 80079e4:	2316      	movs	r3, #22
 80079e6:	3001      	adds	r0, #1
 80079e8:	6023      	str	r3, [r4, #0]
 80079ea:	e7e4      	b.n	80079b6 <_raise_r+0x12>
 80079ec:	2400      	movs	r4, #0
 80079ee:	0028      	movs	r0, r5
 80079f0:	601c      	str	r4, [r3, #0]
 80079f2:	4790      	blx	r2
 80079f4:	0020      	movs	r0, r4
 80079f6:	e7de      	b.n	80079b6 <_raise_r+0x12>

080079f8 <raise>:
 80079f8:	b510      	push	{r4, lr}
 80079fa:	4b03      	ldr	r3, [pc, #12]	; (8007a08 <raise+0x10>)
 80079fc:	0001      	movs	r1, r0
 80079fe:	6818      	ldr	r0, [r3, #0]
 8007a00:	f7ff ffd0 	bl	80079a4 <_raise_r>
 8007a04:	bd10      	pop	{r4, pc}
 8007a06:	46c0      	nop			; (mov r8, r8)
 8007a08:	2000000c 	.word	0x2000000c

08007a0c <_kill_r>:
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	b570      	push	{r4, r5, r6, lr}
 8007a10:	4d06      	ldr	r5, [pc, #24]	; (8007a2c <_kill_r+0x20>)
 8007a12:	0004      	movs	r4, r0
 8007a14:	0008      	movs	r0, r1
 8007a16:	0011      	movs	r1, r2
 8007a18:	602b      	str	r3, [r5, #0]
 8007a1a:	f7fb f8f5 	bl	8002c08 <_kill>
 8007a1e:	1c43      	adds	r3, r0, #1
 8007a20:	d103      	bne.n	8007a2a <_kill_r+0x1e>
 8007a22:	682b      	ldr	r3, [r5, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d000      	beq.n	8007a2a <_kill_r+0x1e>
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	bd70      	pop	{r4, r5, r6, pc}
 8007a2c:	20000338 	.word	0x20000338

08007a30 <_getpid_r>:
 8007a30:	b510      	push	{r4, lr}
 8007a32:	f7fb f8e3 	bl	8002bfc <_getpid>
 8007a36:	bd10      	pop	{r4, pc}

08007a38 <__malloc_lock>:
 8007a38:	b510      	push	{r4, lr}
 8007a3a:	4802      	ldr	r0, [pc, #8]	; (8007a44 <__malloc_lock+0xc>)
 8007a3c:	f000 f80c 	bl	8007a58 <__retarget_lock_acquire_recursive>
 8007a40:	bd10      	pop	{r4, pc}
 8007a42:	46c0      	nop			; (mov r8, r8)
 8007a44:	2000033c 	.word	0x2000033c

08007a48 <__malloc_unlock>:
 8007a48:	b510      	push	{r4, lr}
 8007a4a:	4802      	ldr	r0, [pc, #8]	; (8007a54 <__malloc_unlock+0xc>)
 8007a4c:	f000 f805 	bl	8007a5a <__retarget_lock_release_recursive>
 8007a50:	bd10      	pop	{r4, pc}
 8007a52:	46c0      	nop			; (mov r8, r8)
 8007a54:	2000033c 	.word	0x2000033c

08007a58 <__retarget_lock_acquire_recursive>:
 8007a58:	4770      	bx	lr

08007a5a <__retarget_lock_release_recursive>:
 8007a5a:	4770      	bx	lr

08007a5c <_init>:
 8007a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a5e:	46c0      	nop			; (mov r8, r8)
 8007a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a62:	bc08      	pop	{r3}
 8007a64:	469e      	mov	lr, r3
 8007a66:	4770      	bx	lr

08007a68 <_fini>:
 8007a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a6a:	46c0      	nop			; (mov r8, r8)
 8007a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a6e:	bc08      	pop	{r3}
 8007a70:	469e      	mov	lr, r3
 8007a72:	4770      	bx	lr
