
*** Running vivado
    with args -log bd_3a92_hsc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_3a92_hsc_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_3a92_hsc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3131.293 ; gain = 0.023 ; free physical = 12383 ; free virtual = 21295
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'benchmarker' on host 'benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation' (Linux_x86_64 version 5.15.0-46-generic) on Mon Aug 29 12:24:19 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1'
Sourcing Tcl script '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_hscaler 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler_config.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler.cpp 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls -I /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5.625 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.625ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_3a92_hsc_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 749.602 MB.
INFO: [HLS 200-10] Analyzing design file '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:134:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:134:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/v_hscaler.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 55.48 seconds. CPU system time: 2.16 seconds. Elapsed time: 59.74 seconds; current allocated memory: 777.387 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1381:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1446:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1442:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1438:7)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1600:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1611:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1611:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1602:33)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1602:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1602:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1601:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:592:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:592:26)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:592:34)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:593:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:594:12)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1480:18)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:92:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:89:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1381:18)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1611:37)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1611:10)
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610:10)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cr' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1602:33)
INFO: [HLS 214-210] Disaggregating variable 'mpix_cb' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1602:24)
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1602:16)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1601:18)
INFO: [HLS 214-210] Disaggregating variable 'inpix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1600:18)
INFO: [HLS 214-210] Disaggregating variable 'PixArray' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:594:12)
INFO: [HLS 214-210] Disaggregating variable 'OutPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:592:26)
INFO: [HLS 214-210] Disaggregating variable 'SrcPix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:592:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1480:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1568_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1568:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1570_5' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1570:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_666_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:666:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_695_5' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:695:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_683_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:683:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_685_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:685:25)
INFO: [HLS 214-291] Loop 'loop_samples' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:724:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_943_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:943:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_949_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:949:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_953_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:953:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_960_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:960:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1648_3' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1648:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1671_4' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1671:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1676_5' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1676:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1689_6' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1689:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1703_7' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1703:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1724_8' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1724:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1732_9' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1732:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1427_1' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1427:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1429_2' is marked as complete unroll implied by the pipeline pragma (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1429:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1568_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1568:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1478:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1570_5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1570:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1478:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_666_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:666:23) in function 'hscale_core_polyphase' completely with a factor of 7 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:581:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_695_5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:695:24) in function 'hscale_core_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:581:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_683_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:683:24) in function 'hscale_core_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:581:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_685_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:685:25) in function 'hscale_core_polyphase' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:581:0)
INFO: [HLS 214-186] Unrolling loop 'loop_samples' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:724:5) in function 'hscale_core_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:581:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_943_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:943:20) in function 'hscale_polyphase' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:941:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_953_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:953:21) in function 'hscale_polyphase' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:941:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_960_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:960:22) in function 'hscale_polyphase' completely with a factor of 6 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:941:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_949_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:949:20) in function 'hscale_polyphase' completely with a factor of 6 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:941:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1648_3' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1648:24) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1589:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1671_4' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1671:23) in function 'v_hcresampler_core' completely with a factor of 5 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1589:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1676_5' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1676:23) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1589:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1689_6' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1689:23) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1589:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1724_8' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1724:25) in function 'v_hcresampler_core' completely with a factor of 4 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1589:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1703_7' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1703:25) in function 'v_hcresampler_core' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1589:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1732_9' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1732:23) in function 'v_hcresampler_core' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1589:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1427_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1427:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1378:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1429_2' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1429:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1378:0)
INFO: [HLS 214-178] Inlining function 'unsigned short const& std::max<unsigned short>(unsigned short const&, unsigned short const&)' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:581:0)
INFO: [HLS 214-248] Applying array_partition to 'pixbuf_y': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610:10)
INFO: [HLS 214-248] Applying array_partition to 'FiltCoeffRead': Complete partitioning on dimension 1. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:947:7)
INFO: [HLS 214-248] Applying array_partition to 'ArrayLoc': Complete partitioning on dimension 1. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:585:5)
INFO: [HLS 214-248] Applying array_partition to 'OutPix': Complete partitioning on dimension 1. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:592:26)
INFO: [HLS 214-248] Applying array_partition to 'PixArray': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:594:12)
INFO: [HLS 214-248] Applying array_partition to 'FiltCoeff': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:595:6)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
INFO: [HLS 214-248] Applying array_partition to 'pix': Complete partitioning on dimension 1. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1480:18)
INFO: [HLS 214-248] Applying array_partition to 'map': Complete partitioning on dimension 1. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1534:13)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_scaled' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:123:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_upsampled' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:122:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_out_422' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:125:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in' with compact=bit mode in 24-bits (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:121:22)
INFO: [HLS 214-354] Changing the port bit width of top function 'v_hscaler(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned int&, unsigned char&, short (*) [6], ap_uint<9>*, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' argument 'phasesH': from '16' to '9' due to access pattern. (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:70:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<24>s.i24' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.a3s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.18.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.18.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.18.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'hscale_core_polyphase(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, short (*) [6], ap_uint<9>*, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.69 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.29 seconds; current allocated memory: 777.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 777.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 783.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 801.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop_init_coeff_tap' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:627) in function 'hscale_core_polyphase' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1536_1' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1534) in function 'MultiPixStream2AXIvideo' automatically.
INFO: [XFORM 203-102] Partitioning array 'PhaseH' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:639) automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'v_hscaler' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:66:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'v_hscaler' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:66:1), detected/extracted 7 process function(s): 
	 'Block_entry1_proc'
	 'Block_entry12_proc'
	 'AXIvideo2MultiPixStream'
	 'v_hcresampler_core'
	 'hscale_core_polyphase'
	 'v_hcresampler_core.1'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610:10) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1783:17) in function 'v_hcresampler_core.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610:10) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1783:17) in function 'v_hcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1435:2) to (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1409:3) in function 'AXIvideo2MultiPixStream'... converting 13 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 842.430 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_init_coeff_phase' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624:11) in function 'hscale_core_polyphase'.
INFO: [HLS 200-472] Inferring partial write operation for 'FiltCoeff' (/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:631:24)
WARNING: [HLS 200-1449] Process hscale_core_polyphase has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1017.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_hscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<9> >' to 'reg_ap_uint_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2' to 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.1' to 'v_hcresampler_core_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1018.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1018.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	5	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1018.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1018.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	12	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1019.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1019.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	39	6	2	2	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (5.132ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream_Pipeline_loop_width' consists of the following:	'alloca' operation ('j') [17]  (0 ns)
	'load' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1409) on local variable 'j' [41]  (0 ns)
	'add' operation ('j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1409) [44]  (1.64 ns)
	'store' operation ('j_write_ln1409', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1409) of variable 'j', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1409 on local variable 'j' [72]  (1.59 ns)
	blocking operation 1.9 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1020.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1020.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	12	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1020.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1020.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	28	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [HLS 200-871] Estimated clock period (4.154ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'AXIvideo2MultiPixStream' consists of the following:	'load' operation ('axi_data_V_2_load') on local variable 'axi.data.V' [43]  (0 ns)
	'call' operation ('_ln1384', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1384) to 'AXIvideo2MultiPixStream_Pipeline_loop_width' [46]  (4.15 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1021.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1021.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('lhs', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722)
   b  'select' operation ('rhs', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('lhs', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722)
   b  'select' operation ('rhs', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722)
   c  constant 1

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	6	97	12	2	2	2	2	12	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1636_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1636_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1023.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1023.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	28	2	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1023.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1023.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('select_ln624', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624)
   b  'bitconcatenate' operation ('tmp', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624)
   c  'bitconcatenate' operation ('tmp_1', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:624)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	43	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_init_coeff_phase_loop_init_coeff_tap'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_init_coeff_phase_loop_init_coeff_tap'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1023.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1023.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<9> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<9> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1023.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1023.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_21) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_5'
   b  'mux' operation ('tmp_11')
   c  'add' operation ('sum_32', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_17 = sum_32 + zext_ln1540_11 * sext_ln1540_5
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_4'
   b  'mux' operation ('tmp_10')
   c  'add' operation ('sum_31', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_32 = sext_ln965_11 + zext_ln1540_10 * sext_ln1540_4
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_19) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_3'
   b  'mux' operation ('tmp_5')
   c  'add' operation ('sum_30', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_31 = sum_30 + zext_ln1540_9 * sext_ln1540_3
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_2'
   b  'mux' operation ('tmp_4')
   c  'add' operation ('sum_29', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_30 = sext_ln965_10 + zext_ln1540_8 * sext_ln1540_2
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_1'
   b  'mux' operation ('tmp_3')
   c  'add' operation ('sum_28', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_29 = sext_ln965_9 + zext_ln1540_7 * sext_ln1540_1
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_2')
   c  constant 2048
  DSP Expression: sum_28 = zext_ln1540_6 * sext_ln1540 + 2048
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_5'
   b  'mux' operation ('tmp_s')
   c  'add' operation ('sum_27', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_11 = sum_27 + zext_ln1540_5 * sext_ln1540_5
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_4'
   b  'mux' operation ('tmp_1')
   c  'add' operation ('sum_26', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_27 = sext_ln965_7 + zext_ln1540_4 * sext_ln1540_4
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_3'
   b  'mux' operation ('tmp_9')
   c  'add' operation ('sum_25', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_26 = sum_25 + zext_ln1540_3 * sext_ln1540_3
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_2'
   b  'mux' operation ('tmp_8')
   c  'add' operation ('sum_24', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_25 = sext_ln965_6 + zext_ln1540_2 * sext_ln1540_2
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_1'
   b  'mux' operation ('tmp_7')
   c  'add' operation ('sum_23', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_24 = sext_ln965_5 + zext_ln1540_1 * sext_ln1540_1
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_6')
   c  constant 2048
  DSP Expression: sum_23 = zext_ln1540 * sext_ln1540 + 2048
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_5'
   b  'mux' operation ('lhs')
   c  'add' operation ('sum_22', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum = sum_22 + zext_ln232_8 * sext_ln1540_5
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_4'
   b  'mux' operation ('lhs')
   c  'add' operation ('sum_21', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_22 = sext_ln965_3 + zext_ln232_7 * sext_ln1540_4
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_3'
   b  'mux' operation ('lhs')
   c  'add' operation ('sum_20', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_21 = sum_20 + zext_ln232_6 * sext_ln1540_3
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_2'
   b  'mux' operation ('lhs')
   c  'add' operation ('sum_19', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_20 = sext_ln965_2 + zext_ln232_5 * sext_ln1540_2
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_1'
   b  'mux' operation ('lhs')
   c  'add' operation ('sum_18', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:965)
  DSP Expression: sum_19 = sext_ln965_1 + zext_ln232_4 * sext_ln1540_1
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('FiltCoeffRead', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:951) on array 'FiltCoeff_0'
   b  'mux' operation ('lhs')
   c  constant 2048
  DSP Expression: sum_18 = zext_ln232 * sext_ln1540 + 2048
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	3	109	12	4	4	3	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'hscale_polyphase'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 8 with current asap = 0, alap = 8
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 6 with current asap = 0, alap = 6
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 4 with current asap = 0, alap = 4
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, function 'hscale_polyphase'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphase_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	121	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'loop_width'
WARNING: [HLS 200-871] Estimated clock period (4.47ns) exceeds the target (target clock period: 5.625ns, clock uncertainty: 1.51875ns, effective delay budget: 4.10625ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hscale_core_polyphase_Pipeline_loop_width' consists of the following:	'load' operation ('xReadPos_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:752) on local variable 'xReadPos' [143]  (0 ns)
	'add' operation ('xReadPos', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:752) [176]  (2.08 ns)
	'select' operation ('xReadPos', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:750) [177]  (0.805 ns)
	'store' operation ('xReadPos_write_ln930', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:930) of variable 'xReadPos', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:750 on local variable 'xReadPos' [187]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	21	4	2	2	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'bitconcatenate' operation ('ret.V')
   b  'add' operation ('ret_V_4')
   c  'select' operation ('lhs.V', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'bitconcatenate' operation ('ret.V')
   b  'add' operation ('ret_V_2')
   c  'select' operation ('lhs', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1722)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	106	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1636_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1636_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	39	2	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	26	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1536_1'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1536_1'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	22	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1544_3'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1544_3'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	21	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThruHcr2 (from Block_entry12_proc_U0 to v_hcresampler_core_1_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry12_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2' pipeline 'VITIS_LOOP_1636_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' pipeline 'loop_init_coeff_phase_loop_init_coeff_tap' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hscale_polyphase' pipeline 'hscale_polyphase' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_12ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_24s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_25s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_26s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_27s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_33_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_8_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_polyphase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphase_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hscale_core_polyphase_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphase_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphase'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2' pipeline 'VITIS_LOOP_1636_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1' pipeline 'VITIS_LOOP_1536_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3' pipeline 'VITIS_LOOP_1544_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_35_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/Height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/WidthIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/WidthOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/ColorMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/PixelRate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/ColorModeOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/hfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/phasesH' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_hscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Height', 'WidthIn', 'WidthOut', 'ColorMode', 'PixelRate', 'ColorModeOut', 'hfltCoeff', 'phasesH' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.038 GB.
INFO: [RTMG 210-278] Implementing memory 'bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr1_channel_U(bd_3a92_hsc_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr2_U(bd_3a92_hsc_0_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_3a92_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_U(bd_3a92_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_U(bd_3a92_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_U(bd_3a92_hsc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.36 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.049 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_hscaler with prefix bd_3a92_hsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_hscaler with prefix bd_3a92_hsc_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 194.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 85.14 seconds. CPU system time: 3.39 seconds. Elapsed time: 90.68 seconds; current allocated memory: 327.051 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3161.395 ; gain = 0.023 ; free physical = 4416 ; free virtual = 13951
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:26:20 2022...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.34 seconds. CPU system time: 1.58 seconds. Elapsed time: 26.92 seconds; current allocated memory: 5.855 MB.
INFO: [HLS 200-112] Total CPU user time: 120.73 seconds. Total CPU system time: 6.11 seconds. Total elapsed time: 124.9 seconds; peak allocated memory: 1.057 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Aug 29 12:26:23 2022...
compile_c: Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 3131.293 ; gain = 0.000 ; free physical = 7024 ; free virtual = 16566
Command: synth_design -top bd_3a92_hsc_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27716
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 6534 ; free virtual = 16081
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/synth/bd_3a92_hsc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_v_hscaler' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hscaler.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_CTRL_s_axi' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_CTRL_s_axi_ram' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:680]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_CTRL_s_axi_ram' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:680]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:680]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_CTRL_s_axi_ram__parameterized0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:680]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_CTRL_s_axi' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_Block_entry1_proc' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_Block_entry1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_Block_entry1_proc' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_Block_entry1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_Block_entry12_proc' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_Block_entry12_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_Block_entry12_proc' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_Block_entry12_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_regslice_both' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_regslice_both' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_regslice_both__parameterized0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_regslice_both__parameterized0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_regslice_both__parameterized1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_regslice_both__parameterized1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_AXIvideo2MultiPixStream' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_FiltCoeff_RAM_1P_LUTRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_hscale_polyphase' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mux_53_8_1_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_53_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mux_53_8_1_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_53_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mux_43_8_1_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_43_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mux_43_8_1_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_43_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mux_33_8_1_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_33_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mux_33_8_1_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_33_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_hscale_polyphase' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_reg_ap_uint_9_s' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_reg_ap_uint_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_reg_ap_uint_9_s' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_reg_ap_uint_9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_hscale_core_polyphase' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mux_432_8_1_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_432_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mux_432_8_1_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_432_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_v_hcresampler_core_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hcresampler_core_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R.dat' is read successfully [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_mux_35_8_1_1' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_35_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_mux_35_8_1_1' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mux_35_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_MultiPixStream2AXIvideo' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_fifo_w1_d2_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_fifo_w1_d2_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_fifo_w1_d2_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_fifo_w1_d4_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_fifo_w1_d4_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_fifo_w1_d4_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w1_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_fifo_w24_d16_S' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_fifo_w24_d16_S_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_fifo_w24_d16_S' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0_v_hscaler' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_v_hscaler.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_3a92_hsc_0' (0#1) [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/synth/bd_3a92_hsc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_CTRL_s_axi.v:411]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln624_1_reg_348_pp0_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:303]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln624_1_reg_348_pp0_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:302]
WARNING: [Synth 8-7129] Port din3[4] in module bd_3a92_hsc_0_mux_35_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din3[3] in module bd_3a92_hsc_0_mux_35_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din3[2] in module bd_3a92_hsc_0_mux_35_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[4] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[3] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[2] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[1] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[0] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[4] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[3] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[2] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[1] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[0] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1544_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_3a92_hsc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_1536_1_mapComp_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[4] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[3] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[2] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[1] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[0] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[4] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[3] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[2] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[1] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[0] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[15] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[14] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[13] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[12] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height[11] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[15] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[14] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[13] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[12] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut[11] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorModeOut[7] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorModeOut[6] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorModeOut[5] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ColorModeOut[4] in module bd_3a92_hsc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[31] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[30] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[29] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[28] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[27] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[26] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[25] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[24] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[23] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[22] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[21] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[20] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[19] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[18] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[17] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[16] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[15] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[14] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[13] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[12] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[11] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[10] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[9] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[8] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[7] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[6] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[5] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[4] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[3] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4[2] in module bd_3a92_hsc_0_mux_432_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[4] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[3] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[2] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[1] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[0] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[4] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[3] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[2] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[1] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[0] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[4] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[3] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[2] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[1] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[0] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[4] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[3] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[2] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[1] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_fifo_cap[0] in module bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[4] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[3] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[2] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[1] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_num_data_valid[0] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[4] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[3] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[2] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[1] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_scaled_fifo_cap[0] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[4] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_422_num_data_valid[3] in module bd_3a92_hsc_0_v_hcresampler_core_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 8170 ; free virtual = 17723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 8144 ; free virtual = 17697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3139.293 ; gain = 8.000 ; free physical = 8143 ; free virtual = 17697
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3139.293 ; gain = 0.000 ; free physical = 8106 ; free virtual = 17666
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/bd_3a92_hsc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.137 ; gain = 0.000 ; free physical = 7602 ; free virtual = 17163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3222.137 ; gain = 0.000 ; free physical = 7368 ; free virtual = 16928
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7886 ; free virtual = 17454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7886 ; free virtual = 17453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7886 ; free virtual = 17453
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln624_1_reg_348_pp0_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap.v:293]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7802 ; free virtual = 17381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 10    
	   3 Input   10 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 9     
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 9     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 204   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 320   
+---RAMs : 
	              30K Bit	(960 X 32 bit)          RAMs := 1     
	               6K Bit	(192 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 15    
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 180   
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 9     
	   8 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 15    
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 14    
	  13 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 167   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_17_reg_1459_reg' and it is trimmed from '27' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_polyphase.v:1418]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_11_reg_1443_reg' and it is trimmed from '27' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_polyphase.v:1417]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_reg_1427_reg' and it is trimmed from '27' to '20' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_hscale_polyphase.v:1419]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '25' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '26' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '27' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '24' bits. [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_2/hdl/verilog/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1.v:31]
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U114/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_18_reg_1204_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U117/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_19_reg_1261_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U120/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_20_reg_1318_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U123/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_21_reg_1360_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U126/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_22_reg_1412_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U129/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U115/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_23_reg_1209_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U118/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_24_reg_1266_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U121/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_25_reg_1323_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U124/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_26_reg_1365_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U127/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_27_reg_1417_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U130/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_12ns_24_4_1_U116/bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_28_reg_1214_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_24s_25_4_1_U119/bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_29_reg_1271_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_25s_26_4_1_U122/bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_30_reg_1328_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_26_4_1_U125/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_31_reg_1370_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_26s_27_4_1_U128/bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/sum_32_reg_1422_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/mac_muladd_8ns_16s_27s_27_4_1_U131/bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 9138 ; free virtual = 18681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/CTRL_s_axi_U | int_hfltCoeff/mem_reg | 192 x 32(READ_FIRST)   | W | R | 192 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U | int_phasesH/mem_reg   | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                   | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------+-----------------------+----------------+----------------------+----------------+
|inst/hscale_core_polyphase_U0 | FiltCoeff_U/ram_reg   | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_1_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_2_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_3_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_4_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_5_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
+------------------------------+-----------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 25     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 26     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 26     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 25     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 26     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 26     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 24     | -      | 25     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 25     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 26     | -      | 26     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 26     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')'     | 25     | 17     | 27     | -      | 27     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 8172 ; free virtual = 17719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7882 ; free virtual = 17428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/CTRL_s_axi_U | int_hfltCoeff/mem_reg | 192 x 32(READ_FIRST)   | W | R | 192 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/CTRL_s_axi_U | int_phasesH/mem_reg   | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                   | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------+-----------------------+----------------+----------------------+----------------+
|inst/hscale_core_polyphase_U0 | FiltCoeff_U/ram_reg   | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_1_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_2_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_3_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_4_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
|inst/hscale_core_polyphase_U0 | FiltCoeff_5_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16  | 
+------------------------------+-----------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_hfltCoeff/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_hfltCoeff/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_phasesH/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/CTRL_s_axi_U/int_phasesH/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 8402 ; free virtual = 17949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 8445 ; free virtual = 17992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 8397 ; free virtual = 17944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7610 ; free virtual = 17157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7594 ; free virtual = 17141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7489 ; free virtual = 17036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7471 ; free virtual = 17018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_3a92_hsc_0_v_hscaler | v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152/ap_loop_exit_ready_pp0_iter3_reg_reg                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_1_reg_348_pp0_iter3_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/select_ln624_reg_343_pp0_iter3_reg_reg[2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_init_coeff_phase_loop_init_coeff_tap_fu_202/ap_loop_exit_ready_pp0_iter3_reg_reg        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_3_reg_1070_pp0_iter3_reg_reg[7]            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_4_reg_1075_pp0_iter5_reg_reg[7]            | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_5_reg_1080_pp0_iter7_reg_reg[7]            | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/lhs_6_reg_1085_pp0_iter9_reg_reg[7]            | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_8_reg_1100_pp0_iter3_reg_reg[7]            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_9_reg_1105_pp0_iter5_reg_reg[7]            | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_1_reg_1110_pp0_iter7_reg_reg[7]            | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_s_reg_1115_pp0_iter9_reg_reg[7]            | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_4_reg_1130_pp0_iter3_reg_reg[7]            | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_5_reg_1135_pp0_iter5_reg_reg[7]            | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_10_reg_1140_pp0_iter7_reg_reg[7]           | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/grp_hscale_polyphase_fu_220/tmp_11_reg_1145_pp0_iter9_reg_reg[7]           | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/icmp_ln715_reg_937_pp0_iter20_reg_reg[0]                                   | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/x_5_reg_927_pp0_iter2_reg_reg[10]                                          | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/and_ln757_reg_984_pp0_iter20_reg_reg[0]                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_3a92_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_core_polyphase_Pipeline_loop_width_fu_220/ap_loop_exit_ready_pp0_iter20_reg_reg                                      | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|bd_3a92_hsc_0_v_hscaler | v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166/ap_loop_exit_ready_pp0_iter3_reg_reg                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_3a92_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'  | 8      | 18     | 12     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'  | 8      | 18     | 12     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'  | 8      | 18     | 12     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 25     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 26     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|bd_3a92_hsc_0_hscale_core_polyphase | (C'+(A''*B'')')' | 8      | 18     | 48     | -      | 27     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
+------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    86|
|2     |DSP48E1  |    18|
|4     |LUT1     |    18|
|5     |LUT2     |   141|
|6     |LUT3     |   711|
|7     |LUT4     |   412|
|8     |LUT5     |   321|
|9     |LUT6     |   490|
|10    |MUXF7    |     2|
|11    |RAM64X1S |    96|
|12    |RAMB36E1 |     2|
|13    |SRL16E   |   217|
|14    |SRLC32E  |     1|
|15    |FDRE     |  1909|
|16    |FDSE     |    35|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7456 ; free virtual = 17003
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3222.137 ; gain = 8.000 ; free physical = 7382 ; free virtual = 16929
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 7380 ; free virtual = 16927
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3222.137 ; gain = 0.000 ; free physical = 7106 ; free virtual = 16653
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.137 ; gain = 0.000 ; free physical = 6671 ; free virtual = 16219
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 96 instances

Synth Design complete, checksum: 4393c57d
INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:10 . Memory (MB): peak = 3222.137 ; gain = 90.844 ; free physical = 6862 ; free virtual = 16409
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/bd_3a92_hsc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_3a92_hsc_0, cache-ID = 33418945e5d9eb40
INFO: [Common 17-1381] The checkpoint '/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/bd_3a92_hsc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_3a92_hsc_0_utilization_synth.rpt -pb bd_3a92_hsc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 12:27:36 2022...
