// Seed: 4013375027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output id_19;
  input id_18;
  output id_17;
  output id_16;
  output id_15;
  output id_14;
  output id_13;
  inout id_12;
  input id_11;
  output id_10;
  output id_9;
  inout id_8;
  output id_7;
  input id_6;
  inout id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_15 = id_12[1];
  logic id_19;
  always @(id_11 or posedge id_19) begin
    if (1)
      if (id_8 && 1)
        if (1) id_16 <= id_4;
        else id_8 <= id_5;
    SystemTFIdentifier(1'b0, id_2);
    id_14 <= id_6;
    SystemTFIdentifier;
  end
endmodule
`endcelldefine
