INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/JhonsonCounter/JhonsonCounter.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module johnson_counter
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'count' is not allowed [D:/DSD_lab/JhonsonCounter/JhonsonCounter.srcs/sources_1/new/Counter.v:7]
