Analysis & Synthesis report for FM
Wed Nov 16 16:32:41 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. SignalTap II Logic Analyzer Settings
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 20. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 16 16:32:41 2022           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; adc_test                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 776                                             ;
; Total pins                      ; 26                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 57,344                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; adc_test           ; FM                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                      ; Library           ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ADC_Adapter.vhd                                                              ; yes             ; User VHDL File                               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd                                                              ;                   ;
; fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v ; fifo_decimation_4 ;
; FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv                                 ; FM_FFT            ;
; FFT/synthesis/submodules/FFT_FFT_Comp.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv                                     ; FFT               ;
; fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v ; fifo_decimation_3 ;
; NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v                              ; NCO_TEST          ;
; NCO_150/synthesis/submodules/NCO_150_NCO_150.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v                               ; NCO_150           ;
; fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v ; fifo_decimation_2 ;
; fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v       ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v       ; fifo_decimation   ;
; PLL/synthesis/submodules/PLL_pll_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v                                         ; PLL               ;
; NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v                                  ; NCO_IQ            ;
; NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v                            ; NCO_Data          ;
; NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v                                  ; NCO_FM            ;
; adc_test.bdf                                                                 ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/adc_test.bdf                                                                 ;                   ;
; sld_signaltap.vhd                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;                   ;
; sld_signaltap_impl.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;                   ;
; sld_ela_control.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;                   ;
; lpm_shiftreg.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;                   ;
; lpm_constant.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;                   ;
; dffeea.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                      ;                   ;
; aglobal170.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                  ;                   ;
; sld_mbpmg.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;                   ;
; sld_ela_trigger_flow_mgr.vhd                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;                   ;
; sld_buffer_manager.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;                   ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;                   ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;                   ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;                   ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;                   ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;                   ;
; altrom.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;                   ;
; altram.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                      ;                   ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;                   ;
; db/altsyncram_qi84.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qi84.tdf                                                       ;                   ;
; altdpram.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;                   ;
; memmodes.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;                   ;
; a_hdffe.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;                   ;
; alt_le_rden_reg.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;                   ;
; altsyncram.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;                   ;
; lpm_mux.tdf                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;                   ;
; muxlut.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                                      ;                   ;
; bypassff.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                                    ;                   ;
; altshift.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                                    ;                   ;
; db/mux_dlc.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_dlc.tdf                                                               ;                   ;
; lpm_decode.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;                   ;
; declut.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                                      ;                   ;
; lpm_compare.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;                   ;
; db/decode_vnf.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf                                                            ;                   ;
; lpm_counter.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;                   ;
; lpm_add_sub.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;                   ;
; cmpconst.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;                   ;
; lpm_counter.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;                   ;
; alt_counter_stratix.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;                   ;
; db/cntr_7ai.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_7ai.tdf                                                              ;                   ;
; db/cmpr_d9c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_d9c.tdf                                                              ;                   ;
; db/cntr_22j.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_22j.tdf                                                              ;                   ;
; db/cntr_19i.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_19i.tdf                                                              ;                   ;
; db/cntr_kri.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf                                                              ;                   ;
; db/cmpr_99c.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf                                                              ;                   ;
; sld_rom_sr.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;                   ;
; sld_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld        ;
; db/ip/sldf2e8f864/alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v                                              ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v                       ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv                ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv             ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd           ; alt_sld_fab       ;
; db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv             ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;                   ;
+------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 436                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 361                      ;
;     -- 7 input functions                    ; 0                        ;
;     -- 6 input functions                    ; 82                       ;
;     -- 5 input functions                    ; 79                       ;
;     -- 4 input functions                    ; 37                       ;
;     -- <=3 input functions                  ; 163                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 776                      ;
;                                             ;                          ;
; I/O pins                                    ; 26                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 57344                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 462                      ;
; Total fan-out                               ; 4789                     ;
; Average fan-out                             ; 3.91                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |adc_test                                                                                                                               ; 361 (1)             ; 776 (0)                   ; 57344             ; 0          ; 26   ; 0            ; |adc_test                                                                                                                                                                                                                                                                                                                                            ; adc_test                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 269 (2)             ; 685 (56)                  ; 57344             ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 267 (0)             ; 629 (0)                   ; 57344             ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 267 (67)            ; 629 (194)                 ; 57344             ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qi84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qi84:auto_generated                                                                                                                                                 ; altsyncram_qi84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 36 (1)              ; 156 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 28 (0)              ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 28 (0)              ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (11)             ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_7ai:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ai:auto_generated                                                             ; cntr_7ai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                            ; cntr_19i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qi84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 28           ; 2048         ; 28           ; 57344 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 776   ;
; Number of registers using Synchronous Clear  ; 119   ;
; Number of registers using Synchronous Load   ; 161   ;
; Number of registers using Asynchronous Clear ; 277   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 404   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |adc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |adc_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                  ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                         ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 109                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 28                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                             ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 3                           ;
;     normal            ; 3                           ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
; boundary_port         ; 54                          ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.10                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 685                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 72                                                     ;
;     ENA               ; 75                                                     ;
;     ENA CLR           ; 127                                                    ;
;     ENA CLR SCLR      ; 34                                                     ;
;     ENA SCLR          ; 35                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 36                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 257                                                    ;
; arriav_lcell_comb     ; 269                                                    ;
;     arith             ; 91                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 86                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 178                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 12                                                     ;
;         2 data inputs ; 10                                                     ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 20                                                     ;
;         5 data inputs ; 54                                                     ;
;         6 data inputs ; 70                                                     ;
; boundary_port         ; 224                                                    ;
; stratixv_ram_block    ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.28                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                              ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; ADC_Adapter:inst|ADA_D[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[0]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[0]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[10]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[10]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[11]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[11]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[12]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[12]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[13]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[13]                           ; N/A     ;
; ADC_Adapter:inst|ADA_D[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[1]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[1]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[2]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[2]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[3]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[3]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[4]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[4]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[5]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[5]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[6]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[6]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[7]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[7]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[8]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[8]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[9]                            ; N/A     ;
; ADC_Adapter:inst|ADA_D[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADA_D[9]                            ; N/A     ;
; ADC_Adapter:inst|DA[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; ADC_Adapter:inst|DA[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                 ; N/A     ;
; clk                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Nov 16 16:31:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FM -c FM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file adc_adapter.vhd
    Info (12022): Found design unit 1: ADC_Adapter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 24
    Info (12023): Found entity 1: ADC_Adapter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/hpf_fir_2.vhd
    Info (12022): Found design unit 1: HPF_FIR_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd Line: 72
    Info (12023): Found entity 1: HPF_FIR_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/HPF_FIR_2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_4/synthesis/fifo_decimation_4.vhd
    Info (12022): Found design unit 1: fifo_decimation_4-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_4 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/fifo_decimation_4.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v
    Info (12023): Found entity 1: fifo_decimation_4_fifo_decimation_4_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_4_fifo_decimation_4_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_4_fifo_decimation_4 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_4/synthesis/submodules/fifo_decimation_4_fifo_decimation_4.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file decimation.vhd
    Info (12022): Found design unit 1: Decimation-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd Line: 16
    Info (12023): Found entity 1: Decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Decimation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_fir_2_update.vhd
    Info (12022): Found design unit 1: LPF_FIR_2_Update-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd Line: 72
    Info (12023): Found entity 1: LPF_FIR_2_Update File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2_Update.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file avg_inc.vhd
    Info (12022): Found design unit 1: avg_inc-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd Line: 12
    Info (12023): Found entity 1: avg_inc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/avg_inc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pow_selector.vhd
    Info (12022): Found design unit 1: pow_selector-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd Line: 21
    Info (12023): Found entity 1: pow_selector File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow_selector.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/fm_fft.vhd
    Info (12022): Found design unit 1: FM_FFT-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd Line: 28
    Info (12023): Found entity 1: FM_FFT File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/FM_FFT.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fm_fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fm_fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fm_fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fm_fft/synthesis/submodules/fm_fft_fm_fft.sv
    Info (12023): Found entity 1: FM_FFT_FM_FFT File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_FFT/synthesis/submodules/FM_FFT_FM_FFT.sv Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file window_mult.vhd
    Info (12022): Found design unit 1: window_mult-multiplication File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd Line: 13
    Info (12023): Found entity 1: window_mult File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/window_mult.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lpf_fir_2_clk.vhd
    Info (12022): Found design unit 1: LPF_FIR_2_CLK-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 10
    Info (12023): Found entity 1: LPF_FIR_2_CLK File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/LPF_FIR_2_CLK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_fir_2.vhd
    Info (12022): Found design unit 1: LPF_FIR_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd Line: 75
    Info (12023): Found entity 1: LPF_FIR_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_FIR_2.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file filters/testcic2.vhd
    Info (12022): Found design unit 1: TESTCIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd Line: 72
    Info (12023): Found entity 1: TESTCIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TESTCIC2.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file filters/test_1_cic2.vhd
    Info (12022): Found design unit 1: TEST_1_CIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd Line: 73
    Info (12023): Found entity 1: TEST_1_CIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/TEST_1_CIC2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file integral.vhd
    Info (12022): Found design unit 1: Integral-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 19
    Info (12023): Found entity 1: Integral File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Integral.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic1.vhd
    Info (12022): Found design unit 1: CIC1-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 74
    Info (12023): Found entity 1: CIC1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC1.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file filters/lpf_v2.vhd
    Info (12022): Found design unit 1: LPF_V2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd Line: 72
    Info (12023): Found entity 1: LPF_V2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LPF_V2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic_fifo2.vhd
    Info (12022): Found design unit 1: CIC_FIFO2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd Line: 55
    Info (12023): Found entity 1: CIC_FIFO2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO2.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic_fifo.vhd
    Info (12022): Found design unit 1: CIC_FIFO-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd Line: 74
    Info (12023): Found entity 1: CIC_FIFO File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/CIC_FIFO.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file freq_check.vhd
    Info (12022): Found design unit 1: Freq_Check-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd Line: 16
    Info (12023): Found entity 1: Freq_Check File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Freq_Check.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reverse_bit.vhd
    Info (12022): Found design unit 1: reverse_bit-indexmaker File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd Line: 14
    Info (12023): Found entity 1: reverse_bit File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/reverse_bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pow.vhd
    Info (12022): Found design unit 1: pow-pow_mul File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd Line: 16
    Info (12023): Found entity 1: pow File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/pow.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/fft.vhd
    Info (12022): Found design unit 1: FFT-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd Line: 28
    Info (12023): Found entity 1: FFT File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/FFT.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/hyper_opt_off_pkg.vhd
    Info (12022): Found design unit 1: hyper_opt_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_opt_OFF_pkg.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 158
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 414
    Info (12023): Found entity 1: altera_fft_mult_add File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 139
    Info (12023): Found entity 3: altera_fft_mult_add_old File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_mult_add.vhd Line: 395
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft) File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 111
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_core.vhd Line: 89
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 89
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 84
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 149
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 120
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 145
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 128
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_fp-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_fp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_cma_fp.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 160
    Info (12023): Found entity 1: auk_dspip_r22sdf_core File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_core.vhd Line: 116
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_counter.vhd Line: 80
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 92
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_delay.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 90
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 182
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stage.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 97
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 103
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 174
    Info (12023): Found entity 1: auk_dspip_r22sdf_top File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_top.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 99
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_comp.sv
    Info (12023): Found entity 1: FFT_FFT_Comp File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT/synthesis/submodules/FFT_FFT_Comp.sv Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file fft_clk.vhd
    Info (12022): Found design unit 1: FFT_clk-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 10
    Info (12023): Found entity 1: FFT_clk File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_clk.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fft_adapter.vhd
    Info (12022): Found design unit 1: FFT_Adapter-fft_time File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 21
    Info (12023): Found entity 1: FFT_Adapter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FFT_Adapter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file filters/iq_filter.vhd
    Info (12022): Found design unit 1: IQ_Filter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd Line: 73
    Info (12023): Found entity 1: IQ_Filter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/IQ_Filter.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/cic2.vhd
    Info (12022): Found design unit 1: CIC2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd Line: 74
    Info (12023): Found entity 1: CIC2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/cic2.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file cic_clk.vhd
    Info (12022): Found design unit 1: cic_clk-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 10
    Info (12023): Found entity 1: cic_clk File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cic_clk.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_3/synthesis/fifo_decimation_3.vhd
    Info (12022): Found design unit 1: fifo_decimation_3-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/fifo_decimation_3.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v
    Info (12023): Found entity 1: fifo_decimation_3_fifo_decimation_3_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_3_fifo_decimation_3_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_3_fifo_decimation_3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_3/synthesis/submodules/fifo_decimation_3_fifo_decimation_3.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file filters/hciccomp2.vhd
    Info (12022): Found design unit 1: Hciccomp2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd Line: 73
    Info (12023): Found entity 1: Hciccomp2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp2.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file filters/hciccomp_v1.vhd
    Info (12022): Found design unit 1: Hciccomp_v1-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd Line: 76
    Info (12023): Found entity 1: Hciccomp_v1 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Hciccomp_v1.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider_10.vhd
    Info (12022): Found design unit 1: Clock_Divider_10-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 10
    Info (12023): Found entity 1: Clock_Divider_10 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider_10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nco_test/synthesis/nco_test.vhd
    Info (12022): Found design unit 1: NCO_TEST-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd Line: 20
    Info (12023): Found entity 1: NCO_TEST File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/NCO_TEST.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_iq.v
    Info (12023): Found entity 1: NCO_TEST_nco_iq File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_TEST/synthesis/submodules/NCO_TEST_nco_iq.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file data_adder.vhd
    Info (12022): Found design unit 1: data_adder-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd Line: 17
    Info (12023): Found entity 1: data_adder File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/data_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nco_150/synthesis/nco_150.vhd
    Info (12022): Found design unit 1: NCO_150-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 20
    Info (12023): Found entity 1: NCO_150 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/NCO_150.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_150/synthesis/submodules/nco_150_nco_150.v
    Info (12023): Found entity 1: NCO_150_NCO_150 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_150/synthesis/submodules/NCO_150_NCO_150.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file phase_frequency_v2.vhd
    Info (12022): Found design unit 1: Phase_Frequency_v2-Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd Line: 19
    Info (12023): Found entity 1: Phase_Frequency_v2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_v2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file filters/data_filter.vhd
    Info (12022): Found design unit 1: Data_Filter-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd Line: 72
    Info (12023): Found entity 1: Data_Filter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/Data_Filter.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation_2/synthesis/fifo_decimation_2.vhd
    Info (12022): Found design unit 1: fifo_decimation_2-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/fifo_decimation_2.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v
    Info (12023): Found entity 1: fifo_decimation_2_fifo_decimation_2_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_2_fifo_decimation_2_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_2_fifo_decimation_2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation_2/synthesis/submodules/fifo_decimation_2_fifo_decimation_2.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_Divider-bhv File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 10
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Clock_Divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cordic_v3.vhd
    Info (12022): Found design unit 1: cordic_v3-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 18
    Info (12023): Found entity 1: cordic_v3 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_decimation/synthesis/fifo_decimation.vhd
    Info (12022): Found design unit 1: fifo_decimation-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 24
    Info (12023): Found entity 1: fifo_decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/fifo_decimation.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v
    Info (12023): Found entity 1: fifo_decimation_fifo_decimation_dual_clock_fifo File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 21
    Info (12023): Found entity 2: fifo_decimation_fifo_decimation_dcfifo_with_controls File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 93
    Info (12023): Found entity 3: fifo_decimation_fifo_decimation File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/fifo_decimation/synthesis/submodules/fifo_decimation_fifo_decimation.v Line: 153
Info (12021): Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd
    Info (12022): Found design unit 1: PLL-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 18
    Info (12023): Found entity 1: PLL File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/PLL.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v
    Info (12023): Found entity 1: PLL_pll_0 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/PLL/synthesis/submodules/PLL_pll_0.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file filters/lowpassfilter_fir.vhd
    Info (12022): Found design unit 1: LowPassFilter_FIR-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd Line: 75
    Info (12023): Found entity 1: LowPassFilter_FIR File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Filters/LowPassFilter_FIR.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file nco_iq/synthesis/nco_iq.vhd
    Info (12022): Found design unit 1: NCO_IQ-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 20
    Info (12023): Found entity 1: NCO_IQ File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/NCO_IQ.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_iq/synthesis/submodules/nco_iq_nco_iq.v
    Info (12023): Found entity 1: NCO_IQ_nco_iq File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_IQ/synthesis/submodules/NCO_IQ_nco_iq.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file nco_data/synthesis/nco_data.vhd
    Info (12022): Found design unit 1: NCO_Data-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 20
    Info (12023): Found entity 1: NCO_Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/NCO_Data.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_data/synthesis/submodules/nco_data_nco_data.v
    Info (12023): Found entity 1: NCO_Data_NCO_Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_Data/synthesis/submodules/NCO_Data_NCO_Data.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file nco_fm/synthesis/nco_fm.vhd
    Info (12022): Found design unit 1: NCO_FM-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 20
    Info (12023): Found entity 1: NCO_FM File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/NCO_FM.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_fxx.v
    Info (12023): Found entity 1: asj_nco_fxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_fxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_aprid_dxx.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco_fm/synthesis/submodules/nco_fm_nco_fm.v
    Info (12023): Found entity 1: NCO_FM_NCO_FM File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/NCO_FM/synthesis/submodules/NCO_FM_NCO_FM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file project_bdf.bdf
    Info (12023): Found entity 1: Project_BDF
Info (12021): Found 2 design units, including 1 entities, in source file fm_data_ adapter.vhd
    Info (12022): Found design unit 1: FM_Data_Adapter-Data File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 20
    Info (12023): Found entity 1: FM_Data_Adapter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/FM_Data_ Adapter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file output_files/mul_fm_iq.vhd
    Info (12022): Found design unit 1: Mul_FM_IQ-Mul File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd Line: 17
    Info (12023): Found entity 1: Mul_FM_IQ File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/output_files/Mul_FM_IQ.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cordic.vhd
    Info (12022): Found design unit 1: cordic-calc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd Line: 16
    Info (12023): Found entity 1: cordic File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file one_mega.vhd
    Info (12022): Found design unit 1: one_mega-sec File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd Line: 10
    Info (12023): Found entity 1: one_mega File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/one_mega.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cordic_v2.vhd
    Info (12022): Found design unit 1: cordic_v2-calc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd Line: 16
    Info (12023): Found entity 1: cordic_v2 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/cordic_v2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file phase_frequency_converter.vhd
    Info (12022): Found design unit 1: Phase_Frequency_Converter-Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 19
    Info (12023): Found entity 1: Phase_Frequency_Converter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/Phase_Frequency_Converter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file f_arctan.vhd
    Info (12022): Found design unit 1: f_ARCTAN-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd Line: 36
    Info (12023): Found entity 1: f_ARCTAN File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/f_ARCTAN.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/elia yfrach/desktop/fft_bdf.bdf
    Info (12023): Found entity 1: FFT_BDF
Info (12021): Found 1 design units, including 1 entities, in source file bdf_adc.bdf
    Info (12023): Found entity 1: BDF_ADC
Info (12021): Found 1 design units, including 1 entities, in source file adc_test.bdf
    Info (12023): Found entity 1: adc_test
Info (12127): Elaborating entity "adc_test" for the top level hierarchy
Info (12128): Elaborating entity "ADC_Adapter" for hierarchy "ADC_Adapter:inst"
Warning (10541): VHDL Signal Declaration warning at ADC_Adapter.vhd(15): used implicit default value for signal "ADA_OR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at ADC_Adapter.vhd(18): used implicit default value for signal "DA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 18
Warning (10036): Verilog HDL or VHDL warning at ADC_Adapter.vhd(26): object "a2da_data" assigned a value but never read File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 26
Warning (10492): VHDL Process Statement warning at ADC_Adapter.vhd(33): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 33
Warning (10492): VHDL Process Statement warning at ADC_Adapter.vhd(34): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 34
Warning (10492): VHDL Process Statement warning at ADC_Adapter.vhd(42): signal "ADA_DCO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/ADC_Adapter.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qi84.tdf
    Info (12023): Found entity 1: altsyncram_qi84 File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/altsyncram_qi84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ai.tdf
    Info (12023): Found entity 1: cntr_7ai File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_7ai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.16.16:32:17 Progress: Loading sldf2e8f864/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Elia Yfrach/Desktop/Project/Processing_Unit/db/ip/sldf2e8f864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADA_OE" is stuck at GND
    Warning (13410): Pin "ADA_OR" is stuck at GND
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "FM_FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FM_FFT_FM_FFT" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_150" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_150_NCO_150" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_Data" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_Data_NCO_Data" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_FM" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "NCO_FM_NCO_FM" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_IQ" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_IQ_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "PLL" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "PLL_pll_0" -- entity does not exist in design
Warning (20013): Ignored 385 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "fifo_decimation" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "fifo_decimation_2" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "fifo_decimation_2_fifo_decimation_2" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "fifo_decimation_3" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "fifo_decimation_3_fifo_decimation_3" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "fifo_decimation_4" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "fifo_decimation_4_fifo_decimation_4" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "fifo_decimation_fifo_decimation" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst"
    Warning (15610): No output dependent on input pin "ADA_DCO"
Info (21057): Implemented 995 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 936 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4976 megabytes
    Info: Processing ended: Wed Nov 16 16:32:41 2022
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:39


