Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ce46f7ad25e349c1acfd36c1fa50fc3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab1B_tb_behav xil_defaultlib.Lab1B_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture comparator of entity xil_defaultlib.Lab1B [lab1b_default]
Compiling architecture bench of entity xil_defaultlib.lab1b_tb
Built simulation snapshot Lab1B_tb_behav
