{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701635391811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701635391811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 16:29:51 2023 " "Processing started: Sun Dec  3 16:29:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701635391811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635391811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635391811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701635392037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701635392037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "communication.v(68) " "Verilog HDL information at communication.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "communication.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701635400993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 1 1 " "Found 1 design units, including 1 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TX.v 1 1 " "Found 1 design units, including 1 entities, in source file TX.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RX.v 1 1 " "Found 1 design units, including 1 entities, in source file RX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DPRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file DPRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "DPRAM.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/DPRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram_test.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_test.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test " "Found entity 1: filter_test" {  } { { "filter_test.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP.v 1 1 " "Found 1 design units, including 1 entities, in source file LP.v" { { "Info" "ISGN_ENTITY_NAME" "1 LP " "Found entity 1: LP" {  } { { "LP.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635400999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635400999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file LP/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lp) " "Found design unit 1: dspba_library_package (lp)" {  } { { "LP/dspba_library_package.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file LP/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401408 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401408 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401408 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401408 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "LP/dspba_library.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file LP/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file LP/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lp)" {  } { { "LP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401411 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401412 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401413 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401414 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LP/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LP/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LP/altera_avalon_sc_fifo.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_rtl_core-normal " "Found design unit 1: LP_0002_rtl_core-normal" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401426 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_rtl_core " "Found entity 1: LP_0002_rtl_core" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002_ast-struct " "Found design unit 1: LP_0002_ast-struct" {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401427 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002_ast " "Found entity 1: LP_0002_ast" {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LP/LP_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LP/LP_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP_0002-syn " "Found design unit 1: LP_0002-syn" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401427 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP_0002 " "Found entity 1: LP_0002" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modelsim/filter_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Modelsim/filter_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_test_tb " "Found entity 1: filter_test_tb" {  } { { "Modelsim/filter_test_tb.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/filter_test_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(158) " "Verilog HDL information at controller.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701635401430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtered_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file filtered_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtered_ram " "Found entity 1: filtered_ram" {  } { { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delays_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file delays_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 delays_ram " "Found entity 1: delays_ram" {  } { { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processed_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processed_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 processed_ram " "Found entity 1: processed_ram" {  } { { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_ram " "Found entity 1: sum_ram" {  } { { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701635401648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(134) " "Verilog HDL assignment warning at controller.v(134): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401653 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controller.v(151) " "Verilog HDL assignment warning at controller.v(151): truncated value with size 32 to match size of target (11)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401653 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(162) " "Verilog HDL assignment warning at controller.v(162): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401653 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(168) " "Verilog HDL assignment warning at controller.v(168): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401653 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 controller.v(180) " "Verilog HDL assignment warning at controller.v(180): truncated value with size 32 to match size of target (14)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401653 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 controller.v(206) " "Verilog HDL assignment warning at controller.v(206): truncated value with size 32 to match size of target (11)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401654 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(218) " "Verilog HDL assignment warning at controller.v(218): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401654 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(225) " "Verilog HDL assignment warning at controller.v(225): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401654 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(232) " "Verilog HDL assignment warning at controller.v(232): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401655 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(252) " "Verilog HDL assignment warning at controller.v(252): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401655 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(280) " "Verilog HDL assignment warning at controller.v(280): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401655 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(293) " "Verilog HDL assignment warning at controller.v(293): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401656 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 controller.v(306) " "Verilog HDL assignment warning at controller.v(306): truncated value with size 32 to match size of target (13)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401657 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(350) " "Verilog HDL assignment warning at controller.v(350): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401659 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controller.v(419) " "Verilog HDL assignment warning at controller.v(419): truncated value with size 32 to match size of target (10)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401660 "|controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(372) " "Verilog HDL Case Statement information at controller.v(372): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 372 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701635401661 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(430) " "Verilog HDL assignment warning at controller.v(430): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401661 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(435) " "Verilog HDL assignment warning at controller.v(435): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635401661 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_write_addr 0 controller.v(30) " "Net \"ram_write_addr\" at controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701635401683 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_data_in 0 controller.v(31) " "Net \"ram_data_in\" at controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701635401683 "|controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_write_en 0 controller.v(28) " "Net \"ram_write_en\" at controller.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701635401683 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll1\"" {  } { { "controller.v" "pll1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635401870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635401906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635401907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll1\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401907 ""}  } { { "PLL.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635401907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/PLL_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635401947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635401947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635401947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:rr1 " "Elaborating entity \"ram\" for hierarchy \"ram:rr1\"" {  } { { "controller.v" "rr1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635401949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:rr1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635401972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:rr1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:rr1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635401973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:rr1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:rr1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/manav/intelFPGA_lite/Projects/IC_design/Beamformer/beamformer/raw_data.mif " "Parameter \"init_file\" = \"/home/manav/intelFPGA_lite/Projects/IC_design/Beamformer/beamformer/raw_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635401973 ""}  } { { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635401973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fj32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fj32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fj32 " "Found entity 1: altsyncram_fj32" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fj32 ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated " "Elaborating entity \"altsyncram_fj32\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_fj32.tdf" "decode2" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|mux_iob:mux3 " "Elaborating entity \"mux_iob\" for hierarchy \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|mux_iob:mux3\"" {  } { { "db/altsyncram_fj32.tdf" "mux3" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_test filter_test:ff1 " "Elaborating entity \"filter_test\" for hierarchy \"filter_test:ff1\"" {  } { { "controller.v" "ff1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP filter_test:ff1\|LP:lp1 " "Elaborating entity \"LP\" for hierarchy \"filter_test:ff1\|LP:lp1\"" {  } { { "filter_test.v" "lp1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP_0002 filter_test:ff1\|LP:lp1\|LP_0002:lp_inst " "Elaborating entity \"LP_0002\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\"" {  } { { "LP.v" "lp_inst" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig LP_0002.vhd(54) " "Verilog HDL or VHDL warning at LP_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "LP/LP_0002.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701635402104 "|controller|filter_test:ff1|LP:lp1|LP_0002:lp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP_0002_ast filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst " "Elaborating entity \"LP_0002_ast\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\"" {  } { { "LP/LP_0002.vhd" "LP_0002_ast_inst" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core LP_0002_ast.vhd(210) " "VHDL Signal Declaration warning at LP_0002_ast.vhd(210): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LP/LP_0002_ast.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701635402105 "|controller|filter_test:ff1|LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "LP/LP_0002_ast.vhd" "sink" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "LP/LP_0002_ast.vhd" "source" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "LP/LP_0002_ast.vhd" "intf_ctrl" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP_0002_rtl_core filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"LP_0002_rtl_core\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "LP/LP_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_phasedelay0_q_11" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_20_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1154 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402155 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1154 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2eu " "Found entity 1: mult_2eu" {  } { { "db/mult_2eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_2eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\|mult_2eu:auto_generated " "Elaborating entity \"mult_2eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component\|mult_2eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_14_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402208 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6eu " "Found entity 1: mult_6eu" {  } { { "db/mult_6eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_6eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\|mult_6eu:auto_generated " "Elaborating entity \"mult_6eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\|mult_6eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_12_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402250 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1eu " "Found entity 1: mult_1eu" {  } { { "db/mult_1eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_1eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_1eu:auto_generated " "Elaborating entity \"mult_1eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_1eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_10_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1725 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402295 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1725 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8eu " "Found entity 1: mult_8eu" {  } { { "db/mult_8eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_8eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\|mult_8eu:auto_generated " "Elaborating entity \"mult_8eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component\|mult_8eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_9_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1771 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402336 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1771 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_8_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1804 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402342 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1804 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_4eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_7_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1876 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402386 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 1876 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_memread_q_11" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_sym_add0_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_sym_add0_q_13\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_sym_add0_q_13" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_6_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402436 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 3777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5eu " "Found entity 1: mult_5eu" {  } { { "db/mult_5eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_5eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\|mult_5eu:auto_generated " "Elaborating entity \"mult_5eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component\|mult_5eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_2_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4053 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402478 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4053 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9eu " "Found entity 1: mult_9eu" {  } { { "db/mult_9eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_9eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\|mult_9eu:auto_generated " "Elaborating entity \"mult_9eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component\|mult_9eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402519 ""}  } { { "LP/LP_0002_rtl_core.vhd" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3eu " "Found entity 1: mult_3eu" {  } { { "db/mult_3eu.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_3eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3eu filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_3eu:auto_generated " "Elaborating entity \"mult_3eu\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_3eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|LP_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "LP/LP_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd" 4248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"filter_test:ff1\|LP:lp1\|LP_0002:lp_inst\|LP_0002_ast:LP_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk\"" {  } { { "LP/LP_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:2:outp_blk" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtered_ram filtered_ram:rr2 " "Elaborating entity \"filtered_ram\" for hierarchy \"filtered_ram:rr2\"" {  } { { "controller.v" "rr2" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram filtered_ram:rr2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"filtered_ram:rr2\|altsyncram:altsyncram_component\"" {  } { { "filtered_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filtered_ram:rr2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"filtered_ram:rr2\|altsyncram:altsyncram_component\"" {  } { { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filtered_ram:rr2\|altsyncram:altsyncram_component " "Instantiated megafunction \"filtered_ram:rr2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 96 " "Parameter \"width_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 96 " "Parameter \"width_b\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402574 ""}  } { { "filtered_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulq1 " "Found entity 1: altsyncram_ulq1" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_ulq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulq1 filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated " "Elaborating entity \"altsyncram_ulq1\" for hierarchy \"filtered_ram:rr2\|altsyncram:altsyncram_component\|altsyncram_ulq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processed_ram processed_ram:rr3 " "Elaborating entity \"processed_ram\" for hierarchy \"processed_ram:rr3\"" {  } { { "controller.v" "rr3" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processed_ram:rr3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processed_ram:rr3\|altsyncram:altsyncram_component\"" {  } { { "processed_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processed_ram:rr3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processed_ram:rr3\|altsyncram:altsyncram_component\"" {  } { { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processed_ram:rr3\|altsyncram:altsyncram_component " "Instantiated megafunction \"processed_ram:rr3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6144 " "Parameter \"numwords_b\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402645 ""}  } { { "processed_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glq1 " "Found entity 1: altsyncram_glq1" {  } { { "db/altsyncram_glq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_glq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glq1 processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated " "Elaborating entity \"altsyncram_glq1\" for hierarchy \"processed_ram:rr3\|altsyncram:altsyncram_component\|altsyncram_glq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delays_ram delays_ram:rr4 " "Elaborating entity \"delays_ram\" for hierarchy \"delays_ram:rr4\"" {  } { { "controller.v" "rr4" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram delays_ram:rr4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"delays_ram:rr4\|altsyncram:altsyncram_component\"" {  } { { "delays_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "delays_ram:rr4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"delays_ram:rr4\|altsyncram:altsyncram_component\"" {  } { { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delays_ram:rr4\|altsyncram:altsyncram_component " "Instantiated megafunction \"delays_ram:rr4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/manav/intelFPGA_lite/Projects/IC_design/delays.mif " "Parameter \"init_file\" = \"/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6144 " "Parameter \"numwords_b\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402704 ""}  } { { "delays_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q412.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q412.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q412 " "Found entity 1: altsyncram_q412" {  } { { "db/altsyncram_q412.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_q412.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q412 delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated " "Elaborating entity \"altsyncram_q412\" for hierarchy \"delays_ram:rr4\|altsyncram:altsyncram_component\|altsyncram_q412:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ram output_ram:rr5 " "Elaborating entity \"output_ram\" for hierarchy \"output_ram:rr5\"" {  } { { "controller.v" "rr5" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_ram sum_ram:rr6 " "Elaborating entity \"sum_ram\" for hierarchy \"sum_ram:rr6\"" {  } { { "controller.v" "rr6" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sum_ram:rr6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sum_ram:rr6\|altsyncram:altsyncram_component\"" {  } { { "sum_ram.v" "altsyncram_component" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sum_ram:rr6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sum_ram:rr6\|altsyncram:altsyncram_component\"" {  } { { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sum_ram:rr6\|altsyncram:altsyncram_component " "Instantiated megafunction \"sum_ram:rr6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 768 " "Parameter \"numwords_a\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 768 " "Parameter \"numwords_b\" = \"768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701635402772 ""}  } { { "sum_ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701635402772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kiq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kiq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kiq1 " "Found entity 1: altsyncram_kiq1" {  } { { "db/altsyncram_kiq1.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_kiq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701635402816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635402816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kiq1 sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated " "Elaborating entity \"altsyncram_kiq1\" for hierarchy \"sum_ram:rr6\|altsyncram:altsyncram_component\|altsyncram_kiq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:tt1 " "Elaborating entity \"TX\" for hierarchy \"TX:tt1\"" {  } { { "controller.v" "tt1" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635402819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TX.v(26) " "Verilog HDL assignment warning at TX.v(26): truncated value with size 32 to match size of target (13)" {  } { { "TX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/TX.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635402820 "|controller|communication:com|TX:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX.v(34) " "Verilog HDL assignment warning at TX.v(34): truncated value with size 32 to match size of target (4)" {  } { { "TX.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/TX.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701635402820 "|controller|communication:com|TX:C1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a0 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 50 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a1 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a2 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a3 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a4 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a5 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a6 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a7 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a8 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a9 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a10 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a11 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a12 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a13 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a14 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a15 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a16 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a17 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a18 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a19 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a20 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a21 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a22 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a23 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a24 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 890 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a25 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a26 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 960 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a27 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a28 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a29 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1065 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a30 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1100 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a31 " "Synthesized away node \"ram:rr1\|altsyncram:altsyncram_component\|altsyncram_fj32:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_fj32.tdf" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/altsyncram_fj32.tdf" 1135 2 0 } } { "altsyncram.tdf" "" { Text "/home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v" 92 0 0 } } { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635403685 "|controller|ram:rr1|altsyncram:altsyncram_component|altsyncram_fj32:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701635403685 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701635403685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] GND " "Pin \"seg1\[2\]\" is stuck at GND" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 444 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701635405269 "|controller|seg1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701635405269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701635405438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4036 " "4036 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701635406551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg " "Generated suppressed messages file /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635406778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701635407131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701635407131 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "com_UART_RXD " "No output dependent on input pin \"com_UART_RXD\"" {  } { { "controller.v" "" { Text "/home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701635407361 "|controller|com_UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701635407361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1566 " "Implemented 1566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701635407361 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701635407361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1326 " "Implemented 1326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701635407361 ""} { "Info" "ICUT_CUT_TM_RAMS" "213 " "Implemented 213 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701635407361 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701635407361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701635407361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701635407396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 16:30:07 2023 " "Processing ended: Sun Dec  3 16:30:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701635407396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701635407396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701635407396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701635407396 ""}
