<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: HRTIM_Common_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">HRTIM_Common_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr class="separator:a6566f8cfbd1d8aa7e8db046aa35e77db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5ef1c5458b8a7ac6c8863d28b27dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#afc5ef1c5458b8a7ac6c8863d28b27dd5">OENR</a></td></tr>
<tr class="separator:afc5ef1c5458b8a7ac6c8863d28b27dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb85e2fd497a237e79c9186126aa724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a7cb85e2fd497a237e79c9186126aa724">ODISR</a></td></tr>
<tr class="separator:a7cb85e2fd497a237e79c9186126aa724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2aa25a673795d239f734fac724b951c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ad2aa25a673795d239f734fac724b951c">ODSR</a></td></tr>
<tr class="separator:ad2aa25a673795d239f734fac724b951c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ee6f009f22c99c36ce9d88dd06ddbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a59ee6f009f22c99c36ce9d88dd06ddbe">BMCR</a></td></tr>
<tr class="separator:a59ee6f009f22c99c36ce9d88dd06ddbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e9db011efdd326e15cd9674b30054f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a84e9db011efdd326e15cd9674b30054f">BMTRGR</a></td></tr>
<tr class="separator:a84e9db011efdd326e15cd9674b30054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f76c87441492093bd632d713c89d9d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a5f76c87441492093bd632d713c89d9d3">BMCMPR</a></td></tr>
<tr class="separator:a5f76c87441492093bd632d713c89d9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15915e8ff644336733d181a454b17bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ae15915e8ff644336733d181a454b17bd">BMPER</a></td></tr>
<tr class="separator:ae15915e8ff644336733d181a454b17bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a5f8e4c02d8e41596bdff333177498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a48a5f8e4c02d8e41596bdff333177498">EECR1</a></td></tr>
<tr class="separator:a48a5f8e4c02d8e41596bdff333177498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3f0b8ec006dbb237f9c16035766b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a3b3f0b8ec006dbb237f9c16035766b6c">EECR2</a></td></tr>
<tr class="separator:a3b3f0b8ec006dbb237f9c16035766b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c44d1e154eb75315aeef860ed11dad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a57c44d1e154eb75315aeef860ed11dad">EECR3</a></td></tr>
<tr class="separator:a57c44d1e154eb75315aeef860ed11dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbe476531b58a0e8360492230a03a01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#aacbe476531b58a0e8360492230a03a01">ADC1R</a></td></tr>
<tr class="separator:aacbe476531b58a0e8360492230a03a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac635511bbff207404bd3e465032b4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a2ac635511bbff207404bd3e465032b4e">ADC2R</a></td></tr>
<tr class="separator:a2ac635511bbff207404bd3e465032b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2cb7f242d627665317368440c5b5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#adf2cb7f242d627665317368440c5b5a7">ADC3R</a></td></tr>
<tr class="separator:adf2cb7f242d627665317368440c5b5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1f50645491b933f71da46cfdef294a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a7f1f50645491b933f71da46cfdef294a">ADC4R</a></td></tr>
<tr class="separator:a7f1f50645491b933f71da46cfdef294a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08951d2511e8867d6f97c25bde8848b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ab08951d2511e8867d6f97c25bde8848b">RESERVED0</a></td></tr>
<tr class="separator:ab08951d2511e8867d6f97c25bde8848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd084304cf733865fe18ede4125b7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a8dd084304cf733865fe18ede4125b7e9">FLTINR1</a></td></tr>
<tr class="separator:a8dd084304cf733865fe18ede4125b7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecabd09452968fbf0098aa167f339403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#aecabd09452968fbf0098aa167f339403">FLTINR2</a></td></tr>
<tr class="separator:aecabd09452968fbf0098aa167f339403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1d8ec61774affdaf09ffc7273eb692"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#aad1d8ec61774affdaf09ffc7273eb692">BDMUPR</a></td></tr>
<tr class="separator:aad1d8ec61774affdaf09ffc7273eb692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737debf663d629e67ad479eb42e70c8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a737debf663d629e67ad479eb42e70c8b">BDTAUPR</a></td></tr>
<tr class="separator:a737debf663d629e67ad479eb42e70c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7972a41b72702e8a2b21d480496bb422"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a7972a41b72702e8a2b21d480496bb422">BDTBUPR</a></td></tr>
<tr class="separator:a7972a41b72702e8a2b21d480496bb422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6b436ee4900bf2160ef4862fd4885f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a7f6b436ee4900bf2160ef4862fd4885f">BDTCUPR</a></td></tr>
<tr class="separator:a7f6b436ee4900bf2160ef4862fd4885f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81448e385f4f6d97f1efc0a2500e080c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a81448e385f4f6d97f1efc0a2500e080c">BDTDUPR</a></td></tr>
<tr class="separator:a81448e385f4f6d97f1efc0a2500e080c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ab3aa298624d406260cfcf2719e466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#ab3ab3aa298624d406260cfcf2719e466">BDTEUPR</a></td></tr>
<tr class="separator:ab3ab3aa298624d406260cfcf2719e466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83465ff744a5a6e46b45d3a7af9edacc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_r_t_i_m___common___type_def.html#a83465ff744a5a6e46b45d3a7af9edacc">BDMADR</a></td></tr>
<tr class="separator:a83465ff744a5a6e46b45d3a7af9edacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01717">1717</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aacbe476531b58a0e8360492230a03a01" name="aacbe476531b58a0e8360492230a03a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbe476531b58a0e8360492230a03a01">&#9670;&#160;</a></span>ADC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 1 register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01734">1734</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2ac635511bbff207404bd3e465032b4e" name="a2ac635511bbff207404bd3e465032b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac635511bbff207404bd3e465032b4e">&#9670;&#160;</a></span>ADC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 2 register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01735">1735</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adf2cb7f242d627665317368440c5b5a7" name="adf2cb7f242d627665317368440c5b5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf2cb7f242d627665317368440c5b5a7">&#9670;&#160;</a></span>ADC3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 3 register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01736">1736</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7f1f50645491b933f71da46cfdef294a" name="a7f1f50645491b933f71da46cfdef294a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f1f50645491b933f71da46cfdef294a">&#9670;&#160;</a></span>ADC4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM ADC Trigger 4 register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01737">1737</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a83465ff744a5a6e46b45d3a7af9edacc" name="a83465ff744a5a6e46b45d3a7af9edacc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83465ff744a5a6e46b45d3a7af9edacc">&#9670;&#160;</a></span>BDMADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDMADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Master Data register, Address offset: 0x70 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01747">1747</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aad1d8ec61774affdaf09ffc7273eb692" name="aad1d8ec61774affdaf09ffc7273eb692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1d8ec61774affdaf09ffc7273eb692">&#9670;&#160;</a></span>BDMUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDMUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Master Timer update register, Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01741">1741</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a737debf663d629e67ad479eb42e70c8b" name="a737debf663d629e67ad479eb42e70c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737debf663d629e67ad479eb42e70c8b">&#9670;&#160;</a></span>BDTAUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTAUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01742">1742</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7972a41b72702e8a2b21d480496bb422" name="a7972a41b72702e8a2b21d480496bb422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7972a41b72702e8a2b21d480496bb422">&#9670;&#160;</a></span>BDTBUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTBUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x60 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01743">1743</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7f6b436ee4900bf2160ef4862fd4885f" name="a7f6b436ee4900bf2160ef4862fd4885f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6b436ee4900bf2160ef4862fd4885f">&#9670;&#160;</a></span>BDTCUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTCUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x64 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01744">1744</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a81448e385f4f6d97f1efc0a2500e080c" name="a81448e385f4f6d97f1efc0a2500e080c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81448e385f4f6d97f1efc0a2500e080c">&#9670;&#160;</a></span>BDTDUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTDUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x68 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01745">1745</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab3ab3aa298624d406260cfcf2719e466" name="ab3ab3aa298624d406260cfcf2719e466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ab3aa298624d406260cfcf2719e466">&#9670;&#160;</a></span>BDTEUPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTEUPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst DMA Timerx update register, Address offset: 0x6C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01746">1746</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5f76c87441492093bd632d713c89d9d3" name="a5f76c87441492093bd632d713c89d9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f76c87441492093bd632d713c89d9d3">&#9670;&#160;</a></span>BMCMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BMCMPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst mode compare register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01729">1729</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a59ee6f009f22c99c36ce9d88dd06ddbe" name="a59ee6f009f22c99c36ce9d88dd06ddbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ee6f009f22c99c36ce9d88dd06ddbe">&#9670;&#160;</a></span>BMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst mode control register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01727">1727</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ae15915e8ff644336733d181a454b17bd" name="ae15915e8ff644336733d181a454b17bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15915e8ff644336733d181a454b17bd">&#9670;&#160;</a></span>BMPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BMPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Burst mode period register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01730">1730</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a84e9db011efdd326e15cd9674b30054f" name="a84e9db011efdd326e15cd9674b30054f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e9db011efdd326e15cd9674b30054f">&#9670;&#160;</a></span>BMTRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BMTRGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Busrt mode trigger register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01728">1728</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM control register1, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01719">1719</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM control register2, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01720">1720</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a48a5f8e4c02d8e41596bdff333177498" name="a48a5f8e4c02d8e41596bdff333177498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a5f8e4c02d8e41596bdff333177498">&#9670;&#160;</a></span>EECR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EECR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timer external event control register1, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01731">1731</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3b3f0b8ec006dbb237f9c16035766b6c" name="a3b3f0b8ec006dbb237f9c16035766b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3f0b8ec006dbb237f9c16035766b6c">&#9670;&#160;</a></span>EECR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EECR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timer external event control register2, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01732">1732</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a57c44d1e154eb75315aeef860ed11dad" name="a57c44d1e154eb75315aeef860ed11dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c44d1e154eb75315aeef860ed11dad">&#9670;&#160;</a></span>EECR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EECR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Timer external event control register3, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01733">1733</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8dd084304cf733865fe18ede4125b7e9" name="a8dd084304cf733865fe18ede4125b7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd084304cf733865fe18ede4125b7e9">&#9670;&#160;</a></span>FLTINR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTINR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Fault input register1, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01739">1739</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aecabd09452968fbf0098aa167f339403" name="aecabd09452968fbf0098aa167f339403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecabd09452968fbf0098aa167f339403">&#9670;&#160;</a></span>FLTINR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTINR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Fault input register2, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01740">1740</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399" name="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM interrupt clear register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01722">1722</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a6566f8cfbd1d8aa7e8db046aa35e77db" name="a6566f8cfbd1d8aa7e8db046aa35e77db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6566f8cfbd1d8aa7e8db046aa35e77db">&#9670;&#160;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM interrupt enable register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01723">1723</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM interrupt status register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01721">1721</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7cb85e2fd497a237e79c9186126aa724" name="a7cb85e2fd497a237e79c9186126aa724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb85e2fd497a237e79c9186126aa724">&#9670;&#160;</a></span>ODISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Output disable register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01725">1725</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ad2aa25a673795d239f734fac724b951c" name="ad2aa25a673795d239f734fac724b951c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2aa25a673795d239f734fac724b951c">&#9670;&#160;</a></span>ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Output disable status register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01726">1726</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afc5ef1c5458b8a7ac6c8863d28b27dd5" name="afc5ef1c5458b8a7ac6c8863d28b27dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5ef1c5458b8a7ac6c8863d28b27dd5">&#9670;&#160;</a></span>OENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM Output enable register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01724">1724</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab08951d2511e8867d6f97c25bde8848b" name="ab08951d2511e8867d6f97c25bde8848b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08951d2511e8867d6f97c25bde8848b">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01738">1738</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
