********************************************************************
Delay Instance Report - Date: Tue Mar 29 07:04:49 2022
Product: Designer
Release: v2021.2
Version: 2021.2.0.11
Design Name: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
********************************************************************

Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)


+-----------+------------------------------------------------------------+------------------+-------------+-----------------+-----------+
| Type      | Instance Name                                              | Param Name       | Delay Value | PDC Option Name | Editable? |
+-----------+------------------------------------------------------------+------------------+-------------+-----------------+-----------+
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL           | RX_DQS_DELAY_VAL | 1           | RX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL           | TX_DQS_DELAY_VAL | 1           | TX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL_0 | RX_DQS_DELAY_VAL | 1           | RX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL_0 | TX_DQS_DELAY_VAL | 1           | TX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL_1 | RX_DQS_DELAY_VAL | 1           | RX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL_1 | TX_DQS_DELAY_VAL | 1           | TX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL           | RX_DQS_DELAY_VAL | 1           | RX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL           | TX_DQS_DELAY_VAL | 1           | TX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL           | RX_DQS_DELAY_VAL | 1           | RX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL           | TX_DQS_DELAY_VAL | 1           | TX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL   | RX_DQS_DELAY_VAL | 1           | RX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL   | TX_DQS_DELAY_VAL | 1           | TX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL           | RX_DQS_DELAY_VAL | 1           | RX_DQS_DELAY    | No        |
| LANECTRL  | PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL           | TX_DQS_DELAY_VAL | 1           | TX_DQS_DELAY    | No        |
| PLL_DELAY | PF_DDR4_SS_0/CCC_0/pll_inst_0_DELAY                        | CDELAY0_SEL      | 0           | DELAY           | No        |
| PLL_DELAY | PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY                   | CDELAY0_SEL      | 0           | DELAY           | No        |
+-----------+------------------------------------------------------------+------------------+-------------+-----------------+-----------+

