

================================================================
== Vitis HLS Report for 'process_word_Pipeline_VITIS_LOOP_113_1'
================================================================
* Date:           Fri Dec 13 13:11:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |       42|       42|         8|          5|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      522|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      513|    -|
|Register             |        -|     -|      117|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      117|     1035|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln118_10_fu_788_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_11_fu_838_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_12_fu_848_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_13_fu_908_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln118_14_fu_918_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln118_1_fu_808_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln118_2_fu_858_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_3_fu_868_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_4_fu_878_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_5_fu_928_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln118_6_fu_966_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln118_7_fu_690_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln118_8_fu_707_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln118_9_fu_778_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln118_fu_798_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln121_fu_956_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln125_1_fu_628_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln125_2_fu_645_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln125_3_fu_758_p2    |         +|   0|  0|  15|           8|           2|
    |add_ln125_4_fu_768_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_5_fu_818_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_6_fu_828_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_7_fu_888_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln125_8_fu_898_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln125_fu_598_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln127_1_fu_741_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln127_fu_570_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln128_1_fu_942_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln128_fu_980_p2      |         +|   0|  0|  15|           8|           4|
    |add_ln840_fu_554_p2      |         +|   0|  0|  12|           4|           1|
    |s_idx_V_cast_fu_656_p2   |         +|   0|  0|  10|           3|           3|
    |s_idx_V_fu_584_p2        |         +|   0|  0|  13|           6|           6|
    |ap_condition_156         |       and|   0|  0|   2|           1|           1|
    |ap_condition_174         |       and|   0|  0|   2|           1|           1|
    |ap_condition_339         |       and|   0|  0|   2|           1|           1|
    |ap_condition_429         |       and|   0|  0|   2|           1|           1|
    |ap_condition_476         |       and|   0|  0|   2|           1|           1|
    |ap_condition_917         |       and|   0|  0|   2|           1|           1|
    |ap_condition_922         |       and|   0|  0|   2|           1|           1|
    |ap_condition_946         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_548_p2    |      icmp|   0|  0|   9|           4|           5|
    |or_ln118_1_fu_696_p2     |        or|   0|  0|   8|           1|           8|
    |or_ln118_fu_747_p2       |        or|   0|  0|   8|           1|           8|
    |or_ln125_fu_634_p2       |        or|   0|  0|   8|           1|           8|
    |or_ln127_fu_990_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln120_fu_1004_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln127_fu_995_p3   |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 522|         259|         159|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  31|          6|    1|          6|
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463  |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475  |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_storemerge6_reg_487    |  14|          3|    2|          6|
    |ap_sig_allocacmp_bank_V_2                   |   9|          2|    4|          8|
    |bank_V_fu_92                                |   9|          2|    4|          8|
    |lb_address0                                 |  14|          3|    3|          9|
    |line_buffer_m_2_address0                    |  43|          8|    8|         64|
    |line_buffer_m_2_address1                    |  54|         10|    8|         80|
    |line_buffer_m_2_d0                          |  54|         10|    2|         20|
    |line_buffer_m_2_d1                          |  43|          8|    2|         16|
    |old_word_buffer_m_address0                  |  31|          6|    8|         48|
    |old_word_buffer_m_address1                  |  31|          6|    8|         48|
    |rb_address0                                 |  14|          3|    3|          9|
    |reg_505                                     |   9|          2|    2|          4|
    |reg_512                                     |   9|          2|    2|          4|
    |reg_519                                     |   9|          2|    2|          4|
    |word_buffer_m_address0                      |  31|          6|    8|         48|
    |word_buffer_m_address1                      |  31|          6|    8|         48|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 513|        102|   87|        456|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |add_ln118_7_reg_1072                        |  7|   0|    8|          1|
    |add_ln125_1_reg_1045                        |  7|   0|    8|          1|
    |add_ln127_1_reg_1099                        |  7|   0|    8|          1|
    |add_ln127_reg_1035                          |  5|   0|    5|          0|
    |ap_CS_fsm                                   |  5|   0|    5|          0|
    |ap_done_reg                                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_1_reg_439  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_3_reg_451  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_ref_tmp50_0_5_reg_463  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_ref_tmp50_0_7_reg_475  |  2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_storemerge6_reg_487    |  2|   0|    2|          0|
    |bank_V_cast_reg_1029                        |  4|   0|   64|         60|
    |bank_V_fu_92                                |  4|   0|    4|          0|
    |icmp_ln1027_reg_1025                        |  1|   0|    1|          0|
    |icmp_ln1027_reg_1025_pp0_iter1_reg          |  1|   0|    1|          0|
    |line_buffer_m_2_addr_1_reg_1250             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_3_reg_1140             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_4_reg_1145             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_5_reg_1175             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_6_reg_1180             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_7_reg_1185             |  7|   0|    8|          1|
    |line_buffer_m_2_addr_8_reg_1210             |  7|   0|    8|          1|
    |old_word_buffer_m_load_9_reg_1170           |  2|   0|    2|          0|
    |rb_load_1_reg_1122                          |  1|   0|    1|          0|
    |rb_load_reg_1136                            |  1|   0|    1|          0|
    |reg_505                                     |  2|   0|    2|          0|
    |reg_512                                     |  2|   0|    2|          0|
    |reg_519                                     |  2|   0|    2|          0|
    |storemerge6_reg_487                         |  2|   0|    2|          0|
    |tmp_24_reg_1041                             |  1|   0|    1|          0|
    |tmp_24_reg_1041_pp0_iter1_reg               |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |117|   0|  187|         70|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  process_word_Pipeline_VITIS_LOOP_113_1|  return value|
|trunc_ln                    |   in|    3|     ap_none|                                trunc_ln|        scalar|
|word_buffer_m_offset        |   in|    1|     ap_none|                    word_buffer_m_offset|        scalar|
|old_word_buffer_m_address0  |  out|    8|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_ce0       |  out|    1|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_q0        |   in|    2|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_address1  |  out|    8|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_ce1       |  out|    1|   ap_memory|                       old_word_buffer_m|         array|
|old_word_buffer_m_q1        |   in|    2|   ap_memory|                       old_word_buffer_m|         array|
|lb_address0                 |  out|    3|   ap_memory|                                      lb|         array|
|lb_ce0                      |  out|    1|   ap_memory|                                      lb|         array|
|lb_q0                       |   in|    1|   ap_memory|                                      lb|         array|
|rb_address0                 |  out|    3|   ap_memory|                                      rb|         array|
|rb_ce0                      |  out|    1|   ap_memory|                                      rb|         array|
|rb_q0                       |   in|    1|   ap_memory|                                      rb|         array|
|zext_ln125                  |   in|    4|     ap_none|                              zext_ln125|        scalar|
|line_buffer_m_2_address0    |  out|    8|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_ce0         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_we0         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_d0          |  out|    2|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_address1    |  out|    8|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_ce1         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_we1         |  out|    1|   ap_memory|                         line_buffer_m_2|         array|
|line_buffer_m_2_d1          |  out|    2|   ap_memory|                         line_buffer_m_2|         array|
|add_ln114                   |   in|    6|     ap_none|                               add_ln114|        scalar|
|last_wrd                    |   in|    1|     ap_none|                                last_wrd|        scalar|
|word_buffer_m_address0      |  out|    8|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_ce0           |  out|    1|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_q0            |   in|    2|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_address1      |  out|    8|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_ce1           |  out|    1|   ap_memory|                           word_buffer_m|         array|
|word_buffer_m_q1            |   in|    2|   ap_memory|                           word_buffer_m|         array|
+----------------------------+-----+-----+------------+----------------------------------------+--------------+

