 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : alu
Version: U-2022.12-SP7
Date   : Sat Nov 16 22:08:19 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1653/Y (OAI21X4TS)                      0.13       2.86 f
  U513/Y (INVX8TS)                         0.09       2.95 r
  U512/Y (INVX4TS)                         0.07       3.02 f
  U1675/Y (AOI21X2TS)                      0.19       3.21 r
  U1644/Y (XOR2X4TS)                       0.18       3.39 f
  mult_out_reg_30_/D (DFFRHQX4TS)          0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_30_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.26       1.74
  data required time                                  1.74
  -----------------------------------------------------------
  data required time                                  1.74
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: mult_out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.05       0.10 r
  U791/Y (BUFX6TS)                         0.17       0.27 r
  U1458/Y (XOR2X4TS)                       0.27       0.54 r
  U436/Y (INVX6TS)                         0.18       0.72 f
  U428/Y (NAND2X8TS)                       0.12       0.84 r
  U391/Y (NOR2X6TS)                        0.09       0.93 f
  U1193/Y (NOR2X8TS)                       0.11       1.04 r
  U1523/Y (XOR2X4TS)                       0.21       1.25 r
  U1419/Y (XOR2X4TS)                       0.20       1.45 r
  U1411/Y (XOR2X4TS)                       0.20       1.65 r
  U1239/Y (XOR2X4TS)                       0.21       1.86 r
  U1140/Y (XOR2X4TS)                       0.27       2.13 r
  U1138/Y (XOR2X4TS)                       0.22       2.35 f
  U1131/Y (NAND2X2TS)                      0.15       2.50 r
  U1130/Y (OAI21X4TS)                      0.14       2.64 f
  U1610/Y (AOI21X2TS)                      0.22       2.86 r
  U1681/Y (OAI21X1TS)                      0.17       3.03 f
  U1682/Y (AOI21X2TS)                      0.18       3.21 r
  U1650/Y (XOR2X4TS)                       0.18       3.39 f
  mult_out_reg_27_/D (DFFRHQX4TS)          0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_27_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: mult_out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.05       0.10 r
  U791/Y (BUFX6TS)                         0.17       0.27 r
  U1458/Y (XOR2X4TS)                       0.27       0.54 r
  U436/Y (INVX6TS)                         0.18       0.72 f
  U428/Y (NAND2X8TS)                       0.12       0.84 r
  U391/Y (NOR2X6TS)                        0.09       0.93 f
  U1193/Y (NOR2X8TS)                       0.11       1.04 r
  U1523/Y (XOR2X4TS)                       0.21       1.25 r
  U1419/Y (XOR2X4TS)                       0.20       1.45 r
  U1411/Y (XOR2X4TS)                       0.20       1.65 r
  U1239/Y (XOR2X4TS)                       0.21       1.86 r
  U1140/Y (XOR2X4TS)                       0.27       2.13 r
  U1138/Y (XOR2X4TS)                       0.22       2.35 f
  U1131/Y (NAND2X2TS)                      0.15       2.50 r
  U1130/Y (OAI21X4TS)                      0.14       2.64 f
  U1609/Y (AOI21X2TS)                      0.20       2.85 r
  U1663/Y (OAI21X1TS)                      0.18       3.03 f
  U1664/Y (AOI21X2TS)                      0.18       3.21 r
  U1648/Y (XOR2X4TS)                       0.18       3.39 f
  mult_out_reg_24_/D (DFFRHQX4TS)          0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_24_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: mult_out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.05       0.10 r
  U791/Y (BUFX6TS)                         0.17       0.27 r
  U1458/Y (XOR2X4TS)                       0.27       0.54 r
  U436/Y (INVX6TS)                         0.18       0.72 f
  U428/Y (NAND2X8TS)                       0.12       0.84 r
  U391/Y (NOR2X6TS)                        0.09       0.93 f
  U1193/Y (NOR2X8TS)                       0.11       1.04 r
  U1523/Y (XOR2X4TS)                       0.21       1.25 r
  U1419/Y (XOR2X4TS)                       0.20       1.45 r
  U1411/Y (XOR2X4TS)                       0.20       1.65 r
  U1239/Y (XOR2X4TS)                       0.21       1.86 r
  U1140/Y (XOR2X4TS)                       0.27       2.13 r
  U1138/Y (XOR2X4TS)                       0.22       2.35 f
  U1131/Y (NAND2X2TS)                      0.15       2.50 r
  U1130/Y (OAI21X4TS)                      0.14       2.64 f
  U1609/Y (AOI21X2TS)                      0.20       2.85 r
  U1563/Y (OAI21X1TS)                      0.18       3.03 f
  U1643/Y (AOI21X2TS)                      0.18       3.21 r
  U1642/Y (XOR2X4TS)                       0.18       3.39 f
  mult_out_reg_26_/D (DFFRHQX4TS)          0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_26_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1653/Y (OAI21X4TS)                      0.13       2.86 f
  U513/Y (INVX8TS)                         0.09       2.95 r
  U512/Y (INVX4TS)                         0.07       3.02 f
  U1684/Y (AOI21X2TS)                      0.19       3.21 r
  U1651/Y (XOR2X4TS)                       0.18       3.39 f
  mult_out_reg_23_/D (DFFRHQX4TS)          0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_23_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1653/Y (OAI21X4TS)                      0.13       2.86 f
  U513/Y (INVX8TS)                         0.09       2.95 r
  U511/Y (INVX4TS)                         0.07       3.02 f
  U1670/Y (AOI21X2TS)                      0.19       3.21 r
  U1649/Y (XOR2X4TS)                       0.18       3.39 f
  mult_out_reg_29_/D (DFFRHQX4TS)          0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_29_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: mult_out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.05       0.10 r
  U791/Y (BUFX6TS)                         0.17       0.27 r
  U1458/Y (XOR2X4TS)                       0.27       0.54 r
  U436/Y (INVX6TS)                         0.18       0.72 f
  U428/Y (NAND2X8TS)                       0.12       0.84 r
  U391/Y (NOR2X6TS)                        0.09       0.93 f
  U1193/Y (NOR2X8TS)                       0.11       1.04 r
  U1523/Y (XOR2X4TS)                       0.21       1.25 r
  U1419/Y (XOR2X4TS)                       0.20       1.45 r
  U1411/Y (XOR2X4TS)                       0.20       1.65 r
  U1239/Y (XOR2X4TS)                       0.21       1.86 r
  U1140/Y (XOR2X4TS)                       0.27       2.13 r
  U1138/Y (XOR2X4TS)                       0.22       2.35 f
  U1131/Y (NAND2X2TS)                      0.15       2.50 r
  U1130/Y (OAI21X4TS)                      0.14       2.64 f
  U1610/Y (AOI21X2TS)                      0.22       2.86 r
  U1646/Y (NOR2X2TS)                       0.12       2.98 f
  U1465/Y (NOR2BX2TS)                      0.13       3.11 r
  U1027/Y (OAI2BB1X2TS)                    0.12       3.23 f
  U1476/Y (XOR2X4TS)                       0.15       3.38 f
  mult_out_reg_28_/D (DFFRHQX4TS)          0.00       3.38 f
  data arrival time                                   3.38

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_28_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1653/Y (OAI21X4TS)                      0.13       2.86 f
  U513/Y (INVX8TS)                         0.09       2.95 r
  U339/Y (INVX6TS)                         0.07       3.01 f
  U1666/Y (AOI21X2TS)                      0.19       3.20 r
  U336/Y (XOR2X4TS)                        0.18       3.38 f
  mult_out_reg_25_/D (DFFRHQX4TS)          0.00       3.38 f
  data arrival time                                   3.38

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_25_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.63


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1653/Y (OAI21X4TS)                      0.13       2.86 f
  U513/Y (INVX8TS)                         0.09       2.95 r
  U339/Y (INVX6TS)                         0.07       3.01 f
  U1595/Y (AOI21X2TS)                      0.19       3.20 r
  U338/Y (XOR2X4TS)                        0.18       3.38 f
  mult_out_reg_20_/D (DFFRHQX4TS)          0.00       3.38 f
  data arrival time                                   3.38

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_20_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.63


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1653/Y (OAI21X4TS)                      0.13       2.86 f
  U513/Y (INVX8TS)                         0.09       2.95 r
  U339/Y (INVX6TS)                         0.07       3.01 f
  U1596/Y (AOI21X2TS)                      0.19       3.20 r
  U359/Y (XOR2X4TS)                        0.18       3.38 f
  mult_out_reg_22_/D (DFFRHQX4TS)          0.00       3.38 f
  data arrival time                                   3.38

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_22_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.63


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1653/Y (OAI21X4TS)                      0.13       2.86 f
  U513/Y (INVX8TS)                         0.09       2.95 r
  U339/Y (INVX6TS)                         0.07       3.01 f
  U1641/Y (AOI21X2TS)                      0.19       3.20 r
  U337/Y (XOR2X4TS)                        0.18       3.38 f
  mult_out_reg_21_/D (DFFRHQX4TS)          0.00       3.38 f
  data arrival time                                   3.38

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_21_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.63


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: mult_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[3] (in)                                0.04       0.09 r
  U1600/Y (INVX2TS)                        0.12       0.21 f
  U487/Y (INVX4TS)                         0.11       0.33 r
  U1428/Y (XOR2X4TS)                       0.17       0.50 f
  U1096/Y (INVX8TS)                        0.11       0.60 r
  U1173/Y (NAND2X8TS)                      0.11       0.71 f
  U275/Y (BUFX16TS)                        0.17       0.88 f
  U414/Y (INVX6TS)                         0.06       0.94 r
  U522/Y (INVX6TS)                         0.05       0.99 f
  U1427/Y (OAI22X4TS)                      0.17       1.16 r
  U773/Y (OAI21X2TS)                       0.18       1.34 f
  U1429/Y (OAI2BB1X4TS)                    0.15       1.49 r
  U1566/S (ADDFHX4TS)                      0.41       1.90 f
  U407/Y (XNOR2X4TS)                       0.22       2.12 r
  U720/Y (INVX4TS)                         0.12       2.24 f
  U94/Y (NAND2X4TS)                        0.10       2.34 r
  U328/Y (NAND2X4TS)                       0.10       2.44 f
  U1481/Y (OAI21X4TS)                      0.17       2.61 r
  U1467/Y (AOI21X4TS)                      0.13       2.75 f
  U1653/Y (OAI21X4TS)                      0.17       2.91 r
  U513/Y (INVX8TS)                         0.10       3.01 f
  U445/Y (CLKINVX1TS)                      0.12       3.14 r
  U383/Y (XNOR2X2TS)                       0.21       3.34 f
  mult_out_reg_18_/D (DFFRHQX4TS)          0.00       3.34 f
  data arrival time                                   3.34

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_18_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.26       1.74
  data required time                                  1.74
  -----------------------------------------------------------
  data required time                                  1.74
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: mult_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[7] (in)                                0.04       0.09 r
  U488/Y (INVX2TS)                         0.11       0.20 f
  U323/Y (INVX2TS)                         0.13       0.34 r
  U1505/Y (XNOR2X4TS)                      0.18       0.51 f
  U493/Y (OR2X8TS)                         0.23       0.75 f
  U495/Y (INVX4TS)                         0.11       0.86 r
  U1344/Y (OAI2BB2X4TS)                    0.26       1.12 r
  U455/Y (AND2X8TS)                        0.20       1.32 r
  U710/Y (XOR2X4TS)                        0.20       1.52 r
  U1617/Y (XOR2X4TS)                       0.29       1.81 r
  U1512/Y (CLKINVX6TS)                     0.16       1.97 f
  U785/Y (NAND2X8TS)                       0.09       2.06 r
  U410/Y (NAND2X4TS)                       0.09       2.15 f
  U1504/Y (OAI21X4TS)                      0.17       2.32 r
  U1554/Y (AOI21X1TS)                      0.15       2.48 f
  U1508/Y (AOI2BB1X2TS)                    0.28       2.76 f
  U1030/Y (OAI21X1TS)                      0.17       2.92 r
  U1723/Y (XNOR2X1TS)                      0.17       3.10 r
  mult_out_reg_13_/D (DFFRXLTS)            0.00       3.10 r
  data arrival time                                   3.10

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_13_/CK (DFFRXLTS)           0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.59


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.20       0.73 f
  U940/Y (NOR2X4TS)                        0.17       0.90 r
  U697/Y (NOR2X8TS)                        0.10       1.00 f
  U161/Y (BUFX4TS)                         0.17       1.17 f
  U787/Y (NOR2X4TS)                        0.11       1.27 r
  U566/Y (INVX4TS)                         0.08       1.36 f
  U656/Y (NAND2X4TS)                       0.09       1.44 r
  U709/Y (XOR2X4TS)                        0.20       1.64 r
  U708/Y (XOR2X4TS)                        0.21       1.85 r
  U1242/Y (XOR2X4TS)                       0.27       2.11 r
  U1420/Y (XOR2X4TS)                       0.22       2.34 f
  U89/Y (NOR2X6TS)                         0.15       2.49 r
  U1612/Y (NOR2X6TS)                       0.09       2.58 f
  U1660/Y (AOI21X4TS)                      0.16       2.73 r
  U1469/Y (OAI21X1TS)                      0.15       2.88 f
  U1702/Y (AOI21X1TS)                      0.21       3.09 r
  U334/Y (XOR2X2TS)                        0.23       3.32 f
  mult_out_reg_19_/D (DFFRHQX4TS)          0.00       3.32 f
  data arrival time                                   3.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_19_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.27       1.73
  data required time                                  1.73
  -----------------------------------------------------------
  data required time                                  1.73
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.58


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: mult_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[7] (in)                                0.04       0.09 r
  U488/Y (INVX2TS)                         0.11       0.20 f
  U323/Y (INVX2TS)                         0.13       0.34 r
  U1505/Y (XNOR2X4TS)                      0.18       0.51 f
  U493/Y (OR2X8TS)                         0.23       0.75 f
  U495/Y (INVX4TS)                         0.11       0.86 r
  U1344/Y (OAI2BB2X4TS)                    0.26       1.12 r
  U455/Y (AND2X8TS)                        0.20       1.32 r
  U710/Y (XOR2X4TS)                        0.20       1.52 r
  U1617/Y (XOR2X4TS)                       0.28       1.80 f
  U1512/Y (CLKINVX6TS)                     0.10       1.90 r
  U785/Y (NAND2X8TS)                       0.07       1.97 f
  U1495/Y (AOI21X4TS)                      0.15       2.12 r
  U1504/Y (OAI21X4TS)                      0.12       2.24 f
  U1559/Y (CLKBUFX2TS)                     0.21       2.46 f
  U1568/Y (AOI21X1TS)                      0.17       2.62 r
  U1029/Y (INVX1TS)                        0.11       2.74 f
  U1715/Y (AOI21X1TS)                      0.17       2.91 r
  U1716/Y (XOR2X1TS)                       0.17       3.08 r
  mult_out_reg_11_/D (DFFRXLTS)            0.00       3.08 r
  data arrival time                                   3.08

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_11_/CK (DFFRXLTS)           0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.57


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: mult_out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[3] (in)                                0.04       0.09 r
  U1600/Y (INVX2TS)                        0.12       0.21 f
  U487/Y (INVX4TS)                         0.11       0.33 r
  U1428/Y (XOR2X4TS)                       0.17       0.50 f
  U1096/Y (INVX8TS)                        0.11       0.60 r
  U1173/Y (NAND2X8TS)                      0.11       0.71 f
  U275/Y (BUFX16TS)                        0.17       0.88 f
  U414/Y (INVX6TS)                         0.06       0.94 r
  U522/Y (INVX6TS)                         0.05       0.99 f
  U1427/Y (OAI22X4TS)                      0.17       1.16 r
  U773/Y (OAI21X2TS)                       0.18       1.34 f
  U1429/Y (OAI2BB1X4TS)                    0.15       1.49 r
  U1566/S (ADDFHX4TS)                      0.41       1.90 f
  U407/Y (XNOR2X4TS)                       0.22       2.12 r
  U720/Y (INVX4TS)                         0.12       2.24 f
  U94/Y (NAND2X4TS)                        0.10       2.34 r
  U328/Y (NAND2X4TS)                       0.10       2.44 f
  U1481/Y (OAI21X4TS)                      0.17       2.61 r
  U1467/Y (AOI21X4TS)                      0.13       2.75 f
  U1653/Y (OAI21X4TS)                      0.17       2.91 r
  U513/Y (INVX8TS)                         0.10       3.01 f
  U445/Y (CLKINVX1TS)                      0.12       3.14 r
  U1630/Y (AOI21X1TS)                      0.15       3.28 f
  mult_out_reg_31_/D (DFFRHQX4TS)          0.00       3.28 f
  data arrival time                                   3.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_31_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.53


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U1019/Y (INVX6TS)                        0.09       0.62 f
  U1304/Y (XOR2X4TS)                       0.16       0.78 f
  U1302/Y (OAI22X4TS)                      0.19       0.96 r
  U1000/Y (XOR2X2TS)                       0.24       1.21 r
  U1199/Y (XOR2X4TS)                       0.25       1.46 r
  U1052/Y (NAND2X4TS)                      0.15       1.61 f
  U967/Y (NAND2X4TS)                       0.09       1.69 r
  U703/Y (OAI21X2TS)                       0.09       1.78 f
  U567/Y (OAI2BB1X2TS)                     0.14       1.93 r
  U1178/Y (XOR2X4TS)                       0.18       2.10 r
  U1175/Y (XOR2X4TS)                       0.21       2.32 f
  U554/Y (NAND2X4TS)                       0.11       2.43 r
  U1201/Y (OAI21X4TS)                      0.12       2.54 f
  U68/Y (CLKBUFX2TS)                       0.22       2.76 f
  U820/Y (AOI21X1TS)                       0.21       2.97 r
  U1200/Y (OAI2BB1X2TS)                    0.15       3.12 f
  U331/Y (XNOR2X4TS)                       0.16       3.28 f
  mult_out_reg_17_/D (DFFRHQX4TS)          0.00       3.28 f
  data arrival time                                   3.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_17_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.53


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: mult_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[8] (in)                                0.05       0.10 r
  U791/Y (BUFX6TS)                         0.17       0.27 r
  U1458/Y (XOR2X4TS)                       0.25       0.52 f
  U508/Y (INVX6TS)                         0.17       0.69 r
  U365/Y (NAND2X8TS)                       0.12       0.81 f
  U667/Y (BUFX8TS)                         0.16       0.97 f
  U526/Y (OAI22X4TS)                       0.15       1.11 r
  U525/Y (XOR2X4TS)                        0.27       1.38 f
  U535/Y (OAI21X1TS)                       0.20       1.58 r
  U612/Y (OAI2BB1X2TS)                     0.18       1.76 f
  U586/Y (XOR2X4TS)                        0.17       1.93 r
  U585/Y (XOR2X4TS)                        0.21       2.14 f
  U670/Y (NAND2X2TS)                       0.12       2.26 r
  U686/Y (NAND2X4TS)                       0.10       2.36 f
  U1452/Y (NAND2X4TS)                      0.08       2.44 r
  U1481/Y (OAI21X4TS)                      0.10       2.54 f
  U335/Y (AO21X4TS)                        0.29       2.83 f
  U1693/Y (AOI21X1TS)                      0.17       3.00 r
  U1694/Y (XOR2X1TS)                       0.25       3.25 f
  mult_out_reg_15_/D (DFFRHQX4TS)          0.00       3.25 f
  data arrival time                                   3.25

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_15_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.28       1.72
  data required time                                  1.72
  -----------------------------------------------------------
  data required time                                  1.72
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U266/Y (BUFX4TS)                         0.20       0.53 r
  U565/Y (XNOR2X4TS)                       0.19       0.72 r
  U940/Y (NOR2X4TS)                        0.15       0.87 f
  U697/Y (NOR2X8TS)                        0.12       0.99 r
  U1280/Y (XOR2X4TS)                       0.23       1.22 r
  U1247/Y (XOR2X4TS)                       0.21       1.42 r
  U707/Y (XOR2X4TS)                        0.20       1.62 r
  U671/Y (XOR2X4TS)                        0.20       1.82 r
  U1224/Y (XOR2X4TS)                       0.25       2.07 r
  U1219/Y (XOR2X4TS)                       0.22       2.29 f
  U786/Y (NOR2X2TS)                        0.21       2.50 r
  U1485/Y (NOR2X4TS)                       0.11       2.61 f
  U1688/Y (INVX1TS)                        0.11       2.72 r
  U1031/Y (INVX1TS)                        0.10       2.82 f
  U330/Y (AOI21X2TS)                       0.17       2.99 r
  U329/Y (XOR2X2TS)                        0.20       3.20 f
  mult_out_reg_16_/D (DFFRHQX4TS)          0.00       3.20 f
  data arrival time                                   3.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_16_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.27       1.73
  data required time                                  1.73
  -----------------------------------------------------------
  data required time                                  1.73
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.46


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: mult_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[7] (in)                                0.04       0.09 r
  U488/Y (INVX2TS)                         0.11       0.20 f
  U323/Y (INVX2TS)                         0.13       0.34 r
  U1505/Y (XNOR2X4TS)                      0.18       0.51 f
  U493/Y (OR2X8TS)                         0.23       0.75 f
  U495/Y (INVX4TS)                         0.11       0.86 r
  U1344/Y (OAI2BB2X4TS)                    0.26       1.12 r
  U455/Y (AND2X8TS)                        0.20       1.32 r
  U710/Y (XOR2X4TS)                        0.20       1.52 r
  U1617/Y (XOR2X4TS)                       0.29       1.81 r
  U1512/Y (CLKINVX6TS)                     0.16       1.97 f
  U785/Y (NAND2X8TS)                       0.09       2.06 r
  U410/Y (NAND2X4TS)                       0.09       2.15 f
  U1504/Y (OAI21X4TS)                      0.17       2.32 r
  U1559/Y (CLKBUFX2TS)                     0.20       2.53 r
  U1568/Y (AOI21X1TS)                      0.10       2.63 f
  U1029/Y (INVX1TS)                        0.12       2.75 r
  U1696/Y (XNOR2X1TS)                      0.16       2.91 r
  mult_out_reg_10_/D (DFFRXLTS)            0.00       2.91 r
  data arrival time                                   2.91

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_10_/CK (DFFRXLTS)           0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.41


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: mult_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[7] (in)                                0.04       0.09 r
  U488/Y (INVX2TS)                         0.11       0.20 f
  U323/Y (INVX2TS)                         0.13       0.34 r
  U1505/Y (XNOR2X4TS)                      0.18       0.51 f
  U493/Y (OR2X8TS)                         0.23       0.75 f
  U495/Y (INVX4TS)                         0.11       0.86 r
  U1344/Y (OAI2BB2X4TS)                    0.26       1.12 r
  U455/Y (AND2X8TS)                        0.20       1.32 r
  U710/Y (XOR2X4TS)                        0.20       1.52 r
  U1617/Y (XOR2X4TS)                       0.29       1.81 r
  U1512/Y (CLKINVX6TS)                     0.16       1.97 f
  U785/Y (NAND2X8TS)                       0.09       2.06 r
  U410/Y (NAND2X4TS)                       0.09       2.15 f
  U1504/Y (OAI21X4TS)                      0.17       2.32 r
  U1554/Y (AOI21X1TS)                      0.15       2.48 f
  U1508/Y (AOI2BB1X2TS)                    0.28       2.76 f
  U1714/Y (XOR2X1TS)                       0.15       2.91 r
  mult_out_reg_12_/D (DFFRXLTS)            0.00       2.91 r
  data arrival time                                   2.91

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_12_/CK (DFFRXLTS)           0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: mult_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[3] (in)                                0.04       0.09 r
  U1600/Y (INVX2TS)                        0.12       0.21 f
  U487/Y (INVX4TS)                         0.11       0.33 r
  U1428/Y (XOR2X4TS)                       0.17       0.50 f
  U1096/Y (INVX8TS)                        0.11       0.60 r
  U1173/Y (NAND2X8TS)                      0.11       0.71 f
  U275/Y (BUFX16TS)                        0.17       0.88 f
  U414/Y (INVX6TS)                         0.06       0.94 r
  U522/Y (INVX6TS)                         0.05       0.99 f
  U1427/Y (OAI22X4TS)                      0.17       1.16 r
  U773/Y (OAI21X2TS)                       0.18       1.34 f
  U1429/Y (OAI2BB1X4TS)                    0.15       1.49 r
  U1566/S (ADDFHX4TS)                      0.41       1.90 f
  U407/Y (XNOR2X4TS)                       0.22       2.12 r
  U720/Y (INVX4TS)                         0.12       2.24 f
  U94/Y (NAND2X4TS)                        0.10       2.34 r
  U328/Y (NAND2X4TS)                       0.10       2.44 f
  U1481/Y (OAI21X4TS)                      0.17       2.61 r
  U335/Y (AO21X4TS)                        0.25       2.87 r
  U1721/Y (XNOR2X1TS)                      0.22       3.08 f
  mult_out_reg_14_/D (DFFRHQX4TS)          0.00       3.08 f
  data arrival time                                   3.08

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_14_/CK (DFFRHQX4TS)         0.00       2.00 r
  library setup time                      -0.28       1.72
  data required time                                  1.72
  -----------------------------------------------------------
  data required time                                  1.72
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.36


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: mult_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[7] (in)                                0.04       0.09 r
  U488/Y (INVX2TS)                         0.11       0.20 f
  U323/Y (INVX2TS)                         0.13       0.34 r
  U1505/Y (XNOR2X4TS)                      0.18       0.51 f
  U493/Y (OR2X8TS)                         0.23       0.75 f
  U495/Y (INVX4TS)                         0.11       0.86 r
  U1344/Y (OAI2BB2X4TS)                    0.26       1.12 r
  U455/Y (AND2X8TS)                        0.20       1.32 r
  U710/Y (XOR2X4TS)                        0.20       1.52 r
  U1617/Y (XOR2X4TS)                       0.29       1.81 r
  U1512/Y (CLKINVX6TS)                     0.16       1.97 f
  U785/Y (NAND2X8TS)                       0.09       2.06 r
  U410/Y (NAND2X4TS)                       0.09       2.15 f
  U1504/Y (OAI21X4TS)                      0.17       2.32 r
  U1559/Y (CLKBUFX2TS)                     0.20       2.53 r
  U1705/Y (XNOR2X1TS)                      0.21       2.74 r
  mult_out_reg_9_/D (DFFRXLTS)             0.00       2.74 r
  data arrival time                                   2.74

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_9_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -2.74
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.23


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: mult_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[3] (in)                                0.04       0.09 r
  U1600/Y (INVX2TS)                        0.12       0.21 f
  U487/Y (INVX4TS)                         0.11       0.33 r
  U1428/Y (XOR2X4TS)                       0.17       0.49 r
  U1096/Y (INVX8TS)                        0.13       0.63 f
  U679/Y (BUFX4TS)                         0.21       0.83 f
  U518/Y (INVX3TS)                         0.13       0.96 r
  U801/Y (NAND2X2TS)                       0.14       1.10 f
  U770/Y (NAND2X4TS)                       0.10       1.20 r
  U908/Y (INVX2TS)                         0.06       1.26 f
  U973/Y (NAND2X2TS)                       0.09       1.35 r
  U694/Y (NAND2X4TS)                       0.10       1.45 f
  U900/Y (OAI21X1TS)                       0.11       1.56 r
  U965/Y (OAI2BB1X2TS)                     0.16       1.72 f
  U702/Y (CLKINVX3TS)                      0.09       1.81 r
  U955/Y (NAND2X4TS)                       0.09       1.90 f
  U1346/Y (AOI21X4TS)                      0.19       2.09 r
  U883/Y (INVX2TS)                         0.10       2.19 f
  U1033/Y (AOI21X1TS)                      0.16       2.35 r
  U1717/Y (XOR2X1TS)                       0.17       2.53 r
  mult_out_reg_8_/D (DFFRXLTS)             0.00       2.53 r
  data arrival time                                   2.53

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_8_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.01


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: mult_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[7] (in)                                0.04       0.09 r
  U488/Y (INVX2TS)                         0.11       0.20 f
  U323/Y (INVX2TS)                         0.13       0.34 r
  U1505/Y (XNOR2X4TS)                      0.18       0.51 f
  U493/Y (OR2X8TS)                         0.23       0.75 f
  U495/Y (INVX4TS)                         0.11       0.86 r
  U454/Y (NAND2X2TS)                       0.09       0.95 f
  U132/Y (NAND2X2TS)                       0.15       1.11 r
  U1400/Y (XOR2X4TS)                       0.26       1.37 r
  U683/Y (XOR2X4TS)                        0.21       1.57 r
  U682/Y (XOR2X4TS)                        0.20       1.77 r
  U789/Y (INVX2TS)                         0.13       1.90 f
  U102/Y (NAND2X2TS)                       0.13       2.03 r
  U855/Y (INVX2TS)                         0.09       2.12 f
  U1036/Y (NAND2BX2TS)                     0.18       2.30 f
  U1697/Y (XNOR2X1TS)                      0.21       2.51 r
  mult_out_reg_7_/D (DFFRXLTS)             0.00       2.51 r
  data arrival time                                   2.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_7_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -2.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.00


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.03       0.08 r
  U476/Y (BUFX4TS)                         0.16       0.25 r
  U477/Y (INVX4TS)                         0.08       0.33 f
  U577/Y (INVX2TS)                         0.09       0.42 r
  U739/Y (NAND2X4TS)                       0.11       0.53 f
  U202/Y (BUFX6TS)                         0.19       0.72 f
  U181/Y (INVX6TS)                         0.08       0.80 r
  U157/Y (INVX6TS)                         0.07       0.87 f
  U144/Y (OAI22X1TS)                       0.25       1.12 r
  U925/Y (NAND2X2TS)                       0.17       1.29 f
  U1657/Y (INVX2TS)                        0.12       1.41 r
  U1263/Y (AOI21X4TS)                      0.12       1.53 f
  U1261/Y (OAI21X4TS)                      0.17       1.70 r
  U1260/Y (AOI21X4TS)                      0.14       1.84 f
  U1257/Y (OAI21X4TS)                      0.16       1.99 r
  U1698/Y (XNOR2X1TS)                      0.24       2.24 r
  mult_out_reg_6_/D (DFFRXLTS)             0.00       2.24 r
  data arrival time                                   2.24

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_6_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.73


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: mult_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[3] (in)                                0.04       0.09 r
  U1600/Y (INVX2TS)                        0.12       0.21 f
  U487/Y (INVX4TS)                         0.11       0.33 r
  U1428/Y (XOR2X4TS)                       0.17       0.49 r
  U1096/Y (INVX8TS)                        0.13       0.63 f
  U1173/Y (NAND2X8TS)                      0.12       0.75 r
  U325/Y (INVX8TS)                         0.08       0.83 f
  U404/Y (INVX6TS)                         0.09       0.92 r
  U415/Y (INVX6TS)                         0.08       1.00 f
  U189/Y (NAND2X2TS)                       0.10       1.10 r
  U911/Y (NAND2X4TS)                       0.11       1.21 f
  U976/Y (INVX2TS)                         0.09       1.29 r
  U695/Y (OAI2BB1X4TS)                     0.09       1.38 f
  U694/Y (NAND2X4TS)                       0.09       1.47 r
  U1258/Y (XOR2X4TS)                       0.19       1.66 r
  U60/Y (NAND2X1TS)                        0.17       1.83 f
  U1040/Y (NAND2X1TS)                      0.12       1.95 r
  U1718/Y (XOR2X1TS)                       0.15       2.11 r
  mult_out_reg_5_/D (DFFRXLTS)             0.00       2.11 r
  data arrival time                                   2.11

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_5_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -2.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.59


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.03       0.08 r
  U476/Y (BUFX4TS)                         0.16       0.25 r
  U477/Y (INVX4TS)                         0.08       0.33 f
  U577/Y (INVX2TS)                         0.09       0.42 r
  U739/Y (NAND2X4TS)                       0.11       0.53 f
  U202/Y (BUFX6TS)                         0.19       0.72 f
  U181/Y (INVX6TS)                         0.08       0.80 r
  U157/Y (INVX6TS)                         0.07       0.87 f
  U144/Y (OAI22X1TS)                       0.25       1.12 r
  U925/Y (NAND2X2TS)                       0.17       1.29 f
  U1657/Y (INVX2TS)                        0.12       1.41 r
  U1263/Y (AOI21X4TS)                      0.12       1.53 f
  U1261/Y (OAI21X4TS)                      0.17       1.70 r
  U1497/Y (CLKINVX1TS)                     0.12       1.82 f
  U1054/Y (XOR2X1TS)                       0.21       2.03 r
  mult_out_reg_4_/D (DFFRXLTS)             0.00       2.03 r
  data arrival time                                   2.03

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_4_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.51


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: add_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[5] (in)                                0.03       0.08 f
  U647/Y (INVX2TS)                         0.16       0.24 r
  U316/Y (BUFX6TS)                         0.22       0.45 r
  U372/Y (INVX2TS)                         0.10       0.55 f
  U371/Y (BUFX4TS)                         0.16       0.71 f
  U1762/Y (NAND2X1TS)                      0.09       0.80 r
  U1763/Y (OAI21X1TS)                      0.15       0.96 f
  U1779/Y (AOI21X1TS)                      0.20       1.16 r
  U1078/Y (OAI21X1TS)                      0.15       1.30 f
  U1072/Y (INVX2TS)                        0.13       1.43 r
  U1606/Y (INVX2TS)                        0.09       1.52 f
  U1804/Y (AOI21X1TS)                      0.15       1.68 r
  U1055/Y (XOR2XLTS)                       0.18       1.86 r
  add_out_reg_15_/D (DFFRXLTS)             0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_15_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.53       1.47
  data required time                                  1.47
  -----------------------------------------------------------
  data required time                                  1.47
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.39


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: add_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[5] (in)                                0.03       0.08 f
  U647/Y (INVX2TS)                         0.16       0.24 r
  U316/Y (BUFX6TS)                         0.22       0.45 r
  U372/Y (INVX2TS)                         0.10       0.55 f
  U371/Y (BUFX4TS)                         0.16       0.71 f
  U1762/Y (NAND2X1TS)                      0.09       0.80 r
  U1763/Y (OAI21X1TS)                      0.15       0.96 f
  U1779/Y (AOI21X1TS)                      0.20       1.16 r
  U1078/Y (OAI21X1TS)                      0.15       1.30 f
  U1072/Y (INVX2TS)                        0.13       1.43 r
  U1606/Y (INVX2TS)                        0.09       1.52 f
  U1788/Y (AOI21X1TS)                      0.16       1.68 r
  U1789/Y (XOR2X1TS)                       0.17       1.86 r
  add_out_reg_13_/D (DFFRXLTS)             0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_13_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.49       1.51
  data required time                                  1.51
  -----------------------------------------------------------
  data required time                                  1.51
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.35


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: add_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[5] (in)                                0.03       0.08 f
  U647/Y (INVX2TS)                         0.16       0.24 r
  U316/Y (BUFX6TS)                         0.22       0.45 r
  U372/Y (INVX2TS)                         0.10       0.55 f
  U371/Y (BUFX4TS)                         0.16       0.71 f
  U1762/Y (NAND2X1TS)                      0.09       0.80 r
  U1763/Y (OAI21X1TS)                      0.15       0.96 f
  U1779/Y (AOI21X1TS)                      0.20       1.16 r
  U1078/Y (OAI21X1TS)                      0.15       1.30 f
  U1072/Y (INVX2TS)                        0.13       1.43 r
  U1608/Y (INVX2TS)                        0.09       1.52 f
  U1793/Y (AOI21X1TS)                      0.16       1.68 r
  U1794/Y (XOR2X1TS)                       0.17       1.86 r
  add_out_reg_9_/D (DFFRXLTS)              0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_9_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.49       1.51
  data required time                                  1.51
  -----------------------------------------------------------
  data required time                                  1.51
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.35


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: add_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[5] (in)                                0.03       0.08 f
  U647/Y (INVX2TS)                         0.16       0.24 r
  U316/Y (BUFX6TS)                         0.22       0.45 r
  U372/Y (INVX2TS)                         0.10       0.55 f
  U371/Y (BUFX4TS)                         0.16       0.71 f
  U1762/Y (NAND2X1TS)                      0.09       0.80 r
  U1763/Y (OAI21X1TS)                      0.15       0.96 f
  U1779/Y (AOI21X1TS)                      0.20       1.16 r
  U1078/Y (OAI21X1TS)                      0.15       1.30 f
  U1072/Y (INVX2TS)                        0.13       1.43 r
  U1608/Y (INVX2TS)                        0.09       1.52 f
  U1814/Y (AOI21X1TS)                      0.16       1.68 r
  U1816/Y (XOR2X1TS)                       0.17       1.86 r
  add_out_reg_12_/D (DFFRXLTS)             0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_12_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: add_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[5] (in)                                0.03       0.08 f
  U647/Y (INVX2TS)                         0.16       0.24 r
  U316/Y (BUFX6TS)                         0.22       0.45 r
  U372/Y (INVX2TS)                         0.10       0.55 f
  U371/Y (BUFX4TS)                         0.16       0.71 f
  U1762/Y (NAND2X1TS)                      0.09       0.80 r
  U1763/Y (OAI21X1TS)                      0.15       0.96 f
  U1779/Y (AOI21X1TS)                      0.20       1.16 r
  U1078/Y (OAI21X1TS)                      0.15       1.30 f
  U1072/Y (INVX2TS)                        0.13       1.43 r
  U1606/Y (INVX2TS)                        0.09       1.52 f
  U1808/Y (AOI21X1TS)                      0.16       1.68 r
  U1056/Y (XOR2X1TS)                       0.17       1.86 r
  add_out_reg_11_/D (DFFRXLTS)             0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_11_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: add_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[5] (in)                                0.03       0.08 f
  U647/Y (INVX2TS)                         0.16       0.24 r
  U316/Y (BUFX6TS)                         0.22       0.45 r
  U372/Y (INVX2TS)                         0.10       0.55 f
  U371/Y (BUFX4TS)                         0.16       0.71 f
  U1762/Y (NAND2X1TS)                      0.09       0.80 r
  U1763/Y (OAI21X1TS)                      0.15       0.96 f
  U1779/Y (AOI21X1TS)                      0.20       1.16 r
  U1078/Y (OAI21X1TS)                      0.15       1.30 f
  U1072/Y (INVX2TS)                        0.13       1.43 r
  U1607/Y (INVX2TS)                        0.09       1.52 f
  U1811/Y (AOI21X1TS)                      0.16       1.68 r
  U1813/Y (XOR2X1TS)                       0.17       1.86 r
  add_out_reg_14_/D (DFFRXLTS)             0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_14_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: add_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[5] (in)                                0.03       0.08 f
  U647/Y (INVX2TS)                         0.16       0.24 r
  U316/Y (BUFX6TS)                         0.22       0.45 r
  U372/Y (INVX2TS)                         0.10       0.55 f
  U371/Y (BUFX4TS)                         0.16       0.71 f
  U1762/Y (NAND2X1TS)                      0.09       0.80 r
  U1763/Y (OAI21X1TS)                      0.15       0.96 f
  U1779/Y (AOI21X1TS)                      0.20       1.16 r
  U1078/Y (OAI21X1TS)                      0.15       1.30 f
  U1072/Y (INVX2TS)                        0.13       1.43 r
  U1607/Y (INVX2TS)                        0.09       1.52 f
  U1790/Y (AOI21X1TS)                      0.16       1.68 r
  U1792/Y (XOR2X1TS)                       0.17       1.86 r
  add_out_reg_10_/D (DFFRXLTS)             0.00       1.86 r
  data arrival time                                   1.86

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_10_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.34


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U478/Y (INVX4TS)                         0.10       0.33 r
  U1122/Y (XNOR2X4TS)                      0.18       0.52 f
  U505/Y (INVX6TS)                         0.14       0.66 r
  U419/Y (NAND2X8TS)                       0.10       0.76 f
  U491/Y (CLKINVX12TS)                     0.06       0.82 r
  U492/Y (INVX8TS)                         0.06       0.89 f
  U1306/Y (OAI22X4TS)                      0.18       1.06 r
  U778/S (CMPR22X2TS)                      0.21       1.27 f
  U1264/Y (NOR2BX4TS)                      0.18       1.45 r
  U1719/Y (CLKINVX1TS)                     0.11       1.56 f
  U912/Y (NAND2X1TS)                       0.11       1.67 r
  U1720/Y (XOR2X1TS)                       0.15       1.83 r
  mult_out_reg_3_/D (DFFRXLTS)             0.00       1.83 r
  data arrival time                                   1.83

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_3_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.03       0.08 r
  U476/Y (BUFX4TS)                         0.16       0.25 r
  U477/Y (INVX4TS)                         0.08       0.33 f
  U577/Y (INVX2TS)                         0.09       0.42 r
  U739/Y (NAND2X4TS)                       0.11       0.53 f
  U202/Y (BUFX6TS)                         0.19       0.72 f
  U181/Y (INVX6TS)                         0.08       0.80 r
  U157/Y (INVX6TS)                         0.07       0.87 f
  U144/Y (OAI22X1TS)                       0.25       1.12 r
  U925/Y (NAND2X2TS)                       0.17       1.29 f
  U1657/Y (INVX2TS)                        0.12       1.41 r
  U1701/Y (XNOR2X1TS)                      0.23       1.64 r
  mult_out_reg_2_/D (DFFRXLTS)             0.00       1.64 r
  data arrival time                                   1.64

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_2_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.14


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U653/Y (BUFX4TS)                         0.18       0.26 f
  U734/Y (INVX2TS)                         0.11       0.37 r
  U501/Y (BUFX4TS)                         0.19       0.56 r
  U500/Y (CLKINVX6TS)                      0.10       0.66 f
  U515/Y (NAND2X4TS)                       0.08       0.73 r
  U1753/Y (OAI21X1TS)                      0.14       0.88 f
  U1087/Y (AOI21X1TS)                      0.22       1.10 r
  U1086/Y (INVX1TS)                        0.18       1.28 f
  U1770/Y (AOI21X1TS)                      0.19       1.47 r
  U1771/Y (XOR2X1TS)                       0.17       1.64 r
  add_out_reg_7_/D (DFFRXLTS)              0.00       1.64 r
  data arrival time                                   1.64

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_7_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.49       1.51
  data required time                                  1.51
  -----------------------------------------------------------
  data required time                                  1.51
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U653/Y (BUFX4TS)                         0.18       0.26 f
  U734/Y (INVX2TS)                         0.11       0.37 r
  U501/Y (BUFX4TS)                         0.19       0.56 r
  U500/Y (CLKINVX6TS)                      0.10       0.66 f
  U515/Y (NAND2X4TS)                       0.08       0.73 r
  U1753/Y (OAI21X1TS)                      0.14       0.88 f
  U1087/Y (AOI21X1TS)                      0.22       1.10 r
  U1086/Y (INVX1TS)                        0.18       1.28 f
  U1773/Y (AOI21X1TS)                      0.19       1.47 r
  U1774/Y (XOR2X1TS)                       0.17       1.64 r
  add_out_reg_5_/D (DFFRXLTS)              0.00       1.64 r
  data arrival time                                   1.64

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_5_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.49       1.51
  data required time                                  1.51
  -----------------------------------------------------------
  data required time                                  1.51
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U653/Y (BUFX4TS)                         0.18       0.26 f
  U734/Y (INVX2TS)                         0.11       0.37 r
  U501/Y (BUFX4TS)                         0.19       0.56 r
  U500/Y (CLKINVX6TS)                      0.10       0.66 f
  U515/Y (NAND2X4TS)                       0.08       0.73 r
  U1753/Y (OAI21X1TS)                      0.14       0.88 f
  U1087/Y (AOI21X1TS)                      0.22       1.10 r
  U1086/Y (INVX1TS)                        0.18       1.28 f
  U1764/Y (AOI21X1TS)                      0.19       1.47 r
  U1766/Y (XOR2X1TS)                       0.17       1.64 r
  add_out_reg_6_/D (DFFRXLTS)              0.00       1.64 r
  data arrival time                                   1.64

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_6_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  b[0] (in)                                0.05       0.10 r
  U653/Y (BUFX4TS)                         0.19       0.28 r
  U734/Y (INVX2TS)                         0.10       0.38 f
  U501/Y (BUFX4TS)                         0.19       0.57 f
  U500/Y (CLKINVX6TS)                      0.07       0.64 r
  U515/Y (NAND2X4TS)                       0.07       0.71 f
  U1753/Y (OAI21X1TS)                      0.21       0.92 r
  U1087/Y (AOI21X1TS)                      0.18       1.10 f
  U1078/Y (OAI21X1TS)                      0.20       1.30 r
  U1072/Y (INVX2TS)                        0.14       1.44 f
  U1608/Y (INVX2TS)                        0.09       1.53 r
  U1825/Y (XNOR2X1TS)                      0.21       1.74 f
  add_out_reg_8_/D (DFFRHQX1TS)            0.00       1.74 f
  data arrival time                                   1.74

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_8_/CK (DFFRHQX1TS)           0.00       2.00 r
  library setup time                      -0.32       1.68
  data required time                                  1.68
  -----------------------------------------------------------
  data required time                                  1.68
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: add_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[11] (in)                               0.02       0.07 f
  U320/Y (BUFX4TS)                         0.19       0.26 f
  U306/Y (BUFX6TS)                         0.18       0.45 f
  U292/Y (INVX4TS)                         0.12       0.57 r
  U201/Y (INVX2TS)                         0.12       0.69 f
  U1782/Y (NOR2X1TS)                       0.18       0.86 r
  U1783/Y (NOR2X1TS)                       0.14       1.01 f
  U1083/Y (AOI21X1TS)                      0.31       1.32 r
  U1080/Y (INVX1TS)                        0.19       1.51 f
  U1602/Y (CLKINVX1TS)                     0.09       1.60 r
  U1068/Y (OAI21X1TS)                      0.10       1.70 f
  U1823/Y (AOI21X1TS)                      0.14       1.84 r
  add_out_reg_16_/D (DFFRHQX2TS)           0.00       1.84 r
  data arrival time                                   1.84

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_16_/CK (DFFRHQX2TS)          0.00       2.00 r
  library setup time                      -0.21       1.79
  data required time                                  1.79
  -----------------------------------------------------------
  data required time                                  1.79
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.05


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: mult_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  a[1] (in)                                0.03       0.08 r
  U476/Y (BUFX4TS)                         0.16       0.25 r
  U477/Y (INVX4TS)                         0.08       0.33 f
  U577/Y (INVX2TS)                         0.09       0.42 r
  U739/Y (NAND2X4TS)                       0.11       0.53 f
  U202/Y (BUFX6TS)                         0.19       0.72 f
  U181/Y (INVX6TS)                         0.08       0.80 r
  U157/Y (INVX6TS)                         0.07       0.87 f
  U144/Y (OAI22X1TS)                       0.25       1.12 r
  U1712/Y (OR2X2TS)                        0.24       1.37 r
  U923/Y (AND2X2TS)                        0.18       1.55 r
  mult_out_reg_1_/D (DFFRXLTS)             0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_1_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.43       1.57
  data required time                                  1.57
  -----------------------------------------------------------
  data required time                                  1.57
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  b[0] (in)                                0.05       0.10 r
  U653/Y (BUFX4TS)                         0.19       0.28 r
  U734/Y (INVX2TS)                         0.10       0.38 f
  U501/Y (BUFX4TS)                         0.19       0.57 f
  U500/Y (CLKINVX6TS)                      0.07       0.64 r
  U515/Y (NAND2X4TS)                       0.07       0.71 f
  U1753/Y (OAI21X1TS)                      0.21       0.92 r
  U1087/Y (AOI21X1TS)                      0.18       1.10 f
  U1086/Y (INVX1TS)                        0.19       1.29 r
  U1827/Y (XNOR2X1TS)                      0.20       1.48 r
  add_out_reg_4_/D (DFFRXLTS)              0.00       1.48 r
  data arrival time                                   1.48

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_4_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U51/Y (CLKBUFX2TS)                       0.22       1.03 f
  U48/Y (AO22X1TS)                         0.48       1.51 f
  result_reg_8_/D (DFFRX2TS)               0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_8_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U52/Y (CLKBUFX2TS)                       0.22       1.03 f
  U764/Y (AO22X1TS)                        0.48       1.51 f
  result_reg_15_/D (DFFRX2TS)              0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_15_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U52/Y (CLKBUFX2TS)                       0.22       1.03 f
  U45/Y (AO22X1TS)                         0.48       1.51 f
  result_reg_14_/D (DFFRX2TS)              0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_14_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U52/Y (CLKBUFX2TS)                       0.22       1.03 f
  U46/Y (AO22X1TS)                         0.48       1.51 f
  result_reg_13_/D (DFFRX2TS)              0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_13_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U52/Y (CLKBUFX2TS)                       0.22       1.03 f
  U44/Y (AO22X1TS)                         0.48       1.51 f
  result_reg_12_/D (DFFRX2TS)              0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_12_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U51/Y (CLKBUFX2TS)                       0.22       1.03 f
  U49/Y (AO22X1TS)                         0.48       1.51 f
  result_reg_11_/D (DFFRX2TS)              0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_11_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U51/Y (CLKBUFX2TS)                       0.22       1.03 f
  U47/Y (AO22X1TS)                         0.48       1.51 f
  result_reg_10_/D (DFFRX2TS)              0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_10_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U51/Y (CLKBUFX2TS)                       0.22       1.03 f
  U50/Y (AO22X1TS)                         0.48       1.51 f
  result_reg_9_/D (DFFRX2TS)               0.00       1.51 f
  data arrival time                                   1.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_9_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  b[0] (in)                                0.05       0.10 r
  U653/Y (BUFX4TS)                         0.19       0.28 r
  U734/Y (INVX2TS)                         0.10       0.38 f
  U501/Y (BUFX4TS)                         0.19       0.57 f
  U500/Y (CLKINVX6TS)                      0.07       0.64 r
  U515/Y (NAND2X4TS)                       0.07       0.71 f
  U1753/Y (OAI21X1TS)                      0.21       0.92 r
  U1088/Y (INVX1TS)                        0.15       1.06 f
  U1828/Y (OAI21X1TS)                      0.16       1.23 r
  U1829/Y (XNOR2X1TS)                      0.17       1.40 r
  add_out_reg_3_/D (DFFRXLTS)              0.00       1.40 r
  data arrival time                                   1.40

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_3_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -1.40
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1845/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1848/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_30_/D (DFFRX2TS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_30_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.41       1.59
  data required time                                  1.59
  -----------------------------------------------------------
  data required time                                  1.59
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1845/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1847/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_29_/D (DFFRX2TS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_29_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.41       1.59
  data required time                                  1.59
  -----------------------------------------------------------
  data required time                                  1.59
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1845/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1846/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_28_/D (DFFRX2TS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_28_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.41       1.59
  data required time                                  1.59
  -----------------------------------------------------------
  data required time                                  1.59
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1830/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1834/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_19_/D (DFFRX2TS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_19_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.41       1.59
  data required time                                  1.59
  -----------------------------------------------------------
  data required time                                  1.59
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1830/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1833/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_18_/D (DFFRX2TS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_18_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.41       1.59
  data required time                                  1.59
  -----------------------------------------------------------
  data required time                                  1.59
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1830/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1832/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_17_/D (DFFRX2TS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_17_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.41       1.59
  data required time                                  1.59
  -----------------------------------------------------------
  data required time                                  1.59
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  b[0] (in)                                0.05       0.10 r
  U653/Y (BUFX4TS)                         0.19       0.28 r
  U734/Y (INVX2TS)                         0.10       0.38 f
  U501/Y (BUFX4TS)                         0.19       0.57 f
  U500/Y (CLKINVX6TS)                      0.07       0.64 r
  U515/Y (NAND2X4TS)                       0.07       0.71 f
  U1753/Y (OAI21X1TS)                      0.21       0.92 r
  U1088/Y (INVX1TS)                        0.15       1.06 f
  U1757/Y (XOR2X1TS)                       0.15       1.21 r
  add_out_reg_2_/D (DFFRXLTS)              0.00       1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_2_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1845/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1849/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_31_/D (DFFRXLTS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_31_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.39       1.61
  data required time                                  1.61
  -----------------------------------------------------------
  data required time                                  1.61
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U63/Y (CLKBUFX2TS)                       0.22       0.81 f
  U1830/Y (CLKBUFX2TS)                     0.21       1.02 f
  U1831/Y (OAI2BB1X1TS)                    0.28       1.30 f
  result_reg_16_/D (DFFRXLTS)              0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_16_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.39       1.61
  data required time                                  1.61
  -----------------------------------------------------------
  data required time                                  1.61
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U813/Y (CLKBUFX2TS)                      0.21       0.80 f
  U763/Y (AO22X1TS)                        0.48       1.28 f
  result_reg_3_/D (DFFRX2TS)               0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_3_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U813/Y (CLKBUFX2TS)                      0.21       0.80 f
  U42/Y (AO22X1TS)                         0.48       1.28 f
  result_reg_2_/D (DFFRX2TS)               0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_2_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U813/Y (CLKBUFX2TS)                      0.21       0.80 f
  U43/Y (AO22X1TS)                         0.48       1.28 f
  result_reg_0_/D (DFFRX2TS)               0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_0_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1597/Y (NOR2BX1TS)                      0.30       0.37 f
  U71/Y (CLKBUFX2TS)                       0.22       0.59 f
  U813/Y (CLKBUFX2TS)                      0.21       0.80 f
  U41/Y (AO22X1TS)                         0.48       1.28 f
  result_reg_1_/D (DFFRXLTS)               0.00       1.28 f
  data arrival time                                   1.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_1_/CK (DFFRXLTS)              0.00       2.00 r
  library setup time                      -0.40       1.60
  data required time                                  1.60
  -----------------------------------------------------------
  data required time                                  1.60
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: mult_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mult_out_reg_7_/CK (DFFRXLTS)            0.00       0.00 r
  mult_out_reg_7_/Q (DFFRXLTS)             0.73       0.73 f
  U1111/Y (AO22XLTS)                       0.47       1.20 f
  result_reg_7_/D (DFFRX2TS)               0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_7_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: mult_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mult_out_reg_6_/CK (DFFRXLTS)            0.00       0.00 r
  mult_out_reg_6_/Q (DFFRXLTS)             0.73       0.73 f
  U1112/Y (AO22XLTS)                       0.47       1.20 f
  result_reg_6_/D (DFFRX2TS)               0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_6_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: mult_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mult_out_reg_5_/CK (DFFRXLTS)            0.00       0.00 r
  mult_out_reg_5_/Q (DFFRXLTS)             0.73       0.73 f
  U1110/Y (AO22XLTS)                       0.47       1.20 f
  result_reg_5_/D (DFFRX2TS)               0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_5_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: mult_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mult_out_reg_4_/CK (DFFRXLTS)            0.00       0.00 r
  mult_out_reg_4_/Q (DFFRXLTS)             0.73       0.73 f
  U40/Y (AO22X1TS)                         0.47       1.20 f
  result_reg_4_/D (DFFRX2TS)               0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_4_/CK (DFFRX2TS)              0.00       2.00 r
  library setup time                      -0.42       1.58
  data required time                                  1.58
  -----------------------------------------------------------
  data required time                                  1.58
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: add_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  b[0] (in)                                0.03       0.08 f
  U653/Y (BUFX4TS)                         0.18       0.26 f
  U734/Y (INVX2TS)                         0.11       0.37 r
  U501/Y (BUFX4TS)                         0.19       0.56 r
  U500/Y (CLKINVX6TS)                      0.10       0.66 f
  U808/Y (OR2X1TS)                         0.34       0.99 f
  U1005/Y (AND2X2TS)                       0.22       1.21 f
  add_out_reg_0_/D (DFFRXLTS)              0.00       1.21 f
  data arrival time                                   1.21

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_0_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.38       1.62
  data required time                                  1.62
  -----------------------------------------------------------
  data required time                                  1.62
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: add_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  a[1] (in)                                0.02       0.07 f
  U476/Y (BUFX4TS)                         0.17       0.24 f
  U477/Y (INVX4TS)                         0.10       0.34 r
  U381/Y (INVX4TS)                         0.09       0.42 f
  U197/Y (INVX4TS)                         0.11       0.54 r
  U563/Y (XOR2X2TS)                        0.21       0.74 r
  U1011/Y (XOR2X1TS)                       0.22       0.96 r
  add_out_reg_1_/D (DFFRXLTS)              0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  add_out_reg_1_/CK (DFFRXLTS)             0.00       2.00 r
  library setup time                      -0.48       1.52
  data required time                                  1.52
  -----------------------------------------------------------
  data required time                                  1.52
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1093/Y (INVX2TS)                        0.11       0.89 f
  U1844/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_27_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_27_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1090/Y (INVX2TS)                        0.11       0.89 f
  U1843/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_26_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_26_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1095/Y (INVX2TS)                        0.11       0.89 f
  U1842/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_25_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_25_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1094/Y (INVX2TS)                        0.11       0.89 f
  U1841/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_24_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_24_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1093/Y (INVX2TS)                        0.11       0.89 f
  U1839/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_23_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_23_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1090/Y (INVX2TS)                        0.11       0.89 f
  U1838/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_22_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_22_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1095/Y (INVX2TS)                        0.11       0.89 f
  U1837/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_21_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_21_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: op_sel[0] (input port clocked by clk)
  Endpoint: result_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  op_sel[0] (in)                           0.02       0.07 f
  U1116/Y (OR2X2TS)                        0.33       0.41 f
  U762/Y (INVX2TS)                         0.10       0.51 r
  U66/Y (AND2X2TS)                         0.27       0.78 r
  U1094/Y (INVX2TS)                        0.11       0.89 f
  U1836/Y (OAI2BB1X1TS)                    0.09       0.98 r
  result_reg_20_/D (DFFRX2TS)              0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  result_reg_20_/CK (DFFRX2TS)             0.00       2.00 r
  library setup time                      -0.46       1.54
  data required time                                  1.54
  -----------------------------------------------------------
  data required time                                  1.54
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: mult_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  b[0] (in)                                0.05       0.10 r
  U653/Y (BUFX4TS)                         0.19       0.28 r
  U734/Y (INVX2TS)                         0.10       0.38 f
  U501/Y (BUFX4TS)                         0.19       0.57 f
  U500/Y (CLKINVX6TS)                      0.07       0.64 r
  U515/Y (NAND2X4TS)                       0.07       0.71 f
  U1654/Y (CLKINVX1TS)                     0.06       0.77 r
  mult_out_reg_0_/D (DFFRXLTS)             0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  mult_out_reg_0_/CK (DFFRXLTS)            0.00       2.00 r
  library setup time                      -0.43       1.57
  data required time                                  1.57
  -----------------------------------------------------------
  data required time                                  1.57
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: result_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_31_/CK (DFFRXLTS)             0.00       0.00 r
  result_reg_31_/Q (DFFRXLTS)              0.80       0.80 f
  result[31] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: result_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_16_/CK (DFFRXLTS)             0.00       0.00 r
  result_reg_16_/Q (DFFRXLTS)              0.80       0.80 f
  result[16] (out)                         0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: result_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_1_/CK (DFFRXLTS)              0.00       0.00 r
  result_reg_1_/Q (DFFRXLTS)               0.80       0.80 f
  result[1] (out)                          0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: result_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_30_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_30_/Q (DFFRX2TS)              0.79       0.79 f
  result[30] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_29_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_29_/Q (DFFRX2TS)              0.79       0.79 f
  result[29] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_28_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_28_/Q (DFFRX2TS)              0.79       0.79 f
  result[28] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_27_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_27_/Q (DFFRX2TS)              0.79       0.79 f
  result[27] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_26_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_26_/Q (DFFRX2TS)              0.79       0.79 f
  result[26] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_25_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_25_/Q (DFFRX2TS)              0.79       0.79 f
  result[25] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_24_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_24_/Q (DFFRX2TS)              0.79       0.79 f
  result[24] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_23_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_23_/Q (DFFRX2TS)              0.79       0.79 f
  result[23] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_22_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_22_/Q (DFFRX2TS)              0.79       0.79 f
  result[22] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_21_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_21_/Q (DFFRX2TS)              0.79       0.79 f
  result[21] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_20_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_20_/Q (DFFRX2TS)              0.79       0.79 f
  result[20] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_19_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_19_/Q (DFFRX2TS)              0.79       0.79 f
  result[19] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_18_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_18_/Q (DFFRX2TS)              0.79       0.79 f
  result[18] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_17_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_17_/Q (DFFRX2TS)              0.79       0.79 f
  result[17] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_15_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_15_/Q (DFFRX2TS)              0.79       0.79 f
  result[15] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_14_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_14_/Q (DFFRX2TS)              0.79       0.79 f
  result[14] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_13_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_13_/Q (DFFRX2TS)              0.79       0.79 f
  result[13] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_12_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_12_/Q (DFFRX2TS)              0.79       0.79 f
  result[12] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_11_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_11_/Q (DFFRX2TS)              0.79       0.79 f
  result[11] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_10_/CK (DFFRX2TS)             0.00       0.00 r
  result_reg_10_/Q (DFFRX2TS)              0.79       0.79 f
  result[10] (out)                         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_9_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_9_/Q (DFFRX2TS)               0.79       0.79 f
  result[9] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_8_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_8_/Q (DFFRX2TS)               0.79       0.79 f
  result[8] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_7_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_7_/Q (DFFRX2TS)               0.79       0.79 f
  result[7] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_6_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_6_/Q (DFFRX2TS)               0.79       0.79 f
  result[6] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_5_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_5_/Q (DFFRX2TS)               0.79       0.79 f
  result[5] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_4_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_4_/Q (DFFRX2TS)               0.79       0.79 f
  result[4] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_3_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_3_/Q (DFFRX2TS)               0.79       0.79 f
  result[3] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_2_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_2_/Q (DFFRX2TS)               0.79       0.79 f
  result[2] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: result_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  result_reg_0_/CK (DFFRX2TS)              0.00       0.00 r
  result_reg_0_/Q (DFFRX2TS)               0.79       0.79 f
  result[0] (out)                          0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         1.16


1
