-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ipv4_top is
port (
    s_axis_rx_data_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    s_axis_rx_data_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_rx_data_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_rx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axis_rx_meta_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    m_axis_rx_data_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axis_rx_data_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_rx_data_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_rx_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axis_tx_meta_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
    s_axis_tx_data_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    s_axis_tx_data_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_tx_data_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_tx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axis_tx_data_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axis_tx_data_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_tx_data_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_tx_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    local_ipv4_address : IN STD_LOGIC_VECTOR (31 downto 0);
    protocol : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axis_rx_data_TVALID : IN STD_LOGIC;
    s_axis_rx_data_TREADY : OUT STD_LOGIC;
    s_axis_tx_data_TVALID : IN STD_LOGIC;
    s_axis_tx_data_TREADY : OUT STD_LOGIC;
    m_axis_rx_data_TVALID : OUT STD_LOGIC;
    m_axis_rx_data_TREADY : IN STD_LOGIC;
    m_axis_tx_data_TVALID : OUT STD_LOGIC;
    m_axis_tx_data_TREADY : IN STD_LOGIC;
    m_axis_rx_meta_TVALID : OUT STD_LOGIC;
    m_axis_rx_meta_TREADY : IN STD_LOGIC;
    s_axis_tx_meta_TVALID : IN STD_LOGIC;
    s_axis_tx_meta_TREADY : OUT STD_LOGIC );
end;


architecture behav of ipv4_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ipv4_top_ipv4_top,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.200000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.114000,HLS_SYN_LAT=6,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=25389,HLS_SYN_LUT=10130,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_local_ipv4_address_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_local_ipv4_address_c_write : STD_LOGIC;
    signal entry_proc_U0_protocol_c_din : STD_LOGIC_VECTOR (7 downto 0);
    signal entry_proc_U0_protocol_c_write : STD_LOGIC;
    signal convert_axis_to_net_axis_512_U0_ap_start : STD_LOGIC;
    signal convert_axis_to_net_axis_512_U0_ap_done : STD_LOGIC;
    signal convert_axis_to_net_axis_512_U0_ap_continue : STD_LOGIC;
    signal convert_axis_to_net_axis_512_U0_ap_idle : STD_LOGIC;
    signal convert_axis_to_net_axis_512_U0_ap_ready : STD_LOGIC;
    signal convert_axis_to_net_axis_512_U0_s_axis_rx_data_internal_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal convert_axis_to_net_axis_512_U0_s_axis_rx_data_internal_write : STD_LOGIC;
    signal convert_axis_to_net_axis_512_U0_s_axis_rx_data_TREADY : STD_LOGIC;
    signal convert_axis_to_net_axis_512_1_U0_ap_start : STD_LOGIC;
    signal convert_axis_to_net_axis_512_1_U0_ap_done : STD_LOGIC;
    signal convert_axis_to_net_axis_512_1_U0_ap_continue : STD_LOGIC;
    signal convert_axis_to_net_axis_512_1_U0_ap_idle : STD_LOGIC;
    signal convert_axis_to_net_axis_512_1_U0_ap_ready : STD_LOGIC;
    signal convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_internal_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_internal_write : STD_LOGIC;
    signal convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_TREADY : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_ap_start : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_ap_done : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_ap_continue : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_ap_idle : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_ap_ready : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_m_axis_rx_data_internal_read : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_m_axis_rx_data_TDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal convert_net_axis_to_axis_512_U0_m_axis_rx_data_TVALID : STD_LOGIC;
    signal convert_net_axis_to_axis_512_U0_m_axis_rx_data_TKEEP : STD_LOGIC_VECTOR (63 downto 0);
    signal convert_net_axis_to_axis_512_U0_m_axis_rx_data_TSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal convert_net_axis_to_axis_512_U0_m_axis_rx_data_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal convert_net_axis_to_axis_512_2_U0_ap_start : STD_LOGIC;
    signal convert_net_axis_to_axis_512_2_U0_ap_done : STD_LOGIC;
    signal convert_net_axis_to_axis_512_2_U0_ap_continue : STD_LOGIC;
    signal convert_net_axis_to_axis_512_2_U0_ap_idle : STD_LOGIC;
    signal convert_net_axis_to_axis_512_2_U0_ap_ready : STD_LOGIC;
    signal convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_internal_read : STD_LOGIC;
    signal convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TVALID : STD_LOGIC;
    signal convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TKEEP : STD_LOGIC_VECTOR (63 downto 0);
    signal convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal process_ipv4_512_U0_ap_start : STD_LOGIC;
    signal process_ipv4_512_U0_ap_done : STD_LOGIC;
    signal process_ipv4_512_U0_ap_continue : STD_LOGIC;
    signal process_ipv4_512_U0_ap_idle : STD_LOGIC;
    signal process_ipv4_512_U0_ap_ready : STD_LOGIC;
    signal process_ipv4_512_U0_s_axis_rx_data_internal_read : STD_LOGIC;
    signal process_ipv4_512_U0_rx_process2dropFifo_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal process_ipv4_512_U0_rx_process2dropFifo_write : STD_LOGIC;
    signal process_ipv4_512_U0_rx_process2dropLengthFifo_din : STD_LOGIC_VECTOR (3 downto 0);
    signal process_ipv4_512_U0_rx_process2dropLengthFifo_write : STD_LOGIC;
    signal process_ipv4_512_U0_m_axis_rx_meta_TDATA : STD_LOGIC_VECTOR (47 downto 0);
    signal process_ipv4_512_U0_m_axis_rx_meta_TVALID : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_ap_start : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_ap_done : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_ap_continue : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_ap_idle : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_ap_ready : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_rx_process2dropFifo_read : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_rx_process2dropLengthFifo_read : STD_LOGIC;
    signal ipv4_drop_optional_ip_header_512_U0_m_axis_rx_data_internal_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal ipv4_drop_optional_ip_header_512_U0_m_axis_rx_data_internal_write : STD_LOGIC;
    signal ipv4_lshiftWordByOctet_512_2_U0_ap_start : STD_LOGIC;
    signal ipv4_lshiftWordByOctet_512_2_U0_ap_done : STD_LOGIC;
    signal ipv4_lshiftWordByOctet_512_2_U0_ap_continue : STD_LOGIC;
    signal ipv4_lshiftWordByOctet_512_2_U0_ap_idle : STD_LOGIC;
    signal ipv4_lshiftWordByOctet_512_2_U0_ap_ready : STD_LOGIC;
    signal ipv4_lshiftWordByOctet_512_2_U0_s_axis_tx_data_internal_read : STD_LOGIC;
    signal ipv4_lshiftWordByOctet_512_2_U0_tx_shift2ipv4Fifo_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal ipv4_lshiftWordByOctet_512_2_U0_tx_shift2ipv4Fifo_write : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_ap_start : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_ap_done : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_ap_continue : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_ap_idle : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_ap_ready : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_protocol_read : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_local_ipv4_address_read : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_tx_shift2ipv4Fifo_read : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_m_axis_tx_data_internal_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal ipv4_generate_ipv4_512_U0_m_axis_tx_data_internal_write : STD_LOGIC;
    signal ipv4_generate_ipv4_512_U0_s_axis_tx_meta_TREADY : STD_LOGIC;
    signal local_ipv4_address_c_full_n : STD_LOGIC;
    signal local_ipv4_address_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal local_ipv4_address_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal local_ipv4_address_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal local_ipv4_address_c_empty_n : STD_LOGIC;
    signal protocol_c_full_n : STD_LOGIC;
    signal protocol_c_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal protocol_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal protocol_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal protocol_c_empty_n : STD_LOGIC;
    signal s_axis_rx_data_internal_full_n : STD_LOGIC;
    signal s_axis_rx_data_internal_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal s_axis_rx_data_internal_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal s_axis_rx_data_internal_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal s_axis_rx_data_internal_empty_n : STD_LOGIC;
    signal s_axis_tx_data_internal_full_n : STD_LOGIC;
    signal s_axis_tx_data_internal_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal s_axis_tx_data_internal_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal s_axis_tx_data_internal_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal s_axis_tx_data_internal_empty_n : STD_LOGIC;
    signal m_axis_rx_data_internal_full_n : STD_LOGIC;
    signal m_axis_rx_data_internal_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal m_axis_rx_data_internal_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal m_axis_rx_data_internal_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal m_axis_rx_data_internal_empty_n : STD_LOGIC;
    signal m_axis_tx_data_internal_full_n : STD_LOGIC;
    signal m_axis_tx_data_internal_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal m_axis_tx_data_internal_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal m_axis_tx_data_internal_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal m_axis_tx_data_internal_empty_n : STD_LOGIC;
    signal rx_process2dropFifo_full_n : STD_LOGIC;
    signal rx_process2dropFifo_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal rx_process2dropFifo_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_process2dropFifo_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_process2dropFifo_empty_n : STD_LOGIC;
    signal rx_process2dropLengthFifo_full_n : STD_LOGIC;
    signal rx_process2dropLengthFifo_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_process2dropLengthFifo_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_process2dropLengthFifo_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal rx_process2dropLengthFifo_empty_n : STD_LOGIC;
    signal tx_shift2ipv4Fifo_full_n : STD_LOGIC;
    signal tx_shift2ipv4Fifo_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal tx_shift2ipv4Fifo_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_shift2ipv4Fifo_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal tx_shift2ipv4Fifo_empty_n : STD_LOGIC;

    component ipv4_top_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        local_ipv4_address : IN STD_LOGIC_VECTOR (31 downto 0);
        local_ipv4_address_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        local_ipv4_address_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        local_ipv4_address_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        local_ipv4_address_c_full_n : IN STD_LOGIC;
        local_ipv4_address_c_write : OUT STD_LOGIC;
        protocol : IN STD_LOGIC_VECTOR (7 downto 0);
        protocol_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        protocol_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        protocol_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        protocol_c_full_n : IN STD_LOGIC;
        protocol_c_write : OUT STD_LOGIC );
    end component;


    component ipv4_top_convert_axis_to_net_axis_512_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_rx_data_TVALID : IN STD_LOGIC;
        s_axis_rx_data_internal_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        s_axis_rx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_rx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_rx_data_internal_full_n : IN STD_LOGIC;
        s_axis_rx_data_internal_write : OUT STD_LOGIC;
        s_axis_rx_data_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        s_axis_rx_data_TREADY : OUT STD_LOGIC;
        s_axis_rx_data_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        s_axis_rx_data_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        s_axis_rx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ipv4_top_convert_axis_to_net_axis_512_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_tx_data_TVALID : IN STD_LOGIC;
        s_axis_tx_data_internal_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        s_axis_tx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_tx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_tx_data_internal_full_n : IN STD_LOGIC;
        s_axis_tx_data_internal_write : OUT STD_LOGIC;
        s_axis_tx_data_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        s_axis_tx_data_TREADY : OUT STD_LOGIC;
        s_axis_tx_data_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
        s_axis_tx_data_TSTRB : IN STD_LOGIC_VECTOR (63 downto 0);
        s_axis_tx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ipv4_top_convert_net_axis_to_axis_512_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axis_rx_data_internal_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        m_axis_rx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_rx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_rx_data_internal_empty_n : IN STD_LOGIC;
        m_axis_rx_data_internal_read : OUT STD_LOGIC;
        m_axis_rx_data_TREADY : IN STD_LOGIC;
        m_axis_rx_data_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axis_rx_data_TVALID : OUT STD_LOGIC;
        m_axis_rx_data_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axis_rx_data_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axis_rx_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ipv4_top_convert_net_axis_to_axis_512_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axis_tx_data_internal_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        m_axis_tx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_tx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_tx_data_internal_empty_n : IN STD_LOGIC;
        m_axis_tx_data_internal_read : OUT STD_LOGIC;
        m_axis_tx_data_TREADY : IN STD_LOGIC;
        m_axis_tx_data_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axis_tx_data_TVALID : OUT STD_LOGIC;
        m_axis_tx_data_TKEEP : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axis_tx_data_TSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axis_tx_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ipv4_top_process_ipv4_512_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_rx_data_internal_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        s_axis_rx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_rx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_rx_data_internal_empty_n : IN STD_LOGIC;
        s_axis_rx_data_internal_read : OUT STD_LOGIC;
        rx_process2dropFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        rx_process2dropFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        rx_process2dropFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        rx_process2dropFifo_full_n : IN STD_LOGIC;
        rx_process2dropFifo_write : OUT STD_LOGIC;
        m_axis_rx_meta_TREADY : IN STD_LOGIC;
        rx_process2dropLengthFifo_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        rx_process2dropLengthFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        rx_process2dropLengthFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        rx_process2dropLengthFifo_full_n : IN STD_LOGIC;
        rx_process2dropLengthFifo_write : OUT STD_LOGIC;
        m_axis_rx_meta_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
        m_axis_rx_meta_TVALID : OUT STD_LOGIC );
    end component;


    component ipv4_top_ipv4_drop_optional_ip_header_512_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rx_process2dropFifo_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        rx_process2dropFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        rx_process2dropFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        rx_process2dropFifo_empty_n : IN STD_LOGIC;
        rx_process2dropFifo_read : OUT STD_LOGIC;
        rx_process2dropLengthFifo_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        rx_process2dropLengthFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        rx_process2dropLengthFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        rx_process2dropLengthFifo_empty_n : IN STD_LOGIC;
        rx_process2dropLengthFifo_read : OUT STD_LOGIC;
        m_axis_rx_data_internal_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        m_axis_rx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_rx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_rx_data_internal_full_n : IN STD_LOGIC;
        m_axis_rx_data_internal_write : OUT STD_LOGIC );
    end component;


    component ipv4_top_ipv4_lshiftWordByOctet_512_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_tx_data_internal_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        s_axis_tx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_tx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        s_axis_tx_data_internal_empty_n : IN STD_LOGIC;
        s_axis_tx_data_internal_read : OUT STD_LOGIC;
        tx_shift2ipv4Fifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        tx_shift2ipv4Fifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        tx_shift2ipv4Fifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        tx_shift2ipv4Fifo_full_n : IN STD_LOGIC;
        tx_shift2ipv4Fifo_write : OUT STD_LOGIC );
    end component;


    component ipv4_top_ipv4_generate_ipv4_512_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        protocol_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        protocol_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        protocol_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        protocol_empty_n : IN STD_LOGIC;
        protocol_read : OUT STD_LOGIC;
        local_ipv4_address_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        local_ipv4_address_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        local_ipv4_address_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        local_ipv4_address_empty_n : IN STD_LOGIC;
        local_ipv4_address_read : OUT STD_LOGIC;
        tx_shift2ipv4Fifo_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        tx_shift2ipv4Fifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        tx_shift2ipv4Fifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        tx_shift2ipv4Fifo_empty_n : IN STD_LOGIC;
        tx_shift2ipv4Fifo_read : OUT STD_LOGIC;
        s_axis_tx_meta_TVALID : IN STD_LOGIC;
        m_axis_tx_data_internal_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        m_axis_tx_data_internal_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_tx_data_internal_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axis_tx_data_internal_full_n : IN STD_LOGIC;
        m_axis_tx_data_internal_write : OUT STD_LOGIC;
        s_axis_tx_meta_TDATA : IN STD_LOGIC_VECTOR (47 downto 0);
        s_axis_tx_meta_TREADY : OUT STD_LOGIC );
    end component;


    component ipv4_top_fifo_w32_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ipv4_top_fifo_w8_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ipv4_top_fifo_w1024_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1023 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1023 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ipv4_top_fifo_w1024_d8_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1023 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1023 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component ipv4_top_fifo_w4_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component ipv4_top_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        local_ipv4_address => local_ipv4_address,
        local_ipv4_address_c_din => entry_proc_U0_local_ipv4_address_c_din,
        local_ipv4_address_c_num_data_valid => local_ipv4_address_c_num_data_valid,
        local_ipv4_address_c_fifo_cap => local_ipv4_address_c_fifo_cap,
        local_ipv4_address_c_full_n => local_ipv4_address_c_full_n,
        local_ipv4_address_c_write => entry_proc_U0_local_ipv4_address_c_write,
        protocol => protocol,
        protocol_c_din => entry_proc_U0_protocol_c_din,
        protocol_c_num_data_valid => protocol_c_num_data_valid,
        protocol_c_fifo_cap => protocol_c_fifo_cap,
        protocol_c_full_n => protocol_c_full_n,
        protocol_c_write => entry_proc_U0_protocol_c_write);

    convert_axis_to_net_axis_512_U0 : component ipv4_top_convert_axis_to_net_axis_512_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => convert_axis_to_net_axis_512_U0_ap_start,
        ap_done => convert_axis_to_net_axis_512_U0_ap_done,
        ap_continue => convert_axis_to_net_axis_512_U0_ap_continue,
        ap_idle => convert_axis_to_net_axis_512_U0_ap_idle,
        ap_ready => convert_axis_to_net_axis_512_U0_ap_ready,
        s_axis_rx_data_TVALID => s_axis_rx_data_TVALID,
        s_axis_rx_data_internal_din => convert_axis_to_net_axis_512_U0_s_axis_rx_data_internal_din,
        s_axis_rx_data_internal_num_data_valid => s_axis_rx_data_internal_num_data_valid,
        s_axis_rx_data_internal_fifo_cap => s_axis_rx_data_internal_fifo_cap,
        s_axis_rx_data_internal_full_n => s_axis_rx_data_internal_full_n,
        s_axis_rx_data_internal_write => convert_axis_to_net_axis_512_U0_s_axis_rx_data_internal_write,
        s_axis_rx_data_TDATA => s_axis_rx_data_TDATA,
        s_axis_rx_data_TREADY => convert_axis_to_net_axis_512_U0_s_axis_rx_data_TREADY,
        s_axis_rx_data_TKEEP => s_axis_rx_data_TKEEP,
        s_axis_rx_data_TSTRB => s_axis_rx_data_TSTRB,
        s_axis_rx_data_TLAST => s_axis_rx_data_TLAST);

    convert_axis_to_net_axis_512_1_U0 : component ipv4_top_convert_axis_to_net_axis_512_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => convert_axis_to_net_axis_512_1_U0_ap_start,
        ap_done => convert_axis_to_net_axis_512_1_U0_ap_done,
        ap_continue => convert_axis_to_net_axis_512_1_U0_ap_continue,
        ap_idle => convert_axis_to_net_axis_512_1_U0_ap_idle,
        ap_ready => convert_axis_to_net_axis_512_1_U0_ap_ready,
        s_axis_tx_data_TVALID => s_axis_tx_data_TVALID,
        s_axis_tx_data_internal_din => convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_internal_din,
        s_axis_tx_data_internal_num_data_valid => s_axis_tx_data_internal_num_data_valid,
        s_axis_tx_data_internal_fifo_cap => s_axis_tx_data_internal_fifo_cap,
        s_axis_tx_data_internal_full_n => s_axis_tx_data_internal_full_n,
        s_axis_tx_data_internal_write => convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_internal_write,
        s_axis_tx_data_TDATA => s_axis_tx_data_TDATA,
        s_axis_tx_data_TREADY => convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_TREADY,
        s_axis_tx_data_TKEEP => s_axis_tx_data_TKEEP,
        s_axis_tx_data_TSTRB => s_axis_tx_data_TSTRB,
        s_axis_tx_data_TLAST => s_axis_tx_data_TLAST);

    convert_net_axis_to_axis_512_U0 : component ipv4_top_convert_net_axis_to_axis_512_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => convert_net_axis_to_axis_512_U0_ap_start,
        ap_done => convert_net_axis_to_axis_512_U0_ap_done,
        ap_continue => convert_net_axis_to_axis_512_U0_ap_continue,
        ap_idle => convert_net_axis_to_axis_512_U0_ap_idle,
        ap_ready => convert_net_axis_to_axis_512_U0_ap_ready,
        m_axis_rx_data_internal_dout => m_axis_rx_data_internal_dout,
        m_axis_rx_data_internal_num_data_valid => m_axis_rx_data_internal_num_data_valid,
        m_axis_rx_data_internal_fifo_cap => m_axis_rx_data_internal_fifo_cap,
        m_axis_rx_data_internal_empty_n => m_axis_rx_data_internal_empty_n,
        m_axis_rx_data_internal_read => convert_net_axis_to_axis_512_U0_m_axis_rx_data_internal_read,
        m_axis_rx_data_TREADY => m_axis_rx_data_TREADY,
        m_axis_rx_data_TDATA => convert_net_axis_to_axis_512_U0_m_axis_rx_data_TDATA,
        m_axis_rx_data_TVALID => convert_net_axis_to_axis_512_U0_m_axis_rx_data_TVALID,
        m_axis_rx_data_TKEEP => convert_net_axis_to_axis_512_U0_m_axis_rx_data_TKEEP,
        m_axis_rx_data_TSTRB => convert_net_axis_to_axis_512_U0_m_axis_rx_data_TSTRB,
        m_axis_rx_data_TLAST => convert_net_axis_to_axis_512_U0_m_axis_rx_data_TLAST);

    convert_net_axis_to_axis_512_2_U0 : component ipv4_top_convert_net_axis_to_axis_512_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => convert_net_axis_to_axis_512_2_U0_ap_start,
        ap_done => convert_net_axis_to_axis_512_2_U0_ap_done,
        ap_continue => convert_net_axis_to_axis_512_2_U0_ap_continue,
        ap_idle => convert_net_axis_to_axis_512_2_U0_ap_idle,
        ap_ready => convert_net_axis_to_axis_512_2_U0_ap_ready,
        m_axis_tx_data_internal_dout => m_axis_tx_data_internal_dout,
        m_axis_tx_data_internal_num_data_valid => m_axis_tx_data_internal_num_data_valid,
        m_axis_tx_data_internal_fifo_cap => m_axis_tx_data_internal_fifo_cap,
        m_axis_tx_data_internal_empty_n => m_axis_tx_data_internal_empty_n,
        m_axis_tx_data_internal_read => convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_internal_read,
        m_axis_tx_data_TREADY => m_axis_tx_data_TREADY,
        m_axis_tx_data_TDATA => convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TDATA,
        m_axis_tx_data_TVALID => convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TVALID,
        m_axis_tx_data_TKEEP => convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TKEEP,
        m_axis_tx_data_TSTRB => convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TSTRB,
        m_axis_tx_data_TLAST => convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TLAST);

    process_ipv4_512_U0 : component ipv4_top_process_ipv4_512_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => process_ipv4_512_U0_ap_start,
        ap_done => process_ipv4_512_U0_ap_done,
        ap_continue => process_ipv4_512_U0_ap_continue,
        ap_idle => process_ipv4_512_U0_ap_idle,
        ap_ready => process_ipv4_512_U0_ap_ready,
        s_axis_rx_data_internal_dout => s_axis_rx_data_internal_dout,
        s_axis_rx_data_internal_num_data_valid => s_axis_rx_data_internal_num_data_valid,
        s_axis_rx_data_internal_fifo_cap => s_axis_rx_data_internal_fifo_cap,
        s_axis_rx_data_internal_empty_n => s_axis_rx_data_internal_empty_n,
        s_axis_rx_data_internal_read => process_ipv4_512_U0_s_axis_rx_data_internal_read,
        rx_process2dropFifo_din => process_ipv4_512_U0_rx_process2dropFifo_din,
        rx_process2dropFifo_num_data_valid => rx_process2dropFifo_num_data_valid,
        rx_process2dropFifo_fifo_cap => rx_process2dropFifo_fifo_cap,
        rx_process2dropFifo_full_n => rx_process2dropFifo_full_n,
        rx_process2dropFifo_write => process_ipv4_512_U0_rx_process2dropFifo_write,
        m_axis_rx_meta_TREADY => m_axis_rx_meta_TREADY,
        rx_process2dropLengthFifo_din => process_ipv4_512_U0_rx_process2dropLengthFifo_din,
        rx_process2dropLengthFifo_num_data_valid => rx_process2dropLengthFifo_num_data_valid,
        rx_process2dropLengthFifo_fifo_cap => rx_process2dropLengthFifo_fifo_cap,
        rx_process2dropLengthFifo_full_n => rx_process2dropLengthFifo_full_n,
        rx_process2dropLengthFifo_write => process_ipv4_512_U0_rx_process2dropLengthFifo_write,
        m_axis_rx_meta_TDATA => process_ipv4_512_U0_m_axis_rx_meta_TDATA,
        m_axis_rx_meta_TVALID => process_ipv4_512_U0_m_axis_rx_meta_TVALID);

    ipv4_drop_optional_ip_header_512_U0 : component ipv4_top_ipv4_drop_optional_ip_header_512_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ipv4_drop_optional_ip_header_512_U0_ap_start,
        ap_done => ipv4_drop_optional_ip_header_512_U0_ap_done,
        ap_continue => ipv4_drop_optional_ip_header_512_U0_ap_continue,
        ap_idle => ipv4_drop_optional_ip_header_512_U0_ap_idle,
        ap_ready => ipv4_drop_optional_ip_header_512_U0_ap_ready,
        rx_process2dropFifo_dout => rx_process2dropFifo_dout,
        rx_process2dropFifo_num_data_valid => rx_process2dropFifo_num_data_valid,
        rx_process2dropFifo_fifo_cap => rx_process2dropFifo_fifo_cap,
        rx_process2dropFifo_empty_n => rx_process2dropFifo_empty_n,
        rx_process2dropFifo_read => ipv4_drop_optional_ip_header_512_U0_rx_process2dropFifo_read,
        rx_process2dropLengthFifo_dout => rx_process2dropLengthFifo_dout,
        rx_process2dropLengthFifo_num_data_valid => rx_process2dropLengthFifo_num_data_valid,
        rx_process2dropLengthFifo_fifo_cap => rx_process2dropLengthFifo_fifo_cap,
        rx_process2dropLengthFifo_empty_n => rx_process2dropLengthFifo_empty_n,
        rx_process2dropLengthFifo_read => ipv4_drop_optional_ip_header_512_U0_rx_process2dropLengthFifo_read,
        m_axis_rx_data_internal_din => ipv4_drop_optional_ip_header_512_U0_m_axis_rx_data_internal_din,
        m_axis_rx_data_internal_num_data_valid => m_axis_rx_data_internal_num_data_valid,
        m_axis_rx_data_internal_fifo_cap => m_axis_rx_data_internal_fifo_cap,
        m_axis_rx_data_internal_full_n => m_axis_rx_data_internal_full_n,
        m_axis_rx_data_internal_write => ipv4_drop_optional_ip_header_512_U0_m_axis_rx_data_internal_write);

    ipv4_lshiftWordByOctet_512_2_U0 : component ipv4_top_ipv4_lshiftWordByOctet_512_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ipv4_lshiftWordByOctet_512_2_U0_ap_start,
        ap_done => ipv4_lshiftWordByOctet_512_2_U0_ap_done,
        ap_continue => ipv4_lshiftWordByOctet_512_2_U0_ap_continue,
        ap_idle => ipv4_lshiftWordByOctet_512_2_U0_ap_idle,
        ap_ready => ipv4_lshiftWordByOctet_512_2_U0_ap_ready,
        s_axis_tx_data_internal_dout => s_axis_tx_data_internal_dout,
        s_axis_tx_data_internal_num_data_valid => s_axis_tx_data_internal_num_data_valid,
        s_axis_tx_data_internal_fifo_cap => s_axis_tx_data_internal_fifo_cap,
        s_axis_tx_data_internal_empty_n => s_axis_tx_data_internal_empty_n,
        s_axis_tx_data_internal_read => ipv4_lshiftWordByOctet_512_2_U0_s_axis_tx_data_internal_read,
        tx_shift2ipv4Fifo_din => ipv4_lshiftWordByOctet_512_2_U0_tx_shift2ipv4Fifo_din,
        tx_shift2ipv4Fifo_num_data_valid => tx_shift2ipv4Fifo_num_data_valid,
        tx_shift2ipv4Fifo_fifo_cap => tx_shift2ipv4Fifo_fifo_cap,
        tx_shift2ipv4Fifo_full_n => tx_shift2ipv4Fifo_full_n,
        tx_shift2ipv4Fifo_write => ipv4_lshiftWordByOctet_512_2_U0_tx_shift2ipv4Fifo_write);

    ipv4_generate_ipv4_512_U0 : component ipv4_top_ipv4_generate_ipv4_512_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ipv4_generate_ipv4_512_U0_ap_start,
        ap_done => ipv4_generate_ipv4_512_U0_ap_done,
        ap_continue => ipv4_generate_ipv4_512_U0_ap_continue,
        ap_idle => ipv4_generate_ipv4_512_U0_ap_idle,
        ap_ready => ipv4_generate_ipv4_512_U0_ap_ready,
        protocol_dout => protocol_c_dout,
        protocol_num_data_valid => protocol_c_num_data_valid,
        protocol_fifo_cap => protocol_c_fifo_cap,
        protocol_empty_n => protocol_c_empty_n,
        protocol_read => ipv4_generate_ipv4_512_U0_protocol_read,
        local_ipv4_address_dout => local_ipv4_address_c_dout,
        local_ipv4_address_num_data_valid => local_ipv4_address_c_num_data_valid,
        local_ipv4_address_fifo_cap => local_ipv4_address_c_fifo_cap,
        local_ipv4_address_empty_n => local_ipv4_address_c_empty_n,
        local_ipv4_address_read => ipv4_generate_ipv4_512_U0_local_ipv4_address_read,
        tx_shift2ipv4Fifo_dout => tx_shift2ipv4Fifo_dout,
        tx_shift2ipv4Fifo_num_data_valid => tx_shift2ipv4Fifo_num_data_valid,
        tx_shift2ipv4Fifo_fifo_cap => tx_shift2ipv4Fifo_fifo_cap,
        tx_shift2ipv4Fifo_empty_n => tx_shift2ipv4Fifo_empty_n,
        tx_shift2ipv4Fifo_read => ipv4_generate_ipv4_512_U0_tx_shift2ipv4Fifo_read,
        s_axis_tx_meta_TVALID => s_axis_tx_meta_TVALID,
        m_axis_tx_data_internal_din => ipv4_generate_ipv4_512_U0_m_axis_tx_data_internal_din,
        m_axis_tx_data_internal_num_data_valid => m_axis_tx_data_internal_num_data_valid,
        m_axis_tx_data_internal_fifo_cap => m_axis_tx_data_internal_fifo_cap,
        m_axis_tx_data_internal_full_n => m_axis_tx_data_internal_full_n,
        m_axis_tx_data_internal_write => ipv4_generate_ipv4_512_U0_m_axis_tx_data_internal_write,
        s_axis_tx_meta_TDATA => s_axis_tx_meta_TDATA,
        s_axis_tx_meta_TREADY => ipv4_generate_ipv4_512_U0_s_axis_tx_meta_TREADY);

    local_ipv4_address_c_U : component ipv4_top_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_local_ipv4_address_c_din,
        if_full_n => local_ipv4_address_c_full_n,
        if_write => entry_proc_U0_local_ipv4_address_c_write,
        if_dout => local_ipv4_address_c_dout,
        if_num_data_valid => local_ipv4_address_c_num_data_valid,
        if_fifo_cap => local_ipv4_address_c_fifo_cap,
        if_empty_n => local_ipv4_address_c_empty_n,
        if_read => ipv4_generate_ipv4_512_U0_local_ipv4_address_read);

    protocol_c_U : component ipv4_top_fifo_w8_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_protocol_c_din,
        if_full_n => protocol_c_full_n,
        if_write => entry_proc_U0_protocol_c_write,
        if_dout => protocol_c_dout,
        if_num_data_valid => protocol_c_num_data_valid,
        if_fifo_cap => protocol_c_fifo_cap,
        if_empty_n => protocol_c_empty_n,
        if_read => ipv4_generate_ipv4_512_U0_protocol_read);

    s_axis_rx_data_internal_U : component ipv4_top_fifo_w1024_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => convert_axis_to_net_axis_512_U0_s_axis_rx_data_internal_din,
        if_full_n => s_axis_rx_data_internal_full_n,
        if_write => convert_axis_to_net_axis_512_U0_s_axis_rx_data_internal_write,
        if_dout => s_axis_rx_data_internal_dout,
        if_num_data_valid => s_axis_rx_data_internal_num_data_valid,
        if_fifo_cap => s_axis_rx_data_internal_fifo_cap,
        if_empty_n => s_axis_rx_data_internal_empty_n,
        if_read => process_ipv4_512_U0_s_axis_rx_data_internal_read);

    s_axis_tx_data_internal_U : component ipv4_top_fifo_w1024_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_internal_din,
        if_full_n => s_axis_tx_data_internal_full_n,
        if_write => convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_internal_write,
        if_dout => s_axis_tx_data_internal_dout,
        if_num_data_valid => s_axis_tx_data_internal_num_data_valid,
        if_fifo_cap => s_axis_tx_data_internal_fifo_cap,
        if_empty_n => s_axis_tx_data_internal_empty_n,
        if_read => ipv4_lshiftWordByOctet_512_2_U0_s_axis_tx_data_internal_read);

    m_axis_rx_data_internal_U : component ipv4_top_fifo_w1024_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ipv4_drop_optional_ip_header_512_U0_m_axis_rx_data_internal_din,
        if_full_n => m_axis_rx_data_internal_full_n,
        if_write => ipv4_drop_optional_ip_header_512_U0_m_axis_rx_data_internal_write,
        if_dout => m_axis_rx_data_internal_dout,
        if_num_data_valid => m_axis_rx_data_internal_num_data_valid,
        if_fifo_cap => m_axis_rx_data_internal_fifo_cap,
        if_empty_n => m_axis_rx_data_internal_empty_n,
        if_read => convert_net_axis_to_axis_512_U0_m_axis_rx_data_internal_read);

    m_axis_tx_data_internal_U : component ipv4_top_fifo_w1024_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ipv4_generate_ipv4_512_U0_m_axis_tx_data_internal_din,
        if_full_n => m_axis_tx_data_internal_full_n,
        if_write => ipv4_generate_ipv4_512_U0_m_axis_tx_data_internal_write,
        if_dout => m_axis_tx_data_internal_dout,
        if_num_data_valid => m_axis_tx_data_internal_num_data_valid,
        if_fifo_cap => m_axis_tx_data_internal_fifo_cap,
        if_empty_n => m_axis_tx_data_internal_empty_n,
        if_read => convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_internal_read);

    rx_process2dropFifo_U : component ipv4_top_fifo_w1024_d8_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => process_ipv4_512_U0_rx_process2dropFifo_din,
        if_full_n => rx_process2dropFifo_full_n,
        if_write => process_ipv4_512_U0_rx_process2dropFifo_write,
        if_dout => rx_process2dropFifo_dout,
        if_num_data_valid => rx_process2dropFifo_num_data_valid,
        if_fifo_cap => rx_process2dropFifo_fifo_cap,
        if_empty_n => rx_process2dropFifo_empty_n,
        if_read => ipv4_drop_optional_ip_header_512_U0_rx_process2dropFifo_read);

    rx_process2dropLengthFifo_U : component ipv4_top_fifo_w4_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => process_ipv4_512_U0_rx_process2dropLengthFifo_din,
        if_full_n => rx_process2dropLengthFifo_full_n,
        if_write => process_ipv4_512_U0_rx_process2dropLengthFifo_write,
        if_dout => rx_process2dropLengthFifo_dout,
        if_num_data_valid => rx_process2dropLengthFifo_num_data_valid,
        if_fifo_cap => rx_process2dropLengthFifo_fifo_cap,
        if_empty_n => rx_process2dropLengthFifo_empty_n,
        if_read => ipv4_drop_optional_ip_header_512_U0_rx_process2dropLengthFifo_read);

    tx_shift2ipv4Fifo_U : component ipv4_top_fifo_w1024_d8_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ipv4_lshiftWordByOctet_512_2_U0_tx_shift2ipv4Fifo_din,
        if_full_n => tx_shift2ipv4Fifo_full_n,
        if_write => ipv4_lshiftWordByOctet_512_2_U0_tx_shift2ipv4Fifo_write,
        if_dout => tx_shift2ipv4Fifo_dout,
        if_num_data_valid => tx_shift2ipv4Fifo_num_data_valid,
        if_fifo_cap => tx_shift2ipv4Fifo_fifo_cap,
        if_empty_n => tx_shift2ipv4Fifo_empty_n,
        if_read => ipv4_generate_ipv4_512_U0_tx_shift2ipv4Fifo_read);





    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    convert_axis_to_net_axis_512_1_U0_ap_continue <= ap_const_logic_1;
    convert_axis_to_net_axis_512_1_U0_ap_start <= ap_const_logic_1;
    convert_axis_to_net_axis_512_U0_ap_continue <= ap_const_logic_1;
    convert_axis_to_net_axis_512_U0_ap_start <= ap_const_logic_1;
    convert_net_axis_to_axis_512_2_U0_ap_continue <= ap_const_logic_1;
    convert_net_axis_to_axis_512_2_U0_ap_start <= ap_const_logic_1;
    convert_net_axis_to_axis_512_U0_ap_continue <= ap_const_logic_1;
    convert_net_axis_to_axis_512_U0_ap_start <= ap_const_logic_1;
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ap_const_logic_1;
    ipv4_drop_optional_ip_header_512_U0_ap_continue <= ap_const_logic_1;
    ipv4_drop_optional_ip_header_512_U0_ap_start <= ap_const_logic_1;
    ipv4_generate_ipv4_512_U0_ap_continue <= ap_const_logic_1;
    ipv4_generate_ipv4_512_U0_ap_start <= ap_const_logic_1;
    ipv4_lshiftWordByOctet_512_2_U0_ap_continue <= ap_const_logic_1;
    ipv4_lshiftWordByOctet_512_2_U0_ap_start <= ap_const_logic_1;
    m_axis_rx_data_TDATA <= convert_net_axis_to_axis_512_U0_m_axis_rx_data_TDATA;
    m_axis_rx_data_TKEEP <= convert_net_axis_to_axis_512_U0_m_axis_rx_data_TKEEP;
    m_axis_rx_data_TLAST <= convert_net_axis_to_axis_512_U0_m_axis_rx_data_TLAST;
    m_axis_rx_data_TSTRB <= convert_net_axis_to_axis_512_U0_m_axis_rx_data_TSTRB;
    m_axis_rx_data_TVALID <= convert_net_axis_to_axis_512_U0_m_axis_rx_data_TVALID;
    m_axis_rx_meta_TDATA <= process_ipv4_512_U0_m_axis_rx_meta_TDATA;
    m_axis_rx_meta_TVALID <= process_ipv4_512_U0_m_axis_rx_meta_TVALID;
    m_axis_tx_data_TDATA <= convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TDATA;
    m_axis_tx_data_TKEEP <= convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TKEEP;
    m_axis_tx_data_TLAST <= convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TLAST;
    m_axis_tx_data_TSTRB <= convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TSTRB;
    m_axis_tx_data_TVALID <= convert_net_axis_to_axis_512_2_U0_m_axis_tx_data_TVALID;
    process_ipv4_512_U0_ap_continue <= ap_const_logic_1;
    process_ipv4_512_U0_ap_start <= ap_const_logic_1;
    s_axis_rx_data_TREADY <= convert_axis_to_net_axis_512_U0_s_axis_rx_data_TREADY;
    s_axis_tx_data_TREADY <= convert_axis_to_net_axis_512_1_U0_s_axis_tx_data_TREADY;
    s_axis_tx_meta_TREADY <= ipv4_generate_ipv4_512_U0_s_axis_tx_meta_TREADY;
end behav;
