
W5100S_loopback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007544  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  08007730  08007730  00017730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007d34  08007d34  00017d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007d3c  08007d3c  00017d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007d40  08007d40  00017d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006d8  20000000  08007d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002180  200006d8  0800841c  000206d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20002858  0800841c  00022858  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000aaa1  00000000  00000000  00020701  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000203d  00000000  00000000  0002b1a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b90  00000000  00000000  0002d1e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a78  00000000  00000000  0002dd70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000473a  00000000  00000000  0002e7e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000039fb  00000000  00000000  00032f22  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003691d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000040f0  00000000  00000000  0003699c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200006d8 	.word	0x200006d8
 8000204:	00000000 	.word	0x00000000
 8000208:	08007714 	.word	0x08007714

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200006dc 	.word	0x200006dc
 8000224:	08007714 	.word	0x08007714

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b97a 	b.w	8000e64 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	460e      	mov	r6, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	9d08      	ldr	r5, [sp, #32]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d150      	bne.n	8000c3a <__udivmoddi4+0xb2>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d96c      	bls.n	8000c78 <__udivmoddi4+0xf0>
 8000b9e:	fab2 fe82 	clz	lr, r2
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d00b      	beq.n	8000bc0 <__udivmoddi4+0x38>
 8000ba8:	f1ce 0c20 	rsb	ip, lr, #32
 8000bac:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bb0:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bb4:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bb8:	ea4c 0c06 	orr.w	ip, ip, r6
 8000bbc:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bc0:	0c3a      	lsrs	r2, r7, #16
 8000bc2:	fbbc f9f2 	udiv	r9, ip, r2
 8000bc6:	b2bb      	uxth	r3, r7
 8000bc8:	fb02 cc19 	mls	ip, r2, r9, ip
 8000bcc:	fb09 fa03 	mul.w	sl, r9, r3
 8000bd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000bd4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000bd8:	45b2      	cmp	sl, r6
 8000bda:	d90a      	bls.n	8000bf2 <__udivmoddi4+0x6a>
 8000bdc:	19f6      	adds	r6, r6, r7
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	f080 8125 	bcs.w	8000e30 <__udivmoddi4+0x2a8>
 8000be6:	45b2      	cmp	sl, r6
 8000be8:	f240 8122 	bls.w	8000e30 <__udivmoddi4+0x2a8>
 8000bec:	f1a9 0902 	sub.w	r9, r9, #2
 8000bf0:	443e      	add	r6, r7
 8000bf2:	eba6 060a 	sub.w	r6, r6, sl
 8000bf6:	fbb6 f0f2 	udiv	r0, r6, r2
 8000bfa:	fb02 6610 	mls	r6, r2, r0, r6
 8000bfe:	fb00 f303 	mul.w	r3, r0, r3
 8000c02:	b2a4      	uxth	r4, r4
 8000c04:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c08:	42a3      	cmp	r3, r4
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x98>
 8000c0c:	19e4      	adds	r4, r4, r7
 8000c0e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c12:	f080 810b 	bcs.w	8000e2c <__udivmoddi4+0x2a4>
 8000c16:	42a3      	cmp	r3, r4
 8000c18:	f240 8108 	bls.w	8000e2c <__udivmoddi4+0x2a4>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	443c      	add	r4, r7
 8000c20:	2100      	movs	r1, #0
 8000c22:	1ae4      	subs	r4, r4, r3
 8000c24:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d062      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c32:	602c      	str	r4, [r5, #0]
 8000c34:	606b      	str	r3, [r5, #4]
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d907      	bls.n	8000c4e <__udivmoddi4+0xc6>
 8000c3e:	2d00      	cmp	r5, #0
 8000c40:	d055      	beq.n	8000cee <__udivmoddi4+0x166>
 8000c42:	2100      	movs	r1, #0
 8000c44:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c48:	4608      	mov	r0, r1
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	fab3 f183 	clz	r1, r3
 8000c52:	2900      	cmp	r1, #0
 8000c54:	f040 808f 	bne.w	8000d76 <__udivmoddi4+0x1ee>
 8000c58:	42b3      	cmp	r3, r6
 8000c5a:	d302      	bcc.n	8000c62 <__udivmoddi4+0xda>
 8000c5c:	4282      	cmp	r2, r0
 8000c5e:	f200 80fc 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c62:	1a84      	subs	r4, r0, r2
 8000c64:	eb66 0603 	sbc.w	r6, r6, r3
 8000c68:	2001      	movs	r0, #1
 8000c6a:	46b4      	mov	ip, r6
 8000c6c:	2d00      	cmp	r5, #0
 8000c6e:	d040      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c70:	e885 1010 	stmia.w	r5, {r4, ip}
 8000c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c78:	b912      	cbnz	r2, 8000c80 <__udivmoddi4+0xf8>
 8000c7a:	2701      	movs	r7, #1
 8000c7c:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c80:	fab7 fe87 	clz	lr, r7
 8000c84:	f1be 0f00 	cmp.w	lr, #0
 8000c88:	d135      	bne.n	8000cf6 <__udivmoddi4+0x16e>
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	1bf6      	subs	r6, r6, r7
 8000c8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c92:	fa1f f887 	uxth.w	r8, r7
 8000c96:	fbb6 f2fc 	udiv	r2, r6, ip
 8000c9a:	fb0c 6612 	mls	r6, ip, r2, r6
 8000c9e:	fb08 f002 	mul.w	r0, r8, r2
 8000ca2:	0c23      	lsrs	r3, r4, #16
 8000ca4:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000ca8:	42b0      	cmp	r0, r6
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0x134>
 8000cac:	19f6      	adds	r6, r6, r7
 8000cae:	f102 33ff 	add.w	r3, r2, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x132>
 8000cb4:	42b0      	cmp	r0, r6
 8000cb6:	f200 80d2 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cba:	461a      	mov	r2, r3
 8000cbc:	1a36      	subs	r6, r6, r0
 8000cbe:	fbb6 f0fc 	udiv	r0, r6, ip
 8000cc2:	fb0c 6610 	mls	r6, ip, r0, r6
 8000cc6:	fb08 f800 	mul.w	r8, r8, r0
 8000cca:	b2a3      	uxth	r3, r4
 8000ccc:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x15c>
 8000cd4:	19e4      	adds	r4, r4, r7
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x15a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80b9 	bhi.w	8000e54 <__udivmoddi4+0x2cc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000cec:	e79c      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000cee:	4629      	mov	r1, r5
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cfa:	f1ce 0320 	rsb	r3, lr, #32
 8000cfe:	fa26 f203 	lsr.w	r2, r6, r3
 8000d02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000d06:	fbb2 f1fc 	udiv	r1, r2, ip
 8000d0a:	fa1f f887 	uxth.w	r8, r7
 8000d0e:	fb0c 2211 	mls	r2, ip, r1, r2
 8000d12:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d16:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1a:	fb01 f908 	mul.w	r9, r1, r8
 8000d1e:	4333      	orrs	r3, r6
 8000d20:	0c1e      	lsrs	r6, r3, #16
 8000d22:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d26:	45b1      	cmp	r9, r6
 8000d28:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d2c:	d909      	bls.n	8000d42 <__udivmoddi4+0x1ba>
 8000d2e:	19f6      	adds	r6, r6, r7
 8000d30:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d34:	f080 808c 	bcs.w	8000e50 <__udivmoddi4+0x2c8>
 8000d38:	45b1      	cmp	r9, r6
 8000d3a:	f240 8089 	bls.w	8000e50 <__udivmoddi4+0x2c8>
 8000d3e:	3902      	subs	r1, #2
 8000d40:	443e      	add	r6, r7
 8000d42:	eba6 0609 	sub.w	r6, r6, r9
 8000d46:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d4a:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d4e:	fb00 f908 	mul.w	r9, r0, r8
 8000d52:	b29e      	uxth	r6, r3
 8000d54:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d58:	45b1      	cmp	r9, r6
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x1e4>
 8000d5c:	19f6      	adds	r6, r6, r7
 8000d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d62:	d271      	bcs.n	8000e48 <__udivmoddi4+0x2c0>
 8000d64:	45b1      	cmp	r9, r6
 8000d66:	d96f      	bls.n	8000e48 <__udivmoddi4+0x2c0>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	443e      	add	r6, r7
 8000d6c:	eba6 0609 	sub.w	r6, r6, r9
 8000d70:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d74:	e78f      	b.n	8000c96 <__udivmoddi4+0x10e>
 8000d76:	f1c1 0720 	rsb	r7, r1, #32
 8000d7a:	fa22 f807 	lsr.w	r8, r2, r7
 8000d7e:	408b      	lsls	r3, r1
 8000d80:	ea48 0303 	orr.w	r3, r8, r3
 8000d84:	fa26 f407 	lsr.w	r4, r6, r7
 8000d88:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000d8c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d90:	fa1f fc83 	uxth.w	ip, r3
 8000d94:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d98:	408e      	lsls	r6, r1
 8000d9a:	fa20 f807 	lsr.w	r8, r0, r7
 8000d9e:	fb09 fa0c 	mul.w	sl, r9, ip
 8000da2:	ea48 0806 	orr.w	r8, r8, r6
 8000da6:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000daa:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000dae:	45a2      	cmp	sl, r4
 8000db0:	fa02 f201 	lsl.w	r2, r2, r1
 8000db4:	fa00 f601 	lsl.w	r6, r0, r1
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x244>
 8000dba:	18e4      	adds	r4, r4, r3
 8000dbc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc0:	d244      	bcs.n	8000e4c <__udivmoddi4+0x2c4>
 8000dc2:	45a2      	cmp	sl, r4
 8000dc4:	d942      	bls.n	8000e4c <__udivmoddi4+0x2c4>
 8000dc6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dca:	441c      	add	r4, r3
 8000dcc:	eba4 040a 	sub.w	r4, r4, sl
 8000dd0:	fbb4 f0fe 	udiv	r0, r4, lr
 8000dd4:	fb0e 4410 	mls	r4, lr, r0, r4
 8000dd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ddc:	fa1f f888 	uxth.w	r8, r8
 8000de0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000de4:	45a4      	cmp	ip, r4
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x270>
 8000de8:	18e4      	adds	r4, r4, r3
 8000dea:	f100 3eff 	add.w	lr, r0, #4294967295
 8000dee:	d229      	bcs.n	8000e44 <__udivmoddi4+0x2bc>
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d927      	bls.n	8000e44 <__udivmoddi4+0x2bc>
 8000df4:	3802      	subs	r0, #2
 8000df6:	441c      	add	r4, r3
 8000df8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dfc:	fba0 8902 	umull	r8, r9, r0, r2
 8000e00:	eba4 0c0c 	sub.w	ip, r4, ip
 8000e04:	45cc      	cmp	ip, r9
 8000e06:	46c2      	mov	sl, r8
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	d315      	bcc.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0c:	d012      	beq.n	8000e34 <__udivmoddi4+0x2ac>
 8000e0e:	b155      	cbz	r5, 8000e26 <__udivmoddi4+0x29e>
 8000e10:	ebb6 030a 	subs.w	r3, r6, sl
 8000e14:	eb6c 060e 	sbc.w	r6, ip, lr
 8000e18:	fa06 f707 	lsl.w	r7, r6, r7
 8000e1c:	40cb      	lsrs	r3, r1
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	40ce      	lsrs	r6, r1
 8000e22:	602f      	str	r7, [r5, #0]
 8000e24:	606e      	str	r6, [r5, #4]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	e6f7      	b.n	8000c20 <__udivmoddi4+0x98>
 8000e30:	4689      	mov	r9, r1
 8000e32:	e6de      	b.n	8000bf2 <__udivmoddi4+0x6a>
 8000e34:	4546      	cmp	r6, r8
 8000e36:	d2ea      	bcs.n	8000e0e <__udivmoddi4+0x286>
 8000e38:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e3c:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e40:	3801      	subs	r0, #1
 8000e42:	e7e4      	b.n	8000e0e <__udivmoddi4+0x286>
 8000e44:	4670      	mov	r0, lr
 8000e46:	e7d7      	b.n	8000df8 <__udivmoddi4+0x270>
 8000e48:	4618      	mov	r0, r3
 8000e4a:	e78f      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e4c:	4681      	mov	r9, r0
 8000e4e:	e7bd      	b.n	8000dcc <__udivmoddi4+0x244>
 8000e50:	4611      	mov	r1, r2
 8000e52:	e776      	b.n	8000d42 <__udivmoddi4+0x1ba>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	e744      	b.n	8000ce4 <__udivmoddi4+0x15c>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0xe4>
 8000e5e:	3a02      	subs	r2, #2
 8000e60:	443e      	add	r6, r7
 8000e62:	e72b      	b.n	8000cbc <__udivmoddi4+0x134>

08000e64 <__aeabi_idiv0>:
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b087      	sub	sp, #28
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	2300      	movs	r3, #0
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	230f      	movs	r3, #15
 8000e7a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	78db      	ldrb	r3, [r3, #3]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d03a      	beq.n	8000efa <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000e84:	4b27      	ldr	r3, [pc, #156]	; (8000f24 <NVIC_Init+0xbc>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	0a1b      	lsrs	r3, r3, #8
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	f1c3 0304 	rsb	r3, r3, #4
 8000e98:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea2:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	785b      	ldrb	r3, [r3, #1]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	789b      	ldrb	r3, [r3, #2]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	011b      	lsls	r3, r3, #4
 8000ec6:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000ec8:	4a17      	ldr	r2, [pc, #92]	; (8000f28 <NVIC_Init+0xc0>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	6979      	ldr	r1, [r7, #20]
 8000ed0:	b2c9      	uxtb	r1, r1
 8000ed2:	4413      	add	r3, r2
 8000ed4:	460a      	mov	r2, r1
 8000ed6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000eda:	4a13      	ldr	r2, [pc, #76]	; (8000f28 <NVIC_Init+0xc0>)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	095b      	lsrs	r3, r3, #5
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	f003 031f 	and.w	r3, r3, #31
 8000eee:	2101      	movs	r1, #1
 8000ef0:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ef4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000ef8:	e00f      	b.n	8000f1a <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000efa:	490b      	ldr	r1, [pc, #44]	; (8000f28 <NVIC_Init+0xc0>)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	095b      	lsrs	r3, r3, #5
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	f003 031f 	and.w	r3, r3, #31
 8000f0e:	2201      	movs	r2, #1
 8000f10:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f12:	f100 0320 	add.w	r3, r0, #32
 8000f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f1a:	bf00      	nop
 8000f1c:	371c      	adds	r7, #28
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr
 8000f24:	e000ed00 	.word	0xe000ed00
 8000f28:	e000e100 	.word	0xe000e100

08000f2c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	78db      	ldrb	r3, [r3, #3]
 8000f52:	f003 030f 	and.w	r3, r3, #15
 8000f56:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	78db      	ldrb	r3, [r3, #3]
 8000f5c:	f003 0310 	and.w	r3, r3, #16
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d005      	beq.n	8000f70 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	789b      	ldrb	r3, [r3, #2]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	881b      	ldrh	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d044      	beq.n	8001004 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	61bb      	str	r3, [r7, #24]
 8000f84:	e038      	b.n	8000ff8 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000f86:	2201      	movs	r2, #1
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	881b      	ldrh	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d126      	bne.n	8000ff2 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000faa:	220f      	movs	r2, #15
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000fbe:	69fa      	ldr	r2, [r7, #28]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	78db      	ldrb	r3, [r3, #3]
 8000fd0:	2b28      	cmp	r3, #40	; 0x28
 8000fd2:	d105      	bne.n	8000fe0 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	409a      	lsls	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	615a      	str	r2, [r3, #20]
 8000fde:	e008      	b.n	8000ff2 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	78db      	ldrb	r3, [r3, #3]
 8000fe4:	2b48      	cmp	r3, #72	; 0x48
 8000fe6:	d104      	bne.n	8000ff2 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	409a      	lsls	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	61bb      	str	r3, [r7, #24]
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	2b07      	cmp	r3, #7
 8000ffc:	d9c3      	bls.n	8000f86 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	881b      	ldrh	r3, [r3, #0]
 8001008:	2bff      	cmp	r3, #255	; 0xff
 800100a:	d946      	bls.n	800109a <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001012:	2300      	movs	r3, #0
 8001014:	61bb      	str	r3, [r7, #24]
 8001016:	e03a      	b.n	800108e <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	3308      	adds	r3, #8
 800101c:	2201      	movs	r2, #1
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	461a      	mov	r2, r3
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4013      	ands	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	429a      	cmp	r2, r3
 8001036:	d127      	bne.n	8001088 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800103e:	220f      	movs	r2, #15
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	43db      	mvns	r3, r3
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	4013      	ands	r3, r2
 8001050:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001052:	69fa      	ldr	r2, [r7, #28]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	697a      	ldr	r2, [r7, #20]
 800105c:	4313      	orrs	r3, r2
 800105e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	78db      	ldrb	r3, [r3, #3]
 8001064:	2b28      	cmp	r3, #40	; 0x28
 8001066:	d105      	bne.n	8001074 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	3308      	adds	r3, #8
 800106c:	2201      	movs	r2, #1
 800106e:	409a      	lsls	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	78db      	ldrb	r3, [r3, #3]
 8001078:	2b48      	cmp	r3, #72	; 0x48
 800107a:	d105      	bne.n	8001088 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800107c:	69bb      	ldr	r3, [r7, #24]
 800107e:	3308      	adds	r3, #8
 8001080:	2201      	movs	r2, #1
 8001082:	409a      	lsls	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	3301      	adds	r3, #1
 800108c:	61bb      	str	r3, [r7, #24]
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	2b07      	cmp	r3, #7
 8001092:	d9c1      	bls.n	8001018 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	697a      	ldr	r2, [r7, #20]
 8001098:	605a      	str	r2, [r3, #4]
  }
}
 800109a:	bf00      	nop
 800109c:	3724      	adds	r7, #36	; 0x24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr

080010a4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80010b0:	887a      	ldrh	r2, [r7, #2]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	611a      	str	r2, [r3, #16]
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	460b      	mov	r3, r1
 80010ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80010cc:	887a      	ldrh	r2, [r7, #2]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	615a      	str	r2, [r3, #20]
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80010dc:	b480      	push	{r7}
 80010de:	b087      	sub	sp, #28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	2300      	movs	r3, #0
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	2300      	movs	r3, #0
 80010f2:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80010f4:	4b4c      	ldr	r3, [pc, #304]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 030c 	and.w	r3, r3, #12
 80010fc:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2b04      	cmp	r3, #4
 8001102:	d007      	beq.n	8001114 <RCC_GetClocksFreq+0x38>
 8001104:	2b08      	cmp	r3, #8
 8001106:	d009      	beq.n	800111c <RCC_GetClocksFreq+0x40>
 8001108:	2b00      	cmp	r3, #0
 800110a:	d133      	bne.n	8001174 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a47      	ldr	r2, [pc, #284]	; (800122c <RCC_GetClocksFreq+0x150>)
 8001110:	601a      	str	r2, [r3, #0]
      break;
 8001112:	e033      	b.n	800117c <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a46      	ldr	r2, [pc, #280]	; (8001230 <RCC_GetClocksFreq+0x154>)
 8001118:	601a      	str	r2, [r3, #0]
      break;
 800111a:	e02f      	b.n	800117c <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800111c:	4b42      	ldr	r3, [pc, #264]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001124:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001126:	4b40      	ldr	r3, [pc, #256]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800112e:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	0c9b      	lsrs	r3, r3, #18
 8001134:	3302      	adds	r3, #2
 8001136:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d106      	bne.n	800114c <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	4a3c      	ldr	r2, [pc, #240]	; (8001234 <RCC_GetClocksFreq+0x158>)
 8001142:	fb02 f203 	mul.w	r2, r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800114a:	e017      	b.n	800117c <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 800114c:	4b36      	ldr	r3, [pc, #216]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d006      	beq.n	8001166 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	4a37      	ldr	r2, [pc, #220]	; (8001238 <RCC_GetClocksFreq+0x15c>)
 800115c:	fb02 f203 	mul.w	r2, r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	601a      	str	r2, [r3, #0]
      break;
 8001164:	e00a      	b.n	800117c <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	4a31      	ldr	r2, [pc, #196]	; (8001230 <RCC_GetClocksFreq+0x154>)
 800116a:	fb02 f203 	mul.w	r2, r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	601a      	str	r2, [r3, #0]
      break;
 8001172:	e003      	b.n	800117c <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a2d      	ldr	r2, [pc, #180]	; (800122c <RCC_GetClocksFreq+0x150>)
 8001178:	601a      	str	r2, [r3, #0]
      break;
 800117a:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800117c:	4b2a      	ldr	r3, [pc, #168]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001184:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	091b      	lsrs	r3, r3, #4
 800118a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800118c:	4a2b      	ldr	r2, [pc, #172]	; (800123c <RCC_GetClocksFreq+0x160>)
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	4413      	add	r3, r2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	40da      	lsrs	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80011a4:	4b20      	ldr	r3, [pc, #128]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80011ac:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	0a1b      	lsrs	r3, r3, #8
 80011b2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80011b4:	4a21      	ldr	r2, [pc, #132]	; (800123c <RCC_GetClocksFreq+0x160>)
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	4413      	add	r3, r2
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	40da      	lsrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80011cc:	4b16      	ldr	r3, [pc, #88]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80011d4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	0adb      	lsrs	r3, r3, #11
 80011da:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80011dc:	4a17      	ldr	r2, [pc, #92]	; (800123c <RCC_GetClocksFreq+0x160>)
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685a      	ldr	r2, [r3, #4]
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	40da      	lsrs	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80011f4:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <RCC_GetClocksFreq+0x14c>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011fc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	0b9b      	lsrs	r3, r3, #14
 8001202:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8001204:	4a0e      	ldr	r2, [pc, #56]	; (8001240 <RCC_GetClocksFreq+0x164>)
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	4413      	add	r3, r2
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68da      	ldr	r2, [r3, #12]
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	fbb2 f2f3 	udiv	r2, r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	611a      	str	r2, [r3, #16]
}
 800121e:	bf00      	nop
 8001220:	371c      	adds	r7, #28
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	40021000 	.word	0x40021000
 800122c:	007a1200 	.word	0x007a1200
 8001230:	00b71b00 	.word	0x00b71b00
 8001234:	003d0900 	.word	0x003d0900
 8001238:	005b8d80 	.word	0x005b8d80
 800123c:	20000000 	.word	0x20000000
 8001240:	20000010 	.word	0x20000010

08001244 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001250:	78fb      	ldrb	r3, [r7, #3]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d006      	beq.n	8001264 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001256:	4909      	ldr	r1, [pc, #36]	; (800127c <RCC_APB2PeriphClockCmd+0x38>)
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <RCC_APB2PeriphClockCmd+0x38>)
 800125a:	699a      	ldr	r2, [r3, #24]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4313      	orrs	r3, r2
 8001260:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001262:	e006      	b.n	8001272 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001264:	4905      	ldr	r1, [pc, #20]	; (800127c <RCC_APB2PeriphClockCmd+0x38>)
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <RCC_APB2PeriphClockCmd+0x38>)
 8001268:	699a      	ldr	r2, [r3, #24]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	43db      	mvns	r3, r3
 800126e:	4013      	ands	r3, r2
 8001270:	618b      	str	r3, [r1, #24]
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr
 800127c:	40021000 	.word	0x40021000

08001280 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	460b      	mov	r3, r1
 800128a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800128c:	78fb      	ldrb	r3, [r7, #3]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d006      	beq.n	80012a0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001292:	4909      	ldr	r1, [pc, #36]	; (80012b8 <RCC_APB1PeriphClockCmd+0x38>)
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <RCC_APB1PeriphClockCmd+0x38>)
 8001296:	69da      	ldr	r2, [r3, #28]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4313      	orrs	r3, r2
 800129c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800129e:	e006      	b.n	80012ae <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80012a0:	4905      	ldr	r1, [pc, #20]	; (80012b8 <RCC_APB1PeriphClockCmd+0x38>)
 80012a2:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <RCC_APB1PeriphClockCmd+0x38>)
 80012a4:	69da      	ldr	r2, [r3, #28]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	43db      	mvns	r3, r3
 80012aa:	4013      	ands	r3, r2
 80012ac:	61cb      	str	r3, [r1, #28]
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr
 80012b8:	40021000 	.word	0x40021000

080012bc <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80012d0:	89fb      	ldrh	r3, [r7, #14]
 80012d2:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80012d6:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	881a      	ldrh	r2, [r3, #0]
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	885b      	ldrh	r3, [r3, #2]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012e8:	4313      	orrs	r3, r2
 80012ea:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012f0:	4313      	orrs	r3, r2
 80012f2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012f8:	4313      	orrs	r3, r2
 80012fa:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001300:	4313      	orrs	r3, r2
 8001302:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001308:	4313      	orrs	r3, r2
 800130a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001310:	4313      	orrs	r3, r2
 8001312:	b29a      	uxth	r2, r3
 8001314:	89fb      	ldrh	r3, [r7, #14]
 8001316:	4313      	orrs	r3, r2
 8001318:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	89fa      	ldrh	r2, [r7, #14]
 800131e:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	8b9b      	ldrh	r3, [r3, #28]
 8001324:	b29b      	uxth	r3, r3
 8001326:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800132a:	b29a      	uxth	r2, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	8a1a      	ldrh	r2, [r3, #16]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	821a      	strh	r2, [r3, #16]
}
 8001338:	bf00      	nop
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr

08001342 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	460b      	mov	r3, r1
 800134c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800134e:	78fb      	ldrb	r3, [r7, #3]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d008      	beq.n	8001366 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	b29b      	uxth	r3, r3
 800135a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800135e:	b29a      	uxth	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 8001364:	e007      	b.n	8001376 <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	b29b      	uxth	r3, r3
 800136c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001370:	b29a      	uxth	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	801a      	strh	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	887a      	ldrh	r2, [r7, #2]
 8001390:	819a      	strh	r2, [r3, #12]
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr

0800139c <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	899b      	ldrh	r3, [r3, #12]
 80013a8:	b29b      	uxth	r3, r3
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr

080013b4 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80013c0:	2300      	movs	r3, #0
 80013c2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	891b      	ldrh	r3, [r3, #8]
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	887b      	ldrh	r3, [r7, #2]
 80013cc:	4013      	ands	r3, r2
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d002      	beq.n	80013da <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80013d4:	2301      	movs	r3, #1
 80013d6:	73fb      	strb	r3, [r7, #15]
 80013d8:	e001      	b.n	80013de <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80013da:	2300      	movs	r3, #0
 80013dc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80013de:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3714      	adds	r7, #20
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
	...

080013ec <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a2e      	ldr	r2, [pc, #184]	; (80014bc <TIM_TimeBaseInit+0xd0>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d013      	beq.n	8001430 <TIM_TimeBaseInit+0x44>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a2d      	ldr	r2, [pc, #180]	; (80014c0 <TIM_TimeBaseInit+0xd4>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d00f      	beq.n	8001430 <TIM_TimeBaseInit+0x44>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001416:	d00b      	beq.n	8001430 <TIM_TimeBaseInit+0x44>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a2a      	ldr	r2, [pc, #168]	; (80014c4 <TIM_TimeBaseInit+0xd8>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d007      	beq.n	8001430 <TIM_TimeBaseInit+0x44>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a29      	ldr	r2, [pc, #164]	; (80014c8 <TIM_TimeBaseInit+0xdc>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d003      	beq.n	8001430 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a28      	ldr	r2, [pc, #160]	; (80014cc <TIM_TimeBaseInit+0xe0>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d108      	bne.n	8001442 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8001430:	89fb      	ldrh	r3, [r7, #14]
 8001432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001436:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	885a      	ldrh	r2, [r3, #2]
 800143c:	89fb      	ldrh	r3, [r7, #14]
 800143e:	4313      	orrs	r3, r2
 8001440:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a22      	ldr	r2, [pc, #136]	; (80014d0 <TIM_TimeBaseInit+0xe4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00c      	beq.n	8001464 <TIM_TimeBaseInit+0x78>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a21      	ldr	r2, [pc, #132]	; (80014d4 <TIM_TimeBaseInit+0xe8>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d008      	beq.n	8001464 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8001452:	89fb      	ldrh	r3, [r7, #14]
 8001454:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001458:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	88da      	ldrh	r2, [r3, #6]
 800145e:	89fb      	ldrh	r3, [r7, #14]
 8001460:	4313      	orrs	r3, r2
 8001462:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	89fa      	ldrh	r2, [r7, #14]
 8001468:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	889a      	ldrh	r2, [r3, #4]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	881a      	ldrh	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a0f      	ldr	r2, [pc, #60]	; (80014bc <TIM_TimeBaseInit+0xd0>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d00f      	beq.n	80014a2 <TIM_TimeBaseInit+0xb6>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a0e      	ldr	r2, [pc, #56]	; (80014c0 <TIM_TimeBaseInit+0xd4>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d00b      	beq.n	80014a2 <TIM_TimeBaseInit+0xb6>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a12      	ldr	r2, [pc, #72]	; (80014d8 <TIM_TimeBaseInit+0xec>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d007      	beq.n	80014a2 <TIM_TimeBaseInit+0xb6>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a11      	ldr	r2, [pc, #68]	; (80014dc <TIM_TimeBaseInit+0xf0>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d003      	beq.n	80014a2 <TIM_TimeBaseInit+0xb6>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a10      	ldr	r2, [pc, #64]	; (80014e0 <TIM_TimeBaseInit+0xf4>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d104      	bne.n	80014ac <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	7a1b      	ldrb	r3, [r3, #8]
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2201      	movs	r2, #1
 80014b0:	829a      	strh	r2, [r3, #20]
}
 80014b2:	bf00      	nop
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	40012c00 	.word	0x40012c00
 80014c0:	40013400 	.word	0x40013400
 80014c4:	40000400 	.word	0x40000400
 80014c8:	40000800 	.word	0x40000800
 80014cc:	40000c00 	.word	0x40000c00
 80014d0:	40001000 	.word	0x40001000
 80014d4:	40001400 	.word	0x40001400
 80014d8:	40014000 	.word	0x40014000
 80014dc:	40014400 	.word	0x40014400
 80014e0:	40014800 	.word	0x40014800

080014e4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	460b      	mov	r3, r1
 80014ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80014f0:	78fb      	ldrb	r3, [r7, #3]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d008      	beq.n	8001508 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	b29a      	uxth	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8001506:	e007      	b.n	8001518 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	b29b      	uxth	r3, r3
 800150e:	f023 0301 	bic.w	r3, r3, #1
 8001512:	b29a      	uxth	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	801a      	strh	r2, [r3, #0]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	460b      	mov	r3, r1
 800152c:	807b      	strh	r3, [r7, #2]
 800152e:	4613      	mov	r3, r2
 8001530:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001532:	787b      	ldrb	r3, [r7, #1]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d008      	beq.n	800154a <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	899b      	ldrh	r3, [r3, #12]
 800153c:	b29a      	uxth	r2, r3
 800153e:	887b      	ldrh	r3, [r7, #2]
 8001540:	4313      	orrs	r3, r2
 8001542:	b29a      	uxth	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001548:	e009      	b.n	800155e <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	899b      	ldrh	r3, [r3, #12]
 800154e:	b29a      	uxth	r2, r3
 8001550:	887b      	ldrh	r3, [r7, #2]
 8001552:	43db      	mvns	r3, r3
 8001554:	b29b      	uxth	r3, r3
 8001556:	4013      	ands	r3, r2
 8001558:	b29a      	uxth	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	819a      	strh	r2, [r3, #12]
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	887a      	ldrh	r2, [r7, #2]
 8001578:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr

08001584 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001590:	887b      	ldrh	r3, [r7, #2]
 8001592:	43db      	mvns	r3, r3
 8001594:	b29a      	uxth	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	821a      	strh	r2, [r3, #16]
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr

080015a4 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08c      	sub	sp, #48	; 0x30
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80015ae:	2300      	movs	r3, #0
 80015b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015b2:	2300      	movs	r3, #0
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	8a1b      	ldrh	r3, [r3, #16]
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80015ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015d0:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80015d4:	4013      	ands	r3, r2
 80015d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	88db      	ldrh	r3, [r3, #6]
 80015dc:	461a      	mov	r2, r3
 80015de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e0:	4313      	orrs	r3, r2
 80015e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80015e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	899b      	ldrh	r3, [r3, #12]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80015f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015f6:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80015fa:	4013      	ands	r3, r2
 80015fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	889a      	ldrh	r2, [r3, #4]
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	891b      	ldrh	r3, [r3, #8]
 8001606:	4313      	orrs	r3, r2
 8001608:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800160e:	4313      	orrs	r3, r2
 8001610:	b29b      	uxth	r3, r3
 8001612:	461a      	mov	r2, r3
 8001614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001616:	4313      	orrs	r3, r2
 8001618:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800161a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161c:	b29a      	uxth	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	8a9b      	ldrh	r3, [r3, #20]
 8001626:	b29b      	uxth	r3, r3
 8001628:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800162a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800162c:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001630:	4013      	ands	r3, r2
 8001632:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	899b      	ldrh	r3, [r3, #12]
 8001638:	461a      	mov	r2, r3
 800163a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800163c:	4313      	orrs	r3, r2
 800163e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001642:	b29a      	uxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fd45 	bl	80010dc <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	4a2e      	ldr	r2, [pc, #184]	; (8001710 <USART_Init+0x16c>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d102      	bne.n	8001660 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	62bb      	str	r3, [r7, #40]	; 0x28
 800165e:	e001      	b.n	8001664 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	899b      	ldrh	r3, [r3, #12]
 8001668:	b29b      	uxth	r3, r3
 800166a:	b21b      	sxth	r3, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	da0c      	bge.n	800168a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001670:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001672:	4613      	mov	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4413      	add	r3, r2
 8001678:	009a      	lsls	r2, r3, #2
 800167a:	441a      	add	r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	fbb2 f3f3 	udiv	r3, r2, r3
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
 8001688:	e00b      	b.n	80016a2 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800168a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800168c:	4613      	mov	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4413      	add	r3, r2
 8001692:	009a      	lsls	r2, r3, #2
 8001694:	441a      	add	r2, r3
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80016a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a4:	4a1b      	ldr	r2, [pc, #108]	; (8001714 <USART_Init+0x170>)
 80016a6:	fba2 2303 	umull	r2, r3, r2, r3
 80016aa:	095b      	lsrs	r3, r3, #5
 80016ac:	011b      	lsls	r3, r3, #4
 80016ae:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80016b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b2:	091b      	lsrs	r3, r3, #4
 80016b4:	2264      	movs	r2, #100	; 0x64
 80016b6:	fb02 f303 	mul.w	r3, r2, r3
 80016ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	899b      	ldrh	r3, [r3, #12]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	b21b      	sxth	r3, r3
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	da0c      	bge.n	80016e6 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80016cc:	6a3b      	ldr	r3, [r7, #32]
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	3332      	adds	r3, #50	; 0x32
 80016d2:	4a10      	ldr	r2, [pc, #64]	; (8001714 <USART_Init+0x170>)
 80016d4:	fba2 2303 	umull	r2, r3, r2, r3
 80016d8:	095b      	lsrs	r3, r3, #5
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016e0:	4313      	orrs	r3, r2
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016e4:	e00b      	b.n	80016fe <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	011b      	lsls	r3, r3, #4
 80016ea:	3332      	adds	r3, #50	; 0x32
 80016ec:	4a09      	ldr	r2, [pc, #36]	; (8001714 <USART_Init+0x170>)
 80016ee:	fba2 2303 	umull	r2, r3, r2, r3
 80016f2:	095b      	lsrs	r3, r3, #5
 80016f4:	f003 030f 	and.w	r3, r3, #15
 80016f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016fa:	4313      	orrs	r3, r2
 80016fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80016fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001700:	b29a      	uxth	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	811a      	strh	r2, [r3, #8]
}
 8001706:	bf00      	nop
 8001708:	3730      	adds	r7, #48	; 0x30
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40013800 	.word	0x40013800
 8001714:	51eb851f 	.word	0x51eb851f

08001718 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001724:	78fb      	ldrb	r3, [r7, #3]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d008      	beq.n	800173c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	899b      	ldrh	r3, [r3, #12]
 800172e:	b29b      	uxth	r3, r3
 8001730:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001734:	b29a      	uxth	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800173a:	e007      	b.n	800174c <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	899b      	ldrh	r3, [r3, #12]
 8001740:	b29b      	uxth	r3, r3
 8001742:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001746:	b29a      	uxth	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	819a      	strh	r2, [r3, #12]
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr

08001756 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001756:	b480      	push	{r7}
 8001758:	b087      	sub	sp, #28
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	460b      	mov	r3, r1
 8001760:	807b      	strh	r3, [r7, #2]
 8001762:	4613      	mov	r3, r2
 8001764:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	2300      	movs	r3, #0
 8001770:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800177a:	887b      	ldrh	r3, [r7, #2]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	095b      	lsrs	r3, r3, #5
 8001780:	b2db      	uxtb	r3, r3
 8001782:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001784:	887b      	ldrh	r3, [r7, #2]
 8001786:	f003 031f 	and.w	r3, r3, #31
 800178a:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800178c:	2201      	movs	r2, #1
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d103      	bne.n	80017a4 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	330c      	adds	r3, #12
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	e009      	b.n	80017b8 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d103      	bne.n	80017b2 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	3310      	adds	r3, #16
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	e002      	b.n	80017b8 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	3314      	adds	r3, #20
 80017b6:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80017b8:	787b      	ldrb	r3, [r7, #1]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d006      	beq.n	80017cc <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	6811      	ldr	r1, [r2, #0]
 80017c4:	68ba      	ldr	r2, [r7, #8]
 80017c6:	430a      	orrs	r2, r1
 80017c8:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80017ca:	e006      	b.n	80017da <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	6811      	ldr	r1, [r2, #0]
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	43d2      	mvns	r2, r2
 80017d6:	400a      	ands	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]
}
 80017da:	bf00      	nop
 80017dc:	371c      	adds	r7, #28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bc80      	pop	{r7}
 80017e2:	4770      	bx	lr

080017e4 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80017f0:	887b      	ldrh	r3, [r7, #2]
 80017f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	809a      	strh	r2, [r3, #4]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr

08001806 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	889b      	ldrh	r3, [r3, #4]
 8001812:	b29b      	uxth	r3, r3
 8001814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001818:	b29b      	uxth	r3, r3
}
 800181a:	4618      	mov	r0, r3
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	bc80      	pop	{r7}
 8001822:	4770      	bx	lr

08001824 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	b29a      	uxth	r2, r3
 800183a:	887b      	ldrh	r3, [r7, #2]
 800183c:	4013      	ands	r3, r2
 800183e:	b29b      	uxth	r3, r3
 8001840:	2b00      	cmp	r3, #0
 8001842:	d002      	beq.n	800184a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001844:	2301      	movs	r3, #1
 8001846:	73fb      	strb	r3, [r7, #15]
 8001848:	e001      	b.n	800184e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800184a:	2300      	movs	r3, #0
 800184c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr

0800185a <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
 8001862:	460b      	mov	r3, r1
 8001864:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8001866:	887b      	ldrh	r3, [r7, #2]
 8001868:	43db      	mvns	r3, r3
 800186a:	b29a      	uxth	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	801a      	strh	r2, [r3, #0]
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
	...

0800187c <loopback_tcps>:
#include "wizchip_conf.h"

#if LOOPBACK_MODE == LOOPBACK_MAIN_NOBLCOK

int32_t loopback_tcps(uint8_t sn, uint8_t* buf, uint16_t port)
{
 800187c:	b5b0      	push	{r4, r5, r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af04      	add	r7, sp, #16
 8001882:	4603      	mov	r3, r0
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	71fb      	strb	r3, [r7, #7]
 8001888:	4613      	mov	r3, r2
 800188a:	80bb      	strh	r3, [r7, #4]
   int32_t ret;
   uint16_t size = 0, sentsize=0;
 800188c:	2300      	movs	r3, #0
 800188e:	82fb      	strh	r3, [r7, #22]
 8001890:	2300      	movs	r3, #0
 8001892:	82bb      	strh	r3, [r7, #20]
#ifdef _LOOPBACK_DEBUG_
   uint8_t destip[4];
   uint16_t destport;
#endif

   switch(getSn_SR(sn))
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	3304      	adds	r3, #4
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	3303      	adds	r3, #3
 800189c:	4618      	mov	r0, r3
 800189e:	f000 f981 	bl	8001ba4 <WIZCHIP_READ>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b1c      	cmp	r3, #28
 80018a6:	f200 80f4 	bhi.w	8001a92 <loopback_tcps+0x216>
 80018aa:	a201      	add	r2, pc, #4	; (adr r2, 80018b0 <loopback_tcps+0x34>)
 80018ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b0:	08001a77 	.word	0x08001a77
 80018b4:	08001a93 	.word	0x08001a93
 80018b8:	08001a93 	.word	0x08001a93
 80018bc:	08001a93 	.word	0x08001a93
 80018c0:	08001a93 	.word	0x08001a93
 80018c4:	08001a93 	.word	0x08001a93
 80018c8:	08001a93 	.word	0x08001a93
 80018cc:	08001a93 	.word	0x08001a93
 80018d0:	08001a93 	.word	0x08001a93
 80018d4:	08001a93 	.word	0x08001a93
 80018d8:	08001a93 	.word	0x08001a93
 80018dc:	08001a93 	.word	0x08001a93
 80018e0:	08001a93 	.word	0x08001a93
 80018e4:	08001a93 	.word	0x08001a93
 80018e8:	08001a93 	.word	0x08001a93
 80018ec:	08001a93 	.word	0x08001a93
 80018f0:	08001a93 	.word	0x08001a93
 80018f4:	08001a93 	.word	0x08001a93
 80018f8:	08001a93 	.word	0x08001a93
 80018fc:	08001a55 	.word	0x08001a55
 8001900:	08001a93 	.word	0x08001a93
 8001904:	08001a93 	.word	0x08001a93
 8001908:	08001a93 	.word	0x08001a93
 800190c:	08001925 	.word	0x08001925
 8001910:	08001a93 	.word	0x08001a93
 8001914:	08001a93 	.word	0x08001a93
 8001918:	08001a93 	.word	0x08001a93
 800191c:	08001a93 	.word	0x08001a93
 8001920:	08001a33 	.word	0x08001a33
   {
      case SOCK_ESTABLISHED :
         if(getSn_IR(sn) & Sn_IR_CON)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	3304      	adds	r3, #4
 8001928:	021b      	lsls	r3, r3, #8
 800192a:	3302      	adds	r3, #2
 800192c:	4618      	mov	r0, r3
 800192e:	f000 f939 	bl	8001ba4 <WIZCHIP_READ>
 8001932:	4603      	mov	r3, r0
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	2b00      	cmp	r3, #0
 800193a:	d03a      	beq.n	80019b2 <loopback_tcps+0x136>
         {
#ifdef _LOOPBACK_DEBUG_
			getSn_DIPR(sn, destip);
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	3304      	adds	r3, #4
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	330c      	adds	r3, #12
 8001944:	4618      	mov	r0, r3
 8001946:	f107 0308 	add.w	r3, r7, #8
 800194a:	2204      	movs	r2, #4
 800194c:	4619      	mov	r1, r3
 800194e:	f000 f99f 	bl	8001c90 <WIZCHIP_READ_BUF>
			destport = getSn_DPORT(sn);
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	3304      	adds	r3, #4
 8001956:	021b      	lsls	r3, r3, #8
 8001958:	3310      	adds	r3, #16
 800195a:	4618      	mov	r0, r3
 800195c:	f000 f922 	bl	8001ba4 <WIZCHIP_READ>
 8001960:	4603      	mov	r3, r0
 8001962:	b29b      	uxth	r3, r3
 8001964:	021b      	lsls	r3, r3, #8
 8001966:	b29c      	uxth	r4, r3
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	3304      	adds	r3, #4
 800196c:	021b      	lsls	r3, r3, #8
 800196e:	3311      	adds	r3, #17
 8001970:	4618      	mov	r0, r3
 8001972:	f000 f917 	bl	8001ba4 <WIZCHIP_READ>
 8001976:	4603      	mov	r3, r0
 8001978:	b29b      	uxth	r3, r3
 800197a:	4423      	add	r3, r4
 800197c:	827b      	strh	r3, [r7, #18]

			printf("%d:Connected - %d.%d.%d.%d : %d\r\n",sn, destip[0], destip[1], destip[2], destip[3], destport);
 800197e:	79f9      	ldrb	r1, [r7, #7]
 8001980:	7a3b      	ldrb	r3, [r7, #8]
 8001982:	461c      	mov	r4, r3
 8001984:	7a7b      	ldrb	r3, [r7, #9]
 8001986:	461d      	mov	r5, r3
 8001988:	7abb      	ldrb	r3, [r7, #10]
 800198a:	461a      	mov	r2, r3
 800198c:	7afb      	ldrb	r3, [r7, #11]
 800198e:	4618      	mov	r0, r3
 8001990:	8a7b      	ldrh	r3, [r7, #18]
 8001992:	9302      	str	r3, [sp, #8]
 8001994:	9001      	str	r0, [sp, #4]
 8001996:	9200      	str	r2, [sp, #0]
 8001998:	462b      	mov	r3, r5
 800199a:	4622      	mov	r2, r4
 800199c:	4843      	ldr	r0, [pc, #268]	; (8001aac <loopback_tcps+0x230>)
 800199e:	f002 fb4b 	bl	8004038 <printf>
#endif
			setSn_IR(sn,Sn_IR_CON);
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	3304      	adds	r3, #4
 80019a6:	021b      	lsls	r3, r3, #8
 80019a8:	3302      	adds	r3, #2
 80019aa:	2101      	movs	r1, #1
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 f8cb 	bl	8001b48 <WIZCHIP_WRITE>
         }
		 if((size = getSn_RX_RSR(sn)) > 0) // Don't need to check SOCKERR_BUSY because it doesn't not occur.
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f000 f9f6 	bl	8001da6 <getSn_RX_RSR>
 80019ba:	4603      	mov	r3, r0
 80019bc:	82fb      	strh	r3, [r7, #22]
 80019be:	8afb      	ldrh	r3, [r7, #22]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d068      	beq.n	8001a96 <loopback_tcps+0x21a>
         {
			if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 80019c4:	8afb      	ldrh	r3, [r7, #22]
 80019c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019ca:	d902      	bls.n	80019d2 <loopback_tcps+0x156>
 80019cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019d0:	82fb      	strh	r3, [r7, #22]
			ret = recv(sn, buf, size);
 80019d2:	8afa      	ldrh	r2, [r7, #22]
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	6839      	ldr	r1, [r7, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 ff05 	bl	80027e8 <recv>
 80019de:	60f8      	str	r0, [r7, #12]

			if(ret <= 0) return ret;      // check SOCKERR_BUSY & SOCKERR_XXX. For showing the occurrence of SOCKERR_BUSY.
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	dc01      	bgt.n	80019ea <loopback_tcps+0x16e>
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	e05b      	b.n	8001aa2 <loopback_tcps+0x226>
			size = (uint16_t) ret;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	82fb      	strh	r3, [r7, #22]
			sentsize = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	82bb      	strh	r3, [r7, #20]

			while(size != sentsize)
 80019f2:	e019      	b.n	8001a28 <loopback_tcps+0x1ac>
			{
				ret = send(sn, buf+sentsize, size-sentsize);
 80019f4:	8abb      	ldrh	r3, [r7, #20]
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	18d1      	adds	r1, r2, r3
 80019fa:	8afa      	ldrh	r2, [r7, #22]
 80019fc:	8abb      	ldrh	r3, [r7, #20]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 fe07 	bl	8002618 <send>
 8001a0a:	60f8      	str	r0, [r7, #12]
				if(ret < 0)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	da05      	bge.n	8001a1e <loopback_tcps+0x1a2>
				{
					close(sn);
 8001a12:	79fb      	ldrb	r3, [r7, #7]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f000 fcdb 	bl	80023d0 <close>
					return ret;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	e041      	b.n	8001aa2 <loopback_tcps+0x226>
				}
				sentsize += ret; // Don't care SOCKERR_BUSY, because it is zero.
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	8abb      	ldrh	r3, [r7, #20]
 8001a24:	4413      	add	r3, r2
 8001a26:	82bb      	strh	r3, [r7, #20]
			while(size != sentsize)
 8001a28:	8afa      	ldrh	r2, [r7, #22]
 8001a2a:	8abb      	ldrh	r3, [r7, #20]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d1e1      	bne.n	80019f4 <loopback_tcps+0x178>
			}
         }
         break;
 8001a30:	e031      	b.n	8001a96 <loopback_tcps+0x21a>
      case SOCK_CLOSE_WAIT :
#ifdef _LOOPBACK_DEBUG_
         //printf("%d:CloseWait\r\n",sn);
#endif
         if((ret = disconnect(sn)) != SOCK_OK) return ret;
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f000 fd81 	bl	800253c <disconnect>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d001      	beq.n	8001a48 <loopback_tcps+0x1cc>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	e02c      	b.n	8001aa2 <loopback_tcps+0x226>
#ifdef _LOOPBACK_DEBUG_
         printf("%d:Socket Closed\r\n", sn);
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4818      	ldr	r0, [pc, #96]	; (8001ab0 <loopback_tcps+0x234>)
 8001a4e:	f002 faf3 	bl	8004038 <printf>
#endif
         break;
 8001a52:	e025      	b.n	8001aa0 <loopback_tcps+0x224>
      case SOCK_INIT :
#ifdef _LOOPBACK_DEBUG_
    	 printf("%d:Listen, TCP server loopback, port [%d]\r\n", sn, port);
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	88ba      	ldrh	r2, [r7, #4]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4816      	ldr	r0, [pc, #88]	; (8001ab4 <loopback_tcps+0x238>)
 8001a5c:	f002 faec 	bl	8004038 <printf>
#endif
         if( (ret = listen(sn)) != SOCK_OK) return ret;
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 fd1a 	bl	800249c <listen>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d013      	beq.n	8001a9a <loopback_tcps+0x21e>
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	e015      	b.n	8001aa2 <loopback_tcps+0x226>
         break;
      case SOCK_CLOSED:
#ifdef _LOOPBACK_DEBUG_
         //printf("%d:TCP server loopback start\r\n",sn);
#endif
         if((ret = socket(sn, Sn_MR_TCP, port, 0x00)) != sn) return ret;
 8001a76:	88ba      	ldrh	r2, [r7, #4]
 8001a78:	79f8      	ldrb	r0, [r7, #7]
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	f000 fba3 	bl	80021c8 <socket>
 8001a82:	4603      	mov	r3, r0
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	68fa      	ldr	r2, [r7, #12]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d007      	beq.n	8001a9e <loopback_tcps+0x222>
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	e007      	b.n	8001aa2 <loopback_tcps+0x226>
#ifdef _LOOPBACK_DEBUG_
         //printf("%d:Socket opened\r\n",sn);
#endif
         break;
      default:
         break;
 8001a92:	bf00      	nop
 8001a94:	e004      	b.n	8001aa0 <loopback_tcps+0x224>
         break;
 8001a96:	bf00      	nop
 8001a98:	e002      	b.n	8001aa0 <loopback_tcps+0x224>
         break;
 8001a9a:	bf00      	nop
 8001a9c:	e000      	b.n	8001aa0 <loopback_tcps+0x224>
         break;
 8001a9e:	bf00      	nop
   }
   return 1;
 8001aa0:	2301      	movs	r3, #1
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	08007730 	.word	0x08007730
 8001ab0:	08007754 	.word	0x08007754
 8001ab4:	08007768 	.word	0x08007768

08001ab8 <register_read>:
   return 1;
}


void register_read(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
	int i;
	printf("                    ----register read----\r\n");
 8001abe:	481c      	ldr	r0, [pc, #112]	; (8001b30 <register_read+0x78>)
 8001ac0:	f002 fb32 	bl	8004128 <puts>
	printf("Address | ");
 8001ac4:	481b      	ldr	r0, [pc, #108]	; (8001b34 <register_read+0x7c>)
 8001ac6:	f002 fab7 	bl	8004038 <printf>
	for(i = 0 ; i < 16 ; i++)
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	e006      	b.n	8001ade <register_read+0x26>
	  printf("%02x ",i);
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4819      	ldr	r0, [pc, #100]	; (8001b38 <register_read+0x80>)
 8001ad4:	f002 fab0 	bl	8004038 <printf>
	for(i = 0 ; i < 16 ; i++)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	3301      	adds	r3, #1
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b0f      	cmp	r3, #15
 8001ae2:	ddf5      	ble.n	8001ad0 <register_read+0x18>
	printf("\r\n---------------------------------------------------------");
 8001ae4:	4815      	ldr	r0, [pc, #84]	; (8001b3c <register_read+0x84>)
 8001ae6:	f002 faa7 	bl	8004038 <printf>
	for(i = 0 ; i < 0x0090 ; i++)
 8001aea:	2300      	movs	r3, #0
 8001aec:	607b      	str	r3, [r7, #4]
 8001aee:	e014      	b.n	8001b1a <register_read+0x62>
	{
	  if(i%16 == 0) printf("\r\n  %04x  | ", i);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f003 030f 	and.w	r3, r3, #15
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d103      	bne.n	8001b02 <register_read+0x4a>
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	4810      	ldr	r0, [pc, #64]	; (8001b40 <register_read+0x88>)
 8001afe:	f002 fa9b 	bl	8004038 <printf>
	  printf("%02x ",WIZCHIP_READ(i));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f000 f84d 	bl	8001ba4 <WIZCHIP_READ>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	480a      	ldr	r0, [pc, #40]	; (8001b38 <register_read+0x80>)
 8001b10:	f002 fa92 	bl	8004038 <printf>
	for(i = 0 ; i < 0x0090 ; i++)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	3301      	adds	r3, #1
 8001b18:	607b      	str	r3, [r7, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b8f      	cmp	r3, #143	; 0x8f
 8001b1e:	dde7      	ble.n	8001af0 <register_read+0x38>
	}
	printf("\r\n");
 8001b20:	4808      	ldr	r0, [pc, #32]	; (8001b44 <register_read+0x8c>)
 8001b22:	f002 fb01 	bl	8004128 <puts>
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	08007844 	.word	0x08007844
 8001b34:	08007870 	.word	0x08007870
 8001b38:	0800787c 	.word	0x0800787c
 8001b3c:	08007884 	.word	0x08007884
 8001b40:	080078c0 	.word	0x080078c0
 8001b44:	080078d0 	.word	0x080078d0

08001b48 <WIZCHIP_WRITE>:
#if   (_WIZCHIP_ == W5100S)
/**
@brief  This function writes the data into W5100S registers.
*/
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	70fb      	strb	r3, [r7, #3]
	int i;
   WIZCHIP_CRITICAL_ENTER();
 8001b54:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001b5a:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0xF0);
 8001b60:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	20f0      	movs	r0, #240	; 0xf0
 8001b66:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 8001b68:	4b0d      	ldr	r3, [pc, #52]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	0a12      	lsrs	r2, r2, #8
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	4610      	mov	r0, r2
 8001b74:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 8001b76:	4b0a      	ldr	r3, [pc, #40]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	4610      	mov	r0, r2
 8001b80:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);    // Data write (write 1byte data)
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	78fa      	ldrb	r2, [r7, #3]
 8001b88:	4610      	mov	r0, r2
 8001b8a:	4798      	blx	r3
   WIZCHIP.IF.BUS._write_data(IDM_DR,wb);
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!"
#endif

   WIZCHIP.CS._deselect();
 8001b8c:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001b92:	4b03      	ldr	r3, [pc, #12]	; (8001ba0 <WIZCHIP_WRITE+0x58>)
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	4798      	blx	r3
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000018 	.word	0x20000018

08001ba4 <WIZCHIP_READ>:
/**
@brief  This function reads the value from W5100S registers.
*/
uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   int i;
   WIZCHIP_CRITICAL_ENTER();
 8001bac:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001bb2:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ ==  _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0x0F);
 8001bb8:	4b10      	ldr	r3, [pc, #64]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	200f      	movs	r0, #15
 8001bbe:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	0a12      	lsrs	r2, r2, #8
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	4610      	mov	r0, r2
 8001bcc:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 8001bce:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	4610      	mov	r0, r2
 8001bd8:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte(); 
 8001bda:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	4798      	blx	r3
 8001be0:	4603      	mov	r3, r0
 8001be2:	73fb      	strb	r3, [r7, #15]

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100S. !!!"   
#endif

   WIZCHIP.CS._deselect();
 8001be4:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001bea:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <WIZCHIP_READ+0x58>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	4798      	blx	r3
   return ret;
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000018 	.word	0x20000018

08001c00 <WIZCHIP_WRITE_BUF>:

/**
@brief  This function writes into W5100S memory(Buffer)
*/ 
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	82fb      	strh	r3, [r7, #22]
   int j,k,l;
   WIZCHIP_CRITICAL_ENTER();
 8001c12:	4b1e      	ldr	r3, [pc, #120]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 8001c18:	4b1c      	ldr	r3, [pc, #112]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	4798      	blx	r3

#if((_WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_))

   WIZCHIP.IF.SPI._write_byte(0xF0);
 8001c1e:	4b1b      	ldr	r3, [pc, #108]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	20f0      	movs	r0, #240	; 0xf0
 8001c24:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0xFF00) >>  8);
 8001c26:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	b291      	uxth	r1, r2
 8001c2e:	8afa      	ldrh	r2, [r7, #22]
 8001c30:	440a      	add	r2, r1
 8001c32:	b292      	uxth	r2, r2
 8001c34:	0a12      	lsrs	r2, r2, #8
 8001c36:	b292      	uxth	r2, r2
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0x00FF) >>  0);
 8001c3e:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	b2d1      	uxtb	r1, r2
 8001c46:	8afa      	ldrh	r2, [r7, #22]
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	440a      	add	r2, r1
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	4610      	mov	r0, r2
 8001c50:	4798      	blx	r3

   for(i = 0; i < len; i++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	82fb      	strh	r3, [r7, #22]
 8001c56:	e00a      	b.n	8001c6e <WIZCHIP_WRITE_BUF+0x6e>
   {
	   WIZCHIP.IF.SPI._write_byte(pBuf[i]);    // Data write (write 1byte data)
 8001c58:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	8afa      	ldrh	r2, [r7, #22]
 8001c5e:	68b9      	ldr	r1, [r7, #8]
 8001c60:	440a      	add	r2, r1
 8001c62:	7812      	ldrb	r2, [r2, #0]
 8001c64:	4610      	mov	r0, r2
 8001c66:	4798      	blx	r3
   for(i = 0; i < len; i++)
 8001c68:	8afb      	ldrh	r3, [r7, #22]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	82fb      	strh	r3, [r7, #22]
 8001c6e:	8afa      	ldrh	r2, [r7, #22]
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d3f0      	bcc.n	8001c58 <WIZCHIP_WRITE_BUF+0x58>

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100S. !!!!"
#endif
   
   WIZCHIP.CS._deselect();  //M20150601 : Moved here.
 8001c76:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001c7c:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <WIZCHIP_WRITE_BUF+0x8c>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	4798      	blx	r3
}
 8001c82:	bf00      	nop
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000018 	.word	0x20000018

08001c90 <WIZCHIP_READ_BUF>:
/**
@brief  This function reads into W5100S memory(Buffer)
*/ 

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001c90:	b590      	push	{r4, r7, lr}
 8001c92:	b087      	sub	sp, #28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	82fb      	strh	r3, [r7, #22]
   WIZCHIP_CRITICAL_ENTER();
 8001ca2:	4b1e      	ldr	r3, [pc, #120]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 8001ca8:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	4798      	blx	r3
   
#if( (_WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_) )

   WIZCHIP.IF.SPI._write_byte(0x0F);
 8001cae:	4b1b      	ldr	r3, [pc, #108]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	200f      	movs	r0, #15
 8001cb4:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0xFF00) >>  8);
 8001cb6:	4b19      	ldr	r3, [pc, #100]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	b291      	uxth	r1, r2
 8001cbe:	8afa      	ldrh	r2, [r7, #22]
 8001cc0:	440a      	add	r2, r1
 8001cc2:	b292      	uxth	r2, r2
 8001cc4:	0a12      	lsrs	r2, r2, #8
 8001cc6:	b292      	uxth	r2, r2
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0x00FF) >>  0);
 8001cce:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	b2d1      	uxtb	r1, r2
 8001cd6:	8afa      	ldrh	r2, [r7, #22]
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	440a      	add	r2, r1
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4798      	blx	r3

   for(i = 0; i < len; i++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	82fb      	strh	r3, [r7, #22]
 8001ce6:	e00a      	b.n	8001cfe <WIZCHIP_READ_BUF+0x6e>
   {
      pBuf[i] = WIZCHIP.IF.SPI._read_byte(); 
 8001ce8:	8afb      	ldrh	r3, [r7, #22]
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	18d4      	adds	r4, r2, r3
 8001cee:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	4798      	blx	r3
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	7023      	strb	r3, [r4, #0]
   for(i = 0; i < len; i++)
 8001cf8:	8afb      	ldrh	r3, [r7, #22]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	82fb      	strh	r3, [r7, #22]
 8001cfe:	8afa      	ldrh	r2, [r7, #22]
 8001d00:	88fb      	ldrh	r3, [r7, #6]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d3f0      	bcc.n	8001ce8 <WIZCHIP_READ_BUF+0x58>
   
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100S. !!!!"
#endif

   WIZCHIP.CS._deselect();    //M20150601 : Moved Here.
 8001d06:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001d0c:	4b03      	ldr	r3, [pc, #12]	; (8001d1c <WIZCHIP_READ_BUF+0x8c>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	4798      	blx	r3
}
 8001d12:	bf00      	nop
 8001d14:	371c      	adds	r7, #28
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd90      	pop	{r4, r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000018 	.word	0x20000018

08001d20 <getSn_TX_FSR>:
///////////////////////////////////
// Socket N regsiter IO function //
///////////////////////////////////

uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	81fb      	strh	r3, [r7, #14]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	3304      	adds	r3, #4
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	3320      	adds	r3, #32
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ff32 	bl	8001ba4 <WIZCHIP_READ>
 8001d40:	4603      	mov	r3, r0
 8001d42:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001d44:	89bb      	ldrh	r3, [r7, #12]
 8001d46:	021b      	lsls	r3, r3, #8
 8001d48:	b29c      	uxth	r4, r3
 8001d4a:	79fb      	ldrb	r3, [r7, #7]
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	3321      	adds	r3, #33	; 0x21
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff ff26 	bl	8001ba4 <WIZCHIP_READ>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	4423      	add	r3, r4
 8001d5e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001d60:	89bb      	ldrh	r3, [r7, #12]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d016      	beq.n	8001d94 <getSn_TX_FSR+0x74>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	3304      	adds	r3, #4
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	3320      	adds	r3, #32
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff ff18 	bl	8001ba4 <WIZCHIP_READ>
 8001d74:	4603      	mov	r3, r0
 8001d76:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001d78:	89fb      	ldrh	r3, [r7, #14]
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	b29c      	uxth	r4, r3
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	3304      	adds	r3, #4
 8001d82:	021b      	lsls	r3, r3, #8
 8001d84:	3321      	adds	r3, #33	; 0x21
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ff0c 	bl	8001ba4 <WIZCHIP_READ>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	4423      	add	r3, r4
 8001d92:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001d94:	89fa      	ldrh	r2, [r7, #14]
 8001d96:	89bb      	ldrh	r3, [r7, #12]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d1ca      	bne.n	8001d32 <getSn_TX_FSR+0x12>
   return val;
 8001d9c:	89fb      	ldrh	r3, [r7, #14]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd90      	pop	{r4, r7, pc}

08001da6 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8001da6:	b590      	push	{r4, r7, lr}
 8001da8:	b085      	sub	sp, #20
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	4603      	mov	r3, r0
 8001dae:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	81fb      	strh	r3, [r7, #14]
 8001db4:	2300      	movs	r3, #0
 8001db6:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	3304      	adds	r3, #4
 8001dbc:	021b      	lsls	r3, r3, #8
 8001dbe:	3326      	adds	r3, #38	; 0x26
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff feef 	bl	8001ba4 <WIZCHIP_READ>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001dca:	89bb      	ldrh	r3, [r7, #12]
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	b29c      	uxth	r4, r3
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	3304      	adds	r3, #4
 8001dd4:	021b      	lsls	r3, r3, #8
 8001dd6:	3327      	adds	r3, #39	; 0x27
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff fee3 	bl	8001ba4 <WIZCHIP_READ>
 8001dde:	4603      	mov	r3, r0
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	4423      	add	r3, r4
 8001de4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001de6:	89bb      	ldrh	r3, [r7, #12]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d016      	beq.n	8001e1a <getSn_RX_RSR+0x74>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	3304      	adds	r3, #4
 8001df0:	021b      	lsls	r3, r3, #8
 8001df2:	3326      	adds	r3, #38	; 0x26
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fed5 	bl	8001ba4 <WIZCHIP_READ>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001dfe:	89fb      	ldrh	r3, [r7, #14]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b29c      	uxth	r4, r3
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	3304      	adds	r3, #4
 8001e08:	021b      	lsls	r3, r3, #8
 8001e0a:	3327      	adds	r3, #39	; 0x27
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fec9 	bl	8001ba4 <WIZCHIP_READ>
 8001e12:	4603      	mov	r3, r0
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	4423      	add	r3, r4
 8001e18:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001e1a:	89fa      	ldrh	r2, [r7, #14]
 8001e1c:	89bb      	ldrh	r3, [r7, #12]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d1ca      	bne.n	8001db8 <getSn_RX_RSR+0x12>
   return val;
 8001e22:	89fb      	ldrh	r3, [r7, #14]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd90      	pop	{r4, r7, pc}

08001e2c <getSn_RxBASE>:

/////////////////////////////////////
// Sn_TXBUF & Sn_RXBUF IO function //
/////////////////////////////////////
uint32_t getSn_RxBASE(uint8_t sn)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
   int8_t  i;
#if ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_)
   uint32_t rxbase = _W5100S_IO_BASE_ + _WIZCHIP_IO_RXBUF_;
#else   
   uint32_t rxbase = _WIZCHIP_IO_RXBUF_;
 8001e36:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001e3a:	60bb      	str	r3, [r7, #8]
#endif   
   for(i = 0; i < sn; i++)
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	73fb      	strb	r3, [r7, #15]
 8001e40:	e013      	b.n	8001e6a <getSn_RxBASE+0x3e>
      rxbase += getSn_RxMAX(i);
 8001e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e46:	3304      	adds	r3, #4
 8001e48:	021b      	lsls	r3, r3, #8
 8001e4a:	331e      	adds	r3, #30
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fea9 	bl	8001ba4 <WIZCHIP_READ>
 8001e52:	4603      	mov	r3, r0
 8001e54:	029b      	lsls	r3, r3, #10
 8001e56:	461a      	mov	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	60bb      	str	r3, [r7, #8]
   for(i = 0; i < sn; i++)
 8001e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	3301      	adds	r3, #1
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	73fb      	strb	r3, [r7, #15]
 8001e6a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	dbe6      	blt.n	8001e42 <getSn_RxBASE+0x16>

   return rxbase;
 8001e74:	68bb      	ldr	r3, [r7, #8]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <getSn_TxBASE>:

uint32_t getSn_TxBASE(uint8_t sn)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b084      	sub	sp, #16
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	4603      	mov	r3, r0
 8001e86:	71fb      	strb	r3, [r7, #7]
   int8_t  i;
#if ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_)
   uint32_t txbase = _W5100S_IO_BASE_ + _WIZCHIP_IO_TXBUF_;
#else   
   uint32_t txbase = _WIZCHIP_IO_TXBUF_;
 8001e88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e8c:	60bb      	str	r3, [r7, #8]
#endif   
   for(i = 0; i < sn; i++)
 8001e8e:	2300      	movs	r3, #0
 8001e90:	73fb      	strb	r3, [r7, #15]
 8001e92:	e013      	b.n	8001ebc <getSn_TxBASE+0x3e>
      txbase += getSn_TxMAX(i);
 8001e94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e98:	3304      	adds	r3, #4
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	331f      	adds	r3, #31
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fe80 	bl	8001ba4 <WIZCHIP_READ>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	029b      	lsls	r3, r3, #10
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	4413      	add	r3, r2
 8001eae:	60bb      	str	r3, [r7, #8]
   for(i = 0; i < sn; i++)
 8001eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	73fb      	strb	r3, [r7, #15]
 8001ebc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	dbe6      	blt.n	8001e94 <getSn_TxBASE+0x16>
   return txbase;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3710      	adds	r7, #16
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <wiz_send_data>:
the data in transmite buffer. Here also take care of the condition while it exceed
the Tx memory uper-bound of socket.

*/
void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001ed0:	b590      	push	{r4, r7, lr}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	6039      	str	r1, [r7, #0]
 8001eda:	71fb      	strb	r3, [r7, #7]
 8001edc:	4613      	mov	r3, r2
 8001ede:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;
  uint16_t size;
  uint16_t dst_mask;
  uint16_t dst_ptr;

  ptr = getSn_TX_WR(sn);
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	3324      	adds	r3, #36	; 0x24
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff fe5b 	bl	8001ba4 <WIZCHIP_READ>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	b29c      	uxth	r4, r3
 8001ef6:	79fb      	ldrb	r3, [r7, #7]
 8001ef8:	3304      	adds	r3, #4
 8001efa:	021b      	lsls	r3, r3, #8
 8001efc:	3325      	adds	r3, #37	; 0x25
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff fe50 	bl	8001ba4 <WIZCHIP_READ>
 8001f04:	4603      	mov	r3, r0
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	4423      	add	r3, r4
 8001f0a:	81fb      	strh	r3, [r7, #14]

  dst_mask = ptr & getSn_TxMASK(sn);
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	3304      	adds	r3, #4
 8001f10:	021b      	lsls	r3, r3, #8
 8001f12:	331f      	adds	r3, #31
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff fe45 	bl	8001ba4 <WIZCHIP_READ>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	029b      	lsls	r3, r3, #10
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	3b01      	subs	r3, #1
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	b21a      	sxth	r2, r3
 8001f28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	b21b      	sxth	r3, r3
 8001f30:	81bb      	strh	r3, [r7, #12]
  dst_ptr = getSn_TxBASE(sn) + dst_mask;
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff ffa2 	bl	8001e7e <getSn_TxBASE>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	89bb      	ldrh	r3, [r7, #12]
 8001f40:	4413      	add	r3, r2
 8001f42:	817b      	strh	r3, [r7, #10]
  
  if (dst_mask + len > getSn_TxMAX(sn)) 
 8001f44:	89ba      	ldrh	r2, [r7, #12]
 8001f46:	88bb      	ldrh	r3, [r7, #4]
 8001f48:	18d4      	adds	r4, r2, r3
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	021b      	lsls	r3, r3, #8
 8001f50:	331f      	adds	r3, #31
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff fe26 	bl	8001ba4 <WIZCHIP_READ>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	029b      	lsls	r3, r3, #10
 8001f5c:	429c      	cmp	r4, r3
 8001f5e:	dd28      	ble.n	8001fb2 <wiz_send_data+0xe2>
  {
    size = getSn_TxMAX(sn) - dst_mask;
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	3304      	adds	r3, #4
 8001f64:	021b      	lsls	r3, r3, #8
 8001f66:	331f      	adds	r3, #31
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fe1b 	bl	8001ba4 <WIZCHIP_READ>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	029b      	lsls	r3, r3, #10
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	89bb      	ldrh	r3, [r7, #12]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	813b      	strh	r3, [r7, #8]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 8001f7c:	897b      	ldrh	r3, [r7, #10]
 8001f7e:	893a      	ldrh	r2, [r7, #8]
 8001f80:	6839      	ldr	r1, [r7, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff fe3c 	bl	8001c00 <WIZCHIP_WRITE_BUF>
    wizdata += size;
 8001f88:	893b      	ldrh	r3, [r7, #8]
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	603b      	str	r3, [r7, #0]
    size = len - size;
 8001f90:	88ba      	ldrh	r2, [r7, #4]
 8001f92:	893b      	ldrh	r3, [r7, #8]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	813b      	strh	r3, [r7, #8]
    dst_ptr = getSn_TxBASE(sn);
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff ff6f 	bl	8001e7e <getSn_TxBASE>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	817b      	strh	r3, [r7, #10]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 8001fa4:	897b      	ldrh	r3, [r7, #10]
 8001fa6:	893a      	ldrh	r2, [r7, #8]
 8001fa8:	6839      	ldr	r1, [r7, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fe28 	bl	8001c00 <WIZCHIP_WRITE_BUF>
 8001fb0:	e005      	b.n	8001fbe <wiz_send_data+0xee>
  } 
  else
  {
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, len);
 8001fb2:	897b      	ldrh	r3, [r7, #10]
 8001fb4:	88ba      	ldrh	r2, [r7, #4]
 8001fb6:	6839      	ldr	r1, [r7, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fe21 	bl	8001c00 <WIZCHIP_WRITE_BUF>
  }

  ptr += len;
 8001fbe:	89fa      	ldrh	r2, [r7, #14]
 8001fc0:	88bb      	ldrh	r3, [r7, #4]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	81fb      	strh	r3, [r7, #14]

  setSn_TX_WR(sn, ptr);  
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	021b      	lsls	r3, r3, #8
 8001fcc:	3324      	adds	r3, #36	; 0x24
 8001fce:	461a      	mov	r2, r3
 8001fd0:	89fb      	ldrh	r3, [r7, #14]
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4610      	mov	r0, r2
 8001fdc:	f7ff fdb4 	bl	8001b48 <WIZCHIP_WRITE>
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	3304      	adds	r3, #4
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	3325      	adds	r3, #37	; 0x25
 8001fe8:	461a      	mov	r2, r3
 8001fea:	89fb      	ldrh	r3, [r7, #14]
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	f7ff fda9 	bl	8001b48 <WIZCHIP_WRITE>
}
 8001ff6:	bf00      	nop
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}

08001ffe <wiz_recv_data>:
It calculate the actual physical address where one has to read
the data from Receive buffer. Here also take care of the condition while it exceed
the Rx memory uper-bound of socket.
*/
void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001ffe:	b590      	push	{r4, r7, lr}
 8002000:	b085      	sub	sp, #20
 8002002:	af00      	add	r7, sp, #0
 8002004:	4603      	mov	r3, r0
 8002006:	6039      	str	r1, [r7, #0]
 8002008:	71fb      	strb	r3, [r7, #7]
 800200a:	4613      	mov	r3, r2
 800200c:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;
  uint16_t size;
  uint16_t src_mask;
  uint16_t src_ptr;

  ptr = getSn_RX_RD(sn);
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	3304      	adds	r3, #4
 8002012:	021b      	lsls	r3, r3, #8
 8002014:	3328      	adds	r3, #40	; 0x28
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fdc4 	bl	8001ba4 <WIZCHIP_READ>
 800201c:	4603      	mov	r3, r0
 800201e:	b29b      	uxth	r3, r3
 8002020:	021b      	lsls	r3, r3, #8
 8002022:	b29c      	uxth	r4, r3
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	3304      	adds	r3, #4
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	3329      	adds	r3, #41	; 0x29
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff fdb9 	bl	8001ba4 <WIZCHIP_READ>
 8002032:	4603      	mov	r3, r0
 8002034:	b29b      	uxth	r3, r3
 8002036:	4423      	add	r3, r4
 8002038:	81fb      	strh	r3, [r7, #14]
  
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	3304      	adds	r3, #4
 800203e:	021b      	lsls	r3, r3, #8
 8002040:	331e      	adds	r3, #30
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff fdae 	bl	8001ba4 <WIZCHIP_READ>
 8002048:	4603      	mov	r3, r0
 800204a:	b29b      	uxth	r3, r3
 800204c:	029b      	lsls	r3, r3, #10
 800204e:	b29b      	uxth	r3, r3
 8002050:	3b01      	subs	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	89fb      	ldrh	r3, [r7, #14]
 8002056:	4013      	ands	r3, r2
 8002058:	81bb      	strh	r3, [r7, #12]
  src_ptr = (getSn_RxBASE(sn) + src_mask);
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff fee5 	bl	8001e2c <getSn_RxBASE>
 8002062:	4603      	mov	r3, r0
 8002064:	b29a      	uxth	r2, r3
 8002066:	89bb      	ldrh	r3, [r7, #12]
 8002068:	4413      	add	r3, r2
 800206a:	817b      	strh	r3, [r7, #10]

  
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 800206c:	89ba      	ldrh	r2, [r7, #12]
 800206e:	88bb      	ldrh	r3, [r7, #4]
 8002070:	18d4      	adds	r4, r2, r3
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	3304      	adds	r3, #4
 8002076:	021b      	lsls	r3, r3, #8
 8002078:	331e      	adds	r3, #30
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fd92 	bl	8001ba4 <WIZCHIP_READ>
 8002080:	4603      	mov	r3, r0
 8002082:	029b      	lsls	r3, r3, #10
 8002084:	429c      	cmp	r4, r3
 8002086:	dd28      	ble.n	80020da <wiz_recv_data+0xdc>
  {
    size = getSn_RxMAX(sn) - src_mask;
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	3304      	adds	r3, #4
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	331e      	adds	r3, #30
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff fd87 	bl	8001ba4 <WIZCHIP_READ>
 8002096:	4603      	mov	r3, r0
 8002098:	b29b      	uxth	r3, r3
 800209a:	029b      	lsls	r3, r3, #10
 800209c:	b29a      	uxth	r2, r3
 800209e:	89bb      	ldrh	r3, [r7, #12]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	813b      	strh	r3, [r7, #8]
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 80020a4:	897b      	ldrh	r3, [r7, #10]
 80020a6:	893a      	ldrh	r2, [r7, #8]
 80020a8:	6839      	ldr	r1, [r7, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fdf0 	bl	8001c90 <WIZCHIP_READ_BUF>
    wizdata += size;
 80020b0:	893b      	ldrh	r3, [r7, #8]
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	4413      	add	r3, r2
 80020b6:	603b      	str	r3, [r7, #0]
    size = len - size;
 80020b8:	88ba      	ldrh	r2, [r7, #4]
 80020ba:	893b      	ldrh	r3, [r7, #8]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	813b      	strh	r3, [r7, #8]
	src_ptr = getSn_RxBASE(sn);
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff feb2 	bl	8001e2c <getSn_RxBASE>
 80020c8:	4603      	mov	r3, r0
 80020ca:	817b      	strh	r3, [r7, #10]
    WIZCHIP_READ_BUF(src_ptr, (uint8_t*)wizdata, size);
 80020cc:	897b      	ldrh	r3, [r7, #10]
 80020ce:	893a      	ldrh	r2, [r7, #8]
 80020d0:	6839      	ldr	r1, [r7, #0]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fddc 	bl	8001c90 <WIZCHIP_READ_BUF>
 80020d8:	e005      	b.n	80020e6 <wiz_recv_data+0xe8>
  } 
  else
  {
    WIZCHIP_READ_BUF(src_ptr, (uint8_t*)wizdata, len);
 80020da:	897b      	ldrh	r3, [r7, #10]
 80020dc:	88ba      	ldrh	r2, [r7, #4]
 80020de:	6839      	ldr	r1, [r7, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff fdd5 	bl	8001c90 <WIZCHIP_READ_BUF>
  }
    
  ptr += len;
 80020e6:	89fa      	ldrh	r2, [r7, #14]
 80020e8:	88bb      	ldrh	r3, [r7, #4]
 80020ea:	4413      	add	r3, r2
 80020ec:	81fb      	strh	r3, [r7, #14]
  
  setSn_RX_RD(sn, ptr);
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	3304      	adds	r3, #4
 80020f2:	021b      	lsls	r3, r3, #8
 80020f4:	3328      	adds	r3, #40	; 0x28
 80020f6:	461a      	mov	r2, r3
 80020f8:	89fb      	ldrh	r3, [r7, #14]
 80020fa:	0a1b      	lsrs	r3, r3, #8
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f7ff fd20 	bl	8001b48 <WIZCHIP_WRITE>
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	3304      	adds	r3, #4
 800210c:	021b      	lsls	r3, r3, #8
 800210e:	3329      	adds	r3, #41	; 0x29
 8002110:	461a      	mov	r2, r3
 8002112:	89fb      	ldrh	r3, [r7, #14]
 8002114:	b2db      	uxtb	r3, r3
 8002116:	4619      	mov	r1, r3
 8002118:	4610      	mov	r0, r2
 800211a:	f7ff fd15 	bl	8001b48 <WIZCHIP_WRITE>
}
 800211e:	bf00      	nop
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	bd90      	pop	{r4, r7, pc}

08002126 <wiz_mdio_write>:
  ptr += len;
  setSn_RX_RD(sn,ptr);
}

void wiz_mdio_write(uint8_t PHYMDIO_regadr, uint16_t var)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	4603      	mov	r3, r0
 800212e:	460a      	mov	r2, r1
 8002130:	71fb      	strb	r3, [r7, #7]
 8002132:	4613      	mov	r3, r2
 8002134:	80bb      	strh	r3, [r7, #4]
    WIZCHIP_WRITE(PHYRAR,PHYMDIO_regadr);
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	4619      	mov	r1, r3
 800213a:	203f      	movs	r0, #63	; 0x3f
 800213c:	f7ff fd04 	bl	8001b48 <WIZCHIP_WRITE>
    WIZCHIP_WRITE(PHYDIR, (uint8_t)(var >> 8));
 8002140:	88bb      	ldrh	r3, [r7, #4]
 8002142:	0a1b      	lsrs	r3, r3, #8
 8002144:	b29b      	uxth	r3, r3
 8002146:	b2db      	uxtb	r3, r3
 8002148:	4619      	mov	r1, r3
 800214a:	2040      	movs	r0, #64	; 0x40
 800214c:	f7ff fcfc 	bl	8001b48 <WIZCHIP_WRITE>
    WIZCHIP_WRITE(PHYDIR+1, (uint8_t)(var));
 8002150:	88bb      	ldrh	r3, [r7, #4]
 8002152:	b2db      	uxtb	r3, r3
 8002154:	4619      	mov	r1, r3
 8002156:	2041      	movs	r0, #65	; 0x41
 8002158:	f7ff fcf6 	bl	8001b48 <WIZCHIP_WRITE>
    WIZCHIP_WRITE(PHYACR, PHYACR_WRITE);
 800215c:	2101      	movs	r1, #1
 800215e:	2044      	movs	r0, #68	; 0x44
 8002160:	f7ff fcf2 	bl	8001b48 <WIZCHIP_WRITE>
    while(WIZCHIP_READ(PHYACR));  //wait for command complete
 8002164:	bf00      	nop
 8002166:	2044      	movs	r0, #68	; 0x44
 8002168:	f7ff fd1c 	bl	8001ba4 <WIZCHIP_READ>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1f9      	bne.n	8002166 <wiz_mdio_write+0x40>
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <wiz_mdio_read>:

uint16_t wiz_mdio_read(uint8_t PHYMDIO_regadr)
{
 800217a:	b590      	push	{r4, r7, lr}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	4603      	mov	r3, r0
 8002182:	71fb      	strb	r3, [r7, #7]
    WIZCHIP_WRITE(PHYRAR,PHYMDIO_regadr);
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	4619      	mov	r1, r3
 8002188:	203f      	movs	r0, #63	; 0x3f
 800218a:	f7ff fcdd 	bl	8001b48 <WIZCHIP_WRITE>
    WIZCHIP_WRITE(PHYACR, PHYACR_READ);
 800218e:	2102      	movs	r1, #2
 8002190:	2044      	movs	r0, #68	; 0x44
 8002192:	f7ff fcd9 	bl	8001b48 <WIZCHIP_WRITE>
    while(WIZCHIP_READ(PHYACR));  //wait for command complete
 8002196:	bf00      	nop
 8002198:	2044      	movs	r0, #68	; 0x44
 800219a:	f7ff fd03 	bl	8001ba4 <WIZCHIP_READ>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1f9      	bne.n	8002198 <wiz_mdio_read+0x1e>
    return ((uint16_t)WIZCHIP_READ(PHYDOR) << 8) | WIZCHIP_READ(PHYDOR+1);
 80021a4:	2042      	movs	r0, #66	; 0x42
 80021a6:	f7ff fcfd 	bl	8001ba4 <WIZCHIP_READ>
 80021aa:	4603      	mov	r3, r0
 80021ac:	021b      	lsls	r3, r3, #8
 80021ae:	b21c      	sxth	r4, r3
 80021b0:	2043      	movs	r0, #67	; 0x43
 80021b2:	f7ff fcf7 	bl	8001ba4 <WIZCHIP_READ>
 80021b6:	4603      	mov	r3, r0
 80021b8:	b21b      	sxth	r3, r3
 80021ba:	4323      	orrs	r3, r4
 80021bc:	b21b      	sxth	r3, r3
 80021be:	b29b      	uxth	r3, r3
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd90      	pop	{r4, r7, pc}

080021c8 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80021c8:	b590      	push	{r4, r7, lr}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4604      	mov	r4, r0
 80021d0:	4608      	mov	r0, r1
 80021d2:	4611      	mov	r1, r2
 80021d4:	461a      	mov	r2, r3
 80021d6:	4623      	mov	r3, r4
 80021d8:	71fb      	strb	r3, [r7, #7]
 80021da:	4603      	mov	r3, r0
 80021dc:	71bb      	strb	r3, [r7, #6]
 80021de:	460b      	mov	r3, r1
 80021e0:	80bb      	strh	r3, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	2b04      	cmp	r3, #4
 80021ea:	d902      	bls.n	80021f2 <socket+0x2a>
 80021ec:	f04f 33ff 	mov.w	r3, #4294967295
 80021f0:	e0e0      	b.n	80023b4 <socket+0x1ec>
	switch(protocol)
 80021f2:	79bb      	ldrb	r3, [r7, #6]
 80021f4:	3b01      	subs	r3, #1
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d819      	bhi.n	800222e <socket+0x66>
 80021fa:	a201      	add	r2, pc, #4	; (adr r2, 8002200 <socket+0x38>)
 80021fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002200:	08002215 	.word	0x08002215
 8002204:	08002235 	.word	0x08002235
 8002208:	08002235 	.word	0x08002235
 800220c:	08002235 	.word	0x08002235
 8002210:	08002235 	.word	0x08002235
		    /*
            uint8_t taddr[4];
            getSIPR(taddr);
            */
            uint32_t taddr;
            getSIPR((uint8_t*)&taddr);
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	2204      	movs	r2, #4
 800221a:	4619      	mov	r1, r3
 800221c:	200f      	movs	r0, #15
 800221e:	f7ff fd37 	bl	8001c90 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d105      	bne.n	8002234 <socket+0x6c>
 8002228:	f06f 0302 	mvn.w	r3, #2
 800222c:	e0c2      	b.n	80023b4 <socket+0x1ec>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800222e:	f06f 0304 	mvn.w	r3, #4
 8002232:	e0bf      	b.n	80023b4 <socket+0x1ec>
         break;
 8002234:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8002236:	78fb      	ldrb	r3, [r7, #3]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	d002      	beq.n	8002246 <socket+0x7e>
 8002240:	f06f 0305 	mvn.w	r3, #5
 8002244:	e0b6      	b.n	80023b4 <socket+0x1ec>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8002246:	78fb      	ldrb	r3, [r7, #3]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d01c      	beq.n	8002286 <socket+0xbe>
	{
   	switch(protocol)
 800224c:	79bb      	ldrb	r3, [r7, #6]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d002      	beq.n	8002258 <socket+0x90>
 8002252:	2b02      	cmp	r3, #2
 8002254:	d008      	beq.n	8002268 <socket+0xa0>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8002256:	e016      	b.n	8002286 <socket+0xbe>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8002258:	78fb      	ldrb	r3, [r7, #3]
 800225a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10e      	bne.n	8002280 <socket+0xb8>
 8002262:	f06f 0305 	mvn.w	r3, #5
 8002266:	e0a5      	b.n	80023b4 <socket+0x1ec>
   	      if(flag & SF_IGMP_VER2)
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	f003 0320 	and.w	r3, r3, #32
 800226e:	2b00      	cmp	r3, #0
 8002270:	d008      	beq.n	8002284 <socket+0xbc>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8002272:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002276:	2b00      	cmp	r3, #0
 8002278:	db04      	blt.n	8002284 <socket+0xbc>
 800227a:	f06f 0305 	mvn.w	r3, #5
 800227e:	e099      	b.n	80023b4 <socket+0x1ec>
   	      break;
 8002280:	bf00      	nop
 8002282:	e000      	b.n	8002286 <socket+0xbe>
   	      break;
 8002284:	bf00      	nop
   	}
   }
	close(sn);
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	4618      	mov	r0, r3
 800228a:	f000 f8a1 	bl	80023d0 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	3304      	adds	r3, #4
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	4618      	mov	r0, r3
 8002296:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800229a:	f023 030f 	bic.w	r3, r3, #15
 800229e:	b25a      	sxtb	r2, r3
 80022a0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	b25b      	sxtb	r3, r3
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	4619      	mov	r1, r3
 80022ac:	f7ff fc4c 	bl	8001b48 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80022b0:	88bb      	ldrh	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d110      	bne.n	80022d8 <socket+0x110>
	{
	   port = sock_any_port++;
 80022b6:	4b41      	ldr	r3, [pc, #260]	; (80023bc <socket+0x1f4>)
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	1c5a      	adds	r2, r3, #1
 80022bc:	b291      	uxth	r1, r2
 80022be:	4a3f      	ldr	r2, [pc, #252]	; (80023bc <socket+0x1f4>)
 80022c0:	8011      	strh	r1, [r2, #0]
 80022c2:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80022c4:	4b3d      	ldr	r3, [pc, #244]	; (80023bc <socket+0x1f4>)
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d103      	bne.n	80022d8 <socket+0x110>
 80022d0:	4b3a      	ldr	r3, [pc, #232]	; (80023bc <socket+0x1f4>)
 80022d2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80022d6:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	3304      	adds	r3, #4
 80022dc:	021b      	lsls	r3, r3, #8
 80022de:	3304      	adds	r3, #4
 80022e0:	461a      	mov	r2, r3
 80022e2:	88bb      	ldrh	r3, [r7, #4]
 80022e4:	0a1b      	lsrs	r3, r3, #8
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	4619      	mov	r1, r3
 80022ec:	4610      	mov	r0, r2
 80022ee:	f7ff fc2b 	bl	8001b48 <WIZCHIP_WRITE>
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	3304      	adds	r3, #4
 80022f6:	021b      	lsls	r3, r3, #8
 80022f8:	3305      	adds	r3, #5
 80022fa:	461a      	mov	r2, r3
 80022fc:	88bb      	ldrh	r3, [r7, #4]
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	4619      	mov	r1, r3
 8002302:	4610      	mov	r0, r2
 8002304:	f7ff fc20 	bl	8001b48 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	3304      	adds	r3, #4
 800230c:	021b      	lsls	r3, r3, #8
 800230e:	3301      	adds	r3, #1
 8002310:	2101      	movs	r1, #1
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff fc18 	bl	8001b48 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002318:	bf00      	nop
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	3304      	adds	r3, #4
 800231e:	021b      	lsls	r3, r3, #8
 8002320:	3301      	adds	r3, #1
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fc3e 	bl	8001ba4 <WIZCHIP_READ>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1f5      	bne.n	800231a <socket+0x152>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	2201      	movs	r2, #1
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	b21b      	sxth	r3, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	b21a      	sxth	r2, r3
 800233c:	4b20      	ldr	r3, [pc, #128]	; (80023c0 <socket+0x1f8>)
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	b21b      	sxth	r3, r3
 8002342:	4013      	ands	r3, r2
 8002344:	b21b      	sxth	r3, r3
 8002346:	b29a      	uxth	r2, r3
 8002348:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <socket+0x1f8>)
 800234a:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 800234c:	78fb      	ldrb	r3, [r7, #3]
 800234e:	f003 0201 	and.w	r2, r3, #1
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	b21a      	sxth	r2, r3
 800235a:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <socket+0x1f8>)
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	b21b      	sxth	r3, r3
 8002360:	4313      	orrs	r3, r2
 8002362:	b21b      	sxth	r3, r3
 8002364:	b29a      	uxth	r2, r3
 8002366:	4b16      	ldr	r3, [pc, #88]	; (80023c0 <socket+0x1f8>)
 8002368:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	2201      	movs	r2, #1
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	b21b      	sxth	r3, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	b21a      	sxth	r2, r3
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <socket+0x1fc>)
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	b21b      	sxth	r3, r3
 800237e:	4013      	ands	r3, r2
 8002380:	b21b      	sxth	r3, r3
 8002382:	b29a      	uxth	r2, r3
 8002384:	4b0f      	ldr	r3, [pc, #60]	; (80023c4 <socket+0x1fc>)
 8002386:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	4a0f      	ldr	r2, [pc, #60]	; (80023c8 <socket+0x200>)
 800238c:	2100      	movs	r1, #0
 800238e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	4a0d      	ldr	r2, [pc, #52]	; (80023cc <socket+0x204>)
 8002396:	2100      	movs	r1, #0
 8002398:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 800239a:	bf00      	nop
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	3304      	adds	r3, #4
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	3303      	adds	r3, #3
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fbfd 	bl	8001ba4 <WIZCHIP_READ>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0f5      	beq.n	800239c <socket+0x1d4>
   return (int8_t)sn;
 80023b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 80023b4:	4618      	mov	r0, r3
 80023b6:	3714      	adds	r7, #20
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd90      	pop	{r4, r7, pc}
 80023bc:	20000014 	.word	0x20000014
 80023c0:	200006f4 	.word	0x200006f4
 80023c4:	200006f6 	.word	0x200006f6
 80023c8:	200006f8 	.word	0x200006f8
 80023cc:	20000700 	.word	0x20000700

080023d0 <close>:

int8_t close(uint8_t sn)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d902      	bls.n	80023e6 <close+0x16>
 80023e0:	f04f 33ff 	mov.w	r3, #4294967295
 80023e4:	e04d      	b.n	8002482 <close+0xb2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	3304      	adds	r3, #4
 80023ea:	021b      	lsls	r3, r3, #8
 80023ec:	3301      	adds	r3, #1
 80023ee:	2110      	movs	r1, #16
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff fba9 	bl	8001b48 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 80023f6:	bf00      	nop
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	3304      	adds	r3, #4
 80023fc:	021b      	lsls	r3, r3, #8
 80023fe:	3301      	adds	r3, #1
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fbcf 	bl	8001ba4 <WIZCHIP_READ>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f5      	bne.n	80023f8 <close+0x28>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	3304      	adds	r3, #4
 8002410:	021b      	lsls	r3, r3, #8
 8002412:	3302      	adds	r3, #2
 8002414:	21ff      	movs	r1, #255	; 0xff
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff fb96 	bl	8001b48 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 800241c:	79fb      	ldrb	r3, [r7, #7]
 800241e:	2201      	movs	r2, #1
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	b21b      	sxth	r3, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	b21a      	sxth	r2, r3
 800242a:	4b18      	ldr	r3, [pc, #96]	; (800248c <close+0xbc>)
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	b21b      	sxth	r3, r3
 8002430:	4013      	ands	r3, r2
 8002432:	b21b      	sxth	r3, r3
 8002434:	b29a      	uxth	r2, r3
 8002436:	4b15      	ldr	r3, [pc, #84]	; (800248c <close+0xbc>)
 8002438:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800243a:	79fb      	ldrb	r3, [r7, #7]
 800243c:	2201      	movs	r2, #1
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	b21b      	sxth	r3, r3
 8002444:	43db      	mvns	r3, r3
 8002446:	b21a      	sxth	r2, r3
 8002448:	4b11      	ldr	r3, [pc, #68]	; (8002490 <close+0xc0>)
 800244a:	881b      	ldrh	r3, [r3, #0]
 800244c:	b21b      	sxth	r3, r3
 800244e:	4013      	ands	r3, r2
 8002450:	b21b      	sxth	r3, r3
 8002452:	b29a      	uxth	r2, r3
 8002454:	4b0e      	ldr	r3, [pc, #56]	; (8002490 <close+0xc0>)
 8002456:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	4a0e      	ldr	r2, [pc, #56]	; (8002494 <close+0xc4>)
 800245c:	2100      	movs	r1, #0
 800245e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	4a0c      	ldr	r2, [pc, #48]	; (8002498 <close+0xc8>)
 8002466:	2100      	movs	r1, #0
 8002468:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800246a:	bf00      	nop
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	3304      	adds	r3, #4
 8002470:	021b      	lsls	r3, r3, #8
 8002472:	3303      	adds	r3, #3
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff fb95 	bl	8001ba4 <WIZCHIP_READ>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1f5      	bne.n	800246c <close+0x9c>
	return SOCK_OK;
 8002480:	2301      	movs	r3, #1
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200006f4 	.word	0x200006f4
 8002490:	200006f6 	.word	0x200006f6
 8002494:	200006f8 	.word	0x200006f8
 8002498:	20000700 	.word	0x20000700

0800249c <listen>:

int8_t listen(uint8_t sn)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	2b04      	cmp	r3, #4
 80024aa:	d902      	bls.n	80024b2 <listen+0x16>
 80024ac:	f04f 33ff 	mov.w	r3, #4294967295
 80024b0:	e040      	b.n	8002534 <listen+0x98>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	3304      	adds	r3, #4
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fb73 	bl	8001ba4 <WIZCHIP_READ>
 80024be:	4603      	mov	r3, r0
 80024c0:	f003 030f 	and.w	r3, r3, #15
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d002      	beq.n	80024ce <listen+0x32>
 80024c8:	f06f 0304 	mvn.w	r3, #4
 80024cc:	e032      	b.n	8002534 <listen+0x98>
	CHECK_SOCKINIT();
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	3304      	adds	r3, #4
 80024d2:	021b      	lsls	r3, r3, #8
 80024d4:	3303      	adds	r3, #3
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fb64 	bl	8001ba4 <WIZCHIP_READ>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b13      	cmp	r3, #19
 80024e0:	d002      	beq.n	80024e8 <listen+0x4c>
 80024e2:	f06f 0302 	mvn.w	r3, #2
 80024e6:	e025      	b.n	8002534 <listen+0x98>
	setSn_CR(sn,Sn_CR_LISTEN);
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	3304      	adds	r3, #4
 80024ec:	021b      	lsls	r3, r3, #8
 80024ee:	3301      	adds	r3, #1
 80024f0:	2102      	movs	r1, #2
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff fb28 	bl	8001b48 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 80024f8:	bf00      	nop
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	3304      	adds	r3, #4
 80024fe:	021b      	lsls	r3, r3, #8
 8002500:	3301      	adds	r3, #1
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff fb4e 	bl	8001ba4 <WIZCHIP_READ>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f5      	bne.n	80024fa <listen+0x5e>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800250e:	e006      	b.n	800251e <listen+0x82>
   {
         close(sn);
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff ff5c 	bl	80023d0 <close>
         return SOCKERR_SOCKCLOSED;
 8002518:	f06f 0303 	mvn.w	r3, #3
 800251c:	e00a      	b.n	8002534 <listen+0x98>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	3304      	adds	r3, #4
 8002522:	021b      	lsls	r3, r3, #8
 8002524:	3303      	adds	r3, #3
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fb3c 	bl	8001ba4 <WIZCHIP_READ>
 800252c:	4603      	mov	r3, r0
 800252e:	2b14      	cmp	r3, #20
 8002530:	d1ee      	bne.n	8002510 <listen+0x74>
   }
   return SOCK_OK;
 8002532:	2301      	movs	r3, #1
}
 8002534:	4618      	mov	r0, r3
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <disconnect>:
   
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	2b04      	cmp	r3, #4
 800254a:	d902      	bls.n	8002552 <disconnect+0x16>
 800254c:	f04f 33ff 	mov.w	r3, #4294967295
 8002550:	e059      	b.n	8002606 <disconnect+0xca>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	3304      	adds	r3, #4
 8002556:	021b      	lsls	r3, r3, #8
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fb23 	bl	8001ba4 <WIZCHIP_READ>
 800255e:	4603      	mov	r3, r0
 8002560:	f003 030f 	and.w	r3, r3, #15
 8002564:	2b01      	cmp	r3, #1
 8002566:	d002      	beq.n	800256e <disconnect+0x32>
 8002568:	f06f 0304 	mvn.w	r3, #4
 800256c:	e04b      	b.n	8002606 <disconnect+0xca>
	setSn_CR(sn,Sn_CR_DISCON);
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	3304      	adds	r3, #4
 8002572:	021b      	lsls	r3, r3, #8
 8002574:	3301      	adds	r3, #1
 8002576:	2108      	movs	r1, #8
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff fae5 	bl	8001b48 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 800257e:	bf00      	nop
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	3304      	adds	r3, #4
 8002584:	021b      	lsls	r3, r3, #8
 8002586:	3301      	adds	r3, #1
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff fb0b 	bl	8001ba4 <WIZCHIP_READ>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1f5      	bne.n	8002580 <disconnect+0x44>
	sock_is_sending &= ~(1<<sn);
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	2201      	movs	r2, #1
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	b21b      	sxth	r3, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	b21a      	sxth	r2, r3
 80025a2:	4b1b      	ldr	r3, [pc, #108]	; (8002610 <disconnect+0xd4>)
 80025a4:	881b      	ldrh	r3, [r3, #0]
 80025a6:	b21b      	sxth	r3, r3
 80025a8:	4013      	ands	r3, r2
 80025aa:	b21b      	sxth	r3, r3
 80025ac:	b29a      	uxth	r2, r3
 80025ae:	4b18      	ldr	r3, [pc, #96]	; (8002610 <disconnect+0xd4>)
 80025b0:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 80025b2:	4b18      	ldr	r3, [pc, #96]	; (8002614 <disconnect+0xd8>)
 80025b4:	881b      	ldrh	r3, [r3, #0]
 80025b6:	461a      	mov	r2, r3
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	fa42 f303 	asr.w	r3, r2, r3
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d014      	beq.n	80025f0 <disconnect+0xb4>
 80025c6:	2300      	movs	r3, #0
 80025c8:	e01d      	b.n	8002606 <disconnect+0xca>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	3304      	adds	r3, #4
 80025ce:	021b      	lsls	r3, r3, #8
 80025d0:	3302      	adds	r3, #2
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff fae6 	bl	8001ba4 <WIZCHIP_READ>
 80025d8:	4603      	mov	r3, r0
 80025da:	f003 0308 	and.w	r3, r3, #8
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d006      	beq.n	80025f0 <disconnect+0xb4>
	   {
	      close(sn);
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fef3 	bl	80023d0 <close>
	      return SOCKERR_TIMEOUT;
 80025ea:	f06f 030c 	mvn.w	r3, #12
 80025ee:	e00a      	b.n	8002606 <disconnect+0xca>
	while(getSn_SR(sn) != SOCK_CLOSED)
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	3304      	adds	r3, #4
 80025f4:	021b      	lsls	r3, r3, #8
 80025f6:	3303      	adds	r3, #3
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff fad3 	bl	8001ba4 <WIZCHIP_READ>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1e2      	bne.n	80025ca <disconnect+0x8e>
	   }
	}
	return SOCK_OK;
 8002604:	2301      	movs	r3, #1
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	200006f6 	.word	0x200006f6
 8002614:	200006f4 	.word	0x200006f4

08002618 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	6039      	str	r1, [r7, #0]
 8002622:	71fb      	strb	r3, [r7, #7]
 8002624:	4613      	mov	r3, r2
 8002626:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8002628:	2300      	movs	r3, #0
 800262a:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 800262c:	2300      	movs	r3, #0
 800262e:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	2b04      	cmp	r3, #4
 8002634:	d902      	bls.n	800263c <send+0x24>
 8002636:	f04f 33ff 	mov.w	r3, #4294967295
 800263a:	e0cd      	b.n	80027d8 <send+0x1c0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	3304      	adds	r3, #4
 8002640:	021b      	lsls	r3, r3, #8
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff faae 	bl	8001ba4 <WIZCHIP_READ>
 8002648:	4603      	mov	r3, r0
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	2b01      	cmp	r3, #1
 8002650:	d002      	beq.n	8002658 <send+0x40>
 8002652:	f06f 0304 	mvn.w	r3, #4
 8002656:	e0bf      	b.n	80027d8 <send+0x1c0>
   CHECK_SOCKDATA();
 8002658:	88bb      	ldrh	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d102      	bne.n	8002664 <send+0x4c>
 800265e:	f06f 030d 	mvn.w	r3, #13
 8002662:	e0b9      	b.n	80027d8 <send+0x1c0>
   tmp = getSn_SR(sn);
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	3304      	adds	r3, #4
 8002668:	021b      	lsls	r3, r3, #8
 800266a:	3303      	adds	r3, #3
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff fa99 	bl	8001ba4 <WIZCHIP_READ>
 8002672:	4603      	mov	r3, r0
 8002674:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	2b17      	cmp	r3, #23
 800267a:	d005      	beq.n	8002688 <send+0x70>
 800267c:	7bfb      	ldrb	r3, [r7, #15]
 800267e:	2b1c      	cmp	r3, #28
 8002680:	d002      	beq.n	8002688 <send+0x70>
 8002682:	f06f 0306 	mvn.w	r3, #6
 8002686:	e0a7      	b.n	80027d8 <send+0x1c0>
   if( sock_is_sending & (1<<sn) )
 8002688:	4b55      	ldr	r3, [pc, #340]	; (80027e0 <send+0x1c8>)
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	461a      	mov	r2, r3
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	fa42 f303 	asr.w	r3, r2, r3
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d033      	beq.n	8002704 <send+0xec>
   {
      tmp = getSn_IR(sn);
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	3304      	adds	r3, #4
 80026a0:	021b      	lsls	r3, r3, #8
 80026a2:	3302      	adds	r3, #2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff fa7d 	bl	8001ba4 <WIZCHIP_READ>
 80026aa:	4603      	mov	r3, r0
 80026ac:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	f003 0310 	and.w	r3, r3, #16
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d017      	beq.n	80026e8 <send+0xd0>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	3304      	adds	r3, #4
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	3302      	adds	r3, #2
 80026c0:	2110      	movs	r1, #16
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7ff fa40 	bl	8001b48 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	2201      	movs	r2, #1
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	b21b      	sxth	r3, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	b21a      	sxth	r2, r3
 80026d6:	4b42      	ldr	r3, [pc, #264]	; (80027e0 <send+0x1c8>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	b21b      	sxth	r3, r3
 80026dc:	4013      	ands	r3, r2
 80026de:	b21b      	sxth	r3, r3
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	4b3f      	ldr	r3, [pc, #252]	; (80027e0 <send+0x1c8>)
 80026e4:	801a      	strh	r2, [r3, #0]
 80026e6:	e00d      	b.n	8002704 <send+0xec>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d006      	beq.n	8002700 <send+0xe8>
      {
         close(sn);
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff fe6b 	bl	80023d0 <close>
         return SOCKERR_TIMEOUT;
 80026fa:	f06f 030c 	mvn.w	r3, #12
 80026fe:	e06b      	b.n	80027d8 <send+0x1c0>
      }
      else return SOCK_BUSY;
 8002700:	2300      	movs	r3, #0
 8002702:	e069      	b.n	80027d8 <send+0x1c0>
   }
   freesize = getSn_TxMAX(sn);
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	3304      	adds	r3, #4
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	331f      	adds	r3, #31
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff fa49 	bl	8001ba4 <WIZCHIP_READ>
 8002712:	4603      	mov	r3, r0
 8002714:	b29b      	uxth	r3, r3
 8002716:	029b      	lsls	r3, r3, #10
 8002718:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800271a:	88ba      	ldrh	r2, [r7, #4]
 800271c:	89bb      	ldrh	r3, [r7, #12]
 800271e:	429a      	cmp	r2, r3
 8002720:	d901      	bls.n	8002726 <send+0x10e>
 8002722:	89bb      	ldrh	r3, [r7, #12]
 8002724:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff faf9 	bl	8001d20 <getSn_TX_FSR>
 800272e:	4603      	mov	r3, r0
 8002730:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	3304      	adds	r3, #4
 8002736:	021b      	lsls	r3, r3, #8
 8002738:	3303      	adds	r3, #3
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff fa32 	bl	8001ba4 <WIZCHIP_READ>
 8002740:	4603      	mov	r3, r0
 8002742:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8002744:	7bfb      	ldrb	r3, [r7, #15]
 8002746:	2b17      	cmp	r3, #23
 8002748:	d009      	beq.n	800275e <send+0x146>
 800274a:	7bfb      	ldrb	r3, [r7, #15]
 800274c:	2b1c      	cmp	r3, #28
 800274e:	d006      	beq.n	800275e <send+0x146>
      {
         close(sn);
 8002750:	79fb      	ldrb	r3, [r7, #7]
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff fe3c 	bl	80023d0 <close>
         return SOCKERR_SOCKSTATUS;
 8002758:	f06f 0306 	mvn.w	r3, #6
 800275c:	e03c      	b.n	80027d8 <send+0x1c0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 800275e:	4b21      	ldr	r3, [pc, #132]	; (80027e4 <send+0x1cc>)
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	fa42 f303 	asr.w	r3, r2, r3
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b00      	cmp	r3, #0
 8002770:	d005      	beq.n	800277e <send+0x166>
 8002772:	88ba      	ldrh	r2, [r7, #4]
 8002774:	89bb      	ldrh	r3, [r7, #12]
 8002776:	429a      	cmp	r2, r3
 8002778:	d901      	bls.n	800277e <send+0x166>
 800277a:	2300      	movs	r3, #0
 800277c:	e02c      	b.n	80027d8 <send+0x1c0>
      if(len <= freesize) break;
 800277e:	88ba      	ldrh	r2, [r7, #4]
 8002780:	89bb      	ldrh	r3, [r7, #12]
 8002782:	429a      	cmp	r2, r3
 8002784:	d900      	bls.n	8002788 <send+0x170>
      freesize = getSn_TX_FSR(sn);
 8002786:	e7ce      	b.n	8002726 <send+0x10e>
      if(len <= freesize) break;
 8002788:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 800278a:	88ba      	ldrh	r2, [r7, #4]
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	6839      	ldr	r1, [r7, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fb9d 	bl	8001ed0 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	3304      	adds	r3, #4
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	3301      	adds	r3, #1
 800279e:	2120      	movs	r1, #32
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff f9d1 	bl	8001b48 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 80027a6:	bf00      	nop
 80027a8:	79fb      	ldrb	r3, [r7, #7]
 80027aa:	3304      	adds	r3, #4
 80027ac:	021b      	lsls	r3, r3, #8
 80027ae:	3301      	adds	r3, #1
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff f9f7 	bl	8001ba4 <WIZCHIP_READ>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1f5      	bne.n	80027a8 <send+0x190>
   sock_is_sending |= (1 << sn);
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	2201      	movs	r2, #1
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	b21a      	sxth	r2, r3
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <send+0x1c8>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	b21b      	sxth	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b21b      	sxth	r3, r3
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	4b03      	ldr	r3, [pc, #12]	; (80027e0 <send+0x1c8>)
 80027d4:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80027d6:	88bb      	ldrh	r3, [r7, #4]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3710      	adds	r7, #16
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	200006f6 	.word	0x200006f6
 80027e4:	200006f4 	.word	0x200006f4

080027e8 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80027e8:	b590      	push	{r4, r7, lr}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	6039      	str	r1, [r7, #0]
 80027f2:	71fb      	strb	r3, [r7, #7]
 80027f4:	4613      	mov	r3, r2
 80027f6:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	2b04      	cmp	r3, #4
 8002804:	d902      	bls.n	800280c <recv+0x24>
 8002806:	f04f 33ff 	mov.w	r3, #4294967295
 800280a:	e091      	b.n	8002930 <recv+0x148>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800280c:	79fb      	ldrb	r3, [r7, #7]
 800280e:	3304      	adds	r3, #4
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff f9c6 	bl	8001ba4 <WIZCHIP_READ>
 8002818:	4603      	mov	r3, r0
 800281a:	f003 030f 	and.w	r3, r3, #15
 800281e:	2b01      	cmp	r3, #1
 8002820:	d002      	beq.n	8002828 <recv+0x40>
 8002822:	f06f 0304 	mvn.w	r3, #4
 8002826:	e083      	b.n	8002930 <recv+0x148>
   CHECK_SOCKDATA();
 8002828:	88bb      	ldrh	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d102      	bne.n	8002834 <recv+0x4c>
 800282e:	f06f 030d 	mvn.w	r3, #13
 8002832:	e07d      	b.n	8002930 <recv+0x148>
   
   recvsize = getSn_RxMAX(sn);
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	3304      	adds	r3, #4
 8002838:	021b      	lsls	r3, r3, #8
 800283a:	331e      	adds	r3, #30
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff f9b1 	bl	8001ba4 <WIZCHIP_READ>
 8002842:	4603      	mov	r3, r0
 8002844:	b29b      	uxth	r3, r3
 8002846:	029b      	lsls	r3, r3, #10
 8002848:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 800284a:	89ba      	ldrh	r2, [r7, #12]
 800284c:	88bb      	ldrh	r3, [r7, #4]
 800284e:	429a      	cmp	r2, r3
 8002850:	d201      	bcs.n	8002856 <recv+0x6e>
 8002852:	89bb      	ldrh	r3, [r7, #12]
 8002854:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff faa4 	bl	8001da6 <getSn_RX_RSR>
 800285e:	4603      	mov	r3, r0
 8002860:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	3304      	adds	r3, #4
 8002866:	021b      	lsls	r3, r3, #8
 8002868:	3303      	adds	r3, #3
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff f99a 	bl	8001ba4 <WIZCHIP_READ>
 8002870:	4603      	mov	r3, r0
 8002872:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	2b17      	cmp	r3, #23
 8002878:	d024      	beq.n	80028c4 <recv+0xdc>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	2b1c      	cmp	r3, #28
 800287e:	d11a      	bne.n	80028b6 <recv+0xce>
            {
               if(recvsize != 0) break;
 8002880:	89bb      	ldrh	r3, [r7, #12]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d131      	bne.n	80028ea <recv+0x102>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fa49 	bl	8001d20 <getSn_TX_FSR>
 800288e:	4603      	mov	r3, r0
 8002890:	461c      	mov	r4, r3
 8002892:	79fb      	ldrb	r3, [r7, #7]
 8002894:	3304      	adds	r3, #4
 8002896:	021b      	lsls	r3, r3, #8
 8002898:	331f      	adds	r3, #31
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff f982 	bl	8001ba4 <WIZCHIP_READ>
 80028a0:	4603      	mov	r3, r0
 80028a2:	029b      	lsls	r3, r3, #10
 80028a4:	429c      	cmp	r4, r3
 80028a6:	d10d      	bne.n	80028c4 <recv+0xdc>
               {
                  close(sn);
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff fd90 	bl	80023d0 <close>
                  return SOCKERR_SOCKSTATUS;
 80028b0:	f06f 0306 	mvn.w	r3, #6
 80028b4:	e03c      	b.n	8002930 <recv+0x148>
               }
            }
            else
            {
               close(sn);
 80028b6:	79fb      	ldrb	r3, [r7, #7]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff fd89 	bl	80023d0 <close>
               return SOCKERR_SOCKSTATUS;
 80028be:	f06f 0306 	mvn.w	r3, #6
 80028c2:	e035      	b.n	8002930 <recv+0x148>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80028c4:	4b1c      	ldr	r3, [pc, #112]	; (8002938 <recv+0x150>)
 80028c6:	881b      	ldrh	r3, [r3, #0]
 80028c8:	461a      	mov	r2, r3
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	fa42 f303 	asr.w	r3, r2, r3
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d004      	beq.n	80028e2 <recv+0xfa>
 80028d8:	89bb      	ldrh	r3, [r7, #12]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <recv+0xfa>
 80028de:	2300      	movs	r3, #0
 80028e0:	e026      	b.n	8002930 <recv+0x148>
         if(recvsize != 0) break;
 80028e2:	89bb      	ldrh	r3, [r7, #12]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d102      	bne.n	80028ee <recv+0x106>
         recvsize = getSn_RX_RSR(sn);
 80028e8:	e7b5      	b.n	8002856 <recv+0x6e>
               if(recvsize != 0) break;
 80028ea:	bf00      	nop
 80028ec:	e000      	b.n	80028f0 <recv+0x108>
         if(recvsize != 0) break;
 80028ee:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 80028f0:	89ba      	ldrh	r2, [r7, #12]
 80028f2:	88bb      	ldrh	r3, [r7, #4]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d201      	bcs.n	80028fc <recv+0x114>
 80028f8:	89bb      	ldrh	r3, [r7, #12]
 80028fa:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80028fc:	88ba      	ldrh	r2, [r7, #4]
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	6839      	ldr	r1, [r7, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff fb7b 	bl	8001ffe <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	3304      	adds	r3, #4
 800290c:	021b      	lsls	r3, r3, #8
 800290e:	3301      	adds	r3, #1
 8002910:	2140      	movs	r1, #64	; 0x40
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff f918 	bl	8001b48 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002918:	bf00      	nop
 800291a:	79fb      	ldrb	r3, [r7, #7]
 800291c:	3304      	adds	r3, #4
 800291e:	021b      	lsls	r3, r3, #8
 8002920:	3301      	adds	r3, #1
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff f93e 	bl	8001ba4 <WIZCHIP_READ>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f5      	bne.n	800291a <recv+0x132>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800292e:	88bb      	ldrh	r3, [r7, #4]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3714      	adds	r7, #20
 8002934:	46bd      	mov	sp, r7
 8002936:	bd90      	pop	{r4, r7, pc}
 8002938:	200006f4 	.word	0x200006f4

0800293c <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
 8002940:	bf00      	nop
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr

08002948 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
 800294c:	bf00      	nop
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr

08002954 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr

08002960 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr

0800296c <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	b2db      	uxtb	r3, r3
 800297a:	4618      	mov	r0, r3
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr

08002984 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	70fb      	strb	r3, [r7, #3]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	78fa      	ldrb	r2, [r7, #3]
 8002994:	701a      	strb	r2, [r3, #0]
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	2300      	movs	r3, #0
 80029a6:	4618      	mov	r0, r3
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr

080029ae <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	71fb      	strb	r3, [r7, #7]
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr
	...

080029c4 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d002      	beq.n	80029da <reg_wizchip_cs_cbfunc+0x16>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d106      	bne.n	80029e8 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80029da:	4b09      	ldr	r3, [pc, #36]	; (8002a00 <reg_wizchip_cs_cbfunc+0x3c>)
 80029dc:	4a09      	ldr	r2, [pc, #36]	; (8002a04 <reg_wizchip_cs_cbfunc+0x40>)
 80029de:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80029e0:	4b07      	ldr	r3, [pc, #28]	; (8002a00 <reg_wizchip_cs_cbfunc+0x3c>)
 80029e2:	4a09      	ldr	r2, [pc, #36]	; (8002a08 <reg_wizchip_cs_cbfunc+0x44>)
 80029e4:	615a      	str	r2, [r3, #20]
 80029e6:	e005      	b.n	80029f4 <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80029e8:	4a05      	ldr	r2, [pc, #20]	; (8002a00 <reg_wizchip_cs_cbfunc+0x3c>)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 80029ee:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <reg_wizchip_cs_cbfunc+0x3c>)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	6153      	str	r3, [r2, #20]
   }
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	20000018 	.word	0x20000018
 8002a04:	08002955 	.word	0x08002955
 8002a08:	08002961 	.word	0x08002961

08002a0c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002a16:	bf00      	nop
 8002a18:	4b0e      	ldr	r3, [pc, #56]	; (8002a54 <reg_wizchip_spi_cbfunc+0x48>)
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0f9      	beq.n	8002a18 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d002      	beq.n	8002a30 <reg_wizchip_spi_cbfunc+0x24>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d106      	bne.n	8002a3e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002a30:	4b08      	ldr	r3, [pc, #32]	; (8002a54 <reg_wizchip_spi_cbfunc+0x48>)
 8002a32:	4a09      	ldr	r2, [pc, #36]	; (8002a58 <reg_wizchip_spi_cbfunc+0x4c>)
 8002a34:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002a36:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <reg_wizchip_spi_cbfunc+0x48>)
 8002a38:	4a08      	ldr	r2, [pc, #32]	; (8002a5c <reg_wizchip_spi_cbfunc+0x50>)
 8002a3a:	61da      	str	r2, [r3, #28]
 8002a3c:	e005      	b.n	8002a4a <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002a3e:	4a05      	ldr	r2, [pc, #20]	; (8002a54 <reg_wizchip_spi_cbfunc+0x48>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002a44:	4a03      	ldr	r2, [pc, #12]	; (8002a54 <reg_wizchip_spi_cbfunc+0x48>)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	61d3      	str	r3, [r2, #28]
   }
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr
 8002a54:	20000018 	.word	0x20000018
 8002a58:	080029a1 	.word	0x080029a1
 8002a5c:	080029af 	.word	0x080029af

08002a60 <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	6039      	str	r1, [r7, #0]
 8002a6a:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8002a70:	2300      	movs	r3, #0
 8002a72:	60fb      	str	r3, [r7, #12]
 8002a74:	2300      	movs	r3, #0
 8002a76:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	2b0f      	cmp	r3, #15
 8002a7c:	f200 809c 	bhi.w	8002bb8 <ctlwizchip+0x158>
 8002a80:	a201      	add	r2, pc, #4	; (adr r2, 8002a88 <ctlwizchip+0x28>)
 8002a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a86:	bf00      	nop
 8002a88:	08002ac9 	.word	0x08002ac9
 8002a8c:	08002acf 	.word	0x08002acf
 8002a90:	08002afb 	.word	0x08002afb
 8002a94:	08002aef 	.word	0x08002aef
 8002a98:	08002b09 	.word	0x08002b09
 8002a9c:	08002b15 	.word	0x08002b15
 8002aa0:	08002bb9 	.word	0x08002bb9
 8002aa4:	08002bb9 	.word	0x08002bb9
 8002aa8:	08002b23 	.word	0x08002b23
 8002aac:	08002b5d 	.word	0x08002b5d
 8002ab0:	08002b63 	.word	0x08002b63
 8002ab4:	08002b6b 	.word	0x08002b6b
 8002ab8:	08002bbf 	.word	0x08002bbf
 8002abc:	08002b73 	.word	0x08002b73
 8002ac0:	08002b81 	.word	0x08002b81
 8002ac4:	08002b9d 	.word	0x08002b9d
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002ac8:	f000 f882 	bl	8002bd0 <wizchip_sw_reset>
         break;
 8002acc:	e078      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	3304      	adds	r3, #4
 8002adc:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 f8b7 	bl	8002c58 <wizchip_init>
 8002aea:	4603      	mov	r3, r0
 8002aec:	e069      	b.n	8002bc2 <ctlwizchip+0x162>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	881b      	ldrh	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 f95c 	bl	8002db0 <wizchip_clrinterrupt>
         break;
 8002af8:	e062      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002afa:	f000 f97c 	bl	8002df6 <wizchip_getinterrupt>
 8002afe:	4603      	mov	r3, r0
 8002b00:	461a      	mov	r2, r3
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	801a      	strh	r2, [r3, #0]
         break;
 8002b06:	e05b      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	881b      	ldrh	r3, [r3, #0]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f000 f998 	bl	8002e42 <wizchip_setinterruptmask>
         break;         
 8002b12:	e055      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002b14:	f000 f9b5 	bl	8002e82 <wizchip_getinterruptmask>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	801a      	strh	r2, [r3, #0]
         break;
 8002b20:	e04e      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
         break;
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002b22:	4b2a      	ldr	r3, [pc, #168]	; (8002bcc <ctlwizchip+0x16c>)
 8002b24:	789a      	ldrb	r2, [r3, #2]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	4a27      	ldr	r2, [pc, #156]	; (8002bcc <ctlwizchip+0x16c>)
 8002b30:	78d2      	ldrb	r2, [r2, #3]
 8002b32:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	3302      	adds	r3, #2
 8002b38:	4a24      	ldr	r2, [pc, #144]	; (8002bcc <ctlwizchip+0x16c>)
 8002b3a:	7912      	ldrb	r2, [r2, #4]
 8002b3c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	3303      	adds	r3, #3
 8002b42:	4a22      	ldr	r2, [pc, #136]	; (8002bcc <ctlwizchip+0x16c>)
 8002b44:	7952      	ldrb	r2, [r2, #5]
 8002b46:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	4a1f      	ldr	r2, [pc, #124]	; (8002bcc <ctlwizchip+0x16c>)
 8002b4e:	7992      	ldrb	r2, [r2, #6]
 8002b50:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	3305      	adds	r3, #5
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
         break;
 8002b5a:	e031      	b.n	8002bc0 <ctlwizchip+0x160>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8002b5c:	f000 f9d8 	bl	8002f10 <wizphy_reset>
         break;
 8002b60:	e02e      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8002b62:	6838      	ldr	r0, [r7, #0]
 8002b64:	f000 f9f3 	bl	8002f4e <wizphy_setphyconf>
         break;
 8002b68:	e02a      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8002b6a:	6838      	ldr	r0, [r7, #0]
 8002b6c:	f000 fa28 	bl	8002fc0 <wizphy_getphyconf>
         break;
 8002b70:	e026      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f000 fa58 	bl	800302c <wizphy_setphypmode>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	e020      	b.n	8002bc2 <ctlwizchip+0x162>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8002b80:	f000 f9b8 	bl	8002ef4 <wizphy_getphypmode>
 8002b84:	4603      	mov	r3, r0
 8002b86:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002b88:	7dfb      	ldrb	r3, [r7, #23]
 8002b8a:	2bff      	cmp	r3, #255	; 0xff
 8002b8c:	d102      	bne.n	8002b94 <ctlwizchip+0x134>
 8002b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b92:	e016      	b.n	8002bc2 <ctlwizchip+0x162>
         *(uint8_t*)arg = tmp;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	7dfa      	ldrb	r2, [r7, #23]
 8002b98:	701a      	strb	r2, [r3, #0]
         break;
 8002b9a:	e011      	b.n	8002bc0 <ctlwizchip+0x160>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002b9c:	f000 f995 	bl	8002eca <wizphy_getphylink>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
 8002ba6:	2bff      	cmp	r3, #255	; 0xff
 8002ba8:	d102      	bne.n	8002bb0 <ctlwizchip+0x150>
 8002baa:	f04f 33ff 	mov.w	r3, #4294967295
 8002bae:	e008      	b.n	8002bc2 <ctlwizchip+0x162>
         *(uint8_t*)arg = tmp;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	7dfa      	ldrb	r2, [r7, #23]
 8002bb4:	701a      	strb	r2, [r3, #0]
         break;
 8002bb6:	e003      	b.n	8002bc0 <ctlwizchip+0x160>
   #endif      
      default:
         return -1;
 8002bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bbc:	e001      	b.n	8002bc2 <ctlwizchip+0x162>
         break;
 8002bbe:	bf00      	nop
   }
   return 0;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20000018 	.word	0x20000018

08002bd0 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8002bd6:	1d3b      	adds	r3, r7, #4
 8002bd8:	2206      	movs	r2, #6
 8002bda:	4619      	mov	r1, r3
 8002bdc:	2009      	movs	r0, #9
 8002bde:	f7ff f857 	bl	8001c90 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	2204      	movs	r2, #4
 8002be8:	4619      	mov	r1, r3
 8002bea:	2001      	movs	r0, #1
 8002bec:	f7ff f850 	bl	8001c90 <WIZCHIP_READ_BUF>
 8002bf0:	f107 0310 	add.w	r3, r7, #16
 8002bf4:	2204      	movs	r2, #4
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	2005      	movs	r0, #5
 8002bfa:	f7ff f849 	bl	8001c90 <WIZCHIP_READ_BUF>
 8002bfe:	f107 030c 	add.w	r3, r7, #12
 8002c02:	2204      	movs	r2, #4
 8002c04:	4619      	mov	r1, r3
 8002c06:	200f      	movs	r0, #15
 8002c08:	f7ff f842 	bl	8001c90 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002c0c:	2180      	movs	r1, #128	; 0x80
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f7fe ff9a 	bl	8001b48 <WIZCHIP_WRITE>
   getMR(); // for delay
 8002c14:	2000      	movs	r0, #0
 8002c16:	f7fe ffc5 	bl	8001ba4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002c1a:	1d3b      	adds	r3, r7, #4
 8002c1c:	2206      	movs	r2, #6
 8002c1e:	4619      	mov	r1, r3
 8002c20:	2009      	movs	r0, #9
 8002c22:	f7fe ffed 	bl	8001c00 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002c26:	f107 0314 	add.w	r3, r7, #20
 8002c2a:	2204      	movs	r2, #4
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	2001      	movs	r0, #1
 8002c30:	f7fe ffe6 	bl	8001c00 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002c34:	f107 0310 	add.w	r3, r7, #16
 8002c38:	2204      	movs	r2, #4
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	2005      	movs	r0, #5
 8002c3e:	f7fe ffdf 	bl	8001c00 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002c42:	f107 030c 	add.w	r3, r7, #12
 8002c46:	2204      	movs	r2, #4
 8002c48:	4619      	mov	r1, r3
 8002c4a:	200f      	movs	r0, #15
 8002c4c:	f7fe ffd8 	bl	8001c00 <WIZCHIP_WRITE_BUF>
}
 8002c50:	bf00      	nop
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
   int8_t i,j;
   int8_t tmp = 0;
 8002c62:	2300      	movs	r3, #0
 8002c64:	737b      	strb	r3, [r7, #13]
   wizchip_sw_reset();
 8002c66:	f7ff ffb3 	bl	8002bd0 <wizchip_sw_reset>
   if(txsize)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d04b      	beq.n	8002d08 <wizchip_init+0xb0>
   {
      tmp = 0;
 8002c70:	2300      	movs	r3, #0
 8002c72:	737b      	strb	r3, [r7, #13]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c74:	2300      	movs	r3, #0
 8002c76:	73fb      	strb	r3, [r7, #15]
 8002c78:	e015      	b.n	8002ca6 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8002c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	4413      	add	r3, r2
 8002c82:	781a      	ldrb	r2, [r3, #0]
 8002c84:	7b7b      	ldrb	r3, [r7, #13]
 8002c86:	4413      	add	r3, r2
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	737b      	strb	r3, [r7, #13]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
 8002c8c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002c90:	2b08      	cmp	r3, #8
 8002c92:	dd02      	ble.n	8002c9a <wizchip_init+0x42>
 8002c94:	f04f 33ff 	mov.w	r3, #4294967295
 8002c98:	e086      	b.n	8002da8 <wizchip_init+0x150>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	73fb      	strb	r3, [r7, #15]
 8002ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	dde5      	ble.n	8002c7a <wizchip_init+0x22>
		#else
			if(tmp > 16) return -1;
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002cae:	2300      	movs	r3, #0
 8002cb0:	73fb      	strb	r3, [r7, #15]
 8002cb2:	e025      	b.n	8002d00 <wizchip_init+0xa8>
		{
		#if __WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			j = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	73bb      	strb	r3, [r7, #14]
			while(txsize[i] >> j != 1){j++;}
 8002cb8:	e005      	b.n	8002cc6 <wizchip_init+0x6e>
 8002cba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	73bb      	strb	r3, [r7, #14]
 8002cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cd6:	fa42 f303 	asr.w	r3, r2, r3
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d1ed      	bne.n	8002cba <wizchip_init+0x62>
			setSn_TXBUF_SIZE(i, j);
 8002cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	021b      	lsls	r3, r3, #8
 8002ce6:	331f      	adds	r3, #31
 8002ce8:	461a      	mov	r2, r3
 8002cea:	7bbb      	ldrb	r3, [r7, #14]
 8002cec:	4619      	mov	r1, r3
 8002cee:	4610      	mov	r0, r2
 8002cf0:	f7fe ff2a 	bl	8001b48 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002cf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	73fb      	strb	r3, [r7, #15]
 8002d00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	ddd5      	ble.n	8002cb4 <wizchip_init+0x5c>
			setSn_TXBUF_SIZE(i, txsize[i]);
		#endif
		}
	#endif
   }
   if(rxsize)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d04b      	beq.n	8002da6 <wizchip_init+0x14e>
   {
      tmp = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	737b      	strb	r3, [r7, #13]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d12:	2300      	movs	r3, #0
 8002d14:	73fb      	strb	r3, [r7, #15]
 8002d16:	e015      	b.n	8002d44 <wizchip_init+0xec>
		{
			tmp += rxsize[i];
 8002d18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	4413      	add	r3, r2
 8002d20:	781a      	ldrb	r2, [r3, #0]
 8002d22:	7b7b      	ldrb	r3, [r7, #13]
 8002d24:	4413      	add	r3, r2
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	737b      	strb	r3, [r7, #13]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
 8002d2a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002d2e:	2b08      	cmp	r3, #8
 8002d30:	dd02      	ble.n	8002d38 <wizchip_init+0xe0>
 8002d32:	f04f 33ff 	mov.w	r3, #4294967295
 8002d36:	e037      	b.n	8002da8 <wizchip_init+0x150>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	3301      	adds	r3, #1
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	73fb      	strb	r3, [r7, #15]
 8002d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d48:	2b03      	cmp	r3, #3
 8002d4a:	dde5      	ble.n	8002d18 <wizchip_init+0xc0>
		#else
			if(tmp > 16) return -1;
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	73fb      	strb	r3, [r7, #15]
 8002d50:	e025      	b.n	8002d9e <wizchip_init+0x146>
		{
		#if __WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			j = 0;
 8002d52:	2300      	movs	r3, #0
 8002d54:	73bb      	strb	r3, [r7, #14]
			while(rxsize[i] >> j != 1){j++;}
 8002d56:	e005      	b.n	8002d64 <wizchip_init+0x10c>
 8002d58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	3301      	adds	r3, #1
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	73bb      	strb	r3, [r7, #14]
 8002d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002d74:	fa42 f303 	asr.w	r3, r2, r3
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d1ed      	bne.n	8002d58 <wizchip_init+0x100>
			setSn_RXBUF_SIZE(i, j);
 8002d7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d80:	3304      	adds	r3, #4
 8002d82:	021b      	lsls	r3, r3, #8
 8002d84:	331e      	adds	r3, #30
 8002d86:	461a      	mov	r2, r3
 8002d88:	7bbb      	ldrb	r3, [r7, #14]
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4610      	mov	r0, r2
 8002d8e:	f7fe fedb 	bl	8001b48 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	3301      	adds	r3, #1
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	73fb      	strb	r3, [r7, #15]
 8002d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002da2:	2b03      	cmp	r3, #3
 8002da4:	ddd5      	ble.n	8002d52 <wizchip_init+0xfa>
			setSn_RXBUF_SIZE(i, txsize[i]);
		#endif
		}
	#endif
   }
   return 0;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002dbe:	88fb      	ldrh	r3, [r7, #6]
 8002dc0:	0a1b      	lsrs	r3, r3, #8
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5500
   ir |= (1<<4); // IK_WOL
 8002dc6:	7bfb      	ldrb	r3, [r7, #15]
 8002dc8:	f043 0310 	orr.w	r3, r3, #16
 8002dcc:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ == W5200
   ir |= (1 << 6);
#endif
   
#if _WIZCHIP_ < W5200
   sir &= 0x0F;
 8002dce:	7bbb      	ldrb	r3, [r7, #14]
 8002dd0:	f003 030f 	and.w	r3, r3, #15
 8002dd4:	73bb      	strb	r3, [r7, #14]
#endif

#if _WIZCHIP_ <= W5100S
   ir |= sir;
 8002dd6:	7bfa      	ldrb	r2, [r7, #15]
 8002dd8:	7bbb      	ldrb	r3, [r7, #14]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	73fb      	strb	r3, [r7, #15]
   setIR(ir);
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	f023 031f 	bic.w	r3, r3, #31
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	4619      	mov	r1, r3
 8002de8:	2015      	movs	r0, #21
 8002dea:	f7fe fead 	bl	8001b48 <WIZCHIP_WRITE>
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
   setSIR(sir);
#endif   
}
 8002dee:	bf00      	nop
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002e04:	2300      	movs	r3, #0
 8002e06:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ <= W5100S
   ir = getIR();
 8002e08:	2015      	movs	r0, #21
 8002e0a:	f7fe fecb 	bl	8001ba4 <WIZCHIP_READ>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	f023 031f 	bic.w	r3, r3, #31
 8002e14:	71fb      	strb	r3, [r7, #7]
   sir = ir & 0x0F;
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	f003 030f 	and.w	r3, r3, #15
 8002e1c:	71bb      	strb	r3, [r7, #6]
#endif         

//M20150601 : For Integrating with W5300
//#if _WIZCHIP_ < W5500
#if _WIZCHIP_ < W5200
   ir &= ~(1<<4); // IK_WOL
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	f023 0310 	bic.w	r3, r3, #16
 8002e24:	71fb      	strb	r3, [r7, #7]
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8002e26:	79bb      	ldrb	r3, [r7, #6]
 8002e28:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8002e2a:	88bb      	ldrh	r3, [r7, #4]
 8002e2c:	021b      	lsls	r3, r3, #8
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	4413      	add	r3, r2
 8002e36:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002e38:	88bb      	ldrh	r3, [r7, #4]
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b084      	sub	sp, #16
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	4603      	mov	r3, r0
 8002e4a:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002e4c:	88fb      	ldrh	r3, [r7, #6]
 8002e4e:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002e50:	88fb      	ldrh	r3, [r7, #6]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5500
   imr &= ~(1<<4); // IK_WOL
 8002e58:	7bfb      	ldrb	r3, [r7, #15]
 8002e5a:	f023 0310 	bic.w	r3, r3, #16
 8002e5e:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);
#endif
   
#if _WIZCHIP_ < W5200
   simr &= 0x0F;
 8002e60:	7bbb      	ldrb	r3, [r7, #14]
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	73bb      	strb	r3, [r7, #14]
   imr |= simr;
 8002e68:	7bfa      	ldrb	r2, [r7, #15]
 8002e6a:	7bbb      	ldrb	r3, [r7, #14]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	73fb      	strb	r3, [r7, #15]
   setIMR(imr);
 8002e70:	7bfb      	ldrb	r3, [r7, #15]
 8002e72:	4619      	mov	r1, r3
 8002e74:	2016      	movs	r0, #22
 8002e76:	f7fe fe67 	bl	8001b48 <WIZCHIP_WRITE>
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
   setSIMR(simr);
#endif   
}
 8002e7a:	bf00      	nop
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b082      	sub	sp, #8
 8002e86:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ < W5200
   imr  = getIMR();
 8002e94:	2016      	movs	r0, #22
 8002e96:	f7fe fe85 	bl	8001ba4 <WIZCHIP_READ>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	71fb      	strb	r3, [r7, #7]
   simr = imr & 0x0F;
 8002e9e:	79fb      	ldrb	r3, [r7, #7]
 8002ea0:	f003 030f 	and.w	r3, r3, #15
 8002ea4:	71bb      	strb	r3, [r7, #6]
   imr  = getIMR();
   simr = getSIMR();
#endif         

#if _WIZCHIP_ < W5500
   imr &= ~(1<<4); // IK_WOL
 8002ea6:	79fb      	ldrb	r3, [r7, #7]
 8002ea8:	f023 0310 	bic.w	r3, r3, #16
 8002eac:	71fb      	strb	r3, [r7, #7]
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002eae:	79bb      	ldrb	r3, [r7, #6]
 8002eb0:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8002eb2:	88bb      	ldrh	r3, [r7, #4]
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002ec0:	88bb      	ldrh	r3, [r7, #4]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b082      	sub	sp, #8
 8002ece:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	71fb      	strb	r3, [r7, #7]
#if _WIZCHIP_ == W5100S
   if(getPHYSR() & PHYSR_LNK)
 8002ed4:	203c      	movs	r0, #60	; 0x3c
 8002ed6:	f7fe fe65 	bl	8001ba4 <WIZCHIP_READ>
 8002eda:	4603      	mov	r3, r0
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <wizphy_getphylink+0x1e>
	   tmp = PHY_LINK_ON;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	71fb      	strb	r3, [r7, #7]
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
      tmp = PHY_LINK_ON;
#else
   tmp = -1;
#endif
   return tmp;
 8002ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	71fb      	strb	r3, [r7, #7]
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
         tmp = PHY_POWER_DOWN;
      else 
         tmp = PHY_POWER_NORM;
   #else
      tmp = -1;
 8002efe:	23ff      	movs	r3, #255	; 0xff
 8002f00:	71fb      	strb	r3, [r7, #7]
   #endif
   return tmp;
 8002f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr

08002f10 <wizphy_reset>:
#endif

#if _WIZCHIP_ == W5100S
void wizphy_reset(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
	uint16_t tmp = wiz_mdio_read(PHYMDIO_BMCR);
 8002f16:	2000      	movs	r0, #0
 8002f18:	f7ff f92f 	bl	800217a <wiz_mdio_read>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	80fb      	strh	r3, [r7, #6]
	tmp |= BMCR_RESET;
 8002f20:	88fb      	ldrh	r3, [r7, #6]
 8002f22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002f26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002f2a:	80fb      	strh	r3, [r7, #6]
	wiz_mdio_write(PHYMDIO_BMCR, tmp);
 8002f2c:	88fb      	ldrh	r3, [r7, #6]
 8002f2e:	4619      	mov	r1, r3
 8002f30:	2000      	movs	r0, #0
 8002f32:	f7ff f8f8 	bl	8002126 <wiz_mdio_write>
	while(wiz_mdio_read(PHYMDIO_BMCR)&BMCR_RESET){}
 8002f36:	bf00      	nop
 8002f38:	2000      	movs	r0, #0
 8002f3a:	f7ff f91e 	bl	800217a <wiz_mdio_read>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	b21b      	sxth	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	dbf8      	blt.n	8002f38 <wizphy_reset+0x28>
}
 8002f46:	bf00      	nop
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b084      	sub	sp, #16
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
   uint16_t tmp = wiz_mdio_read(PHYMDIO_BMCR);
 8002f56:	2000      	movs	r0, #0
 8002f58:	f7ff f90f 	bl	800217a <wiz_mdio_read>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	81fb      	strh	r3, [r7, #14]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	785b      	ldrb	r3, [r3, #1]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d104      	bne.n	8002f72 <wizphy_setphyconf+0x24>
      tmp |= BMCR_AUTONEGO;
 8002f68:	89fb      	ldrh	r3, [r7, #14]
 8002f6a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f6e:	81fb      	strh	r3, [r7, #14]
 8002f70:	e01d      	b.n	8002fae <wizphy_setphyconf+0x60>
   else
   {
	  tmp &= ~BMCR_AUTONEGO;
 8002f72:	89fb      	ldrh	r3, [r7, #14]
 8002f74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f78:	81fb      	strh	r3, [r7, #14]
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	78db      	ldrb	r3, [r3, #3]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d104      	bne.n	8002f8c <wizphy_setphyconf+0x3e>
      {
    	  tmp |= BMCR_DUP;
 8002f82:	89fb      	ldrh	r3, [r7, #14]
 8002f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f88:	81fb      	strh	r3, [r7, #14]
 8002f8a:	e003      	b.n	8002f94 <wizphy_setphyconf+0x46>
      }
      else
      {
    	  tmp &= ~BMCR_DUP;
 8002f8c:	89fb      	ldrh	r3, [r7, #14]
 8002f8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f92:	81fb      	strh	r3, [r7, #14]
      }
      if(phyconf->speed == PHY_SPEED_100)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	789b      	ldrb	r3, [r3, #2]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d104      	bne.n	8002fa6 <wizphy_setphyconf+0x58>
      {
    	  tmp |= BMCR_SPEED;
 8002f9c:	89fb      	ldrh	r3, [r7, #14]
 8002f9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002fa2:	81fb      	strh	r3, [r7, #14]
 8002fa4:	e003      	b.n	8002fae <wizphy_setphyconf+0x60>
      }
      else
      {
    	  tmp &= ~BMCR_SPEED;
 8002fa6:	89fb      	ldrh	r3, [r7, #14]
 8002fa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fac:	81fb      	strh	r3, [r7, #14]
      }
   }
   wiz_mdio_write(PHYMDIO_BMCR, tmp);
 8002fae:	89fb      	ldrh	r3, [r7, #14]
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	2000      	movs	r0, #0
 8002fb4:	f7ff f8b7 	bl	8002126 <wiz_mdio_write>
}
 8002fb8:	bf00      	nop
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
   uint16_t tmp = 0;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	81fb      	strh	r3, [r7, #14]
   tmp = wiz_mdio_read(PHYMDIO_BMCR);
 8002fcc:	2000      	movs	r0, #0
 8002fce:	f7ff f8d4 	bl	800217a <wiz_mdio_read>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	81fb      	strh	r3, [r7, #14]
   phyconf->by   = PHY_CONFBY_SW;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]
   if(tmp & BMCR_AUTONEGO)
 8002fdc:	89fb      	ldrh	r3, [r7, #14]
 8002fde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <wizphy_getphyconf+0x2e>
   {
	   phyconf->mode = PHY_MODE_AUTONEGO;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	705a      	strb	r2, [r3, #1]
	   if(tmp&BMCR_DUP) phyconf->duplex = PHY_DUPLEX_FULL;
	   else phyconf->duplex = PHY_DUPLEX_HALF;
	   if(tmp&BMCR_SPEED) phyconf->speed = PHY_SPEED_100;
	   else phyconf->speed = PHY_SPEED_10;
   }
}
 8002fec:	e01a      	b.n	8003024 <wizphy_getphyconf+0x64>
	   phyconf->mode = PHY_MODE_MANUAL;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	705a      	strb	r2, [r3, #1]
	   if(tmp&BMCR_DUP) phyconf->duplex = PHY_DUPLEX_FULL;
 8002ff4:	89fb      	ldrh	r3, [r7, #14]
 8002ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <wizphy_getphyconf+0x46>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	70da      	strb	r2, [r3, #3]
 8003004:	e002      	b.n	800300c <wizphy_getphyconf+0x4c>
	   else phyconf->duplex = PHY_DUPLEX_HALF;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	70da      	strb	r2, [r3, #3]
	   if(tmp&BMCR_SPEED) phyconf->speed = PHY_SPEED_100;
 800300c:	89fb      	ldrh	r3, [r7, #14]
 800300e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <wizphy_getphyconf+0x5e>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	709a      	strb	r2, [r3, #2]
}
 800301c:	e002      	b.n	8003024 <wizphy_getphyconf+0x64>
	   else phyconf->speed = PHY_SPEED_10;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	709a      	strb	r2, [r3, #2]
}
 8003024:	bf00      	nop
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	71fb      	strb	r3, [r7, #7]
   uint16_t tmp = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	81fb      	strh	r3, [r7, #14]
   tmp = wiz_mdio_read(PHYMDIO_BMCR);
 800303a:	2000      	movs	r0, #0
 800303c:	f7ff f89d 	bl	800217a <wiz_mdio_read>
 8003040:	4603      	mov	r3, r0
 8003042:	81fb      	strh	r3, [r7, #14]
   if( pmode == PHY_POWER_DOWN)
 8003044:	79fb      	ldrb	r3, [r7, #7]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d104      	bne.n	8003054 <wizphy_setphypmode+0x28>
   {
      tmp |= BMCR_PWDN;
 800304a:	89fb      	ldrh	r3, [r7, #14]
 800304c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003050:	81fb      	strh	r3, [r7, #14]
 8003052:	e003      	b.n	800305c <wizphy_setphypmode+0x30>
   }
   else
   {
	   tmp &= ~BMCR_PWDN;
 8003054:	89fb      	ldrh	r3, [r7, #14]
 8003056:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800305a:	81fb      	strh	r3, [r7, #14]
   }
   wiz_mdio_write(PHYMDIO_BMCR, tmp);
 800305c:	89fb      	ldrh	r3, [r7, #14]
 800305e:	4619      	mov	r1, r3
 8003060:	2000      	movs	r0, #0
 8003062:	f7ff f860 	bl	8002126 <wiz_mdio_write>
   tmp = wiz_mdio_read(PHYMDIO_BMCR);
 8003066:	2000      	movs	r0, #0
 8003068:	f7ff f887 	bl	800217a <wiz_mdio_read>
 800306c:	4603      	mov	r3, r0
 800306e:	81fb      	strh	r3, [r7, #14]
   if( pmode == PHY_POWER_DOWN)
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d106      	bne.n	8003084 <wizphy_setphypmode+0x58>
   {
      if(tmp & BMCR_PWDN) return 0;
 8003076:	89fb      	ldrh	r3, [r7, #14]
 8003078:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <wizphy_setphypmode+0x66>
 8003080:	2300      	movs	r3, #0
 8003082:	e008      	b.n	8003096 <wizphy_setphypmode+0x6a>
   }
   else
   {
      if((tmp & BMCR_PWDN) != BMCR_PWDN) return 0;
 8003084:	89fb      	ldrh	r3, [r7, #14]
 8003086:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <wizphy_setphypmode+0x66>
 800308e:	2300      	movs	r3, #0
 8003090:	e001      	b.n	8003096 <wizphy_setphypmode+0x6a>
   }
   return -1;
 8003092:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
	int i,j,k;
   setSHAR(pnetinfo->mac);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2206      	movs	r2, #6
 80030ac:	4619      	mov	r1, r3
 80030ae:	2009      	movs	r0, #9
 80030b0:	f7fe fda6 	bl	8001c00 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	330e      	adds	r3, #14
 80030b8:	2204      	movs	r2, #4
 80030ba:	4619      	mov	r1, r3
 80030bc:	2001      	movs	r0, #1
 80030be:	f7fe fd9f 	bl	8001c00 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	330a      	adds	r3, #10
 80030c6:	2204      	movs	r2, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	2005      	movs	r0, #5
 80030cc:	f7fe fd98 	bl	8001c00 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3306      	adds	r3, #6
 80030d4:	2204      	movs	r2, #4
 80030d6:	4619      	mov	r1, r3
 80030d8:	200f      	movs	r0, #15
 80030da:	f7fe fd91 	bl	8001c00 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	7c9a      	ldrb	r2, [r3, #18]
 80030e2:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <wizchip_setnetinfo+0x70>)
 80030e4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	7cda      	ldrb	r2, [r3, #19]
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <wizchip_setnetinfo+0x70>)
 80030ec:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	7d1a      	ldrb	r2, [r3, #20]
 80030f2:	4b07      	ldr	r3, [pc, #28]	; (8003110 <wizchip_setnetinfo+0x70>)
 80030f4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	7d5a      	ldrb	r2, [r3, #21]
 80030fa:	4b05      	ldr	r3, [pc, #20]	; (8003110 <wizchip_setnetinfo+0x70>)
 80030fc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	7d9a      	ldrb	r2, [r3, #22]
 8003102:	4b04      	ldr	r3, [pc, #16]	; (8003114 <wizchip_setnetinfo+0x74>)
 8003104:	701a      	strb	r2, [r3, #0]
}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20000704 	.word	0x20000704
 8003114:	20000708 	.word	0x20000708

08003118 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2206      	movs	r2, #6
 8003124:	4619      	mov	r1, r3
 8003126:	2009      	movs	r0, #9
 8003128:	f7fe fdb2 	bl	8001c90 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	330e      	adds	r3, #14
 8003130:	2204      	movs	r2, #4
 8003132:	4619      	mov	r1, r3
 8003134:	2001      	movs	r0, #1
 8003136:	f7fe fdab 	bl	8001c90 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	330a      	adds	r3, #10
 800313e:	2204      	movs	r2, #4
 8003140:	4619      	mov	r1, r3
 8003142:	2005      	movs	r0, #5
 8003144:	f7fe fda4 	bl	8001c90 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3306      	adds	r3, #6
 800314c:	2204      	movs	r2, #4
 800314e:	4619      	mov	r1, r3
 8003150:	200f      	movs	r0, #15
 8003152:	f7fe fd9d 	bl	8001c90 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8003156:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <wizchip_getnetinfo+0x70>)
 8003158:	781a      	ldrb	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 800315e:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <wizchip_getnetinfo+0x70>)
 8003160:	785a      	ldrb	r2, [r3, #1]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8003166:	4b08      	ldr	r3, [pc, #32]	; (8003188 <wizchip_getnetinfo+0x70>)
 8003168:	789a      	ldrb	r2, [r3, #2]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 800316e:	4b06      	ldr	r3, [pc, #24]	; (8003188 <wizchip_getnetinfo+0x70>)
 8003170:	78da      	ldrb	r2, [r3, #3]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8003176:	4b05      	ldr	r3, [pc, #20]	; (800318c <wizchip_getnetinfo+0x74>)
 8003178:	781a      	ldrb	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	759a      	strb	r2, [r3, #22]
}
 800317e:	bf00      	nop
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20000704 	.word	0x20000704
 800318c:	20000708 	.word	0x20000708

08003190 <_sbrk>:
extern int  _end;

/*This function is used for handle heap option*/
__attribute__ ((used))
caddr_t _sbrk ( int incr )
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
    static unsigned char *heap = NULL;
    unsigned char *prev_heap;

    if (heap == NULL) {
 8003198:	4b0a      	ldr	r3, [pc, #40]	; (80031c4 <_sbrk+0x34>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d102      	bne.n	80031a6 <_sbrk+0x16>
        heap = (unsigned char *)&_end;
 80031a0:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <_sbrk+0x34>)
 80031a2:	4a09      	ldr	r2, [pc, #36]	; (80031c8 <_sbrk+0x38>)
 80031a4:	601a      	str	r2, [r3, #0]
    }
    prev_heap = heap;
 80031a6:	4b07      	ldr	r3, [pc, #28]	; (80031c4 <_sbrk+0x34>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	60fb      	str	r3, [r7, #12]

    heap += incr;
 80031ac:	4b05      	ldr	r3, [pc, #20]	; (80031c4 <_sbrk+0x34>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	4413      	add	r3, r2
 80031b4:	4a03      	ldr	r2, [pc, #12]	; (80031c4 <_sbrk+0x34>)
 80031b6:	6013      	str	r3, [r2, #0]

    return (caddr_t) prev_heap;
 80031b8:	68fb      	ldr	r3, [r7, #12]
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr
 80031c4:	2000070c 	.word	0x2000070c
 80031c8:	20002858 	.word	0x20002858

080031cc <_close>:
    return -1;
}

__attribute__ ((used))
int _close(int file)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
    return -1;
 80031d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031d8:	4618      	mov	r0, r3
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr

080031e2 <_fstat>:

__attribute__ ((used))
int _fstat(int file, struct stat *st)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
 80031ea:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031f2:	605a      	str	r2, [r3, #4]
    return 0;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc80      	pop	{r7}
 80031fe:	4770      	bx	lr

08003200 <_isatty>:

__attribute__ ((used))
int _isatty(int file)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
    return 1;
 8003208:	2301      	movs	r3, #1
}
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	bc80      	pop	{r7}
 8003212:	4770      	bx	lr

08003214 <_lseek>:

__attribute__ ((used))
int _lseek(int file, int ptr, int dir)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
    return 0;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr

0800322c <HardFault_Handler>:


volatile unsigned long globalTimer = 0;

void HardFault_Handler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
	printf("Hard Fault!!!\r\n");
 8003230:	4801      	ldr	r0, [pc, #4]	; (8003238 <HardFault_Handler+0xc>)
 8003232:	f000 ff79 	bl	8004128 <puts>
	while(1);
 8003236:	e7fe      	b.n	8003236 <HardFault_Handler+0xa>
 8003238:	080078e4 	.word	0x080078e4

0800323c <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
	printf("Mem Manage!!!\r\n");
 8003240:	4801      	ldr	r0, [pc, #4]	; (8003248 <MemManage_Handler+0xc>)
 8003242:	f000 ff71 	bl	8004128 <puts>
	while(1);
 8003246:	e7fe      	b.n	8003246 <MemManage_Handler+0xa>
 8003248:	080078f4 	.word	0x080078f4

0800324c <NMI_Handler>:
}

void NMI_Handler(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
	printf("NMI Handler!!!\r\n");
 8003250:	4801      	ldr	r0, [pc, #4]	; (8003258 <NMI_Handler+0xc>)
 8003252:	f000 ff69 	bl	8004128 <puts>
	while(1);
 8003256:	e7fe      	b.n	8003256 <NMI_Handler+0xa>
 8003258:	08007904 	.word	0x08007904

0800325c <BusFault_Handler>:
}

void BusFault_Handler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
	printf("Bus Fault!!!\r\n");
 8003260:	4801      	ldr	r0, [pc, #4]	; (8003268 <BusFault_Handler+0xc>)
 8003262:	f000 ff61 	bl	8004128 <puts>
	while(1);
 8003266:	e7fe      	b.n	8003266 <BusFault_Handler+0xa>
 8003268:	08007914 	.word	0x08007914

0800326c <UsageFault_Handler>:
}

void UsageFault_Handler(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
	printf("Bus Fault!!!\r\n");
 8003270:	4801      	ldr	r0, [pc, #4]	; (8003278 <UsageFault_Handler+0xc>)
 8003272:	f000 ff59 	bl	8004128 <puts>
	while(1);
 8003276:	e7fe      	b.n	8003276 <UsageFault_Handler+0xa>
 8003278:	08007914 	.word	0x08007914

0800327c <timerInitialize>:
}


void timerInitialize(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 8003282:	2101      	movs	r1, #1
 8003284:	2001      	movs	r0, #1
 8003286:	f7fd fffb 	bl	8001280 <RCC_APB1PeriphClockCmd>

        TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;
        TIM_TimeBaseInitStruct.TIM_Period = 8400-1;
 800328a:	f242 03cf 	movw	r3, #8399	; 0x20cf
 800328e:	813b      	strh	r3, [r7, #8]
        TIM_TimeBaseInitStruct.TIM_Prescaler = 1000-1;
 8003290:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003294:	80bb      	strh	r3, [r7, #4]
        TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8003296:	2300      	movs	r3, #0
 8003298:	817b      	strh	r3, [r7, #10]
        TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 800329a:	2300      	movs	r3, #0
 800329c:	80fb      	strh	r3, [r7, #6]
        TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 800329e:	2300      	movs	r3, #0
 80032a0:	733b      	strb	r3, [r7, #12]
        TIM_TimeBaseInit(TIM2,&TIM_TimeBaseInitStruct);
 80032a2:	1d3b      	adds	r3, r7, #4
 80032a4:	4619      	mov	r1, r3
 80032a6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80032aa:	f7fe f89f 	bl	80013ec <TIM_TimeBaseInit>
        TIM_ITConfig(TIM2,TIM_IT_Update,ENABLE);
 80032ae:	2201      	movs	r2, #1
 80032b0:	2101      	movs	r1, #1
 80032b2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80032b6:	f7fe f934 	bl	8001522 <TIM_ITConfig>
        TIM_SetAutoreload(TIM2,8400-1);
 80032ba:	f242 01cf 	movw	r1, #8399	; 0x20cf
 80032be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80032c2:	f7fe f951 	bl	8001568 <TIM_SetAutoreload>
        TIM_Cmd(TIM2,ENABLE);
 80032c6:	2101      	movs	r1, #1
 80032c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80032cc:	f7fe f90a 	bl	80014e4 <TIM_Cmd>

        NVIC_InitTypeDef   NVIC_InitStructure;

        NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 80032d0:	231c      	movs	r3, #28
 80032d2:	703b      	strb	r3, [r7, #0]
        NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80032d4:	2301      	movs	r3, #1
 80032d6:	707b      	strb	r3, [r7, #1]
        NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80032d8:	2301      	movs	r3, #1
 80032da:	70bb      	strb	r3, [r7, #2]
        NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80032dc:	2301      	movs	r3, #1
 80032de:	70fb      	strb	r3, [r7, #3]
        NVIC_Init(&NVIC_InitStructure);
 80032e0:	463b      	mov	r3, r7
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fd fdc0 	bl	8000e68 <NVIC_Init>
}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0
        TIM_ClearITPendingBit(TIM2,TIM_IT_Update);
 80032f4:	2101      	movs	r1, #1
 80032f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80032fa:	f7fe f943 	bl	8001584 <TIM_ClearITPendingBit>
        globalTimer++;
 80032fe:	4b03      	ldr	r3, [pc, #12]	; (800330c <TIM2_IRQHandler+0x1c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	3301      	adds	r3, #1
 8003304:	4a01      	ldr	r2, [pc, #4]	; (800330c <TIM2_IRQHandler+0x1c>)
 8003306:	6013      	str	r3, [r2, #0]
}
 8003308:	bf00      	nop
 800330a:	bd80      	pop	{r7, pc}
 800330c:	20000710 	.word	0x20000710

08003310 <TIM2_gettimer>:
	globalTimer = 0;
	TIM_Cmd(TIM2,ENABLE);
}

unsigned long TIM2_gettimer(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
	return globalTimer;
 8003314:	4b02      	ldr	r3, [pc, #8]	; (8003320 <TIM2_gettimer+0x10>)
 8003316:	681b      	ldr	r3, [r3, #0]
}
 8003318:	4618      	mov	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr
 8003320:	20000710 	.word	0x20000710

08003324 <gpioInitialize>:
{

}

void gpioInitialize(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	EXTI_InitTypeDef   EXTI_InitStructure;
	NVIC_InitTypeDef   NVIC_InitStructure;

	/*GPIO For USART initialize*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800332a:	2101      	movs	r1, #1
 800332c:	2004      	movs	r0, #4
 800332e:	f7fd ff89 	bl	8001244 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003332:	2303      	movs	r3, #3
 8003334:	73bb      	strb	r3, [r7, #14]

	/* Configure USART Tx */
	GPIO_InitStructure.GPIO_Pin = PRINTF_USART_TX_PIN;
 8003336:	f44f 7300 	mov.w	r3, #512	; 0x200
 800333a:	81bb      	strh	r3, [r7, #12]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800333c:	2318      	movs	r3, #24
 800333e:	73fb      	strb	r3, [r7, #15]
	GPIO_Init(PRINTF_USART_TX_PORT, &GPIO_InitStructure);
 8003340:	f107 030c 	add.w	r3, r7, #12
 8003344:	4619      	mov	r1, r3
 8003346:	4822      	ldr	r0, [pc, #136]	; (80033d0 <gpioInitialize+0xac>)
 8003348:	f7fd fdf0 	bl	8000f2c <GPIO_Init>

	/* Configure USART Rx */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800334c:	2304      	movs	r3, #4
 800334e:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Pin = PRINTF_USART_RX_PIN;
 8003350:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003354:	81bb      	strh	r3, [r7, #12]

	GPIO_Init(PRINTF_USART_RX_PORT, &GPIO_InitStructure);
 8003356:	f107 030c 	add.w	r3, r7, #12
 800335a:	4619      	mov	r1, r3
 800335c:	481c      	ldr	r0, [pc, #112]	; (80033d0 <gpioInitialize+0xac>)
 800335e:	f7fd fde5 	bl	8000f2c <GPIO_Init>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003362:	2318      	movs	r3, #24
 8003364:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8003366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800336a:	81bb      	strh	r3, [r7, #12]

	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800336c:	f107 030c 	add.w	r3, r7, #12
 8003370:	4619      	mov	r1, r3
 8003372:	4817      	ldr	r0, [pc, #92]	; (80033d0 <gpioInitialize+0xac>)
 8003374:	f7fd fdda 	bl	8000f2c <GPIO_Init>

	/* GPIO for W5100S initialize */
	RCC_APB2PeriphClockCmd(W5100S_GPIO_RCC, ENABLE);
 8003378:	2101      	movs	r1, #1
 800337a:	20f8      	movs	r0, #248	; 0xf8
 800337c:	f7fd ff62 	bl	8001244 <RCC_APB2PeriphClockCmd>

	/*For SPI*/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003380:	2318      	movs	r3, #24
 8003382:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Pin = W5100S_SPI_SCK_PIN | W5100S_SPI_MOSI_PIN | W5100S_SPI_MISO_PIN;
 8003384:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003388:	81bb      	strh	r3, [r7, #12]
	GPIO_Init(W5100S_SPI_PORT, &GPIO_InitStructure);
 800338a:	f107 030c 	add.w	r3, r7, #12
 800338e:	4619      	mov	r1, r3
 8003390:	4810      	ldr	r0, [pc, #64]	; (80033d4 <gpioInitialize+0xb0>)
 8003392:	f7fd fdcb 	bl	8000f2c <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8003396:	2101      	movs	r1, #1
 8003398:	2020      	movs	r0, #32
 800339a:	f7fd ff53 	bl	8001244 <RCC_APB2PeriphClockCmd>

	/*For CS*/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800339e:	2310      	movs	r3, #16
 80033a0:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Pin = W5100S_CS_PIN;
 80033a2:	2380      	movs	r3, #128	; 0x80
 80033a4:	81bb      	strh	r3, [r7, #12]
	GPIO_Init(W5100S_CS_PORT, &GPIO_InitStructure);
 80033a6:	f107 030c 	add.w	r3, r7, #12
 80033aa:	4619      	mov	r1, r3
 80033ac:	480a      	ldr	r0, [pc, #40]	; (80033d8 <gpioInitialize+0xb4>)
 80033ae:	f7fd fdbd 	bl	8000f2c <GPIO_Init>

	/*For Reset*/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033b2:	2310      	movs	r3, #16
 80033b4:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Pin = W5100S_RESET_PIN;
 80033b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033ba:	81bb      	strh	r3, [r7, #12]
	GPIO_Init(W5100S_RESET_PORT, &GPIO_InitStructure);
 80033bc:	f107 030c 	add.w	r3, r7, #12
 80033c0:	4619      	mov	r1, r3
 80033c2:	4805      	ldr	r0, [pc, #20]	; (80033d8 <gpioInitialize+0xb4>)
 80033c4:	f7fd fdb2 	bl	8000f2c <GPIO_Init>
//	GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
//	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
//	GPIO_InitStructure.GPIO_Pin = W5100S_INT_PIN;
//	GPIO_Init(W5100S_INT_PORT, &GPIO_InitStructure);
}
 80033c8:	bf00      	nop
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	40010800 	.word	0x40010800
 80033d4:	40010c00 	.word	0x40010c00
 80033d8:	40011400 	.word	0x40011400

080033dc <usartInitialize>:

void usartInitialize(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(PRINTF_USART_RCC, ENABLE);
 80033e2:	2101      	movs	r1, #1
 80033e4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80033e8:	f7fd ff2c 	bl	8001244 <RCC_APB2PeriphClockCmd>

	USART_InitTypeDef USART_InitStructure;;

	USART_InitStructure.USART_BaudRate = 115200;
 80033ec:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80033f0:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80033f2:	2300      	movs	r3, #0
 80033f4:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80033f6:	2300      	movs	r3, #0
 80033f8:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80033fa:	2300      	movs	r3, #0
 80033fc:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80033fe:	2300      	movs	r3, #0
 8003400:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003402:	230c      	movs	r3, #12
 8003404:	827b      	strh	r3, [r7, #18]

	/* USART configuration */
	USART_Init(PRINTF_USART, &USART_InitStructure);
 8003406:	f107 0308 	add.w	r3, r7, #8
 800340a:	4619      	mov	r1, r3
 800340c:	4811      	ldr	r0, [pc, #68]	; (8003454 <usartInitialize+0x78>)
 800340e:	f7fe f8c9 	bl	80015a4 <USART_Init>

	/* USART interrupt enable */
	USART_ITConfig(PRINTF_USART, USART_IT_RXNE, ENABLE);
 8003412:	2201      	movs	r2, #1
 8003414:	f240 5125 	movw	r1, #1317	; 0x525
 8003418:	480e      	ldr	r0, [pc, #56]	; (8003454 <usartInitialize+0x78>)
 800341a:	f7fe f99c 	bl	8001756 <USART_ITConfig>
	USART_ITConfig(PRINTF_USART, USART_IT_TXE, DISABLE);
 800341e:	2200      	movs	r2, #0
 8003420:	f240 7127 	movw	r1, #1831	; 0x727
 8003424:	480b      	ldr	r0, [pc, #44]	; (8003454 <usartInitialize+0x78>)
 8003426:	f7fe f996 	bl	8001756 <USART_ITConfig>


	/* Enable USART */
	USART_Cmd(PRINTF_USART, ENABLE);
 800342a:	2101      	movs	r1, #1
 800342c:	4809      	ldr	r0, [pc, #36]	; (8003454 <usartInitialize+0x78>)
 800342e:	f7fe f973 	bl	8001718 <USART_Cmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 8003432:	2325      	movs	r3, #37	; 0x25
 8003434:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8003436:	2301      	movs	r3, #1
 8003438:	717b      	strb	r3, [r7, #5]
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800343e:	2301      	movs	r3, #1
 8003440:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8003442:	1d3b      	adds	r3, r7, #4
 8003444:	4618      	mov	r0, r3
 8003446:	f7fd fd0f 	bl	8000e68 <NVIC_Init>

}
 800344a:	bf00      	nop
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40013800 	.word	0x40013800

08003458 <spiInitailize>:

void spiInitailize(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
	/*W5100S SPI initialize*/
	RCC_APB1PeriphClockCmd(W5100S_SPI_RCC, ENABLE);
 800345e:	2101      	movs	r1, #1
 8003460:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003464:	f7fd ff0c 	bl	8001280 <RCC_APB1PeriphClockCmd>

	SPI_InitTypeDef SPI_InitStructure;
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8003468:	2300      	movs	r3, #0
 800346a:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 800346c:	2300      	movs	r3, #0
 800346e:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8003470:	2302      	movs	r3, #2
 8003472:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8003474:	2301      	movs	r3, #1
 8003476:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8003478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800347c:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 800347e:	2308      	movs	r3, #8
 8003480:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8003482:	2300      	movs	r3, #0
 8003484:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8003486:	2307      	movs	r3, #7
 8003488:	82bb      	strh	r3, [r7, #20]
	/* Initializes the SPI communication */
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800348a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800348e:	80fb      	strh	r3, [r7, #6]

	SPI_Init(W5100S_SPI, &SPI_InitStructure);
 8003490:	1d3b      	adds	r3, r7, #4
 8003492:	4619      	mov	r1, r3
 8003494:	4805      	ldr	r0, [pc, #20]	; (80034ac <spiInitailize+0x54>)
 8003496:	f7fd ff11 	bl	80012bc <SPI_Init>

	SPI_Cmd(W5100S_SPI,ENABLE);
 800349a:	2101      	movs	r1, #1
 800349c:	4803      	ldr	r0, [pc, #12]	; (80034ac <spiInitailize+0x54>)
 800349e:	f7fd ff50 	bl	8001342 <SPI_Cmd>
}
 80034a2:	bf00      	nop
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	40003800 	.word	0x40003800

080034b0 <W5100SInitialze>:
#include "W5100SRelFunctions.h"
#include "stm32f10x_gpio.h"
#include "stm32f10x_spi.h"

void W5100SInitialze(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
	intr_kind temp;
	unsigned char W5100S_AdrSet[2][4] = {{2,2,2,2},{2,2,2,2}};
 80034b6:	4a12      	ldr	r2, [pc, #72]	; (8003500 <W5100SInitialze+0x50>)
 80034b8:	1d3b      	adds	r3, r7, #4
 80034ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034be:	e883 0003 	stmia.w	r3, {r0, r1}
	/*
	 */
	temp = IK_DEST_UNREACH;
 80034c2:	2340      	movs	r3, #64	; 0x40
 80034c4:	81fb      	strh	r3, [r7, #14]

	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)W5100S_AdrSet) == -1)
 80034c6:	1d3b      	adds	r3, r7, #4
 80034c8:	4619      	mov	r1, r3
 80034ca:	2001      	movs	r0, #1
 80034cc:	f7ff fac8 	bl	8002a60 <ctlwizchip>
 80034d0:	4603      	mov	r3, r0
 80034d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d6:	d102      	bne.n	80034de <W5100SInitialze+0x2e>
	{
		printf("W5100S initialized fail.\r\n");
 80034d8:	480a      	ldr	r0, [pc, #40]	; (8003504 <W5100SInitialze+0x54>)
 80034da:	f000 fe25 	bl	8004128 <puts>
	}

	if(ctlwizchip(CW_SET_INTRMASK,&temp) == -1)
 80034de:	f107 030e 	add.w	r3, r7, #14
 80034e2:	4619      	mov	r1, r3
 80034e4:	2004      	movs	r0, #4
 80034e6:	f7ff fabb 	bl	8002a60 <ctlwizchip>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f0:	d102      	bne.n	80034f8 <W5100SInitialze+0x48>
	{
		printf("W5100S interrupt\r\n");
 80034f2:	4805      	ldr	r0, [pc, #20]	; (8003508 <W5100SInitialze+0x58>)
 80034f4:	f000 fe18 	bl	8004128 <puts>
//	do{//check phy status.
//		if(ctlwizchip(CW_GET_PHYLINK,(void*)&temp) == -1){
//			printf("Unknown PHY link status.\r\n");
//		}
//	}while(temp == PHY_LINK_OFF);
}
 80034f8:	bf00      	nop
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	08007954 	.word	0x08007954
 8003504:	08007924 	.word	0x08007924
 8003508:	08007940 	.word	0x08007940

0800350c <spiReadByte>:

uint8_t spiReadByte(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
	while (SPI_I2S_GetFlagStatus(W5100S_SPI, SPI_I2S_FLAG_TXE) == RESET);
 8003510:	bf00      	nop
 8003512:	2102      	movs	r1, #2
 8003514:	480c      	ldr	r0, [pc, #48]	; (8003548 <spiReadByte+0x3c>)
 8003516:	f7fd ff4d 	bl	80013b4 <SPI_I2S_GetFlagStatus>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d0f8      	beq.n	8003512 <spiReadByte+0x6>
	SPI_I2S_SendData(W5100S_SPI, 0xff);
 8003520:	21ff      	movs	r1, #255	; 0xff
 8003522:	4809      	ldr	r0, [pc, #36]	; (8003548 <spiReadByte+0x3c>)
 8003524:	f7fd ff2c 	bl	8001380 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(W5100S_SPI, SPI_I2S_FLAG_RXNE) == RESET);
 8003528:	bf00      	nop
 800352a:	2101      	movs	r1, #1
 800352c:	4806      	ldr	r0, [pc, #24]	; (8003548 <spiReadByte+0x3c>)
 800352e:	f7fd ff41 	bl	80013b4 <SPI_I2S_GetFlagStatus>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0f8      	beq.n	800352a <spiReadByte+0x1e>
	return SPI_I2S_ReceiveData(W5100S_SPI);
 8003538:	4803      	ldr	r0, [pc, #12]	; (8003548 <spiReadByte+0x3c>)
 800353a:	f7fd ff2f 	bl	800139c <SPI_I2S_ReceiveData>
 800353e:	4603      	mov	r3, r0
 8003540:	b2db      	uxtb	r3, r3
}
 8003542:	4618      	mov	r0, r3
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	40003800 	.word	0x40003800

0800354c <spiWriteByte>:

void spiWriteByte(uint8_t byte)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	4603      	mov	r3, r0
 8003554:	71fb      	strb	r3, [r7, #7]
	while (SPI_I2S_GetFlagStatus(W5100S_SPI, SPI_I2S_FLAG_TXE) == RESET);
 8003556:	bf00      	nop
 8003558:	2102      	movs	r1, #2
 800355a:	480d      	ldr	r0, [pc, #52]	; (8003590 <spiWriteByte+0x44>)
 800355c:	f7fd ff2a 	bl	80013b4 <SPI_I2S_GetFlagStatus>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f8      	beq.n	8003558 <spiWriteByte+0xc>
	SPI_I2S_SendData(W5100S_SPI, byte);
 8003566:	79fb      	ldrb	r3, [r7, #7]
 8003568:	b29b      	uxth	r3, r3
 800356a:	4619      	mov	r1, r3
 800356c:	4808      	ldr	r0, [pc, #32]	; (8003590 <spiWriteByte+0x44>)
 800356e:	f7fd ff07 	bl	8001380 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(W5100S_SPI, SPI_I2S_FLAG_RXNE) == RESET);
 8003572:	bf00      	nop
 8003574:	2101      	movs	r1, #1
 8003576:	4806      	ldr	r0, [pc, #24]	; (8003590 <spiWriteByte+0x44>)
 8003578:	f7fd ff1c 	bl	80013b4 <SPI_I2S_GetFlagStatus>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d0f8      	beq.n	8003574 <spiWriteByte+0x28>
	SPI_I2S_ReceiveData(W5100S_SPI);
 8003582:	4803      	ldr	r0, [pc, #12]	; (8003590 <spiWriteByte+0x44>)
 8003584:	f7fd ff0a 	bl	800139c <SPI_I2S_ReceiveData>
}
 8003588:	bf00      	nop
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	40003800 	.word	0x40003800

08003594 <csEnable>:
	(*((volatile uint8_t*)(W5100SAddress+2))) = (uint8_t)((addr) & 0x00FF);
	return  (*((volatile uint8_t*)(W5100SAddress+3)));
}

inline void csEnable(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
	GPIO_ResetBits(W5100S_CS_PORT, W5100S_CS_PIN);
 8003598:	2180      	movs	r1, #128	; 0x80
 800359a:	4802      	ldr	r0, [pc, #8]	; (80035a4 <csEnable+0x10>)
 800359c:	f7fd fd90 	bl	80010c0 <GPIO_ResetBits>
}
 80035a0:	bf00      	nop
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	40011400 	.word	0x40011400

080035a8 <csDisable>:

inline void csDisable(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
	GPIO_SetBits(W5100S_CS_PORT, W5100S_CS_PIN);
 80035ac:	2180      	movs	r1, #128	; 0x80
 80035ae:	4802      	ldr	r0, [pc, #8]	; (80035b8 <csDisable+0x10>)
 80035b0:	f7fd fd78 	bl	80010a4 <GPIO_SetBits>
}
 80035b4:	bf00      	nop
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40011400 	.word	0x40011400

080035bc <resetAssert>:

inline void resetAssert(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
	GPIO_ResetBits(W5100S_RESET_PORT, W5100S_RESET_PIN);
 80035c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035c4:	4802      	ldr	r0, [pc, #8]	; (80035d0 <resetAssert+0x14>)
 80035c6:	f7fd fd7b 	bl	80010c0 <GPIO_ResetBits>
}
 80035ca:	bf00      	nop
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40011400 	.word	0x40011400

080035d4 <resetDeassert>:

inline void resetDeassert(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
	GPIO_SetBits(W5100S_RESET_PORT, W5100S_RESET_PIN);
 80035d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035dc:	4802      	ldr	r0, [pc, #8]	; (80035e8 <resetDeassert+0x14>)
 80035de:	f7fd fd61 	bl	80010a4 <GPIO_SetBits>
}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	40011400 	.word	0x40011400

080035ec <main>:
uint16_t pack_size = 0;

void print_network_information(void);

int main(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
	volatile int i;
	volatile int j,k;

	gpioInitialize();
 80035f2:	f7ff fe97 	bl	8003324 <gpioInitialize>
	usartInitialize();
 80035f6:	f7ff fef1 	bl	80033dc <usartInitialize>
	timerInitialize();
 80035fa:	f7ff fe3f 	bl	800327c <timerInitialize>
	printf("System start.\r\n");
 80035fe:	4815      	ldr	r0, [pc, #84]	; (8003654 <main+0x68>)
 8003600:	f000 fd92 	bl	8004128 <puts>



#if _WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_
	// SPI method callback registration
	reg_wizchip_spi_cbfunc(spiReadByte, spiWriteByte);
 8003604:	4914      	ldr	r1, [pc, #80]	; (8003658 <main+0x6c>)
 8003606:	4815      	ldr	r0, [pc, #84]	; (800365c <main+0x70>)
 8003608:	f7ff fa00 	bl	8002a0c <reg_wizchip_spi_cbfunc>
	// CS function register
	reg_wizchip_cs_cbfunc(csEnable,csDisable);
 800360c:	4914      	ldr	r1, [pc, #80]	; (8003660 <main+0x74>)
 800360e:	4815      	ldr	r0, [pc, #84]	; (8003664 <main+0x78>)
 8003610:	f7ff f9d8 	bl	80029c4 <reg_wizchip_cs_cbfunc>
#endif

#if _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_INDIR_
	FSMCInitialize();
#else
	spiInitailize();
 8003614:	f7ff ff20 	bl	8003458 <spiInitailize>
#endif
	resetAssert();
 8003618:	f7ff ffd0 	bl	80035bc <resetAssert>
	delay(10);
 800361c:	200a      	movs	r0, #10
 800361e:	f000 f829 	bl	8003674 <delay>
	resetDeassert();
 8003622:	f7ff ffd7 	bl	80035d4 <resetDeassert>
	delay(10);
 8003626:	200a      	movs	r0, #10
 8003628:	f000 f824 	bl	8003674 <delay>
	W5100SInitialze();
 800362c:	f7ff ff40 	bl	80034b0 <W5100SInitialze>
//
//	//FSMCHighSpeed();
//	delay(10);
//	printf(" PHYMODE:%02x\r\n",getPHYSR0());
//	printf(" CHIP Version: %02x\r\n", getVER());
	wizchip_setnetinfo(&gWIZNETINFO);
 8003630:	480d      	ldr	r0, [pc, #52]	; (8003668 <main+0x7c>)
 8003632:	f7ff fd35 	bl	80030a0 <wizchip_setnetinfo>

	printf("Register value after W5100S initialize!\r\n");
 8003636:	480d      	ldr	r0, [pc, #52]	; (800366c <main+0x80>)
 8003638:	f000 fd76 	bl	8004128 <puts>
	register_read();
 800363c:	f7fe fa3c 	bl	8001ab8 <register_read>
	print_network_information();
 8003640:	f000 f82e 	bl	80036a0 <print_network_information>
	while(1)
    {
		loopback_tcps(0,ethBuf0,50000);
 8003644:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003648:	4909      	ldr	r1, [pc, #36]	; (8003670 <main+0x84>)
 800364a:	2000      	movs	r0, #0
 800364c:	f7fe f916 	bl	800187c <loopback_tcps>
    {
 8003650:	e7f8      	b.n	8003644 <main+0x58>
 8003652:	bf00      	nop
 8003654:	0800795c 	.word	0x0800795c
 8003658:	0800354d 	.word	0x0800354d
 800365c:	0800350d 	.word	0x0800350d
 8003660:	080035a9 	.word	0x080035a9
 8003664:	08003595 	.word	0x08003595
 8003668:	20000040 	.word	0x20000040
 800366c:	0800796c 	.word	0x0800796c
 8003670:	20001f48 	.word	0x20001f48

08003674 <delay>:
    }
}

void delay(unsigned int count)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
	int temp;
	temp = count + TIM2_gettimer();
 800367c:	f7ff fe48 	bl	8003310 <TIM2_gettimer>
 8003680:	4602      	mov	r2, r0
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4413      	add	r3, r2
 8003686:	60fb      	str	r3, [r7, #12]
	while(temp > TIM2_gettimer()){}
 8003688:	bf00      	nop
 800368a:	f7ff fe41 	bl	8003310 <TIM2_gettimer>
 800368e:	4602      	mov	r2, r0
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	429a      	cmp	r2, r3
 8003694:	d3f9      	bcc.n	800368a <delay+0x16>
}
 8003696:	bf00      	nop
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
	...

080036a0 <print_network_information>:

void print_network_information(void)
{
 80036a0:	b5b0      	push	{r4, r5, r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af04      	add	r7, sp, #16
	wizchip_getnetinfo(&gWIZNETINFO);
 80036a6:	4830      	ldr	r0, [pc, #192]	; (8003768 <print_network_information+0xc8>)
 80036a8:	f7ff fd36 	bl	8003118 <wizchip_getnetinfo>
	printf("Mac address: %02x:%02x:%02x:%02x:%02x:%02x\n\r",gWIZNETINFO.mac[0],gWIZNETINFO.mac[1],gWIZNETINFO.mac[2],gWIZNETINFO.mac[3],gWIZNETINFO.mac[4],gWIZNETINFO.mac[5]);
 80036ac:	4b2e      	ldr	r3, [pc, #184]	; (8003768 <print_network_information+0xc8>)
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	4b2d      	ldr	r3, [pc, #180]	; (8003768 <print_network_information+0xc8>)
 80036b4:	785b      	ldrb	r3, [r3, #1]
 80036b6:	461c      	mov	r4, r3
 80036b8:	4b2b      	ldr	r3, [pc, #172]	; (8003768 <print_network_information+0xc8>)
 80036ba:	789b      	ldrb	r3, [r3, #2]
 80036bc:	461d      	mov	r5, r3
 80036be:	4b2a      	ldr	r3, [pc, #168]	; (8003768 <print_network_information+0xc8>)
 80036c0:	78db      	ldrb	r3, [r3, #3]
 80036c2:	461a      	mov	r2, r3
 80036c4:	4b28      	ldr	r3, [pc, #160]	; (8003768 <print_network_information+0xc8>)
 80036c6:	791b      	ldrb	r3, [r3, #4]
 80036c8:	4619      	mov	r1, r3
 80036ca:	4b27      	ldr	r3, [pc, #156]	; (8003768 <print_network_information+0xc8>)
 80036cc:	795b      	ldrb	r3, [r3, #5]
 80036ce:	9302      	str	r3, [sp, #8]
 80036d0:	9101      	str	r1, [sp, #4]
 80036d2:	9200      	str	r2, [sp, #0]
 80036d4:	462b      	mov	r3, r5
 80036d6:	4622      	mov	r2, r4
 80036d8:	4601      	mov	r1, r0
 80036da:	4824      	ldr	r0, [pc, #144]	; (800376c <print_network_information+0xcc>)
 80036dc:	f000 fcac 	bl	8004038 <printf>
	printf("IP address : %d.%d.%d.%d\n\r",gWIZNETINFO.ip[0],gWIZNETINFO.ip[1],gWIZNETINFO.ip[2],gWIZNETINFO.ip[3]);
 80036e0:	4b21      	ldr	r3, [pc, #132]	; (8003768 <print_network_information+0xc8>)
 80036e2:	799b      	ldrb	r3, [r3, #6]
 80036e4:	4619      	mov	r1, r3
 80036e6:	4b20      	ldr	r3, [pc, #128]	; (8003768 <print_network_information+0xc8>)
 80036e8:	79db      	ldrb	r3, [r3, #7]
 80036ea:	461a      	mov	r2, r3
 80036ec:	4b1e      	ldr	r3, [pc, #120]	; (8003768 <print_network_information+0xc8>)
 80036ee:	7a1b      	ldrb	r3, [r3, #8]
 80036f0:	4618      	mov	r0, r3
 80036f2:	4b1d      	ldr	r3, [pc, #116]	; (8003768 <print_network_information+0xc8>)
 80036f4:	7a5b      	ldrb	r3, [r3, #9]
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	4603      	mov	r3, r0
 80036fa:	481d      	ldr	r0, [pc, #116]	; (8003770 <print_network_information+0xd0>)
 80036fc:	f000 fc9c 	bl	8004038 <printf>
	printf("SM Mask	   : %d.%d.%d.%d\n\r",gWIZNETINFO.sn[0],gWIZNETINFO.sn[1],gWIZNETINFO.sn[2],gWIZNETINFO.sn[3]);
 8003700:	4b19      	ldr	r3, [pc, #100]	; (8003768 <print_network_information+0xc8>)
 8003702:	7a9b      	ldrb	r3, [r3, #10]
 8003704:	4619      	mov	r1, r3
 8003706:	4b18      	ldr	r3, [pc, #96]	; (8003768 <print_network_information+0xc8>)
 8003708:	7adb      	ldrb	r3, [r3, #11]
 800370a:	461a      	mov	r2, r3
 800370c:	4b16      	ldr	r3, [pc, #88]	; (8003768 <print_network_information+0xc8>)
 800370e:	7b1b      	ldrb	r3, [r3, #12]
 8003710:	4618      	mov	r0, r3
 8003712:	4b15      	ldr	r3, [pc, #84]	; (8003768 <print_network_information+0xc8>)
 8003714:	7b5b      	ldrb	r3, [r3, #13]
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	4603      	mov	r3, r0
 800371a:	4816      	ldr	r0, [pc, #88]	; (8003774 <print_network_information+0xd4>)
 800371c:	f000 fc8c 	bl	8004038 <printf>
	printf("Gate way   : %d.%d.%d.%d\n\r",gWIZNETINFO.gw[0],gWIZNETINFO.gw[1],gWIZNETINFO.gw[2],gWIZNETINFO.gw[3]);
 8003720:	4b11      	ldr	r3, [pc, #68]	; (8003768 <print_network_information+0xc8>)
 8003722:	7b9b      	ldrb	r3, [r3, #14]
 8003724:	4619      	mov	r1, r3
 8003726:	4b10      	ldr	r3, [pc, #64]	; (8003768 <print_network_information+0xc8>)
 8003728:	7bdb      	ldrb	r3, [r3, #15]
 800372a:	461a      	mov	r2, r3
 800372c:	4b0e      	ldr	r3, [pc, #56]	; (8003768 <print_network_information+0xc8>)
 800372e:	7c1b      	ldrb	r3, [r3, #16]
 8003730:	4618      	mov	r0, r3
 8003732:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <print_network_information+0xc8>)
 8003734:	7c5b      	ldrb	r3, [r3, #17]
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	4603      	mov	r3, r0
 800373a:	480f      	ldr	r0, [pc, #60]	; (8003778 <print_network_information+0xd8>)
 800373c:	f000 fc7c 	bl	8004038 <printf>
	printf("DNS Server : %d.%d.%d.%d\n\r",gWIZNETINFO.dns[0],gWIZNETINFO.dns[1],gWIZNETINFO.dns[2],gWIZNETINFO.dns[3]);
 8003740:	4b09      	ldr	r3, [pc, #36]	; (8003768 <print_network_information+0xc8>)
 8003742:	7c9b      	ldrb	r3, [r3, #18]
 8003744:	4619      	mov	r1, r3
 8003746:	4b08      	ldr	r3, [pc, #32]	; (8003768 <print_network_information+0xc8>)
 8003748:	7cdb      	ldrb	r3, [r3, #19]
 800374a:	461a      	mov	r2, r3
 800374c:	4b06      	ldr	r3, [pc, #24]	; (8003768 <print_network_information+0xc8>)
 800374e:	7d1b      	ldrb	r3, [r3, #20]
 8003750:	4618      	mov	r0, r3
 8003752:	4b05      	ldr	r3, [pc, #20]	; (8003768 <print_network_information+0xc8>)
 8003754:	7d5b      	ldrb	r3, [r3, #21]
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	4603      	mov	r3, r0
 800375a:	4808      	ldr	r0, [pc, #32]	; (800377c <print_network_information+0xdc>)
 800375c:	f000 fc6c 	bl	8004038 <printf>
}
 8003760:	bf00      	nop
 8003762:	46bd      	mov	sp, r7
 8003764:	bdb0      	pop	{r4, r5, r7, pc}
 8003766:	bf00      	nop
 8003768:	20000040 	.word	0x20000040
 800376c:	08007998 	.word	0x08007998
 8003770:	080079c8 	.word	0x080079c8
 8003774:	080079e4 	.word	0x080079e4
 8003778:	08007a00 	.word	0x08007a00
 800377c:	08007a1c 	.word	0x08007a1c

08003780 <queue_put>:

void clear_queue(void){
	serialMsgQueue.front = serialMsgQueue.rear;
}

int queue_put(char data){
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]
    //   
    if ((serialMsgQueue.rear + 1) % serialMsgQueue.maxQSize == serialMsgQueue.front){
 800378a:	4b18      	ldr	r3, [pc, #96]	; (80037ec <queue_put+0x6c>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	3301      	adds	r3, #1
 8003790:	4a16      	ldr	r2, [pc, #88]	; (80037ec <queue_put+0x6c>)
 8003792:	6892      	ldr	r2, [r2, #8]
 8003794:	fb93 f1f2 	sdiv	r1, r3, r2
 8003798:	fb02 f201 	mul.w	r2, r2, r1
 800379c:	1a9a      	subs	r2, r3, r2
 800379e:	4b13      	ldr	r3, [pc, #76]	; (80037ec <queue_put+0x6c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d105      	bne.n	80037b2 <queue_put+0x32>
        printf("\n   Queue overflow.");
 80037a6:	4812      	ldr	r0, [pc, #72]	; (80037f0 <queue_put+0x70>)
 80037a8:	f000 fc46 	bl	8004038 <printf>
        return -1;
 80037ac:	f04f 33ff 	mov.w	r3, #4294967295
 80037b0:	e017      	b.n	80037e2 <queue_put+0x62>
    }

    serialMsgQueue.buf[serialMsgQueue.rear] = data;
 80037b2:	4b0e      	ldr	r3, [pc, #56]	; (80037ec <queue_put+0x6c>)
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	4a0d      	ldr	r2, [pc, #52]	; (80037ec <queue_put+0x6c>)
 80037b8:	6852      	ldr	r2, [r2, #4]
 80037ba:	4413      	add	r3, r2
 80037bc:	79fa      	ldrb	r2, [r7, #7]
 80037be:	701a      	strb	r2, [r3, #0]
    serialMsgQueue.rear = ++(serialMsgQueue.rear) % serialMsgQueue.maxQSize;
 80037c0:	4b0a      	ldr	r3, [pc, #40]	; (80037ec <queue_put+0x6c>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	3301      	adds	r3, #1
 80037c6:	4a09      	ldr	r2, [pc, #36]	; (80037ec <queue_put+0x6c>)
 80037c8:	6053      	str	r3, [r2, #4]
 80037ca:	4b08      	ldr	r3, [pc, #32]	; (80037ec <queue_put+0x6c>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	4a07      	ldr	r2, [pc, #28]	; (80037ec <queue_put+0x6c>)
 80037d0:	6892      	ldr	r2, [r2, #8]
 80037d2:	fb93 f1f2 	sdiv	r1, r3, r2
 80037d6:	fb02 f201 	mul.w	r2, r2, r1
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	4a03      	ldr	r2, [pc, #12]	; (80037ec <queue_put+0x6c>)
 80037de:	6053      	str	r3, [r2, #4]
    return 1;
 80037e0:	2301      	movs	r3, #1
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000058 	.word	0x20000058
 80037f0:	08007a38 	.word	0x08007a38

080037f4 <queue_get>:

int queue_get(char *data){
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
    if (serialMsgQueue.front == serialMsgQueue.rear){
 80037fc:	4b14      	ldr	r3, [pc, #80]	; (8003850 <queue_get+0x5c>)
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	4b13      	ldr	r3, [pc, #76]	; (8003850 <queue_get+0x5c>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	429a      	cmp	r2, r3
 8003806:	d105      	bne.n	8003814 <queue_get+0x20>
        printf("\n  Queue underflow.");
 8003808:	4812      	ldr	r0, [pc, #72]	; (8003854 <queue_get+0x60>)
 800380a:	f000 fc15 	bl	8004038 <printf>
        return -1;
 800380e:	f04f 33ff 	mov.w	r3, #4294967295
 8003812:	e018      	b.n	8003846 <queue_get+0x52>
    }

    *data = serialMsgQueue.buf[serialMsgQueue.front];
 8003814:	4b0e      	ldr	r3, [pc, #56]	; (8003850 <queue_get+0x5c>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	4a0d      	ldr	r2, [pc, #52]	; (8003850 <queue_get+0x5c>)
 800381a:	6812      	ldr	r2, [r2, #0]
 800381c:	4413      	add	r3, r2
 800381e:	781a      	ldrb	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	701a      	strb	r2, [r3, #0]
    serialMsgQueue.front = ++(serialMsgQueue.front) % serialMsgQueue.maxQSize;
 8003824:	4b0a      	ldr	r3, [pc, #40]	; (8003850 <queue_get+0x5c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	3301      	adds	r3, #1
 800382a:	4a09      	ldr	r2, [pc, #36]	; (8003850 <queue_get+0x5c>)
 800382c:	6013      	str	r3, [r2, #0]
 800382e:	4b08      	ldr	r3, [pc, #32]	; (8003850 <queue_get+0x5c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a07      	ldr	r2, [pc, #28]	; (8003850 <queue_get+0x5c>)
 8003834:	6892      	ldr	r2, [r2, #8]
 8003836:	fb93 f1f2 	sdiv	r1, r3, r2
 800383a:	fb02 f201 	mul.w	r2, r2, r1
 800383e:	1a9b      	subs	r3, r3, r2
 8003840:	4a03      	ldr	r2, [pc, #12]	; (8003850 <queue_get+0x5c>)
 8003842:	6013      	str	r3, [r2, #0]
    return 1;
 8003844:	2301      	movs	r3, #1
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000058 	.word	0x20000058
 8003854:	08007a4c 	.word	0x08007a4c

08003858 <queue_isEmpty>:

int queue_isEmpty(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
	if (serialMsgQueue.front == serialMsgQueue.rear) return 1;
 800385c:	4b06      	ldr	r3, [pc, #24]	; (8003878 <queue_isEmpty+0x20>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	4b05      	ldr	r3, [pc, #20]	; (8003878 <queue_isEmpty+0x20>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	429a      	cmp	r2, r3
 8003866:	d101      	bne.n	800386c <queue_isEmpty+0x14>
 8003868:	2301      	movs	r3, #1
 800386a:	e000      	b.n	800386e <queue_isEmpty+0x16>
	else return 0;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	20000058 	.word	0x20000058

0800387c <USART1_IRQHandler>:

//extern OS_MutexID usart_mutex;

/* for scanf() */
void USART1_IRQHandler(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
	FlagStatus flagStatus;
	uint8_t recvData;
//	CoEnterISR();
	if((PRINTF_USART->SR & USART_FLAG_RXNE) != RESET)
 8003880:	4b0a      	ldr	r3, [pc, #40]	; (80038ac <USART1_IRQHandler+0x30>)
 8003882:	881b      	ldrh	r3, [r3, #0]
 8003884:	b29b      	uxth	r3, r3
 8003886:	f003 0320 	and.w	r3, r3, #32
 800388a:	2b00      	cmp	r3, #0
 800388c:	d007      	beq.n	800389e <USART1_IRQHandler+0x22>
	{
		queue_put(USART_ReceiveData(PRINTF_USART));
 800388e:	4807      	ldr	r0, [pc, #28]	; (80038ac <USART1_IRQHandler+0x30>)
 8003890:	f7fd ffb9 	bl	8001806 <USART_ReceiveData>
 8003894:	4603      	mov	r3, r0
 8003896:	b2db      	uxtb	r3, r3
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff ff71 	bl	8003780 <queue_put>
	}
	USART_ClearFlag(PRINTF_USART,USART_FLAG_RXNE);
 800389e:	2120      	movs	r1, #32
 80038a0:	4802      	ldr	r0, [pc, #8]	; (80038ac <USART1_IRQHandler+0x30>)
 80038a2:	f7fd ffda 	bl	800185a <USART_ClearFlag>
//	CoExitISR();
}
 80038a6:	bf00      	nop
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40013800 	.word	0x40013800

080038b0 <_read>:


/*Low layer read(input) function*/
__attribute__ ((used))
int _read(int file, char *ptr, int len)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
	int i;
	int lenCnt = 0;
 80038bc:	2300      	movs	r3, #0
 80038be:	613b      	str	r3, [r7, #16]
	(void)file;

	for(i = 0; i < len; i++)
 80038c0:	2300      	movs	r3, #0
 80038c2:	617b      	str	r3, [r7, #20]
 80038c4:	e019      	b.n	80038fa <_read+0x4a>
	{
		while (queue_isEmpty() == 1){}
 80038c6:	bf00      	nop
 80038c8:	f7ff ffc6 	bl	8003858 <queue_isEmpty>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d0fa      	beq.n	80038c8 <_read+0x18>
		// UART_GetChar is user's basic input function
		lenCnt++;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	3301      	adds	r3, #1
 80038d6:	613b      	str	r3, [r7, #16]
		queue_get(ptr);
 80038d8:	68b8      	ldr	r0, [r7, #8]
 80038da:	f7ff ff8b 	bl	80037f4 <queue_get>
		if(*ptr == 0x0d){
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	2b0d      	cmp	r3, #13
 80038e4:	d103      	bne.n	80038ee <_read+0x3e>
			*ptr = '\n';
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	220a      	movs	r2, #10
 80038ea:	701a      	strb	r2, [r3, #0]
			break;
 80038ec:	e009      	b.n	8003902 <_read+0x52>
		}
		ptr++;
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	3301      	adds	r3, #1
 80038f2:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < len; i++)
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	3301      	adds	r3, #1
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	429a      	cmp	r2, r3
 8003900:	dbe1      	blt.n	80038c6 <_read+0x16>
	}
	return lenCnt;
 8003902:	693b      	ldr	r3, [r7, #16]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3718      	adds	r7, #24
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <_write>:


/*Low layer write(output) function*/
__attribute__ ((used))
int _write(int file, char *ptr, int len)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
     //user code example
	int i;
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART */
//	CoEnterMutexSection(usart_mutex);
	for(i = 0 ; i < len ; i++)
 8003918:	2300      	movs	r3, #0
 800391a:	617b      	str	r3, [r7, #20]
 800391c:	e024      	b.n	8003968 <_write+0x5c>
	{
		USART_SendData(PRINTF_USART, (uint8_t) *ptr);
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	b29b      	uxth	r3, r3
 8003924:	4619      	mov	r1, r3
 8003926:	4815      	ldr	r0, [pc, #84]	; (800397c <_write+0x70>)
 8003928:	f7fd ff5c 	bl	80017e4 <USART_SendData>
		ptr++;
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	3301      	adds	r3, #1
 8003930:	60bb      	str	r3, [r7, #8]
		/* Loop until the end of transmission */
		//while (USART_GetFlagStatus(PRINTF_USART, USART_FLAG_TC|USART_FLAG_TXE) == RESET){}
		//USART_ClearFlag(PRINTF_USART, USART_FLAG_TC|USART_FLAG_TXE);
		while (USART_GetFlagStatus(PRINTF_USART, USART_FLAG_TXE) == RESET){}
 8003932:	bf00      	nop
 8003934:	2180      	movs	r1, #128	; 0x80
 8003936:	4811      	ldr	r0, [pc, #68]	; (800397c <_write+0x70>)
 8003938:	f7fd ff74 	bl	8001824 <USART_GetFlagStatus>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0f8      	beq.n	8003934 <_write+0x28>
		USART_ClearFlag(PRINTF_USART,USART_FLAG_TXE);
 8003942:	2180      	movs	r1, #128	; 0x80
 8003944:	480d      	ldr	r0, [pc, #52]	; (800397c <_write+0x70>)
 8003946:	f7fd ff88 	bl	800185a <USART_ClearFlag>
		while (USART_GetFlagStatus(PRINTF_USART, USART_FLAG_TC) == RESET){}
 800394a:	bf00      	nop
 800394c:	2140      	movs	r1, #64	; 0x40
 800394e:	480b      	ldr	r0, [pc, #44]	; (800397c <_write+0x70>)
 8003950:	f7fd ff68 	bl	8001824 <USART_GetFlagStatus>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d0f8      	beq.n	800394c <_write+0x40>
		USART_ClearFlag(PRINTF_USART, USART_FLAG_TC);
 800395a:	2140      	movs	r1, #64	; 0x40
 800395c:	4807      	ldr	r0, [pc, #28]	; (800397c <_write+0x70>)
 800395e:	f7fd ff7c 	bl	800185a <USART_ClearFlag>
	for(i = 0 ; i < len ; i++)
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	3301      	adds	r3, #1
 8003966:	617b      	str	r3, [r7, #20]
 8003968:	697a      	ldr	r2, [r7, #20]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	429a      	cmp	r2, r3
 800396e:	dbd6      	blt.n	800391e <_write+0x12>
	}
//	CoLeaveMutexSection(usart_mutex);
    return len;
 8003970:	687b      	ldr	r3, [r7, #4]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3718      	adds	r7, #24
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	40013800 	.word	0x40013800

08003980 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003980:	f8df d034 	ldr.w	sp, [pc, #52]	; 80039b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003984:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003986:	e003      	b.n	8003990 <LoopCopyDataInit>

08003988 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003988:	4b0c      	ldr	r3, [pc, #48]	; (80039bc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800398a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800398c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800398e:	3104      	adds	r1, #4

08003990 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003990:	480b      	ldr	r0, [pc, #44]	; (80039c0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8003992:	4b0c      	ldr	r3, [pc, #48]	; (80039c4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8003994:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003996:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003998:	d3f6      	bcc.n	8003988 <CopyDataInit>
	ldr	r2, =_sbss
 800399a:	4a0b      	ldr	r2, [pc, #44]	; (80039c8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 800399c:	e002      	b.n	80039a4 <LoopFillZerobss>

0800399e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800399e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80039a0:	f842 3b04 	str.w	r3, [r2], #4

080039a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80039a4:	4b09      	ldr	r3, [pc, #36]	; (80039cc <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80039a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80039a8:	d3f9      	bcc.n	800399e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80039aa:	f000 f813 	bl	80039d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80039ae:	f000 f8cb 	bl	8003b48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80039b2:	f7ff fe1b 	bl	80035ec <main>
	bx	lr
 80039b6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80039b8:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 80039bc:	08007d44 	.word	0x08007d44
	ldr	r0, =_sdata
 80039c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80039c4:	200006d8 	.word	0x200006d8
	ldr	r2, =_sbss
 80039c8:	200006d8 	.word	0x200006d8
	ldr	r3, = _ebss
 80039cc:	20002858 	.word	0x20002858

080039d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80039d0:	e7fe      	b.n	80039d0 <ADC1_2_IRQHandler>
	...

080039d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80039d8:	4a15      	ldr	r2, [pc, #84]	; (8003a30 <SystemInit+0x5c>)
 80039da:	4b15      	ldr	r3, [pc, #84]	; (8003a30 <SystemInit+0x5c>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80039e4:	4912      	ldr	r1, [pc, #72]	; (8003a30 <SystemInit+0x5c>)
 80039e6:	4b12      	ldr	r3, [pc, #72]	; (8003a30 <SystemInit+0x5c>)
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <SystemInit+0x60>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80039f0:	4a0f      	ldr	r2, [pc, #60]	; (8003a30 <SystemInit+0x5c>)
 80039f2:	4b0f      	ldr	r3, [pc, #60]	; (8003a30 <SystemInit+0x5c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80039fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039fe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003a00:	4a0b      	ldr	r2, [pc, #44]	; (8003a30 <SystemInit+0x5c>)
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <SystemInit+0x5c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a0a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003a0c:	4a08      	ldr	r2, [pc, #32]	; (8003a30 <SystemInit+0x5c>)
 8003a0e:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <SystemInit+0x5c>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003a16:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003a18:	4b05      	ldr	r3, [pc, #20]	; (8003a30 <SystemInit+0x5c>)
 8003a1a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003a1e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8003a20:	f000 f80c 	bl	8003a3c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003a24:	4b04      	ldr	r3, [pc, #16]	; (8003a38 <SystemInit+0x64>)
 8003a26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a2a:	609a      	str	r2, [r3, #8]
#endif 
}
 8003a2c:	bf00      	nop
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40021000 	.word	0x40021000
 8003a34:	f8ff0000 	.word	0xf8ff0000
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8003a40:	f000 f802 	bl	8003a48 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8003a44:	bf00      	nop
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	607b      	str	r3, [r7, #4]
 8003a52:	2300      	movs	r3, #0
 8003a54:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003a56:	4a3a      	ldr	r2, [pc, #232]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003a58:	4b39      	ldr	r3, [pc, #228]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a60:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003a62:	4b37      	ldr	r3, [pc, #220]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3301      	adds	r3, #1
 8003a70:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d103      	bne.n	8003a80 <SetSysClockTo72+0x38>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003a7e:	d1f0      	bne.n	8003a62 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003a80:	4b2f      	ldr	r3, [pc, #188]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d002      	beq.n	8003a92 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	e001      	b.n	8003a96 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003a92:	2300      	movs	r3, #0
 8003a94:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d14b      	bne.n	8003b34 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8003a9c:	4a29      	ldr	r2, [pc, #164]	; (8003b44 <SetSysClockTo72+0xfc>)
 8003a9e:	4b29      	ldr	r3, [pc, #164]	; (8003b44 <SetSysClockTo72+0xfc>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f043 0310 	orr.w	r3, r3, #16
 8003aa6:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8003aa8:	4a26      	ldr	r2, [pc, #152]	; (8003b44 <SetSysClockTo72+0xfc>)
 8003aaa:	4b26      	ldr	r3, [pc, #152]	; (8003b44 <SetSysClockTo72+0xfc>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f023 0303 	bic.w	r3, r3, #3
 8003ab2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8003ab4:	4a23      	ldr	r2, [pc, #140]	; (8003b44 <SetSysClockTo72+0xfc>)
 8003ab6:	4b23      	ldr	r3, [pc, #140]	; (8003b44 <SetSysClockTo72+0xfc>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f043 0302 	orr.w	r3, r3, #2
 8003abe:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003ac0:	4a1f      	ldr	r2, [pc, #124]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003ac2:	4b1f      	ldr	r3, [pc, #124]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003ac8:	4a1d      	ldr	r2, [pc, #116]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003aca:	4b1d      	ldr	r3, [pc, #116]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003ad0:	4a1b      	ldr	r2, [pc, #108]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003ad2:	4b1b      	ldr	r3, [pc, #108]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ada:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8003adc:	4a18      	ldr	r2, [pc, #96]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003ade:	4b18      	ldr	r3, [pc, #96]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003ae6:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8003ae8:	4a15      	ldr	r2, [pc, #84]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003aea:	4b15      	ldr	r3, [pc, #84]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8003af2:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003af4:	4a12      	ldr	r2, [pc, #72]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003af6:	4b12      	ldr	r3, [pc, #72]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003afe:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003b00:	bf00      	nop
 8003b02:	4b0f      	ldr	r3, [pc, #60]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0f9      	beq.n	8003b02 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003b0e:	4a0c      	ldr	r2, [pc, #48]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003b10:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f023 0303 	bic.w	r3, r3, #3
 8003b18:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003b1a:	4a09      	ldr	r2, [pc, #36]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003b1c:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f043 0302 	orr.w	r3, r3, #2
 8003b24:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003b26:	bf00      	nop
 8003b28:	4b05      	ldr	r3, [pc, #20]	; (8003b40 <SetSysClockTo72+0xf8>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f003 030c 	and.w	r3, r3, #12
 8003b30:	2b08      	cmp	r3, #8
 8003b32:	d1f9      	bne.n	8003b28 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bc80      	pop	{r7}
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	40021000 	.word	0x40021000
 8003b44:	40022000 	.word	0x40022000

08003b48 <__libc_init_array>:
 8003b48:	b570      	push	{r4, r5, r6, lr}
 8003b4a:	2500      	movs	r5, #0
 8003b4c:	4e0c      	ldr	r6, [pc, #48]	; (8003b80 <__libc_init_array+0x38>)
 8003b4e:	4c0d      	ldr	r4, [pc, #52]	; (8003b84 <__libc_init_array+0x3c>)
 8003b50:	1ba4      	subs	r4, r4, r6
 8003b52:	10a4      	asrs	r4, r4, #2
 8003b54:	42a5      	cmp	r5, r4
 8003b56:	d109      	bne.n	8003b6c <__libc_init_array+0x24>
 8003b58:	f003 fddc 	bl	8007714 <_init>
 8003b5c:	2500      	movs	r5, #0
 8003b5e:	4e0a      	ldr	r6, [pc, #40]	; (8003b88 <__libc_init_array+0x40>)
 8003b60:	4c0a      	ldr	r4, [pc, #40]	; (8003b8c <__libc_init_array+0x44>)
 8003b62:	1ba4      	subs	r4, r4, r6
 8003b64:	10a4      	asrs	r4, r4, #2
 8003b66:	42a5      	cmp	r5, r4
 8003b68:	d105      	bne.n	8003b76 <__libc_init_array+0x2e>
 8003b6a:	bd70      	pop	{r4, r5, r6, pc}
 8003b6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b70:	4798      	blx	r3
 8003b72:	3501      	adds	r5, #1
 8003b74:	e7ee      	b.n	8003b54 <__libc_init_array+0xc>
 8003b76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b7a:	4798      	blx	r3
 8003b7c:	3501      	adds	r5, #1
 8003b7e:	e7f2      	b.n	8003b66 <__libc_init_array+0x1e>
 8003b80:	08007d3c 	.word	0x08007d3c
 8003b84:	08007d3c 	.word	0x08007d3c
 8003b88:	08007d3c 	.word	0x08007d3c
 8003b8c:	08007d40 	.word	0x08007d40

08003b90 <__locale_mb_cur_max>:
 8003b90:	4b04      	ldr	r3, [pc, #16]	; (8003ba4 <__locale_mb_cur_max+0x14>)
 8003b92:	4a05      	ldr	r2, [pc, #20]	; (8003ba8 <__locale_mb_cur_max+0x18>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	bf08      	it	eq
 8003b9c:	4613      	moveq	r3, r2
 8003b9e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8003ba2:	4770      	bx	lr
 8003ba4:	200005e4 	.word	0x200005e4
 8003ba8:	20000068 	.word	0x20000068

08003bac <malloc>:
 8003bac:	4b02      	ldr	r3, [pc, #8]	; (8003bb8 <malloc+0xc>)
 8003bae:	4601      	mov	r1, r0
 8003bb0:	6818      	ldr	r0, [r3, #0]
 8003bb2:	f000 b803 	b.w	8003bbc <_malloc_r>
 8003bb6:	bf00      	nop
 8003bb8:	200005e4 	.word	0x200005e4

08003bbc <_malloc_r>:
 8003bbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bc0:	f101 040b 	add.w	r4, r1, #11
 8003bc4:	2c16      	cmp	r4, #22
 8003bc6:	4681      	mov	r9, r0
 8003bc8:	d907      	bls.n	8003bda <_malloc_r+0x1e>
 8003bca:	f034 0407 	bics.w	r4, r4, #7
 8003bce:	d505      	bpl.n	8003bdc <_malloc_r+0x20>
 8003bd0:	230c      	movs	r3, #12
 8003bd2:	f8c9 3000 	str.w	r3, [r9]
 8003bd6:	2600      	movs	r6, #0
 8003bd8:	e131      	b.n	8003e3e <_malloc_r+0x282>
 8003bda:	2410      	movs	r4, #16
 8003bdc:	428c      	cmp	r4, r1
 8003bde:	d3f7      	bcc.n	8003bd0 <_malloc_r+0x14>
 8003be0:	4648      	mov	r0, r9
 8003be2:	f000 fa1d 	bl	8004020 <__malloc_lock>
 8003be6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8003bea:	4d9b      	ldr	r5, [pc, #620]	; (8003e58 <_malloc_r+0x29c>)
 8003bec:	d236      	bcs.n	8003c5c <_malloc_r+0xa0>
 8003bee:	f104 0208 	add.w	r2, r4, #8
 8003bf2:	442a      	add	r2, r5
 8003bf4:	6856      	ldr	r6, [r2, #4]
 8003bf6:	f1a2 0108 	sub.w	r1, r2, #8
 8003bfa:	428e      	cmp	r6, r1
 8003bfc:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8003c00:	d102      	bne.n	8003c08 <_malloc_r+0x4c>
 8003c02:	68d6      	ldr	r6, [r2, #12]
 8003c04:	42b2      	cmp	r2, r6
 8003c06:	d010      	beq.n	8003c2a <_malloc_r+0x6e>
 8003c08:	6873      	ldr	r3, [r6, #4]
 8003c0a:	68f2      	ldr	r2, [r6, #12]
 8003c0c:	68b1      	ldr	r1, [r6, #8]
 8003c0e:	f023 0303 	bic.w	r3, r3, #3
 8003c12:	60ca      	str	r2, [r1, #12]
 8003c14:	4433      	add	r3, r6
 8003c16:	6091      	str	r1, [r2, #8]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	f042 0201 	orr.w	r2, r2, #1
 8003c1e:	605a      	str	r2, [r3, #4]
 8003c20:	4648      	mov	r0, r9
 8003c22:	f000 fa03 	bl	800402c <__malloc_unlock>
 8003c26:	3608      	adds	r6, #8
 8003c28:	e109      	b.n	8003e3e <_malloc_r+0x282>
 8003c2a:	3302      	adds	r3, #2
 8003c2c:	4a8b      	ldr	r2, [pc, #556]	; (8003e5c <_malloc_r+0x2a0>)
 8003c2e:	692e      	ldr	r6, [r5, #16]
 8003c30:	4611      	mov	r1, r2
 8003c32:	4296      	cmp	r6, r2
 8003c34:	d06d      	beq.n	8003d12 <_malloc_r+0x156>
 8003c36:	6870      	ldr	r0, [r6, #4]
 8003c38:	f020 0003 	bic.w	r0, r0, #3
 8003c3c:	1b07      	subs	r7, r0, r4
 8003c3e:	2f0f      	cmp	r7, #15
 8003c40:	dd47      	ble.n	8003cd2 <_malloc_r+0x116>
 8003c42:	1933      	adds	r3, r6, r4
 8003c44:	f044 0401 	orr.w	r4, r4, #1
 8003c48:	6074      	str	r4, [r6, #4]
 8003c4a:	616b      	str	r3, [r5, #20]
 8003c4c:	612b      	str	r3, [r5, #16]
 8003c4e:	60da      	str	r2, [r3, #12]
 8003c50:	609a      	str	r2, [r3, #8]
 8003c52:	f047 0201 	orr.w	r2, r7, #1
 8003c56:	605a      	str	r2, [r3, #4]
 8003c58:	5037      	str	r7, [r6, r0]
 8003c5a:	e7e1      	b.n	8003c20 <_malloc_r+0x64>
 8003c5c:	0a63      	lsrs	r3, r4, #9
 8003c5e:	d02a      	beq.n	8003cb6 <_malloc_r+0xfa>
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d812      	bhi.n	8003c8a <_malloc_r+0xce>
 8003c64:	09a3      	lsrs	r3, r4, #6
 8003c66:	3338      	adds	r3, #56	; 0x38
 8003c68:	1c5a      	adds	r2, r3, #1
 8003c6a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003c6e:	6856      	ldr	r6, [r2, #4]
 8003c70:	f1a2 0008 	sub.w	r0, r2, #8
 8003c74:	4286      	cmp	r6, r0
 8003c76:	d006      	beq.n	8003c86 <_malloc_r+0xca>
 8003c78:	6872      	ldr	r2, [r6, #4]
 8003c7a:	f022 0203 	bic.w	r2, r2, #3
 8003c7e:	1b11      	subs	r1, r2, r4
 8003c80:	290f      	cmp	r1, #15
 8003c82:	dd1c      	ble.n	8003cbe <_malloc_r+0x102>
 8003c84:	3b01      	subs	r3, #1
 8003c86:	3301      	adds	r3, #1
 8003c88:	e7d0      	b.n	8003c2c <_malloc_r+0x70>
 8003c8a:	2b14      	cmp	r3, #20
 8003c8c:	d801      	bhi.n	8003c92 <_malloc_r+0xd6>
 8003c8e:	335b      	adds	r3, #91	; 0x5b
 8003c90:	e7ea      	b.n	8003c68 <_malloc_r+0xac>
 8003c92:	2b54      	cmp	r3, #84	; 0x54
 8003c94:	d802      	bhi.n	8003c9c <_malloc_r+0xe0>
 8003c96:	0b23      	lsrs	r3, r4, #12
 8003c98:	336e      	adds	r3, #110	; 0x6e
 8003c9a:	e7e5      	b.n	8003c68 <_malloc_r+0xac>
 8003c9c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003ca0:	d802      	bhi.n	8003ca8 <_malloc_r+0xec>
 8003ca2:	0be3      	lsrs	r3, r4, #15
 8003ca4:	3377      	adds	r3, #119	; 0x77
 8003ca6:	e7df      	b.n	8003c68 <_malloc_r+0xac>
 8003ca8:	f240 5254 	movw	r2, #1364	; 0x554
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d804      	bhi.n	8003cba <_malloc_r+0xfe>
 8003cb0:	0ca3      	lsrs	r3, r4, #18
 8003cb2:	337c      	adds	r3, #124	; 0x7c
 8003cb4:	e7d8      	b.n	8003c68 <_malloc_r+0xac>
 8003cb6:	233f      	movs	r3, #63	; 0x3f
 8003cb8:	e7d6      	b.n	8003c68 <_malloc_r+0xac>
 8003cba:	237e      	movs	r3, #126	; 0x7e
 8003cbc:	e7d4      	b.n	8003c68 <_malloc_r+0xac>
 8003cbe:	2900      	cmp	r1, #0
 8003cc0:	68f1      	ldr	r1, [r6, #12]
 8003cc2:	db04      	blt.n	8003cce <_malloc_r+0x112>
 8003cc4:	68b3      	ldr	r3, [r6, #8]
 8003cc6:	60d9      	str	r1, [r3, #12]
 8003cc8:	608b      	str	r3, [r1, #8]
 8003cca:	18b3      	adds	r3, r6, r2
 8003ccc:	e7a4      	b.n	8003c18 <_malloc_r+0x5c>
 8003cce:	460e      	mov	r6, r1
 8003cd0:	e7d0      	b.n	8003c74 <_malloc_r+0xb8>
 8003cd2:	2f00      	cmp	r7, #0
 8003cd4:	616a      	str	r2, [r5, #20]
 8003cd6:	612a      	str	r2, [r5, #16]
 8003cd8:	db05      	blt.n	8003ce6 <_malloc_r+0x12a>
 8003cda:	4430      	add	r0, r6
 8003cdc:	6843      	ldr	r3, [r0, #4]
 8003cde:	f043 0301 	orr.w	r3, r3, #1
 8003ce2:	6043      	str	r3, [r0, #4]
 8003ce4:	e79c      	b.n	8003c20 <_malloc_r+0x64>
 8003ce6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003cea:	d244      	bcs.n	8003d76 <_malloc_r+0x1ba>
 8003cec:	2201      	movs	r2, #1
 8003cee:	08c0      	lsrs	r0, r0, #3
 8003cf0:	1087      	asrs	r7, r0, #2
 8003cf2:	fa02 f707 	lsl.w	r7, r2, r7
 8003cf6:	686a      	ldr	r2, [r5, #4]
 8003cf8:	3001      	adds	r0, #1
 8003cfa:	433a      	orrs	r2, r7
 8003cfc:	606a      	str	r2, [r5, #4]
 8003cfe:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8003d02:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8003d06:	3a08      	subs	r2, #8
 8003d08:	60f2      	str	r2, [r6, #12]
 8003d0a:	60b7      	str	r7, [r6, #8]
 8003d0c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8003d10:	60fe      	str	r6, [r7, #12]
 8003d12:	2001      	movs	r0, #1
 8003d14:	109a      	asrs	r2, r3, #2
 8003d16:	fa00 f202 	lsl.w	r2, r0, r2
 8003d1a:	6868      	ldr	r0, [r5, #4]
 8003d1c:	4282      	cmp	r2, r0
 8003d1e:	f200 809f 	bhi.w	8003e60 <_malloc_r+0x2a4>
 8003d22:	4202      	tst	r2, r0
 8003d24:	d106      	bne.n	8003d34 <_malloc_r+0x178>
 8003d26:	f023 0303 	bic.w	r3, r3, #3
 8003d2a:	0052      	lsls	r2, r2, #1
 8003d2c:	4202      	tst	r2, r0
 8003d2e:	f103 0304 	add.w	r3, r3, #4
 8003d32:	d0fa      	beq.n	8003d2a <_malloc_r+0x16e>
 8003d34:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8003d38:	46e0      	mov	r8, ip
 8003d3a:	469e      	mov	lr, r3
 8003d3c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8003d40:	4546      	cmp	r6, r8
 8003d42:	d153      	bne.n	8003dec <_malloc_r+0x230>
 8003d44:	f10e 0e01 	add.w	lr, lr, #1
 8003d48:	f01e 0f03 	tst.w	lr, #3
 8003d4c:	f108 0808 	add.w	r8, r8, #8
 8003d50:	d1f4      	bne.n	8003d3c <_malloc_r+0x180>
 8003d52:	0798      	lsls	r0, r3, #30
 8003d54:	d179      	bne.n	8003e4a <_malloc_r+0x28e>
 8003d56:	686b      	ldr	r3, [r5, #4]
 8003d58:	ea23 0302 	bic.w	r3, r3, r2
 8003d5c:	606b      	str	r3, [r5, #4]
 8003d5e:	6868      	ldr	r0, [r5, #4]
 8003d60:	0052      	lsls	r2, r2, #1
 8003d62:	4282      	cmp	r2, r0
 8003d64:	d87c      	bhi.n	8003e60 <_malloc_r+0x2a4>
 8003d66:	2a00      	cmp	r2, #0
 8003d68:	d07a      	beq.n	8003e60 <_malloc_r+0x2a4>
 8003d6a:	4673      	mov	r3, lr
 8003d6c:	4202      	tst	r2, r0
 8003d6e:	d1e1      	bne.n	8003d34 <_malloc_r+0x178>
 8003d70:	3304      	adds	r3, #4
 8003d72:	0052      	lsls	r2, r2, #1
 8003d74:	e7fa      	b.n	8003d6c <_malloc_r+0x1b0>
 8003d76:	0a42      	lsrs	r2, r0, #9
 8003d78:	2a04      	cmp	r2, #4
 8003d7a:	d815      	bhi.n	8003da8 <_malloc_r+0x1ec>
 8003d7c:	0982      	lsrs	r2, r0, #6
 8003d7e:	3238      	adds	r2, #56	; 0x38
 8003d80:	1c57      	adds	r7, r2, #1
 8003d82:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8003d86:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8003d8a:	45be      	cmp	lr, r7
 8003d8c:	d126      	bne.n	8003ddc <_malloc_r+0x220>
 8003d8e:	2001      	movs	r0, #1
 8003d90:	1092      	asrs	r2, r2, #2
 8003d92:	fa00 f202 	lsl.w	r2, r0, r2
 8003d96:	6868      	ldr	r0, [r5, #4]
 8003d98:	4310      	orrs	r0, r2
 8003d9a:	6068      	str	r0, [r5, #4]
 8003d9c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8003da0:	60b7      	str	r7, [r6, #8]
 8003da2:	f8ce 6008 	str.w	r6, [lr, #8]
 8003da6:	e7b3      	b.n	8003d10 <_malloc_r+0x154>
 8003da8:	2a14      	cmp	r2, #20
 8003daa:	d801      	bhi.n	8003db0 <_malloc_r+0x1f4>
 8003dac:	325b      	adds	r2, #91	; 0x5b
 8003dae:	e7e7      	b.n	8003d80 <_malloc_r+0x1c4>
 8003db0:	2a54      	cmp	r2, #84	; 0x54
 8003db2:	d802      	bhi.n	8003dba <_malloc_r+0x1fe>
 8003db4:	0b02      	lsrs	r2, r0, #12
 8003db6:	326e      	adds	r2, #110	; 0x6e
 8003db8:	e7e2      	b.n	8003d80 <_malloc_r+0x1c4>
 8003dba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003dbe:	d802      	bhi.n	8003dc6 <_malloc_r+0x20a>
 8003dc0:	0bc2      	lsrs	r2, r0, #15
 8003dc2:	3277      	adds	r2, #119	; 0x77
 8003dc4:	e7dc      	b.n	8003d80 <_malloc_r+0x1c4>
 8003dc6:	f240 5754 	movw	r7, #1364	; 0x554
 8003dca:	42ba      	cmp	r2, r7
 8003dcc:	bf9a      	itte	ls
 8003dce:	0c82      	lsrls	r2, r0, #18
 8003dd0:	327c      	addls	r2, #124	; 0x7c
 8003dd2:	227e      	movhi	r2, #126	; 0x7e
 8003dd4:	e7d4      	b.n	8003d80 <_malloc_r+0x1c4>
 8003dd6:	68bf      	ldr	r7, [r7, #8]
 8003dd8:	45be      	cmp	lr, r7
 8003dda:	d004      	beq.n	8003de6 <_malloc_r+0x22a>
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	f022 0203 	bic.w	r2, r2, #3
 8003de2:	4290      	cmp	r0, r2
 8003de4:	d3f7      	bcc.n	8003dd6 <_malloc_r+0x21a>
 8003de6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8003dea:	e7d7      	b.n	8003d9c <_malloc_r+0x1e0>
 8003dec:	6870      	ldr	r0, [r6, #4]
 8003dee:	68f7      	ldr	r7, [r6, #12]
 8003df0:	f020 0003 	bic.w	r0, r0, #3
 8003df4:	eba0 0a04 	sub.w	sl, r0, r4
 8003df8:	f1ba 0f0f 	cmp.w	sl, #15
 8003dfc:	dd10      	ble.n	8003e20 <_malloc_r+0x264>
 8003dfe:	68b2      	ldr	r2, [r6, #8]
 8003e00:	1933      	adds	r3, r6, r4
 8003e02:	f044 0401 	orr.w	r4, r4, #1
 8003e06:	6074      	str	r4, [r6, #4]
 8003e08:	60d7      	str	r7, [r2, #12]
 8003e0a:	60ba      	str	r2, [r7, #8]
 8003e0c:	f04a 0201 	orr.w	r2, sl, #1
 8003e10:	616b      	str	r3, [r5, #20]
 8003e12:	612b      	str	r3, [r5, #16]
 8003e14:	60d9      	str	r1, [r3, #12]
 8003e16:	6099      	str	r1, [r3, #8]
 8003e18:	605a      	str	r2, [r3, #4]
 8003e1a:	f846 a000 	str.w	sl, [r6, r0]
 8003e1e:	e6ff      	b.n	8003c20 <_malloc_r+0x64>
 8003e20:	f1ba 0f00 	cmp.w	sl, #0
 8003e24:	db0f      	blt.n	8003e46 <_malloc_r+0x28a>
 8003e26:	4430      	add	r0, r6
 8003e28:	6843      	ldr	r3, [r0, #4]
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	6043      	str	r3, [r0, #4]
 8003e30:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8003e34:	4648      	mov	r0, r9
 8003e36:	60df      	str	r7, [r3, #12]
 8003e38:	60bb      	str	r3, [r7, #8]
 8003e3a:	f000 f8f7 	bl	800402c <__malloc_unlock>
 8003e3e:	4630      	mov	r0, r6
 8003e40:	b003      	add	sp, #12
 8003e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e46:	463e      	mov	r6, r7
 8003e48:	e77a      	b.n	8003d40 <_malloc_r+0x184>
 8003e4a:	f85c 0908 	ldr.w	r0, [ip], #-8
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	4584      	cmp	ip, r0
 8003e52:	f43f af7e 	beq.w	8003d52 <_malloc_r+0x196>
 8003e56:	e782      	b.n	8003d5e <_malloc_r+0x1a2>
 8003e58:	200001d4 	.word	0x200001d4
 8003e5c:	200001dc 	.word	0x200001dc
 8003e60:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8003e64:	f8db 6004 	ldr.w	r6, [fp, #4]
 8003e68:	f026 0603 	bic.w	r6, r6, #3
 8003e6c:	42b4      	cmp	r4, r6
 8003e6e:	d803      	bhi.n	8003e78 <_malloc_r+0x2bc>
 8003e70:	1b33      	subs	r3, r6, r4
 8003e72:	2b0f      	cmp	r3, #15
 8003e74:	f300 8095 	bgt.w	8003fa2 <_malloc_r+0x3e6>
 8003e78:	4a4f      	ldr	r2, [pc, #316]	; (8003fb8 <_malloc_r+0x3fc>)
 8003e7a:	eb0b 0306 	add.w	r3, fp, r6
 8003e7e:	6817      	ldr	r7, [r2, #0]
 8003e80:	4a4e      	ldr	r2, [pc, #312]	; (8003fbc <_malloc_r+0x400>)
 8003e82:	3710      	adds	r7, #16
 8003e84:	6811      	ldr	r1, [r2, #0]
 8003e86:	4427      	add	r7, r4
 8003e88:	3101      	adds	r1, #1
 8003e8a:	d005      	beq.n	8003e98 <_malloc_r+0x2dc>
 8003e8c:	494c      	ldr	r1, [pc, #304]	; (8003fc0 <_malloc_r+0x404>)
 8003e8e:	3901      	subs	r1, #1
 8003e90:	440f      	add	r7, r1
 8003e92:	3101      	adds	r1, #1
 8003e94:	4249      	negs	r1, r1
 8003e96:	400f      	ands	r7, r1
 8003e98:	4639      	mov	r1, r7
 8003e9a:	4648      	mov	r0, r9
 8003e9c:	9201      	str	r2, [sp, #4]
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	f000 f94a 	bl	8004138 <_sbrk_r>
 8003ea4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ea8:	4680      	mov	r8, r0
 8003eaa:	d055      	beq.n	8003f58 <_malloc_r+0x39c>
 8003eac:	9b00      	ldr	r3, [sp, #0]
 8003eae:	9a01      	ldr	r2, [sp, #4]
 8003eb0:	4283      	cmp	r3, r0
 8003eb2:	d901      	bls.n	8003eb8 <_malloc_r+0x2fc>
 8003eb4:	45ab      	cmp	fp, r5
 8003eb6:	d14f      	bne.n	8003f58 <_malloc_r+0x39c>
 8003eb8:	4842      	ldr	r0, [pc, #264]	; (8003fc4 <_malloc_r+0x408>)
 8003eba:	4543      	cmp	r3, r8
 8003ebc:	6801      	ldr	r1, [r0, #0]
 8003ebe:	4682      	mov	sl, r0
 8003ec0:	eb07 0e01 	add.w	lr, r7, r1
 8003ec4:	f8c0 e000 	str.w	lr, [r0]
 8003ec8:	493f      	ldr	r1, [pc, #252]	; (8003fc8 <_malloc_r+0x40c>)
 8003eca:	d113      	bne.n	8003ef4 <_malloc_r+0x338>
 8003ecc:	420b      	tst	r3, r1
 8003ece:	d111      	bne.n	8003ef4 <_malloc_r+0x338>
 8003ed0:	68ab      	ldr	r3, [r5, #8]
 8003ed2:	443e      	add	r6, r7
 8003ed4:	f046 0601 	orr.w	r6, r6, #1
 8003ed8:	605e      	str	r6, [r3, #4]
 8003eda:	4a3c      	ldr	r2, [pc, #240]	; (8003fcc <_malloc_r+0x410>)
 8003edc:	f8da 3000 	ldr.w	r3, [sl]
 8003ee0:	6811      	ldr	r1, [r2, #0]
 8003ee2:	428b      	cmp	r3, r1
 8003ee4:	bf88      	it	hi
 8003ee6:	6013      	strhi	r3, [r2, #0]
 8003ee8:	4a39      	ldr	r2, [pc, #228]	; (8003fd0 <_malloc_r+0x414>)
 8003eea:	6811      	ldr	r1, [r2, #0]
 8003eec:	428b      	cmp	r3, r1
 8003eee:	bf88      	it	hi
 8003ef0:	6013      	strhi	r3, [r2, #0]
 8003ef2:	e031      	b.n	8003f58 <_malloc_r+0x39c>
 8003ef4:	6810      	ldr	r0, [r2, #0]
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	bf1b      	ittet	ne
 8003efa:	eba8 0303 	subne.w	r3, r8, r3
 8003efe:	4473      	addne	r3, lr
 8003f00:	f8c2 8000 	streq.w	r8, [r2]
 8003f04:	f8ca 3000 	strne.w	r3, [sl]
 8003f08:	f018 0007 	ands.w	r0, r8, #7
 8003f0c:	bf1c      	itt	ne
 8003f0e:	f1c0 0008 	rsbne	r0, r0, #8
 8003f12:	4480      	addne	r8, r0
 8003f14:	4b2a      	ldr	r3, [pc, #168]	; (8003fc0 <_malloc_r+0x404>)
 8003f16:	4447      	add	r7, r8
 8003f18:	4418      	add	r0, r3
 8003f1a:	400f      	ands	r7, r1
 8003f1c:	1bc7      	subs	r7, r0, r7
 8003f1e:	4639      	mov	r1, r7
 8003f20:	4648      	mov	r0, r9
 8003f22:	f000 f909 	bl	8004138 <_sbrk_r>
 8003f26:	1c43      	adds	r3, r0, #1
 8003f28:	bf04      	itt	eq
 8003f2a:	4640      	moveq	r0, r8
 8003f2c:	2700      	moveq	r7, #0
 8003f2e:	f8da 3000 	ldr.w	r3, [sl]
 8003f32:	eba0 0008 	sub.w	r0, r0, r8
 8003f36:	443b      	add	r3, r7
 8003f38:	4407      	add	r7, r0
 8003f3a:	f047 0701 	orr.w	r7, r7, #1
 8003f3e:	45ab      	cmp	fp, r5
 8003f40:	f8c5 8008 	str.w	r8, [r5, #8]
 8003f44:	f8ca 3000 	str.w	r3, [sl]
 8003f48:	f8c8 7004 	str.w	r7, [r8, #4]
 8003f4c:	d0c5      	beq.n	8003eda <_malloc_r+0x31e>
 8003f4e:	2e0f      	cmp	r6, #15
 8003f50:	d810      	bhi.n	8003f74 <_malloc_r+0x3b8>
 8003f52:	2301      	movs	r3, #1
 8003f54:	f8c8 3004 	str.w	r3, [r8, #4]
 8003f58:	68ab      	ldr	r3, [r5, #8]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	f022 0203 	bic.w	r2, r2, #3
 8003f60:	4294      	cmp	r4, r2
 8003f62:	eba2 0304 	sub.w	r3, r2, r4
 8003f66:	d801      	bhi.n	8003f6c <_malloc_r+0x3b0>
 8003f68:	2b0f      	cmp	r3, #15
 8003f6a:	dc1a      	bgt.n	8003fa2 <_malloc_r+0x3e6>
 8003f6c:	4648      	mov	r0, r9
 8003f6e:	f000 f85d 	bl	800402c <__malloc_unlock>
 8003f72:	e630      	b.n	8003bd6 <_malloc_r+0x1a>
 8003f74:	2205      	movs	r2, #5
 8003f76:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003f7a:	3e0c      	subs	r6, #12
 8003f7c:	f026 0607 	bic.w	r6, r6, #7
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	4333      	orrs	r3, r6
 8003f86:	f8cb 3004 	str.w	r3, [fp, #4]
 8003f8a:	2e0f      	cmp	r6, #15
 8003f8c:	eb0b 0306 	add.w	r3, fp, r6
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	609a      	str	r2, [r3, #8]
 8003f94:	d9a1      	bls.n	8003eda <_malloc_r+0x31e>
 8003f96:	f10b 0108 	add.w	r1, fp, #8
 8003f9a:	4648      	mov	r0, r9
 8003f9c:	f002 fa2e 	bl	80063fc <_free_r>
 8003fa0:	e79b      	b.n	8003eda <_malloc_r+0x31e>
 8003fa2:	68ae      	ldr	r6, [r5, #8]
 8003fa4:	f044 0201 	orr.w	r2, r4, #1
 8003fa8:	f043 0301 	orr.w	r3, r3, #1
 8003fac:	4434      	add	r4, r6
 8003fae:	6072      	str	r2, [r6, #4]
 8003fb0:	60ac      	str	r4, [r5, #8]
 8003fb2:	6063      	str	r3, [r4, #4]
 8003fb4:	e634      	b.n	8003c20 <_malloc_r+0x64>
 8003fb6:	bf00      	nop
 8003fb8:	20000744 	.word	0x20000744
 8003fbc:	200005dc 	.word	0x200005dc
 8003fc0:	00000080 	.word	0x00000080
 8003fc4:	20000714 	.word	0x20000714
 8003fc8:	0000007f 	.word	0x0000007f
 8003fcc:	2000073c 	.word	0x2000073c
 8003fd0:	20000740 	.word	0x20000740

08003fd4 <__ascii_mbtowc>:
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	b901      	cbnz	r1, 8003fda <__ascii_mbtowc+0x6>
 8003fd8:	a901      	add	r1, sp, #4
 8003fda:	b142      	cbz	r2, 8003fee <__ascii_mbtowc+0x1a>
 8003fdc:	b14b      	cbz	r3, 8003ff2 <__ascii_mbtowc+0x1e>
 8003fde:	7813      	ldrb	r3, [r2, #0]
 8003fe0:	600b      	str	r3, [r1, #0]
 8003fe2:	7812      	ldrb	r2, [r2, #0]
 8003fe4:	1c10      	adds	r0, r2, #0
 8003fe6:	bf18      	it	ne
 8003fe8:	2001      	movne	r0, #1
 8003fea:	b002      	add	sp, #8
 8003fec:	4770      	bx	lr
 8003fee:	4610      	mov	r0, r2
 8003ff0:	e7fb      	b.n	8003fea <__ascii_mbtowc+0x16>
 8003ff2:	f06f 0001 	mvn.w	r0, #1
 8003ff6:	e7f8      	b.n	8003fea <__ascii_mbtowc+0x16>

08003ff8 <memcpy>:
 8003ff8:	b510      	push	{r4, lr}
 8003ffa:	1e43      	subs	r3, r0, #1
 8003ffc:	440a      	add	r2, r1
 8003ffe:	4291      	cmp	r1, r2
 8004000:	d100      	bne.n	8004004 <memcpy+0xc>
 8004002:	bd10      	pop	{r4, pc}
 8004004:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004008:	f803 4f01 	strb.w	r4, [r3, #1]!
 800400c:	e7f7      	b.n	8003ffe <memcpy+0x6>

0800400e <memset>:
 800400e:	4603      	mov	r3, r0
 8004010:	4402      	add	r2, r0
 8004012:	4293      	cmp	r3, r2
 8004014:	d100      	bne.n	8004018 <memset+0xa>
 8004016:	4770      	bx	lr
 8004018:	f803 1b01 	strb.w	r1, [r3], #1
 800401c:	e7f9      	b.n	8004012 <memset+0x4>
	...

08004020 <__malloc_lock>:
 8004020:	4801      	ldr	r0, [pc, #4]	; (8004028 <__malloc_lock+0x8>)
 8004022:	f002 bc23 	b.w	800686c <__retarget_lock_acquire_recursive>
 8004026:	bf00      	nop
 8004028:	2000284c 	.word	0x2000284c

0800402c <__malloc_unlock>:
 800402c:	4801      	ldr	r0, [pc, #4]	; (8004034 <__malloc_unlock+0x8>)
 800402e:	f002 bc1e 	b.w	800686e <__retarget_lock_release_recursive>
 8004032:	bf00      	nop
 8004034:	2000284c 	.word	0x2000284c

08004038 <printf>:
 8004038:	b40f      	push	{r0, r1, r2, r3}
 800403a:	4b0a      	ldr	r3, [pc, #40]	; (8004064 <printf+0x2c>)
 800403c:	b513      	push	{r0, r1, r4, lr}
 800403e:	681c      	ldr	r4, [r3, #0]
 8004040:	b124      	cbz	r4, 800404c <printf+0x14>
 8004042:	69a3      	ldr	r3, [r4, #24]
 8004044:	b913      	cbnz	r3, 800404c <printf+0x14>
 8004046:	4620      	mov	r0, r4
 8004048:	f002 f900 	bl	800624c <__sinit>
 800404c:	ab05      	add	r3, sp, #20
 800404e:	9a04      	ldr	r2, [sp, #16]
 8004050:	68a1      	ldr	r1, [r4, #8]
 8004052:	4620      	mov	r0, r4
 8004054:	9301      	str	r3, [sp, #4]
 8004056:	f000 f87f 	bl	8004158 <_vfprintf_r>
 800405a:	b002      	add	sp, #8
 800405c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004060:	b004      	add	sp, #16
 8004062:	4770      	bx	lr
 8004064:	200005e4 	.word	0x200005e4

08004068 <_puts_r>:
 8004068:	b530      	push	{r4, r5, lr}
 800406a:	4605      	mov	r5, r0
 800406c:	b089      	sub	sp, #36	; 0x24
 800406e:	4608      	mov	r0, r1
 8004070:	460c      	mov	r4, r1
 8004072:	f7fc f8d9 	bl	8000228 <strlen>
 8004076:	4b28      	ldr	r3, [pc, #160]	; (8004118 <_puts_r+0xb0>)
 8004078:	9005      	str	r0, [sp, #20]
 800407a:	9306      	str	r3, [sp, #24]
 800407c:	2301      	movs	r3, #1
 800407e:	4418      	add	r0, r3
 8004080:	9307      	str	r3, [sp, #28]
 8004082:	ab04      	add	r3, sp, #16
 8004084:	9301      	str	r3, [sp, #4]
 8004086:	2302      	movs	r3, #2
 8004088:	9404      	str	r4, [sp, #16]
 800408a:	9003      	str	r0, [sp, #12]
 800408c:	9302      	str	r3, [sp, #8]
 800408e:	b125      	cbz	r5, 800409a <_puts_r+0x32>
 8004090:	69ab      	ldr	r3, [r5, #24]
 8004092:	b913      	cbnz	r3, 800409a <_puts_r+0x32>
 8004094:	4628      	mov	r0, r5
 8004096:	f002 f8d9 	bl	800624c <__sinit>
 800409a:	69ab      	ldr	r3, [r5, #24]
 800409c:	68ac      	ldr	r4, [r5, #8]
 800409e:	b913      	cbnz	r3, 80040a6 <_puts_r+0x3e>
 80040a0:	4628      	mov	r0, r5
 80040a2:	f002 f8d3 	bl	800624c <__sinit>
 80040a6:	4b1d      	ldr	r3, [pc, #116]	; (800411c <_puts_r+0xb4>)
 80040a8:	429c      	cmp	r4, r3
 80040aa:	d12a      	bne.n	8004102 <_puts_r+0x9a>
 80040ac:	686c      	ldr	r4, [r5, #4]
 80040ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80040b0:	07db      	lsls	r3, r3, #31
 80040b2:	d405      	bmi.n	80040c0 <_puts_r+0x58>
 80040b4:	89a3      	ldrh	r3, [r4, #12]
 80040b6:	0598      	lsls	r0, r3, #22
 80040b8:	d402      	bmi.n	80040c0 <_puts_r+0x58>
 80040ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040bc:	f002 fbd6 	bl	800686c <__retarget_lock_acquire_recursive>
 80040c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040c4:	0499      	lsls	r1, r3, #18
 80040c6:	d406      	bmi.n	80040d6 <_puts_r+0x6e>
 80040c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040cc:	81a3      	strh	r3, [r4, #12]
 80040ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80040d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040d4:	6663      	str	r3, [r4, #100]	; 0x64
 80040d6:	4628      	mov	r0, r5
 80040d8:	aa01      	add	r2, sp, #4
 80040da:	4621      	mov	r1, r4
 80040dc:	f002 fa4a 	bl	8006574 <__sfvwrite_r>
 80040e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80040e2:	2800      	cmp	r0, #0
 80040e4:	bf14      	ite	ne
 80040e6:	f04f 35ff 	movne.w	r5, #4294967295
 80040ea:	250a      	moveq	r5, #10
 80040ec:	07da      	lsls	r2, r3, #31
 80040ee:	d405      	bmi.n	80040fc <_puts_r+0x94>
 80040f0:	89a3      	ldrh	r3, [r4, #12]
 80040f2:	059b      	lsls	r3, r3, #22
 80040f4:	d402      	bmi.n	80040fc <_puts_r+0x94>
 80040f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040f8:	f002 fbb9 	bl	800686e <__retarget_lock_release_recursive>
 80040fc:	4628      	mov	r0, r5
 80040fe:	b009      	add	sp, #36	; 0x24
 8004100:	bd30      	pop	{r4, r5, pc}
 8004102:	4b07      	ldr	r3, [pc, #28]	; (8004120 <_puts_r+0xb8>)
 8004104:	429c      	cmp	r4, r3
 8004106:	d101      	bne.n	800410c <_puts_r+0xa4>
 8004108:	68ac      	ldr	r4, [r5, #8]
 800410a:	e7d0      	b.n	80040ae <_puts_r+0x46>
 800410c:	4b05      	ldr	r3, [pc, #20]	; (8004124 <_puts_r+0xbc>)
 800410e:	429c      	cmp	r4, r3
 8004110:	bf08      	it	eq
 8004112:	68ec      	ldreq	r4, [r5, #12]
 8004114:	e7cb      	b.n	80040ae <_puts_r+0x46>
 8004116:	bf00      	nop
 8004118:	08007a6a 	.word	0x08007a6a
 800411c:	08007bf0 	.word	0x08007bf0
 8004120:	08007c10 	.word	0x08007c10
 8004124:	08007bd0 	.word	0x08007bd0

08004128 <puts>:
 8004128:	4b02      	ldr	r3, [pc, #8]	; (8004134 <puts+0xc>)
 800412a:	4601      	mov	r1, r0
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	f7ff bf9b 	b.w	8004068 <_puts_r>
 8004132:	bf00      	nop
 8004134:	200005e4 	.word	0x200005e4

08004138 <_sbrk_r>:
 8004138:	b538      	push	{r3, r4, r5, lr}
 800413a:	2300      	movs	r3, #0
 800413c:	4c05      	ldr	r4, [pc, #20]	; (8004154 <_sbrk_r+0x1c>)
 800413e:	4605      	mov	r5, r0
 8004140:	4608      	mov	r0, r1
 8004142:	6023      	str	r3, [r4, #0]
 8004144:	f7ff f824 	bl	8003190 <_sbrk>
 8004148:	1c43      	adds	r3, r0, #1
 800414a:	d102      	bne.n	8004152 <_sbrk_r+0x1a>
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	b103      	cbz	r3, 8004152 <_sbrk_r+0x1a>
 8004150:	602b      	str	r3, [r5, #0]
 8004152:	bd38      	pop	{r3, r4, r5, pc}
 8004154:	20002854 	.word	0x20002854

08004158 <_vfprintf_r>:
 8004158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800415c:	b0bf      	sub	sp, #252	; 0xfc
 800415e:	460d      	mov	r5, r1
 8004160:	4616      	mov	r6, r2
 8004162:	461c      	mov	r4, r3
 8004164:	461f      	mov	r7, r3
 8004166:	4681      	mov	r9, r0
 8004168:	f002 fb70 	bl	800684c <_localeconv_r>
 800416c:	6803      	ldr	r3, [r0, #0]
 800416e:	4618      	mov	r0, r3
 8004170:	9311      	str	r3, [sp, #68]	; 0x44
 8004172:	f7fc f859 	bl	8000228 <strlen>
 8004176:	900b      	str	r0, [sp, #44]	; 0x2c
 8004178:	f1b9 0f00 	cmp.w	r9, #0
 800417c:	d005      	beq.n	800418a <_vfprintf_r+0x32>
 800417e:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8004182:	b913      	cbnz	r3, 800418a <_vfprintf_r+0x32>
 8004184:	4648      	mov	r0, r9
 8004186:	f002 f861 	bl	800624c <__sinit>
 800418a:	4b8f      	ldr	r3, [pc, #572]	; (80043c8 <_vfprintf_r+0x270>)
 800418c:	429d      	cmp	r5, r3
 800418e:	d12c      	bne.n	80041ea <_vfprintf_r+0x92>
 8004190:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8004194:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004196:	07d8      	lsls	r0, r3, #31
 8004198:	d405      	bmi.n	80041a6 <_vfprintf_r+0x4e>
 800419a:	89ab      	ldrh	r3, [r5, #12]
 800419c:	0599      	lsls	r1, r3, #22
 800419e:	d402      	bmi.n	80041a6 <_vfprintf_r+0x4e>
 80041a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041a2:	f002 fb63 	bl	800686c <__retarget_lock_acquire_recursive>
 80041a6:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 80041aa:	049a      	lsls	r2, r3, #18
 80041ac:	d406      	bmi.n	80041bc <_vfprintf_r+0x64>
 80041ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041b2:	81ab      	strh	r3, [r5, #12]
 80041b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041ba:	666b      	str	r3, [r5, #100]	; 0x64
 80041bc:	89ab      	ldrh	r3, [r5, #12]
 80041be:	071b      	lsls	r3, r3, #28
 80041c0:	d501      	bpl.n	80041c6 <_vfprintf_r+0x6e>
 80041c2:	692b      	ldr	r3, [r5, #16]
 80041c4:	b9eb      	cbnz	r3, 8004202 <_vfprintf_r+0xaa>
 80041c6:	4629      	mov	r1, r5
 80041c8:	4648      	mov	r0, r9
 80041ca:	f001 f849 	bl	8005260 <__swsetup_r>
 80041ce:	b1c0      	cbz	r0, 8004202 <_vfprintf_r+0xaa>
 80041d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041d2:	07d8      	lsls	r0, r3, #31
 80041d4:	d405      	bmi.n	80041e2 <_vfprintf_r+0x8a>
 80041d6:	89ab      	ldrh	r3, [r5, #12]
 80041d8:	0599      	lsls	r1, r3, #22
 80041da:	d402      	bmi.n	80041e2 <_vfprintf_r+0x8a>
 80041dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041de:	f002 fb46 	bl	800686e <__retarget_lock_release_recursive>
 80041e2:	f04f 33ff 	mov.w	r3, #4294967295
 80041e6:	930c      	str	r3, [sp, #48]	; 0x30
 80041e8:	e023      	b.n	8004232 <_vfprintf_r+0xda>
 80041ea:	4b78      	ldr	r3, [pc, #480]	; (80043cc <_vfprintf_r+0x274>)
 80041ec:	429d      	cmp	r5, r3
 80041ee:	d102      	bne.n	80041f6 <_vfprintf_r+0x9e>
 80041f0:	f8d9 5008 	ldr.w	r5, [r9, #8]
 80041f4:	e7ce      	b.n	8004194 <_vfprintf_r+0x3c>
 80041f6:	4b76      	ldr	r3, [pc, #472]	; (80043d0 <_vfprintf_r+0x278>)
 80041f8:	429d      	cmp	r5, r3
 80041fa:	bf08      	it	eq
 80041fc:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8004200:	e7c8      	b.n	8004194 <_vfprintf_r+0x3c>
 8004202:	89ab      	ldrh	r3, [r5, #12]
 8004204:	f003 021a 	and.w	r2, r3, #26
 8004208:	2a0a      	cmp	r2, #10
 800420a:	d116      	bne.n	800423a <_vfprintf_r+0xe2>
 800420c:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8004210:	2a00      	cmp	r2, #0
 8004212:	db12      	blt.n	800423a <_vfprintf_r+0xe2>
 8004214:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8004216:	07d2      	lsls	r2, r2, #31
 8004218:	d404      	bmi.n	8004224 <_vfprintf_r+0xcc>
 800421a:	059f      	lsls	r7, r3, #22
 800421c:	d402      	bmi.n	8004224 <_vfprintf_r+0xcc>
 800421e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004220:	f002 fb25 	bl	800686e <__retarget_lock_release_recursive>
 8004224:	4623      	mov	r3, r4
 8004226:	4632      	mov	r2, r6
 8004228:	4629      	mov	r1, r5
 800422a:	4648      	mov	r0, r9
 800422c:	f000 ffca 	bl	80051c4 <__sbprintf>
 8004230:	900c      	str	r0, [sp, #48]	; 0x30
 8004232:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004234:	b03f      	add	sp, #252	; 0xfc
 8004236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800423a:	2300      	movs	r3, #0
 800423c:	ac2e      	add	r4, sp, #184	; 0xb8
 800423e:	9421      	str	r4, [sp, #132]	; 0x84
 8004240:	9323      	str	r3, [sp, #140]	; 0x8c
 8004242:	9322      	str	r3, [sp, #136]	; 0x88
 8004244:	9609      	str	r6, [sp, #36]	; 0x24
 8004246:	9307      	str	r3, [sp, #28]
 8004248:	930e      	str	r3, [sp, #56]	; 0x38
 800424a:	930f      	str	r3, [sp, #60]	; 0x3c
 800424c:	9315      	str	r3, [sp, #84]	; 0x54
 800424e:	9314      	str	r3, [sp, #80]	; 0x50
 8004250:	930c      	str	r3, [sp, #48]	; 0x30
 8004252:	9312      	str	r3, [sp, #72]	; 0x48
 8004254:	9313      	str	r3, [sp, #76]	; 0x4c
 8004256:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004258:	4633      	mov	r3, r6
 800425a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800425e:	b112      	cbz	r2, 8004266 <_vfprintf_r+0x10e>
 8004260:	2a25      	cmp	r2, #37	; 0x25
 8004262:	f040 8084 	bne.w	800436e <_vfprintf_r+0x216>
 8004266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004268:	ebb6 0803 	subs.w	r8, r6, r3
 800426c:	d00d      	beq.n	800428a <_vfprintf_r+0x132>
 800426e:	e884 0108 	stmia.w	r4, {r3, r8}
 8004272:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004274:	4443      	add	r3, r8
 8004276:	9323      	str	r3, [sp, #140]	; 0x8c
 8004278:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800427a:	3301      	adds	r3, #1
 800427c:	2b07      	cmp	r3, #7
 800427e:	9322      	str	r3, [sp, #136]	; 0x88
 8004280:	dc77      	bgt.n	8004372 <_vfprintf_r+0x21a>
 8004282:	3408      	adds	r4, #8
 8004284:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004286:	4443      	add	r3, r8
 8004288:	930c      	str	r3, [sp, #48]	; 0x30
 800428a:	7833      	ldrb	r3, [r6, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 873f 	beq.w	8005110 <_vfprintf_r+0xfb8>
 8004292:	2300      	movs	r3, #0
 8004294:	f04f 3bff 	mov.w	fp, #4294967295
 8004298:	461a      	mov	r2, r3
 800429a:	469a      	mov	sl, r3
 800429c:	200a      	movs	r0, #10
 800429e:	3601      	adds	r6, #1
 80042a0:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80042a4:	930d      	str	r3, [sp, #52]	; 0x34
 80042a6:	1c71      	adds	r1, r6, #1
 80042a8:	9109      	str	r1, [sp, #36]	; 0x24
 80042aa:	7831      	ldrb	r1, [r6, #0]
 80042ac:	9106      	str	r1, [sp, #24]
 80042ae:	9906      	ldr	r1, [sp, #24]
 80042b0:	3920      	subs	r1, #32
 80042b2:	2958      	cmp	r1, #88	; 0x58
 80042b4:	f200 8424 	bhi.w	8004b00 <_vfprintf_r+0x9a8>
 80042b8:	e8df f011 	tbh	[pc, r1, lsl #1]
 80042bc:	042200ae 	.word	0x042200ae
 80042c0:	00b30422 	.word	0x00b30422
 80042c4:	04220422 	.word	0x04220422
 80042c8:	04220422 	.word	0x04220422
 80042cc:	04220422 	.word	0x04220422
 80042d0:	006500b6 	.word	0x006500b6
 80042d4:	00be0422 	.word	0x00be0422
 80042d8:	042200c1 	.word	0x042200c1
 80042dc:	00e100de 	.word	0x00e100de
 80042e0:	00e100e1 	.word	0x00e100e1
 80042e4:	00e100e1 	.word	0x00e100e1
 80042e8:	00e100e1 	.word	0x00e100e1
 80042ec:	00e100e1 	.word	0x00e100e1
 80042f0:	04220422 	.word	0x04220422
 80042f4:	04220422 	.word	0x04220422
 80042f8:	04220422 	.word	0x04220422
 80042fc:	04220422 	.word	0x04220422
 8004300:	04220422 	.word	0x04220422
 8004304:	012b0115 	.word	0x012b0115
 8004308:	012b0422 	.word	0x012b0422
 800430c:	04220422 	.word	0x04220422
 8004310:	04220422 	.word	0x04220422
 8004314:	042200f4 	.word	0x042200f4
 8004318:	03490422 	.word	0x03490422
 800431c:	04220422 	.word	0x04220422
 8004320:	04220422 	.word	0x04220422
 8004324:	03b00422 	.word	0x03b00422
 8004328:	04220422 	.word	0x04220422
 800432c:	0422008c 	.word	0x0422008c
 8004330:	04220422 	.word	0x04220422
 8004334:	04220422 	.word	0x04220422
 8004338:	04220422 	.word	0x04220422
 800433c:	04220422 	.word	0x04220422
 8004340:	01070422 	.word	0x01070422
 8004344:	012b006b 	.word	0x012b006b
 8004348:	012b012b 	.word	0x012b012b
 800434c:	006b00f7 	.word	0x006b00f7
 8004350:	04220422 	.word	0x04220422
 8004354:	042200fa 	.word	0x042200fa
 8004358:	034b0329 	.word	0x034b0329
 800435c:	0101037f 	.word	0x0101037f
 8004360:	03900422 	.word	0x03900422
 8004364:	03b20422 	.word	0x03b20422
 8004368:	04220422 	.word	0x04220422
 800436c:	03cc      	.short	0x03cc
 800436e:	461e      	mov	r6, r3
 8004370:	e772      	b.n	8004258 <_vfprintf_r+0x100>
 8004372:	aa21      	add	r2, sp, #132	; 0x84
 8004374:	4629      	mov	r1, r5
 8004376:	4648      	mov	r0, r9
 8004378:	f002 ffa5 	bl	80072c6 <__sprint_r>
 800437c:	2800      	cmp	r0, #0
 800437e:	f040 86a3 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004382:	ac2e      	add	r4, sp, #184	; 0xb8
 8004384:	e77e      	b.n	8004284 <_vfprintf_r+0x12c>
 8004386:	2301      	movs	r3, #1
 8004388:	222b      	movs	r2, #43	; 0x2b
 800438a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800438c:	e78b      	b.n	80042a6 <_vfprintf_r+0x14e>
 800438e:	460f      	mov	r7, r1
 8004390:	e7fb      	b.n	800438a <_vfprintf_r+0x232>
 8004392:	b10b      	cbz	r3, 8004398 <_vfprintf_r+0x240>
 8004394:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004398:	f01a 0f20 	tst.w	sl, #32
 800439c:	f000 80a9 	beq.w	80044f2 <_vfprintf_r+0x39a>
 80043a0:	3707      	adds	r7, #7
 80043a2:	f027 0707 	bic.w	r7, r7, #7
 80043a6:	f107 0308 	add.w	r3, r7, #8
 80043aa:	9308      	str	r3, [sp, #32]
 80043ac:	e9d7 6700 	ldrd	r6, r7, [r7]
 80043b0:	2e00      	cmp	r6, #0
 80043b2:	f177 0300 	sbcs.w	r3, r7, #0
 80043b6:	da05      	bge.n	80043c4 <_vfprintf_r+0x26c>
 80043b8:	232d      	movs	r3, #45	; 0x2d
 80043ba:	4276      	negs	r6, r6
 80043bc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80043c0:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80043c4:	2301      	movs	r3, #1
 80043c6:	e2d3      	b.n	8004970 <_vfprintf_r+0x818>
 80043c8:	08007bf0 	.word	0x08007bf0
 80043cc:	08007c10 	.word	0x08007c10
 80043d0:	08007bd0 	.word	0x08007bd0
 80043d4:	b10b      	cbz	r3, 80043da <_vfprintf_r+0x282>
 80043d6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80043da:	4ba2      	ldr	r3, [pc, #648]	; (8004664 <_vfprintf_r+0x50c>)
 80043dc:	f01a 0f20 	tst.w	sl, #32
 80043e0:	9315      	str	r3, [sp, #84]	; 0x54
 80043e2:	f000 833c 	beq.w	8004a5e <_vfprintf_r+0x906>
 80043e6:	3707      	adds	r7, #7
 80043e8:	f027 0707 	bic.w	r7, r7, #7
 80043ec:	f107 0308 	add.w	r3, r7, #8
 80043f0:	9308      	str	r3, [sp, #32]
 80043f2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80043f6:	f01a 0f01 	tst.w	sl, #1
 80043fa:	d00b      	beq.n	8004414 <_vfprintf_r+0x2bc>
 80043fc:	ea56 0307 	orrs.w	r3, r6, r7
 8004400:	d008      	beq.n	8004414 <_vfprintf_r+0x2bc>
 8004402:	2330      	movs	r3, #48	; 0x30
 8004404:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8004408:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800440c:	f04a 0a02 	orr.w	sl, sl, #2
 8004410:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8004414:	2302      	movs	r3, #2
 8004416:	e2a8      	b.n	800496a <_vfprintf_r+0x812>
 8004418:	2a00      	cmp	r2, #0
 800441a:	d1b6      	bne.n	800438a <_vfprintf_r+0x232>
 800441c:	2301      	movs	r3, #1
 800441e:	2220      	movs	r2, #32
 8004420:	e7b3      	b.n	800438a <_vfprintf_r+0x232>
 8004422:	f04a 0a01 	orr.w	sl, sl, #1
 8004426:	e7b0      	b.n	800438a <_vfprintf_r+0x232>
 8004428:	683e      	ldr	r6, [r7, #0]
 800442a:	1d39      	adds	r1, r7, #4
 800442c:	2e00      	cmp	r6, #0
 800442e:	960d      	str	r6, [sp, #52]	; 0x34
 8004430:	daad      	bge.n	800438e <_vfprintf_r+0x236>
 8004432:	460f      	mov	r7, r1
 8004434:	4276      	negs	r6, r6
 8004436:	960d      	str	r6, [sp, #52]	; 0x34
 8004438:	f04a 0a04 	orr.w	sl, sl, #4
 800443c:	e7a5      	b.n	800438a <_vfprintf_r+0x232>
 800443e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004440:	1c4e      	adds	r6, r1, #1
 8004442:	7809      	ldrb	r1, [r1, #0]
 8004444:	292a      	cmp	r1, #42	; 0x2a
 8004446:	9106      	str	r1, [sp, #24]
 8004448:	d010      	beq.n	800446c <_vfprintf_r+0x314>
 800444a:	f04f 0b00 	mov.w	fp, #0
 800444e:	9609      	str	r6, [sp, #36]	; 0x24
 8004450:	9906      	ldr	r1, [sp, #24]
 8004452:	3930      	subs	r1, #48	; 0x30
 8004454:	2909      	cmp	r1, #9
 8004456:	f63f af2a 	bhi.w	80042ae <_vfprintf_r+0x156>
 800445a:	fb00 1b0b 	mla	fp, r0, fp, r1
 800445e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004460:	460e      	mov	r6, r1
 8004462:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004466:	9106      	str	r1, [sp, #24]
 8004468:	9609      	str	r6, [sp, #36]	; 0x24
 800446a:	e7f1      	b.n	8004450 <_vfprintf_r+0x2f8>
 800446c:	6839      	ldr	r1, [r7, #0]
 800446e:	9609      	str	r6, [sp, #36]	; 0x24
 8004470:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8004474:	3704      	adds	r7, #4
 8004476:	e788      	b.n	800438a <_vfprintf_r+0x232>
 8004478:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800447c:	e785      	b.n	800438a <_vfprintf_r+0x232>
 800447e:	2100      	movs	r1, #0
 8004480:	910d      	str	r1, [sp, #52]	; 0x34
 8004482:	9906      	ldr	r1, [sp, #24]
 8004484:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8004486:	3930      	subs	r1, #48	; 0x30
 8004488:	fb00 1106 	mla	r1, r0, r6, r1
 800448c:	910d      	str	r1, [sp, #52]	; 0x34
 800448e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004490:	460e      	mov	r6, r1
 8004492:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004496:	9106      	str	r1, [sp, #24]
 8004498:	9906      	ldr	r1, [sp, #24]
 800449a:	9609      	str	r6, [sp, #36]	; 0x24
 800449c:	3930      	subs	r1, #48	; 0x30
 800449e:	2909      	cmp	r1, #9
 80044a0:	d9ef      	bls.n	8004482 <_vfprintf_r+0x32a>
 80044a2:	e704      	b.n	80042ae <_vfprintf_r+0x156>
 80044a4:	f04a 0a08 	orr.w	sl, sl, #8
 80044a8:	e76f      	b.n	800438a <_vfprintf_r+0x232>
 80044aa:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 80044ae:	e76c      	b.n	800438a <_vfprintf_r+0x232>
 80044b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80044b2:	7809      	ldrb	r1, [r1, #0]
 80044b4:	296c      	cmp	r1, #108	; 0x6c
 80044b6:	d105      	bne.n	80044c4 <_vfprintf_r+0x36c>
 80044b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80044ba:	3101      	adds	r1, #1
 80044bc:	9109      	str	r1, [sp, #36]	; 0x24
 80044be:	f04a 0a20 	orr.w	sl, sl, #32
 80044c2:	e762      	b.n	800438a <_vfprintf_r+0x232>
 80044c4:	f04a 0a10 	orr.w	sl, sl, #16
 80044c8:	e75f      	b.n	800438a <_vfprintf_r+0x232>
 80044ca:	2600      	movs	r6, #0
 80044cc:	1d3b      	adds	r3, r7, #4
 80044ce:	9308      	str	r3, [sp, #32]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80044d6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80044da:	f04f 0b01 	mov.w	fp, #1
 80044de:	960a      	str	r6, [sp, #40]	; 0x28
 80044e0:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80044e4:	e120      	b.n	8004728 <_vfprintf_r+0x5d0>
 80044e6:	b10b      	cbz	r3, 80044ec <_vfprintf_r+0x394>
 80044e8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80044ec:	f04a 0a10 	orr.w	sl, sl, #16
 80044f0:	e752      	b.n	8004398 <_vfprintf_r+0x240>
 80044f2:	f01a 0f10 	tst.w	sl, #16
 80044f6:	f107 0304 	add.w	r3, r7, #4
 80044fa:	d003      	beq.n	8004504 <_vfprintf_r+0x3ac>
 80044fc:	683e      	ldr	r6, [r7, #0]
 80044fe:	9308      	str	r3, [sp, #32]
 8004500:	17f7      	asrs	r7, r6, #31
 8004502:	e755      	b.n	80043b0 <_vfprintf_r+0x258>
 8004504:	683e      	ldr	r6, [r7, #0]
 8004506:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800450a:	9308      	str	r3, [sp, #32]
 800450c:	bf18      	it	ne
 800450e:	b236      	sxthne	r6, r6
 8004510:	e7f6      	b.n	8004500 <_vfprintf_r+0x3a8>
 8004512:	b10b      	cbz	r3, 8004518 <_vfprintf_r+0x3c0>
 8004514:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004518:	3707      	adds	r7, #7
 800451a:	f027 0707 	bic.w	r7, r7, #7
 800451e:	f107 0308 	add.w	r3, r7, #8
 8004522:	9308      	str	r3, [sp, #32]
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	f04f 32ff 	mov.w	r2, #4294967295
 800452a:	930e      	str	r3, [sp, #56]	; 0x38
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8004530:	930f      	str	r3, [sp, #60]	; 0x3c
 8004532:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004534:	4638      	mov	r0, r7
 8004536:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 800453a:	4631      	mov	r1, r6
 800453c:	4b4a      	ldr	r3, [pc, #296]	; (8004668 <_vfprintf_r+0x510>)
 800453e:	f7fc facd 	bl	8000adc <__aeabi_dcmpun>
 8004542:	2800      	cmp	r0, #0
 8004544:	f040 85f1 	bne.w	800512a <_vfprintf_r+0xfd2>
 8004548:	f04f 32ff 	mov.w	r2, #4294967295
 800454c:	4b46      	ldr	r3, [pc, #280]	; (8004668 <_vfprintf_r+0x510>)
 800454e:	4638      	mov	r0, r7
 8004550:	4631      	mov	r1, r6
 8004552:	f7fc faa5 	bl	8000aa0 <__aeabi_dcmple>
 8004556:	2800      	cmp	r0, #0
 8004558:	f040 85e7 	bne.w	800512a <_vfprintf_r+0xfd2>
 800455c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800455e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004560:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004562:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004564:	f7fc fa92 	bl	8000a8c <__aeabi_dcmplt>
 8004568:	b110      	cbz	r0, 8004570 <_vfprintf_r+0x418>
 800456a:	232d      	movs	r3, #45	; 0x2d
 800456c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004570:	4b3e      	ldr	r3, [pc, #248]	; (800466c <_vfprintf_r+0x514>)
 8004572:	4a3f      	ldr	r2, [pc, #252]	; (8004670 <_vfprintf_r+0x518>)
 8004574:	9906      	ldr	r1, [sp, #24]
 8004576:	f04f 0b03 	mov.w	fp, #3
 800457a:	2947      	cmp	r1, #71	; 0x47
 800457c:	bfcc      	ite	gt
 800457e:	4690      	movgt	r8, r2
 8004580:	4698      	movle	r8, r3
 8004582:	2600      	movs	r6, #0
 8004584:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004588:	960a      	str	r6, [sp, #40]	; 0x28
 800458a:	e0cd      	b.n	8004728 <_vfprintf_r+0x5d0>
 800458c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8004590:	d026      	beq.n	80045e0 <_vfprintf_r+0x488>
 8004592:	9b06      	ldr	r3, [sp, #24]
 8004594:	f023 0320 	bic.w	r3, r3, #32
 8004598:	2b47      	cmp	r3, #71	; 0x47
 800459a:	d104      	bne.n	80045a6 <_vfprintf_r+0x44e>
 800459c:	f1bb 0f00 	cmp.w	fp, #0
 80045a0:	bf08      	it	eq
 80045a2:	f04f 0b01 	moveq.w	fp, #1
 80045a6:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80045aa:	9317      	str	r3, [sp, #92]	; 0x5c
 80045ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80045ae:	1e1f      	subs	r7, r3, #0
 80045b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045b2:	bfa8      	it	ge
 80045b4:	9710      	strge	r7, [sp, #64]	; 0x40
 80045b6:	930a      	str	r3, [sp, #40]	; 0x28
 80045b8:	bfbd      	ittte	lt
 80045ba:	463b      	movlt	r3, r7
 80045bc:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80045c0:	9310      	strlt	r3, [sp, #64]	; 0x40
 80045c2:	2300      	movge	r3, #0
 80045c4:	bfb8      	it	lt
 80045c6:	232d      	movlt	r3, #45	; 0x2d
 80045c8:	9316      	str	r3, [sp, #88]	; 0x58
 80045ca:	9b06      	ldr	r3, [sp, #24]
 80045cc:	f023 0720 	bic.w	r7, r3, #32
 80045d0:	2f46      	cmp	r7, #70	; 0x46
 80045d2:	d008      	beq.n	80045e6 <_vfprintf_r+0x48e>
 80045d4:	2f45      	cmp	r7, #69	; 0x45
 80045d6:	d143      	bne.n	8004660 <_vfprintf_r+0x508>
 80045d8:	f10b 0601 	add.w	r6, fp, #1
 80045dc:	2302      	movs	r3, #2
 80045de:	e004      	b.n	80045ea <_vfprintf_r+0x492>
 80045e0:	f04f 0b06 	mov.w	fp, #6
 80045e4:	e7df      	b.n	80045a6 <_vfprintf_r+0x44e>
 80045e6:	465e      	mov	r6, fp
 80045e8:	2303      	movs	r3, #3
 80045ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80045ec:	9204      	str	r2, [sp, #16]
 80045ee:	aa1c      	add	r2, sp, #112	; 0x70
 80045f0:	9203      	str	r2, [sp, #12]
 80045f2:	aa1b      	add	r2, sp, #108	; 0x6c
 80045f4:	9202      	str	r2, [sp, #8]
 80045f6:	e88d 0048 	stmia.w	sp, {r3, r6}
 80045fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80045fe:	4648      	mov	r0, r9
 8004600:	f000 ff2a 	bl	8005458 <_dtoa_r>
 8004604:	2f47      	cmp	r7, #71	; 0x47
 8004606:	4680      	mov	r8, r0
 8004608:	d103      	bne.n	8004612 <_vfprintf_r+0x4ba>
 800460a:	f01a 0f01 	tst.w	sl, #1
 800460e:	f000 8599 	beq.w	8005144 <_vfprintf_r+0xfec>
 8004612:	eb08 0306 	add.w	r3, r8, r6
 8004616:	2f46      	cmp	r7, #70	; 0x46
 8004618:	9307      	str	r3, [sp, #28]
 800461a:	d111      	bne.n	8004640 <_vfprintf_r+0x4e8>
 800461c:	f898 3000 	ldrb.w	r3, [r8]
 8004620:	2b30      	cmp	r3, #48	; 0x30
 8004622:	d109      	bne.n	8004638 <_vfprintf_r+0x4e0>
 8004624:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004626:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004628:	980a      	ldr	r0, [sp, #40]	; 0x28
 800462a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800462c:	f7fc fa24 	bl	8000a78 <__aeabi_dcmpeq>
 8004630:	b910      	cbnz	r0, 8004638 <_vfprintf_r+0x4e0>
 8004632:	f1c6 0601 	rsb	r6, r6, #1
 8004636:	961b      	str	r6, [sp, #108]	; 0x6c
 8004638:	9a07      	ldr	r2, [sp, #28]
 800463a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800463c:	441a      	add	r2, r3
 800463e:	9207      	str	r2, [sp, #28]
 8004640:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004642:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004644:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004646:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004648:	f7fc fa16 	bl	8000a78 <__aeabi_dcmpeq>
 800464c:	b990      	cbnz	r0, 8004674 <_vfprintf_r+0x51c>
 800464e:	2230      	movs	r2, #48	; 0x30
 8004650:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004652:	9907      	ldr	r1, [sp, #28]
 8004654:	4299      	cmp	r1, r3
 8004656:	d90f      	bls.n	8004678 <_vfprintf_r+0x520>
 8004658:	1c59      	adds	r1, r3, #1
 800465a:	911f      	str	r1, [sp, #124]	; 0x7c
 800465c:	701a      	strb	r2, [r3, #0]
 800465e:	e7f7      	b.n	8004650 <_vfprintf_r+0x4f8>
 8004660:	465e      	mov	r6, fp
 8004662:	e7bb      	b.n	80045dc <_vfprintf_r+0x484>
 8004664:	08007a7c 	.word	0x08007a7c
 8004668:	7fefffff 	.word	0x7fefffff
 800466c:	08007a6c 	.word	0x08007a6c
 8004670:	08007a70 	.word	0x08007a70
 8004674:	9b07      	ldr	r3, [sp, #28]
 8004676:	931f      	str	r3, [sp, #124]	; 0x7c
 8004678:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800467a:	2f47      	cmp	r7, #71	; 0x47
 800467c:	eba3 0308 	sub.w	r3, r3, r8
 8004680:	9307      	str	r3, [sp, #28]
 8004682:	f040 80fd 	bne.w	8004880 <_vfprintf_r+0x728>
 8004686:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004688:	1cde      	adds	r6, r3, #3
 800468a:	db02      	blt.n	8004692 <_vfprintf_r+0x53a>
 800468c:	459b      	cmp	fp, r3
 800468e:	f280 8126 	bge.w	80048de <_vfprintf_r+0x786>
 8004692:	9b06      	ldr	r3, [sp, #24]
 8004694:	3b02      	subs	r3, #2
 8004696:	9306      	str	r3, [sp, #24]
 8004698:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800469a:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800469e:	1e53      	subs	r3, r2, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	bfa8      	it	ge
 80046a4:	222b      	movge	r2, #43	; 0x2b
 80046a6:	931b      	str	r3, [sp, #108]	; 0x6c
 80046a8:	bfbc      	itt	lt
 80046aa:	f1c2 0301 	rsblt	r3, r2, #1
 80046ae:	222d      	movlt	r2, #45	; 0x2d
 80046b0:	2b09      	cmp	r3, #9
 80046b2:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80046b6:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80046ba:	f340 80ff 	ble.w	80048bc <_vfprintf_r+0x764>
 80046be:	260a      	movs	r6, #10
 80046c0:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80046c4:	fb93 f0f6 	sdiv	r0, r3, r6
 80046c8:	fb06 3310 	mls	r3, r6, r0, r3
 80046cc:	2809      	cmp	r0, #9
 80046ce:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80046d2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80046d6:	f102 31ff 	add.w	r1, r2, #4294967295
 80046da:	4603      	mov	r3, r0
 80046dc:	f300 80e7 	bgt.w	80048ae <_vfprintf_r+0x756>
 80046e0:	3330      	adds	r3, #48	; 0x30
 80046e2:	f801 3c01 	strb.w	r3, [r1, #-1]
 80046e6:	3a02      	subs	r2, #2
 80046e8:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80046ec:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80046f0:	4282      	cmp	r2, r0
 80046f2:	4619      	mov	r1, r3
 80046f4:	f0c0 80dd 	bcc.w	80048b2 <_vfprintf_r+0x75a>
 80046f8:	9a07      	ldr	r2, [sp, #28]
 80046fa:	ab1d      	add	r3, sp, #116	; 0x74
 80046fc:	1acb      	subs	r3, r1, r3
 80046fe:	2a01      	cmp	r2, #1
 8004700:	9314      	str	r3, [sp, #80]	; 0x50
 8004702:	eb03 0b02 	add.w	fp, r3, r2
 8004706:	dc03      	bgt.n	8004710 <_vfprintf_r+0x5b8>
 8004708:	f01a 0301 	ands.w	r3, sl, #1
 800470c:	930a      	str	r3, [sp, #40]	; 0x28
 800470e:	d003      	beq.n	8004718 <_vfprintf_r+0x5c0>
 8004710:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004712:	449b      	add	fp, r3
 8004714:	2300      	movs	r3, #0
 8004716:	930a      	str	r3, [sp, #40]	; 0x28
 8004718:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800471a:	b113      	cbz	r3, 8004722 <_vfprintf_r+0x5ca>
 800471c:	232d      	movs	r3, #45	; 0x2d
 800471e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8004722:	2600      	movs	r6, #0
 8004724:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8004728:	455e      	cmp	r6, fp
 800472a:	4633      	mov	r3, r6
 800472c:	bfb8      	it	lt
 800472e:	465b      	movlt	r3, fp
 8004730:	9310      	str	r3, [sp, #64]	; 0x40
 8004732:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8004736:	b113      	cbz	r3, 800473e <_vfprintf_r+0x5e6>
 8004738:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800473a:	3301      	adds	r3, #1
 800473c:	9310      	str	r3, [sp, #64]	; 0x40
 800473e:	f01a 0302 	ands.w	r3, sl, #2
 8004742:	9316      	str	r3, [sp, #88]	; 0x58
 8004744:	bf1e      	ittt	ne
 8004746:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8004748:	3302      	addne	r3, #2
 800474a:	9310      	strne	r3, [sp, #64]	; 0x40
 800474c:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8004750:	9317      	str	r3, [sp, #92]	; 0x5c
 8004752:	d114      	bne.n	800477e <_vfprintf_r+0x626>
 8004754:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004756:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004758:	1a9f      	subs	r7, r3, r2
 800475a:	2f00      	cmp	r7, #0
 800475c:	dd0f      	ble.n	800477e <_vfprintf_r+0x626>
 800475e:	4bac      	ldr	r3, [pc, #688]	; (8004a10 <_vfprintf_r+0x8b8>)
 8004760:	2f10      	cmp	r7, #16
 8004762:	6023      	str	r3, [r4, #0]
 8004764:	f300 81de 	bgt.w	8004b24 <_vfprintf_r+0x9cc>
 8004768:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800476a:	6067      	str	r7, [r4, #4]
 800476c:	441f      	add	r7, r3
 800476e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004770:	9723      	str	r7, [sp, #140]	; 0x8c
 8004772:	3301      	adds	r3, #1
 8004774:	2b07      	cmp	r3, #7
 8004776:	9322      	str	r3, [sp, #136]	; 0x88
 8004778:	f300 81eb 	bgt.w	8004b52 <_vfprintf_r+0x9fa>
 800477c:	3408      	adds	r4, #8
 800477e:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8004782:	b173      	cbz	r3, 80047a2 <_vfprintf_r+0x64a>
 8004784:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8004788:	6023      	str	r3, [r4, #0]
 800478a:	2301      	movs	r3, #1
 800478c:	6063      	str	r3, [r4, #4]
 800478e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004790:	3301      	adds	r3, #1
 8004792:	9323      	str	r3, [sp, #140]	; 0x8c
 8004794:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004796:	3301      	adds	r3, #1
 8004798:	2b07      	cmp	r3, #7
 800479a:	9322      	str	r3, [sp, #136]	; 0x88
 800479c:	f300 81e3 	bgt.w	8004b66 <_vfprintf_r+0xa0e>
 80047a0:	3408      	adds	r4, #8
 80047a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80047a4:	b16b      	cbz	r3, 80047c2 <_vfprintf_r+0x66a>
 80047a6:	ab1a      	add	r3, sp, #104	; 0x68
 80047a8:	6023      	str	r3, [r4, #0]
 80047aa:	2302      	movs	r3, #2
 80047ac:	6063      	str	r3, [r4, #4]
 80047ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80047b0:	3302      	adds	r3, #2
 80047b2:	9323      	str	r3, [sp, #140]	; 0x8c
 80047b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80047b6:	3301      	adds	r3, #1
 80047b8:	2b07      	cmp	r3, #7
 80047ba:	9322      	str	r3, [sp, #136]	; 0x88
 80047bc:	f300 81dd 	bgt.w	8004b7a <_vfprintf_r+0xa22>
 80047c0:	3408      	adds	r4, #8
 80047c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80047c4:	2b80      	cmp	r3, #128	; 0x80
 80047c6:	d114      	bne.n	80047f2 <_vfprintf_r+0x69a>
 80047c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80047cc:	1a9f      	subs	r7, r3, r2
 80047ce:	2f00      	cmp	r7, #0
 80047d0:	dd0f      	ble.n	80047f2 <_vfprintf_r+0x69a>
 80047d2:	4b90      	ldr	r3, [pc, #576]	; (8004a14 <_vfprintf_r+0x8bc>)
 80047d4:	2f10      	cmp	r7, #16
 80047d6:	6023      	str	r3, [r4, #0]
 80047d8:	f300 81d9 	bgt.w	8004b8e <_vfprintf_r+0xa36>
 80047dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80047de:	6067      	str	r7, [r4, #4]
 80047e0:	441f      	add	r7, r3
 80047e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80047e4:	9723      	str	r7, [sp, #140]	; 0x8c
 80047e6:	3301      	adds	r3, #1
 80047e8:	2b07      	cmp	r3, #7
 80047ea:	9322      	str	r3, [sp, #136]	; 0x88
 80047ec:	f300 81e6 	bgt.w	8004bbc <_vfprintf_r+0xa64>
 80047f0:	3408      	adds	r4, #8
 80047f2:	eba6 060b 	sub.w	r6, r6, fp
 80047f6:	2e00      	cmp	r6, #0
 80047f8:	dd0f      	ble.n	800481a <_vfprintf_r+0x6c2>
 80047fa:	4f86      	ldr	r7, [pc, #536]	; (8004a14 <_vfprintf_r+0x8bc>)
 80047fc:	2e10      	cmp	r6, #16
 80047fe:	6027      	str	r7, [r4, #0]
 8004800:	f300 81e6 	bgt.w	8004bd0 <_vfprintf_r+0xa78>
 8004804:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004806:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8004808:	3301      	adds	r3, #1
 800480a:	6066      	str	r6, [r4, #4]
 800480c:	2b07      	cmp	r3, #7
 800480e:	4406      	add	r6, r0
 8004810:	9623      	str	r6, [sp, #140]	; 0x8c
 8004812:	9322      	str	r3, [sp, #136]	; 0x88
 8004814:	f300 81f3 	bgt.w	8004bfe <_vfprintf_r+0xaa6>
 8004818:	3408      	adds	r4, #8
 800481a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800481e:	f040 81f8 	bne.w	8004c12 <_vfprintf_r+0xaba>
 8004822:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004824:	e884 0900 	stmia.w	r4, {r8, fp}
 8004828:	445b      	add	r3, fp
 800482a:	9323      	str	r3, [sp, #140]	; 0x8c
 800482c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800482e:	3301      	adds	r3, #1
 8004830:	2b07      	cmp	r3, #7
 8004832:	9322      	str	r3, [sp, #136]	; 0x88
 8004834:	f340 8428 	ble.w	8005088 <_vfprintf_r+0xf30>
 8004838:	aa21      	add	r2, sp, #132	; 0x84
 800483a:	4629      	mov	r1, r5
 800483c:	4648      	mov	r0, r9
 800483e:	f002 fd42 	bl	80072c6 <__sprint_r>
 8004842:	2800      	cmp	r0, #0
 8004844:	f040 8440 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004848:	ac2e      	add	r4, sp, #184	; 0xb8
 800484a:	f01a 0f04 	tst.w	sl, #4
 800484e:	f040 841e 	bne.w	800508e <_vfprintf_r+0xf36>
 8004852:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004854:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004856:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004858:	428a      	cmp	r2, r1
 800485a:	bfac      	ite	ge
 800485c:	189b      	addge	r3, r3, r2
 800485e:	185b      	addlt	r3, r3, r1
 8004860:	930c      	str	r3, [sp, #48]	; 0x30
 8004862:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004864:	b13b      	cbz	r3, 8004876 <_vfprintf_r+0x71e>
 8004866:	aa21      	add	r2, sp, #132	; 0x84
 8004868:	4629      	mov	r1, r5
 800486a:	4648      	mov	r0, r9
 800486c:	f002 fd2b 	bl	80072c6 <__sprint_r>
 8004870:	2800      	cmp	r0, #0
 8004872:	f040 8429 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004876:	2300      	movs	r3, #0
 8004878:	9f08      	ldr	r7, [sp, #32]
 800487a:	9322      	str	r3, [sp, #136]	; 0x88
 800487c:	ac2e      	add	r4, sp, #184	; 0xb8
 800487e:	e4ea      	b.n	8004256 <_vfprintf_r+0xfe>
 8004880:	9b06      	ldr	r3, [sp, #24]
 8004882:	2b65      	cmp	r3, #101	; 0x65
 8004884:	f77f af08 	ble.w	8004698 <_vfprintf_r+0x540>
 8004888:	9b06      	ldr	r3, [sp, #24]
 800488a:	2b66      	cmp	r3, #102	; 0x66
 800488c:	d127      	bne.n	80048de <_vfprintf_r+0x786>
 800488e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004890:	2b00      	cmp	r3, #0
 8004892:	dd1b      	ble.n	80048cc <_vfprintf_r+0x774>
 8004894:	f1bb 0f00 	cmp.w	fp, #0
 8004898:	d102      	bne.n	80048a0 <_vfprintf_r+0x748>
 800489a:	f01a 0f01 	tst.w	sl, #1
 800489e:	d002      	beq.n	80048a6 <_vfprintf_r+0x74e>
 80048a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80048a2:	4413      	add	r3, r2
 80048a4:	445b      	add	r3, fp
 80048a6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80048a8:	469b      	mov	fp, r3
 80048aa:	920a      	str	r2, [sp, #40]	; 0x28
 80048ac:	e734      	b.n	8004718 <_vfprintf_r+0x5c0>
 80048ae:	460a      	mov	r2, r1
 80048b0:	e708      	b.n	80046c4 <_vfprintf_r+0x56c>
 80048b2:	f812 1b01 	ldrb.w	r1, [r2], #1
 80048b6:	f803 1b01 	strb.w	r1, [r3], #1
 80048ba:	e719      	b.n	80046f0 <_vfprintf_r+0x598>
 80048bc:	2230      	movs	r2, #48	; 0x30
 80048be:	4413      	add	r3, r2
 80048c0:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80048c4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80048c8:	a91e      	add	r1, sp, #120	; 0x78
 80048ca:	e715      	b.n	80046f8 <_vfprintf_r+0x5a0>
 80048cc:	f1bb 0f00 	cmp.w	fp, #0
 80048d0:	d102      	bne.n	80048d8 <_vfprintf_r+0x780>
 80048d2:	f01a 0f01 	tst.w	sl, #1
 80048d6:	d016      	beq.n	8004906 <_vfprintf_r+0x7ae>
 80048d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048da:	3301      	adds	r3, #1
 80048dc:	e7e2      	b.n	80048a4 <_vfprintf_r+0x74c>
 80048de:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80048e0:	9b07      	ldr	r3, [sp, #28]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	db07      	blt.n	80048f6 <_vfprintf_r+0x79e>
 80048e6:	f01a 0f01 	tst.w	sl, #1
 80048ea:	d00e      	beq.n	800490a <_vfprintf_r+0x7b2>
 80048ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048ee:	4413      	add	r3, r2
 80048f0:	2267      	movs	r2, #103	; 0x67
 80048f2:	9206      	str	r2, [sp, #24]
 80048f4:	e7d7      	b.n	80048a6 <_vfprintf_r+0x74e>
 80048f6:	9b07      	ldr	r3, [sp, #28]
 80048f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048fa:	2a00      	cmp	r2, #0
 80048fc:	440b      	add	r3, r1
 80048fe:	dcf7      	bgt.n	80048f0 <_vfprintf_r+0x798>
 8004900:	f1c2 0201 	rsb	r2, r2, #1
 8004904:	e7f3      	b.n	80048ee <_vfprintf_r+0x796>
 8004906:	2301      	movs	r3, #1
 8004908:	e7cd      	b.n	80048a6 <_vfprintf_r+0x74e>
 800490a:	4613      	mov	r3, r2
 800490c:	e7f0      	b.n	80048f0 <_vfprintf_r+0x798>
 800490e:	b10b      	cbz	r3, 8004914 <_vfprintf_r+0x7bc>
 8004910:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004914:	f01a 0f20 	tst.w	sl, #32
 8004918:	f107 0304 	add.w	r3, r7, #4
 800491c:	d008      	beq.n	8004930 <_vfprintf_r+0x7d8>
 800491e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004920:	683a      	ldr	r2, [r7, #0]
 8004922:	17cf      	asrs	r7, r1, #31
 8004924:	4608      	mov	r0, r1
 8004926:	4639      	mov	r1, r7
 8004928:	e9c2 0100 	strd	r0, r1, [r2]
 800492c:	461f      	mov	r7, r3
 800492e:	e492      	b.n	8004256 <_vfprintf_r+0xfe>
 8004930:	f01a 0f10 	tst.w	sl, #16
 8004934:	d003      	beq.n	800493e <_vfprintf_r+0x7e6>
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	990c      	ldr	r1, [sp, #48]	; 0x30
 800493a:	6011      	str	r1, [r2, #0]
 800493c:	e7f6      	b.n	800492c <_vfprintf_r+0x7d4>
 800493e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004942:	d0f8      	beq.n	8004936 <_vfprintf_r+0x7de>
 8004944:	683a      	ldr	r2, [r7, #0]
 8004946:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 800494a:	8011      	strh	r1, [r2, #0]
 800494c:	e7ee      	b.n	800492c <_vfprintf_r+0x7d4>
 800494e:	f04a 0a10 	orr.w	sl, sl, #16
 8004952:	f01a 0320 	ands.w	r3, sl, #32
 8004956:	d022      	beq.n	800499e <_vfprintf_r+0x846>
 8004958:	3707      	adds	r7, #7
 800495a:	f027 0707 	bic.w	r7, r7, #7
 800495e:	f107 0308 	add.w	r3, r7, #8
 8004962:	9308      	str	r3, [sp, #32]
 8004964:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004968:	2300      	movs	r3, #0
 800496a:	2200      	movs	r2, #0
 800496c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004970:	f1bb 3fff 	cmp.w	fp, #4294967295
 8004974:	f000 83eb 	beq.w	800514e <_vfprintf_r+0xff6>
 8004978:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800497c:	920a      	str	r2, [sp, #40]	; 0x28
 800497e:	ea56 0207 	orrs.w	r2, r6, r7
 8004982:	f040 83ea 	bne.w	800515a <_vfprintf_r+0x1002>
 8004986:	f1bb 0f00 	cmp.w	fp, #0
 800498a:	f000 80ac 	beq.w	8004ae6 <_vfprintf_r+0x98e>
 800498e:	2b01      	cmp	r3, #1
 8004990:	d078      	beq.n	8004a84 <_vfprintf_r+0x92c>
 8004992:	2b02      	cmp	r3, #2
 8004994:	f000 8093 	beq.w	8004abe <_vfprintf_r+0x966>
 8004998:	2600      	movs	r6, #0
 800499a:	2700      	movs	r7, #0
 800499c:	e3e3      	b.n	8005166 <_vfprintf_r+0x100e>
 800499e:	1d3a      	adds	r2, r7, #4
 80049a0:	f01a 0110 	ands.w	r1, sl, #16
 80049a4:	9208      	str	r2, [sp, #32]
 80049a6:	d002      	beq.n	80049ae <_vfprintf_r+0x856>
 80049a8:	683e      	ldr	r6, [r7, #0]
 80049aa:	2700      	movs	r7, #0
 80049ac:	e7dd      	b.n	800496a <_vfprintf_r+0x812>
 80049ae:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80049b2:	d0f9      	beq.n	80049a8 <_vfprintf_r+0x850>
 80049b4:	883e      	ldrh	r6, [r7, #0]
 80049b6:	2700      	movs	r7, #0
 80049b8:	e7d6      	b.n	8004968 <_vfprintf_r+0x810>
 80049ba:	1d3b      	adds	r3, r7, #4
 80049bc:	9308      	str	r3, [sp, #32]
 80049be:	2330      	movs	r3, #48	; 0x30
 80049c0:	2278      	movs	r2, #120	; 0x78
 80049c2:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80049c6:	4b14      	ldr	r3, [pc, #80]	; (8004a18 <_vfprintf_r+0x8c0>)
 80049c8:	683e      	ldr	r6, [r7, #0]
 80049ca:	9315      	str	r3, [sp, #84]	; 0x54
 80049cc:	2700      	movs	r7, #0
 80049ce:	f04a 0a02 	orr.w	sl, sl, #2
 80049d2:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 80049d6:	2302      	movs	r3, #2
 80049d8:	9206      	str	r2, [sp, #24]
 80049da:	e7c6      	b.n	800496a <_vfprintf_r+0x812>
 80049dc:	2600      	movs	r6, #0
 80049de:	1d3b      	adds	r3, r7, #4
 80049e0:	f1bb 3fff 	cmp.w	fp, #4294967295
 80049e4:	9308      	str	r3, [sp, #32]
 80049e6:	f8d7 8000 	ldr.w	r8, [r7]
 80049ea:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80049ee:	d00a      	beq.n	8004a06 <_vfprintf_r+0x8ae>
 80049f0:	465a      	mov	r2, fp
 80049f2:	4631      	mov	r1, r6
 80049f4:	4640      	mov	r0, r8
 80049f6:	f001 ffa7 	bl	8006948 <memchr>
 80049fa:	2800      	cmp	r0, #0
 80049fc:	f000 8090 	beq.w	8004b20 <_vfprintf_r+0x9c8>
 8004a00:	eba0 0b08 	sub.w	fp, r0, r8
 8004a04:	e5c0      	b.n	8004588 <_vfprintf_r+0x430>
 8004a06:	4640      	mov	r0, r8
 8004a08:	f7fb fc0e 	bl	8000228 <strlen>
 8004a0c:	4683      	mov	fp, r0
 8004a0e:	e5bb      	b.n	8004588 <_vfprintf_r+0x430>
 8004a10:	08007aa0 	.word	0x08007aa0
 8004a14:	08007ab0 	.word	0x08007ab0
 8004a18:	08007a8d 	.word	0x08007a8d
 8004a1c:	f04a 0a10 	orr.w	sl, sl, #16
 8004a20:	f01a 0f20 	tst.w	sl, #32
 8004a24:	d009      	beq.n	8004a3a <_vfprintf_r+0x8e2>
 8004a26:	3707      	adds	r7, #7
 8004a28:	f027 0707 	bic.w	r7, r7, #7
 8004a2c:	f107 0308 	add.w	r3, r7, #8
 8004a30:	9308      	str	r3, [sp, #32]
 8004a32:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004a36:	2301      	movs	r3, #1
 8004a38:	e797      	b.n	800496a <_vfprintf_r+0x812>
 8004a3a:	1d3b      	adds	r3, r7, #4
 8004a3c:	f01a 0f10 	tst.w	sl, #16
 8004a40:	9308      	str	r3, [sp, #32]
 8004a42:	d001      	beq.n	8004a48 <_vfprintf_r+0x8f0>
 8004a44:	683e      	ldr	r6, [r7, #0]
 8004a46:	e003      	b.n	8004a50 <_vfprintf_r+0x8f8>
 8004a48:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004a4c:	d0fa      	beq.n	8004a44 <_vfprintf_r+0x8ec>
 8004a4e:	883e      	ldrh	r6, [r7, #0]
 8004a50:	2700      	movs	r7, #0
 8004a52:	e7f0      	b.n	8004a36 <_vfprintf_r+0x8de>
 8004a54:	b10b      	cbz	r3, 8004a5a <_vfprintf_r+0x902>
 8004a56:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004a5a:	4ba3      	ldr	r3, [pc, #652]	; (8004ce8 <_vfprintf_r+0xb90>)
 8004a5c:	e4be      	b.n	80043dc <_vfprintf_r+0x284>
 8004a5e:	1d3b      	adds	r3, r7, #4
 8004a60:	f01a 0f10 	tst.w	sl, #16
 8004a64:	9308      	str	r3, [sp, #32]
 8004a66:	d001      	beq.n	8004a6c <_vfprintf_r+0x914>
 8004a68:	683e      	ldr	r6, [r7, #0]
 8004a6a:	e003      	b.n	8004a74 <_vfprintf_r+0x91c>
 8004a6c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004a70:	d0fa      	beq.n	8004a68 <_vfprintf_r+0x910>
 8004a72:	883e      	ldrh	r6, [r7, #0]
 8004a74:	2700      	movs	r7, #0
 8004a76:	e4be      	b.n	80043f6 <_vfprintf_r+0x29e>
 8004a78:	4643      	mov	r3, r8
 8004a7a:	e375      	b.n	8005168 <_vfprintf_r+0x1010>
 8004a7c:	2f00      	cmp	r7, #0
 8004a7e:	bf08      	it	eq
 8004a80:	2e0a      	cmpeq	r6, #10
 8004a82:	d205      	bcs.n	8004a90 <_vfprintf_r+0x938>
 8004a84:	3630      	adds	r6, #48	; 0x30
 8004a86:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8004a8a:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8004a8e:	e386      	b.n	800519e <_vfprintf_r+0x1046>
 8004a90:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004a94:	4630      	mov	r0, r6
 8004a96:	4639      	mov	r1, r7
 8004a98:	220a      	movs	r2, #10
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	f7fc f85c 	bl	8000b58 <__aeabi_uldivmod>
 8004aa0:	3230      	adds	r2, #48	; 0x30
 8004aa2:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	4639      	mov	r1, r7
 8004aac:	220a      	movs	r2, #10
 8004aae:	f7fc f853 	bl	8000b58 <__aeabi_uldivmod>
 8004ab2:	4606      	mov	r6, r0
 8004ab4:	460f      	mov	r7, r1
 8004ab6:	ea56 0307 	orrs.w	r3, r6, r7
 8004aba:	d1eb      	bne.n	8004a94 <_vfprintf_r+0x93c>
 8004abc:	e36f      	b.n	800519e <_vfprintf_r+0x1046>
 8004abe:	2600      	movs	r6, #0
 8004ac0:	2700      	movs	r7, #0
 8004ac2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004ac6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004ac8:	f006 030f 	and.w	r3, r6, #15
 8004acc:	5cd3      	ldrb	r3, [r2, r3]
 8004ace:	093a      	lsrs	r2, r7, #4
 8004ad0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004ad4:	0933      	lsrs	r3, r6, #4
 8004ad6:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004ada:	461e      	mov	r6, r3
 8004adc:	4617      	mov	r7, r2
 8004ade:	ea56 0307 	orrs.w	r3, r6, r7
 8004ae2:	d1f0      	bne.n	8004ac6 <_vfprintf_r+0x96e>
 8004ae4:	e35b      	b.n	800519e <_vfprintf_r+0x1046>
 8004ae6:	b943      	cbnz	r3, 8004afa <_vfprintf_r+0x9a2>
 8004ae8:	f01a 0f01 	tst.w	sl, #1
 8004aec:	d005      	beq.n	8004afa <_vfprintf_r+0x9a2>
 8004aee:	2330      	movs	r3, #48	; 0x30
 8004af0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8004af4:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8004af8:	e351      	b.n	800519e <_vfprintf_r+0x1046>
 8004afa:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004afe:	e34e      	b.n	800519e <_vfprintf_r+0x1046>
 8004b00:	b10b      	cbz	r3, 8004b06 <_vfprintf_r+0x9ae>
 8004b02:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004b06:	9b06      	ldr	r3, [sp, #24]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f000 8301 	beq.w	8005110 <_vfprintf_r+0xfb8>
 8004b0e:	2600      	movs	r6, #0
 8004b10:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004b14:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8004b18:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004b1c:	9708      	str	r7, [sp, #32]
 8004b1e:	e4dc      	b.n	80044da <_vfprintf_r+0x382>
 8004b20:	4606      	mov	r6, r0
 8004b22:	e531      	b.n	8004588 <_vfprintf_r+0x430>
 8004b24:	2310      	movs	r3, #16
 8004b26:	6063      	str	r3, [r4, #4]
 8004b28:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b2a:	3310      	adds	r3, #16
 8004b2c:	9323      	str	r3, [sp, #140]	; 0x8c
 8004b2e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004b30:	3301      	adds	r3, #1
 8004b32:	2b07      	cmp	r3, #7
 8004b34:	9322      	str	r3, [sp, #136]	; 0x88
 8004b36:	dc02      	bgt.n	8004b3e <_vfprintf_r+0x9e6>
 8004b38:	3408      	adds	r4, #8
 8004b3a:	3f10      	subs	r7, #16
 8004b3c:	e60f      	b.n	800475e <_vfprintf_r+0x606>
 8004b3e:	aa21      	add	r2, sp, #132	; 0x84
 8004b40:	4629      	mov	r1, r5
 8004b42:	4648      	mov	r0, r9
 8004b44:	f002 fbbf 	bl	80072c6 <__sprint_r>
 8004b48:	2800      	cmp	r0, #0
 8004b4a:	f040 82bd 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004b4e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004b50:	e7f3      	b.n	8004b3a <_vfprintf_r+0x9e2>
 8004b52:	aa21      	add	r2, sp, #132	; 0x84
 8004b54:	4629      	mov	r1, r5
 8004b56:	4648      	mov	r0, r9
 8004b58:	f002 fbb5 	bl	80072c6 <__sprint_r>
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	f040 82b3 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004b62:	ac2e      	add	r4, sp, #184	; 0xb8
 8004b64:	e60b      	b.n	800477e <_vfprintf_r+0x626>
 8004b66:	aa21      	add	r2, sp, #132	; 0x84
 8004b68:	4629      	mov	r1, r5
 8004b6a:	4648      	mov	r0, r9
 8004b6c:	f002 fbab 	bl	80072c6 <__sprint_r>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	f040 82a9 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004b76:	ac2e      	add	r4, sp, #184	; 0xb8
 8004b78:	e613      	b.n	80047a2 <_vfprintf_r+0x64a>
 8004b7a:	aa21      	add	r2, sp, #132	; 0x84
 8004b7c:	4629      	mov	r1, r5
 8004b7e:	4648      	mov	r0, r9
 8004b80:	f002 fba1 	bl	80072c6 <__sprint_r>
 8004b84:	2800      	cmp	r0, #0
 8004b86:	f040 829f 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004b8a:	ac2e      	add	r4, sp, #184	; 0xb8
 8004b8c:	e619      	b.n	80047c2 <_vfprintf_r+0x66a>
 8004b8e:	2310      	movs	r3, #16
 8004b90:	6063      	str	r3, [r4, #4]
 8004b92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b94:	3310      	adds	r3, #16
 8004b96:	9323      	str	r3, [sp, #140]	; 0x8c
 8004b98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	2b07      	cmp	r3, #7
 8004b9e:	9322      	str	r3, [sp, #136]	; 0x88
 8004ba0:	dc02      	bgt.n	8004ba8 <_vfprintf_r+0xa50>
 8004ba2:	3408      	adds	r4, #8
 8004ba4:	3f10      	subs	r7, #16
 8004ba6:	e614      	b.n	80047d2 <_vfprintf_r+0x67a>
 8004ba8:	aa21      	add	r2, sp, #132	; 0x84
 8004baa:	4629      	mov	r1, r5
 8004bac:	4648      	mov	r0, r9
 8004bae:	f002 fb8a 	bl	80072c6 <__sprint_r>
 8004bb2:	2800      	cmp	r0, #0
 8004bb4:	f040 8288 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004bb8:	ac2e      	add	r4, sp, #184	; 0xb8
 8004bba:	e7f3      	b.n	8004ba4 <_vfprintf_r+0xa4c>
 8004bbc:	aa21      	add	r2, sp, #132	; 0x84
 8004bbe:	4629      	mov	r1, r5
 8004bc0:	4648      	mov	r0, r9
 8004bc2:	f002 fb80 	bl	80072c6 <__sprint_r>
 8004bc6:	2800      	cmp	r0, #0
 8004bc8:	f040 827e 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004bcc:	ac2e      	add	r4, sp, #184	; 0xb8
 8004bce:	e610      	b.n	80047f2 <_vfprintf_r+0x69a>
 8004bd0:	2310      	movs	r3, #16
 8004bd2:	6063      	str	r3, [r4, #4]
 8004bd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004bd6:	3310      	adds	r3, #16
 8004bd8:	9323      	str	r3, [sp, #140]	; 0x8c
 8004bda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bdc:	3301      	adds	r3, #1
 8004bde:	2b07      	cmp	r3, #7
 8004be0:	9322      	str	r3, [sp, #136]	; 0x88
 8004be2:	dc02      	bgt.n	8004bea <_vfprintf_r+0xa92>
 8004be4:	3408      	adds	r4, #8
 8004be6:	3e10      	subs	r6, #16
 8004be8:	e608      	b.n	80047fc <_vfprintf_r+0x6a4>
 8004bea:	aa21      	add	r2, sp, #132	; 0x84
 8004bec:	4629      	mov	r1, r5
 8004bee:	4648      	mov	r0, r9
 8004bf0:	f002 fb69 	bl	80072c6 <__sprint_r>
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	f040 8267 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004bfa:	ac2e      	add	r4, sp, #184	; 0xb8
 8004bfc:	e7f3      	b.n	8004be6 <_vfprintf_r+0xa8e>
 8004bfe:	aa21      	add	r2, sp, #132	; 0x84
 8004c00:	4629      	mov	r1, r5
 8004c02:	4648      	mov	r0, r9
 8004c04:	f002 fb5f 	bl	80072c6 <__sprint_r>
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	f040 825d 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004c0e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004c10:	e603      	b.n	800481a <_vfprintf_r+0x6c2>
 8004c12:	9b06      	ldr	r3, [sp, #24]
 8004c14:	2b65      	cmp	r3, #101	; 0x65
 8004c16:	f340 81b1 	ble.w	8004f7c <_vfprintf_r+0xe24>
 8004c1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004c1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004c1e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004c20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004c22:	f7fb ff29 	bl	8000a78 <__aeabi_dcmpeq>
 8004c26:	2800      	cmp	r0, #0
 8004c28:	d064      	beq.n	8004cf4 <_vfprintf_r+0xb9c>
 8004c2a:	4b30      	ldr	r3, [pc, #192]	; (8004cec <_vfprintf_r+0xb94>)
 8004c2c:	6023      	str	r3, [r4, #0]
 8004c2e:	2301      	movs	r3, #1
 8004c30:	6063      	str	r3, [r4, #4]
 8004c32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c34:	3301      	adds	r3, #1
 8004c36:	9323      	str	r3, [sp, #140]	; 0x8c
 8004c38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	2b07      	cmp	r3, #7
 8004c3e:	9322      	str	r3, [sp, #136]	; 0x88
 8004c40:	dc26      	bgt.n	8004c90 <_vfprintf_r+0xb38>
 8004c42:	3408      	adds	r4, #8
 8004c44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c46:	9a07      	ldr	r2, [sp, #28]
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	db03      	blt.n	8004c54 <_vfprintf_r+0xafc>
 8004c4c:	f01a 0f01 	tst.w	sl, #1
 8004c50:	f43f adfb 	beq.w	800484a <_vfprintf_r+0x6f2>
 8004c54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004c56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004c58:	6023      	str	r3, [r4, #0]
 8004c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c5c:	6063      	str	r3, [r4, #4]
 8004c5e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c60:	4413      	add	r3, r2
 8004c62:	9323      	str	r3, [sp, #140]	; 0x8c
 8004c64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c66:	3301      	adds	r3, #1
 8004c68:	2b07      	cmp	r3, #7
 8004c6a:	9322      	str	r3, [sp, #136]	; 0x88
 8004c6c:	dc1a      	bgt.n	8004ca4 <_vfprintf_r+0xb4c>
 8004c6e:	3408      	adds	r4, #8
 8004c70:	9b07      	ldr	r3, [sp, #28]
 8004c72:	1e5e      	subs	r6, r3, #1
 8004c74:	2e00      	cmp	r6, #0
 8004c76:	f77f ade8 	ble.w	800484a <_vfprintf_r+0x6f2>
 8004c7a:	f04f 0810 	mov.w	r8, #16
 8004c7e:	4f1c      	ldr	r7, [pc, #112]	; (8004cf0 <_vfprintf_r+0xb98>)
 8004c80:	2e10      	cmp	r6, #16
 8004c82:	6027      	str	r7, [r4, #0]
 8004c84:	dc18      	bgt.n	8004cb8 <_vfprintf_r+0xb60>
 8004c86:	6066      	str	r6, [r4, #4]
 8004c88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004c8a:	441e      	add	r6, r3
 8004c8c:	9623      	str	r6, [sp, #140]	; 0x8c
 8004c8e:	e5cd      	b.n	800482c <_vfprintf_r+0x6d4>
 8004c90:	aa21      	add	r2, sp, #132	; 0x84
 8004c92:	4629      	mov	r1, r5
 8004c94:	4648      	mov	r0, r9
 8004c96:	f002 fb16 	bl	80072c6 <__sprint_r>
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	f040 8214 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004ca0:	ac2e      	add	r4, sp, #184	; 0xb8
 8004ca2:	e7cf      	b.n	8004c44 <_vfprintf_r+0xaec>
 8004ca4:	aa21      	add	r2, sp, #132	; 0x84
 8004ca6:	4629      	mov	r1, r5
 8004ca8:	4648      	mov	r0, r9
 8004caa:	f002 fb0c 	bl	80072c6 <__sprint_r>
 8004cae:	2800      	cmp	r0, #0
 8004cb0:	f040 820a 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004cb4:	ac2e      	add	r4, sp, #184	; 0xb8
 8004cb6:	e7db      	b.n	8004c70 <_vfprintf_r+0xb18>
 8004cb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004cba:	f8c4 8004 	str.w	r8, [r4, #4]
 8004cbe:	3310      	adds	r3, #16
 8004cc0:	9323      	str	r3, [sp, #140]	; 0x8c
 8004cc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	2b07      	cmp	r3, #7
 8004cc8:	9322      	str	r3, [sp, #136]	; 0x88
 8004cca:	dc02      	bgt.n	8004cd2 <_vfprintf_r+0xb7a>
 8004ccc:	3408      	adds	r4, #8
 8004cce:	3e10      	subs	r6, #16
 8004cd0:	e7d6      	b.n	8004c80 <_vfprintf_r+0xb28>
 8004cd2:	aa21      	add	r2, sp, #132	; 0x84
 8004cd4:	4629      	mov	r1, r5
 8004cd6:	4648      	mov	r0, r9
 8004cd8:	f002 faf5 	bl	80072c6 <__sprint_r>
 8004cdc:	2800      	cmp	r0, #0
 8004cde:	f040 81f3 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004ce2:	ac2e      	add	r4, sp, #184	; 0xb8
 8004ce4:	e7f3      	b.n	8004cce <_vfprintf_r+0xb76>
 8004ce6:	bf00      	nop
 8004ce8:	08007a8d 	.word	0x08007a8d
 8004cec:	08007a9e 	.word	0x08007a9e
 8004cf0:	08007ab0 	.word	0x08007ab0
 8004cf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	dc7b      	bgt.n	8004df2 <_vfprintf_r+0xc9a>
 8004cfa:	4b9e      	ldr	r3, [pc, #632]	; (8004f74 <_vfprintf_r+0xe1c>)
 8004cfc:	6023      	str	r3, [r4, #0]
 8004cfe:	2301      	movs	r3, #1
 8004d00:	6063      	str	r3, [r4, #4]
 8004d02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d04:	3301      	adds	r3, #1
 8004d06:	9323      	str	r3, [sp, #140]	; 0x8c
 8004d08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	2b07      	cmp	r3, #7
 8004d0e:	9322      	str	r3, [sp, #136]	; 0x88
 8004d10:	dc45      	bgt.n	8004d9e <_vfprintf_r+0xc46>
 8004d12:	3408      	adds	r4, #8
 8004d14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004d16:	b92b      	cbnz	r3, 8004d24 <_vfprintf_r+0xbcc>
 8004d18:	9b07      	ldr	r3, [sp, #28]
 8004d1a:	b91b      	cbnz	r3, 8004d24 <_vfprintf_r+0xbcc>
 8004d1c:	f01a 0f01 	tst.w	sl, #1
 8004d20:	f43f ad93 	beq.w	800484a <_vfprintf_r+0x6f2>
 8004d24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d28:	6023      	str	r3, [r4, #0]
 8004d2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d2c:	6063      	str	r3, [r4, #4]
 8004d2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d30:	4413      	add	r3, r2
 8004d32:	9323      	str	r3, [sp, #140]	; 0x8c
 8004d34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d36:	3301      	adds	r3, #1
 8004d38:	2b07      	cmp	r3, #7
 8004d3a:	9322      	str	r3, [sp, #136]	; 0x88
 8004d3c:	dc39      	bgt.n	8004db2 <_vfprintf_r+0xc5a>
 8004d3e:	f104 0308 	add.w	r3, r4, #8
 8004d42:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004d44:	2e00      	cmp	r6, #0
 8004d46:	da19      	bge.n	8004d7c <_vfprintf_r+0xc24>
 8004d48:	2410      	movs	r4, #16
 8004d4a:	4f8b      	ldr	r7, [pc, #556]	; (8004f78 <_vfprintf_r+0xe20>)
 8004d4c:	4276      	negs	r6, r6
 8004d4e:	2e10      	cmp	r6, #16
 8004d50:	601f      	str	r7, [r3, #0]
 8004d52:	dc38      	bgt.n	8004dc6 <_vfprintf_r+0xc6e>
 8004d54:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004d56:	605e      	str	r6, [r3, #4]
 8004d58:	4416      	add	r6, r2
 8004d5a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004d5c:	9623      	str	r6, [sp, #140]	; 0x8c
 8004d5e:	3201      	adds	r2, #1
 8004d60:	2a07      	cmp	r2, #7
 8004d62:	f103 0308 	add.w	r3, r3, #8
 8004d66:	9222      	str	r2, [sp, #136]	; 0x88
 8004d68:	dd08      	ble.n	8004d7c <_vfprintf_r+0xc24>
 8004d6a:	aa21      	add	r2, sp, #132	; 0x84
 8004d6c:	4629      	mov	r1, r5
 8004d6e:	4648      	mov	r0, r9
 8004d70:	f002 faa9 	bl	80072c6 <__sprint_r>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	f040 81a7 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004d7a:	ab2e      	add	r3, sp, #184	; 0xb8
 8004d7c:	9a07      	ldr	r2, [sp, #28]
 8004d7e:	9907      	ldr	r1, [sp, #28]
 8004d80:	605a      	str	r2, [r3, #4]
 8004d82:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004d84:	f8c3 8000 	str.w	r8, [r3]
 8004d88:	440a      	add	r2, r1
 8004d8a:	9223      	str	r2, [sp, #140]	; 0x8c
 8004d8c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004d8e:	3201      	adds	r2, #1
 8004d90:	2a07      	cmp	r2, #7
 8004d92:	9222      	str	r2, [sp, #136]	; 0x88
 8004d94:	f73f ad50 	bgt.w	8004838 <_vfprintf_r+0x6e0>
 8004d98:	f103 0408 	add.w	r4, r3, #8
 8004d9c:	e555      	b.n	800484a <_vfprintf_r+0x6f2>
 8004d9e:	aa21      	add	r2, sp, #132	; 0x84
 8004da0:	4629      	mov	r1, r5
 8004da2:	4648      	mov	r0, r9
 8004da4:	f002 fa8f 	bl	80072c6 <__sprint_r>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	f040 818d 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004dae:	ac2e      	add	r4, sp, #184	; 0xb8
 8004db0:	e7b0      	b.n	8004d14 <_vfprintf_r+0xbbc>
 8004db2:	aa21      	add	r2, sp, #132	; 0x84
 8004db4:	4629      	mov	r1, r5
 8004db6:	4648      	mov	r0, r9
 8004db8:	f002 fa85 	bl	80072c6 <__sprint_r>
 8004dbc:	2800      	cmp	r0, #0
 8004dbe:	f040 8183 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004dc2:	ab2e      	add	r3, sp, #184	; 0xb8
 8004dc4:	e7bd      	b.n	8004d42 <_vfprintf_r+0xbea>
 8004dc6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004dc8:	605c      	str	r4, [r3, #4]
 8004dca:	3210      	adds	r2, #16
 8004dcc:	9223      	str	r2, [sp, #140]	; 0x8c
 8004dce:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004dd0:	3201      	adds	r2, #1
 8004dd2:	2a07      	cmp	r2, #7
 8004dd4:	9222      	str	r2, [sp, #136]	; 0x88
 8004dd6:	dc02      	bgt.n	8004dde <_vfprintf_r+0xc86>
 8004dd8:	3308      	adds	r3, #8
 8004dda:	3e10      	subs	r6, #16
 8004ddc:	e7b7      	b.n	8004d4e <_vfprintf_r+0xbf6>
 8004dde:	aa21      	add	r2, sp, #132	; 0x84
 8004de0:	4629      	mov	r1, r5
 8004de2:	4648      	mov	r0, r9
 8004de4:	f002 fa6f 	bl	80072c6 <__sprint_r>
 8004de8:	2800      	cmp	r0, #0
 8004dea:	f040 816d 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004dee:	ab2e      	add	r3, sp, #184	; 0xb8
 8004df0:	e7f3      	b.n	8004dda <_vfprintf_r+0xc82>
 8004df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004df4:	9a07      	ldr	r2, [sp, #28]
 8004df6:	4293      	cmp	r3, r2
 8004df8:	bfa8      	it	ge
 8004dfa:	4613      	movge	r3, r2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	461e      	mov	r6, r3
 8004e00:	dd0b      	ble.n	8004e1a <_vfprintf_r+0xcc2>
 8004e02:	6063      	str	r3, [r4, #4]
 8004e04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e06:	f8c4 8000 	str.w	r8, [r4]
 8004e0a:	4433      	add	r3, r6
 8004e0c:	9323      	str	r3, [sp, #140]	; 0x8c
 8004e0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e10:	3301      	adds	r3, #1
 8004e12:	2b07      	cmp	r3, #7
 8004e14:	9322      	str	r3, [sp, #136]	; 0x88
 8004e16:	dc63      	bgt.n	8004ee0 <_vfprintf_r+0xd88>
 8004e18:	3408      	adds	r4, #8
 8004e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e1c:	2e00      	cmp	r6, #0
 8004e1e:	bfa8      	it	ge
 8004e20:	1b9b      	subge	r3, r3, r6
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	461e      	mov	r6, r3
 8004e26:	dd0f      	ble.n	8004e48 <_vfprintf_r+0xcf0>
 8004e28:	f04f 0b10 	mov.w	fp, #16
 8004e2c:	4f52      	ldr	r7, [pc, #328]	; (8004f78 <_vfprintf_r+0xe20>)
 8004e2e:	2e10      	cmp	r6, #16
 8004e30:	6027      	str	r7, [r4, #0]
 8004e32:	dc5f      	bgt.n	8004ef4 <_vfprintf_r+0xd9c>
 8004e34:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e36:	6066      	str	r6, [r4, #4]
 8004e38:	441e      	add	r6, r3
 8004e3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e3c:	9623      	str	r6, [sp, #140]	; 0x8c
 8004e3e:	3301      	adds	r3, #1
 8004e40:	2b07      	cmp	r3, #7
 8004e42:	9322      	str	r3, [sp, #136]	; 0x88
 8004e44:	dc6d      	bgt.n	8004f22 <_vfprintf_r+0xdca>
 8004e46:	3408      	adds	r4, #8
 8004e48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e4a:	9a07      	ldr	r2, [sp, #28]
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	db02      	blt.n	8004e56 <_vfprintf_r+0xcfe>
 8004e50:	f01a 0f01 	tst.w	sl, #1
 8004e54:	d00d      	beq.n	8004e72 <_vfprintf_r+0xd1a>
 8004e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004e58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e5a:	6023      	str	r3, [r4, #0]
 8004e5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e5e:	6063      	str	r3, [r4, #4]
 8004e60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e62:	4413      	add	r3, r2
 8004e64:	9323      	str	r3, [sp, #140]	; 0x8c
 8004e66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e68:	3301      	adds	r3, #1
 8004e6a:	2b07      	cmp	r3, #7
 8004e6c:	9322      	str	r3, [sp, #136]	; 0x88
 8004e6e:	dc62      	bgt.n	8004f36 <_vfprintf_r+0xdde>
 8004e70:	3408      	adds	r4, #8
 8004e72:	9b07      	ldr	r3, [sp, #28]
 8004e74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e76:	1a9e      	subs	r6, r3, r2
 8004e78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e7a:	9a07      	ldr	r2, [sp, #28]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	429e      	cmp	r6, r3
 8004e80:	bfa8      	it	ge
 8004e82:	461e      	movge	r6, r3
 8004e84:	2e00      	cmp	r6, #0
 8004e86:	dd0c      	ble.n	8004ea2 <_vfprintf_r+0xd4a>
 8004e88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e8a:	4443      	add	r3, r8
 8004e8c:	e884 0048 	stmia.w	r4, {r3, r6}
 8004e90:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e92:	4433      	add	r3, r6
 8004e94:	9323      	str	r3, [sp, #140]	; 0x8c
 8004e96:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004e98:	3301      	adds	r3, #1
 8004e9a:	2b07      	cmp	r3, #7
 8004e9c:	9322      	str	r3, [sp, #136]	; 0x88
 8004e9e:	dc54      	bgt.n	8004f4a <_vfprintf_r+0xdf2>
 8004ea0:	3408      	adds	r4, #8
 8004ea2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ea4:	9a07      	ldr	r2, [sp, #28]
 8004ea6:	2e00      	cmp	r6, #0
 8004ea8:	eba2 0303 	sub.w	r3, r2, r3
 8004eac:	bfb4      	ite	lt
 8004eae:	461e      	movlt	r6, r3
 8004eb0:	1b9e      	subge	r6, r3, r6
 8004eb2:	2e00      	cmp	r6, #0
 8004eb4:	f77f acc9 	ble.w	800484a <_vfprintf_r+0x6f2>
 8004eb8:	f04f 0810 	mov.w	r8, #16
 8004ebc:	4f2e      	ldr	r7, [pc, #184]	; (8004f78 <_vfprintf_r+0xe20>)
 8004ebe:	2e10      	cmp	r6, #16
 8004ec0:	6027      	str	r7, [r4, #0]
 8004ec2:	f77f aee0 	ble.w	8004c86 <_vfprintf_r+0xb2e>
 8004ec6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ec8:	f8c4 8004 	str.w	r8, [r4, #4]
 8004ecc:	3310      	adds	r3, #16
 8004ece:	9323      	str	r3, [sp, #140]	; 0x8c
 8004ed0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	2b07      	cmp	r3, #7
 8004ed6:	9322      	str	r3, [sp, #136]	; 0x88
 8004ed8:	dc41      	bgt.n	8004f5e <_vfprintf_r+0xe06>
 8004eda:	3408      	adds	r4, #8
 8004edc:	3e10      	subs	r6, #16
 8004ede:	e7ee      	b.n	8004ebe <_vfprintf_r+0xd66>
 8004ee0:	aa21      	add	r2, sp, #132	; 0x84
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	4648      	mov	r0, r9
 8004ee6:	f002 f9ee 	bl	80072c6 <__sprint_r>
 8004eea:	2800      	cmp	r0, #0
 8004eec:	f040 80ec 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004ef0:	ac2e      	add	r4, sp, #184	; 0xb8
 8004ef2:	e792      	b.n	8004e1a <_vfprintf_r+0xcc2>
 8004ef4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ef6:	f8c4 b004 	str.w	fp, [r4, #4]
 8004efa:	3310      	adds	r3, #16
 8004efc:	9323      	str	r3, [sp, #140]	; 0x8c
 8004efe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f00:	3301      	adds	r3, #1
 8004f02:	2b07      	cmp	r3, #7
 8004f04:	9322      	str	r3, [sp, #136]	; 0x88
 8004f06:	dc02      	bgt.n	8004f0e <_vfprintf_r+0xdb6>
 8004f08:	3408      	adds	r4, #8
 8004f0a:	3e10      	subs	r6, #16
 8004f0c:	e78f      	b.n	8004e2e <_vfprintf_r+0xcd6>
 8004f0e:	aa21      	add	r2, sp, #132	; 0x84
 8004f10:	4629      	mov	r1, r5
 8004f12:	4648      	mov	r0, r9
 8004f14:	f002 f9d7 	bl	80072c6 <__sprint_r>
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	f040 80d5 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004f1e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004f20:	e7f3      	b.n	8004f0a <_vfprintf_r+0xdb2>
 8004f22:	aa21      	add	r2, sp, #132	; 0x84
 8004f24:	4629      	mov	r1, r5
 8004f26:	4648      	mov	r0, r9
 8004f28:	f002 f9cd 	bl	80072c6 <__sprint_r>
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	f040 80cb 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004f32:	ac2e      	add	r4, sp, #184	; 0xb8
 8004f34:	e788      	b.n	8004e48 <_vfprintf_r+0xcf0>
 8004f36:	aa21      	add	r2, sp, #132	; 0x84
 8004f38:	4629      	mov	r1, r5
 8004f3a:	4648      	mov	r0, r9
 8004f3c:	f002 f9c3 	bl	80072c6 <__sprint_r>
 8004f40:	2800      	cmp	r0, #0
 8004f42:	f040 80c1 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004f46:	ac2e      	add	r4, sp, #184	; 0xb8
 8004f48:	e793      	b.n	8004e72 <_vfprintf_r+0xd1a>
 8004f4a:	aa21      	add	r2, sp, #132	; 0x84
 8004f4c:	4629      	mov	r1, r5
 8004f4e:	4648      	mov	r0, r9
 8004f50:	f002 f9b9 	bl	80072c6 <__sprint_r>
 8004f54:	2800      	cmp	r0, #0
 8004f56:	f040 80b7 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004f5a:	ac2e      	add	r4, sp, #184	; 0xb8
 8004f5c:	e7a1      	b.n	8004ea2 <_vfprintf_r+0xd4a>
 8004f5e:	aa21      	add	r2, sp, #132	; 0x84
 8004f60:	4629      	mov	r1, r5
 8004f62:	4648      	mov	r0, r9
 8004f64:	f002 f9af 	bl	80072c6 <__sprint_r>
 8004f68:	2800      	cmp	r0, #0
 8004f6a:	f040 80ad 	bne.w	80050c8 <_vfprintf_r+0xf70>
 8004f6e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004f70:	e7b4      	b.n	8004edc <_vfprintf_r+0xd84>
 8004f72:	bf00      	nop
 8004f74:	08007a9e 	.word	0x08007a9e
 8004f78:	08007ab0 	.word	0x08007ab0
 8004f7c:	9b07      	ldr	r3, [sp, #28]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	dc02      	bgt.n	8004f88 <_vfprintf_r+0xe30>
 8004f82:	f01a 0f01 	tst.w	sl, #1
 8004f86:	d076      	beq.n	8005076 <_vfprintf_r+0xf1e>
 8004f88:	2301      	movs	r3, #1
 8004f8a:	6063      	str	r3, [r4, #4]
 8004f8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004f8e:	f8c4 8000 	str.w	r8, [r4]
 8004f92:	3301      	adds	r3, #1
 8004f94:	9323      	str	r3, [sp, #140]	; 0x8c
 8004f96:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f98:	3301      	adds	r3, #1
 8004f9a:	2b07      	cmp	r3, #7
 8004f9c:	9322      	str	r3, [sp, #136]	; 0x88
 8004f9e:	dc36      	bgt.n	800500e <_vfprintf_r+0xeb6>
 8004fa0:	3408      	adds	r4, #8
 8004fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004fa4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004fa6:	6023      	str	r3, [r4, #0]
 8004fa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004faa:	6063      	str	r3, [r4, #4]
 8004fac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fae:	4413      	add	r3, r2
 8004fb0:	9323      	str	r3, [sp, #140]	; 0x8c
 8004fb2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	2b07      	cmp	r3, #7
 8004fb8:	9322      	str	r3, [sp, #136]	; 0x88
 8004fba:	dc31      	bgt.n	8005020 <_vfprintf_r+0xec8>
 8004fbc:	3408      	adds	r4, #8
 8004fbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004fc0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fc2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004fc4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004fc6:	f7fb fd57 	bl	8000a78 <__aeabi_dcmpeq>
 8004fca:	9b07      	ldr	r3, [sp, #28]
 8004fcc:	1e5e      	subs	r6, r3, #1
 8004fce:	2800      	cmp	r0, #0
 8004fd0:	d12f      	bne.n	8005032 <_vfprintf_r+0xeda>
 8004fd2:	f108 0301 	add.w	r3, r8, #1
 8004fd6:	e884 0048 	stmia.w	r4, {r3, r6}
 8004fda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004fdc:	9a07      	ldr	r2, [sp, #28]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	4413      	add	r3, r2
 8004fe2:	9323      	str	r3, [sp, #140]	; 0x8c
 8004fe4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	2b07      	cmp	r3, #7
 8004fea:	9322      	str	r3, [sp, #136]	; 0x88
 8004fec:	dd4a      	ble.n	8005084 <_vfprintf_r+0xf2c>
 8004fee:	aa21      	add	r2, sp, #132	; 0x84
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	4648      	mov	r0, r9
 8004ff4:	f002 f967 	bl	80072c6 <__sprint_r>
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	d165      	bne.n	80050c8 <_vfprintf_r+0xf70>
 8004ffc:	ac2e      	add	r4, sp, #184	; 0xb8
 8004ffe:	ab1d      	add	r3, sp, #116	; 0x74
 8005000:	6023      	str	r3, [r4, #0]
 8005002:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005004:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005006:	6063      	str	r3, [r4, #4]
 8005008:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800500a:	4413      	add	r3, r2
 800500c:	e40d      	b.n	800482a <_vfprintf_r+0x6d2>
 800500e:	aa21      	add	r2, sp, #132	; 0x84
 8005010:	4629      	mov	r1, r5
 8005012:	4648      	mov	r0, r9
 8005014:	f002 f957 	bl	80072c6 <__sprint_r>
 8005018:	2800      	cmp	r0, #0
 800501a:	d155      	bne.n	80050c8 <_vfprintf_r+0xf70>
 800501c:	ac2e      	add	r4, sp, #184	; 0xb8
 800501e:	e7c0      	b.n	8004fa2 <_vfprintf_r+0xe4a>
 8005020:	aa21      	add	r2, sp, #132	; 0x84
 8005022:	4629      	mov	r1, r5
 8005024:	4648      	mov	r0, r9
 8005026:	f002 f94e 	bl	80072c6 <__sprint_r>
 800502a:	2800      	cmp	r0, #0
 800502c:	d14c      	bne.n	80050c8 <_vfprintf_r+0xf70>
 800502e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005030:	e7c5      	b.n	8004fbe <_vfprintf_r+0xe66>
 8005032:	2e00      	cmp	r6, #0
 8005034:	dde3      	ble.n	8004ffe <_vfprintf_r+0xea6>
 8005036:	f04f 0810 	mov.w	r8, #16
 800503a:	4f5e      	ldr	r7, [pc, #376]	; (80051b4 <_vfprintf_r+0x105c>)
 800503c:	2e10      	cmp	r6, #16
 800503e:	6027      	str	r7, [r4, #0]
 8005040:	dc04      	bgt.n	800504c <_vfprintf_r+0xef4>
 8005042:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005044:	6066      	str	r6, [r4, #4]
 8005046:	441e      	add	r6, r3
 8005048:	9623      	str	r6, [sp, #140]	; 0x8c
 800504a:	e7cb      	b.n	8004fe4 <_vfprintf_r+0xe8c>
 800504c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800504e:	f8c4 8004 	str.w	r8, [r4, #4]
 8005052:	3310      	adds	r3, #16
 8005054:	9323      	str	r3, [sp, #140]	; 0x8c
 8005056:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005058:	3301      	adds	r3, #1
 800505a:	2b07      	cmp	r3, #7
 800505c:	9322      	str	r3, [sp, #136]	; 0x88
 800505e:	dc02      	bgt.n	8005066 <_vfprintf_r+0xf0e>
 8005060:	3408      	adds	r4, #8
 8005062:	3e10      	subs	r6, #16
 8005064:	e7ea      	b.n	800503c <_vfprintf_r+0xee4>
 8005066:	aa21      	add	r2, sp, #132	; 0x84
 8005068:	4629      	mov	r1, r5
 800506a:	4648      	mov	r0, r9
 800506c:	f002 f92b 	bl	80072c6 <__sprint_r>
 8005070:	bb50      	cbnz	r0, 80050c8 <_vfprintf_r+0xf70>
 8005072:	ac2e      	add	r4, sp, #184	; 0xb8
 8005074:	e7f5      	b.n	8005062 <_vfprintf_r+0xf0a>
 8005076:	2301      	movs	r3, #1
 8005078:	6063      	str	r3, [r4, #4]
 800507a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800507c:	f8c4 8000 	str.w	r8, [r4]
 8005080:	3301      	adds	r3, #1
 8005082:	e7ae      	b.n	8004fe2 <_vfprintf_r+0xe8a>
 8005084:	3408      	adds	r4, #8
 8005086:	e7ba      	b.n	8004ffe <_vfprintf_r+0xea6>
 8005088:	3408      	adds	r4, #8
 800508a:	f7ff bbde 	b.w	800484a <_vfprintf_r+0x6f2>
 800508e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005090:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005092:	1a9e      	subs	r6, r3, r2
 8005094:	2e00      	cmp	r6, #0
 8005096:	f77f abdc 	ble.w	8004852 <_vfprintf_r+0x6fa>
 800509a:	2710      	movs	r7, #16
 800509c:	4b46      	ldr	r3, [pc, #280]	; (80051b8 <_vfprintf_r+0x1060>)
 800509e:	2e10      	cmp	r6, #16
 80050a0:	6023      	str	r3, [r4, #0]
 80050a2:	dc20      	bgt.n	80050e6 <_vfprintf_r+0xf8e>
 80050a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80050a6:	6066      	str	r6, [r4, #4]
 80050a8:	441e      	add	r6, r3
 80050aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050ac:	9623      	str	r6, [sp, #140]	; 0x8c
 80050ae:	3301      	adds	r3, #1
 80050b0:	2b07      	cmp	r3, #7
 80050b2:	9322      	str	r3, [sp, #136]	; 0x88
 80050b4:	f77f abcd 	ble.w	8004852 <_vfprintf_r+0x6fa>
 80050b8:	aa21      	add	r2, sp, #132	; 0x84
 80050ba:	4629      	mov	r1, r5
 80050bc:	4648      	mov	r0, r9
 80050be:	f002 f902 	bl	80072c6 <__sprint_r>
 80050c2:	2800      	cmp	r0, #0
 80050c4:	f43f abc5 	beq.w	8004852 <_vfprintf_r+0x6fa>
 80050c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050ca:	07d9      	lsls	r1, r3, #31
 80050cc:	d405      	bmi.n	80050da <_vfprintf_r+0xf82>
 80050ce:	89ab      	ldrh	r3, [r5, #12]
 80050d0:	059a      	lsls	r2, r3, #22
 80050d2:	d402      	bmi.n	80050da <_vfprintf_r+0xf82>
 80050d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050d6:	f001 fbca 	bl	800686e <__retarget_lock_release_recursive>
 80050da:	89ab      	ldrh	r3, [r5, #12]
 80050dc:	065b      	lsls	r3, r3, #25
 80050de:	f57f a8a8 	bpl.w	8004232 <_vfprintf_r+0xda>
 80050e2:	f7ff b87e 	b.w	80041e2 <_vfprintf_r+0x8a>
 80050e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80050e8:	6067      	str	r7, [r4, #4]
 80050ea:	3310      	adds	r3, #16
 80050ec:	9323      	str	r3, [sp, #140]	; 0x8c
 80050ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050f0:	3301      	adds	r3, #1
 80050f2:	2b07      	cmp	r3, #7
 80050f4:	9322      	str	r3, [sp, #136]	; 0x88
 80050f6:	dc02      	bgt.n	80050fe <_vfprintf_r+0xfa6>
 80050f8:	3408      	adds	r4, #8
 80050fa:	3e10      	subs	r6, #16
 80050fc:	e7ce      	b.n	800509c <_vfprintf_r+0xf44>
 80050fe:	aa21      	add	r2, sp, #132	; 0x84
 8005100:	4629      	mov	r1, r5
 8005102:	4648      	mov	r0, r9
 8005104:	f002 f8df 	bl	80072c6 <__sprint_r>
 8005108:	2800      	cmp	r0, #0
 800510a:	d1dd      	bne.n	80050c8 <_vfprintf_r+0xf70>
 800510c:	ac2e      	add	r4, sp, #184	; 0xb8
 800510e:	e7f4      	b.n	80050fa <_vfprintf_r+0xfa2>
 8005110:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005112:	b913      	cbnz	r3, 800511a <_vfprintf_r+0xfc2>
 8005114:	2300      	movs	r3, #0
 8005116:	9322      	str	r3, [sp, #136]	; 0x88
 8005118:	e7d6      	b.n	80050c8 <_vfprintf_r+0xf70>
 800511a:	aa21      	add	r2, sp, #132	; 0x84
 800511c:	4629      	mov	r1, r5
 800511e:	4648      	mov	r0, r9
 8005120:	f002 f8d1 	bl	80072c6 <__sprint_r>
 8005124:	2800      	cmp	r0, #0
 8005126:	d0f5      	beq.n	8005114 <_vfprintf_r+0xfbc>
 8005128:	e7ce      	b.n	80050c8 <_vfprintf_r+0xf70>
 800512a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800512c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800512e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005130:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005132:	f7fb fcd3 	bl	8000adc <__aeabi_dcmpun>
 8005136:	2800      	cmp	r0, #0
 8005138:	f43f aa28 	beq.w	800458c <_vfprintf_r+0x434>
 800513c:	4b1f      	ldr	r3, [pc, #124]	; (80051bc <_vfprintf_r+0x1064>)
 800513e:	4a20      	ldr	r2, [pc, #128]	; (80051c0 <_vfprintf_r+0x1068>)
 8005140:	f7ff ba18 	b.w	8004574 <_vfprintf_r+0x41c>
 8005144:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005146:	1a1b      	subs	r3, r3, r0
 8005148:	9307      	str	r3, [sp, #28]
 800514a:	f7ff ba9c 	b.w	8004686 <_vfprintf_r+0x52e>
 800514e:	ea56 0207 	orrs.w	r2, r6, r7
 8005152:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8005156:	f43f ac1a 	beq.w	800498e <_vfprintf_r+0x836>
 800515a:	2b01      	cmp	r3, #1
 800515c:	f43f ac8e 	beq.w	8004a7c <_vfprintf_r+0x924>
 8005160:	2b02      	cmp	r3, #2
 8005162:	f43f acae 	beq.w	8004ac2 <_vfprintf_r+0x96a>
 8005166:	ab2e      	add	r3, sp, #184	; 0xb8
 8005168:	08f1      	lsrs	r1, r6, #3
 800516a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800516e:	08f8      	lsrs	r0, r7, #3
 8005170:	f006 0207 	and.w	r2, r6, #7
 8005174:	4607      	mov	r7, r0
 8005176:	460e      	mov	r6, r1
 8005178:	3230      	adds	r2, #48	; 0x30
 800517a:	ea56 0107 	orrs.w	r1, r6, r7
 800517e:	f103 38ff 	add.w	r8, r3, #4294967295
 8005182:	f803 2c01 	strb.w	r2, [r3, #-1]
 8005186:	f47f ac77 	bne.w	8004a78 <_vfprintf_r+0x920>
 800518a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800518c:	07c8      	lsls	r0, r1, #31
 800518e:	d506      	bpl.n	800519e <_vfprintf_r+0x1046>
 8005190:	2a30      	cmp	r2, #48	; 0x30
 8005192:	d004      	beq.n	800519e <_vfprintf_r+0x1046>
 8005194:	2230      	movs	r2, #48	; 0x30
 8005196:	f808 2c01 	strb.w	r2, [r8, #-1]
 800519a:	f1a3 0802 	sub.w	r8, r3, #2
 800519e:	ab2e      	add	r3, sp, #184	; 0xb8
 80051a0:	465e      	mov	r6, fp
 80051a2:	eba3 0b08 	sub.w	fp, r3, r8
 80051a6:	2300      	movs	r3, #0
 80051a8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80051ac:	930a      	str	r3, [sp, #40]	; 0x28
 80051ae:	f7ff babb 	b.w	8004728 <_vfprintf_r+0x5d0>
 80051b2:	bf00      	nop
 80051b4:	08007ab0 	.word	0x08007ab0
 80051b8:	08007aa0 	.word	0x08007aa0
 80051bc:	08007a74 	.word	0x08007a74
 80051c0:	08007a78 	.word	0x08007a78

080051c4 <__sbprintf>:
 80051c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051c6:	460c      	mov	r4, r1
 80051c8:	461f      	mov	r7, r3
 80051ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051cc:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80051d0:	9319      	str	r3, [sp, #100]	; 0x64
 80051d2:	89e3      	ldrh	r3, [r4, #14]
 80051d4:	8989      	ldrh	r1, [r1, #12]
 80051d6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80051da:	6a23      	ldr	r3, [r4, #32]
 80051dc:	f021 0102 	bic.w	r1, r1, #2
 80051e0:	9308      	str	r3, [sp, #32]
 80051e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80051e4:	f8ad 100c 	strh.w	r1, [sp, #12]
 80051e8:	a91a      	add	r1, sp, #104	; 0x68
 80051ea:	4615      	mov	r5, r2
 80051ec:	4606      	mov	r6, r0
 80051ee:	930a      	str	r3, [sp, #40]	; 0x28
 80051f0:	9100      	str	r1, [sp, #0]
 80051f2:	2300      	movs	r3, #0
 80051f4:	9104      	str	r1, [sp, #16]
 80051f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80051fa:	a816      	add	r0, sp, #88	; 0x58
 80051fc:	9102      	str	r1, [sp, #8]
 80051fe:	9105      	str	r1, [sp, #20]
 8005200:	9306      	str	r3, [sp, #24]
 8005202:	f001 fb31 	bl	8006868 <__retarget_lock_init_recursive>
 8005206:	462a      	mov	r2, r5
 8005208:	463b      	mov	r3, r7
 800520a:	4669      	mov	r1, sp
 800520c:	4630      	mov	r0, r6
 800520e:	f7fe ffa3 	bl	8004158 <_vfprintf_r>
 8005212:	1e05      	subs	r5, r0, #0
 8005214:	db07      	blt.n	8005226 <__sbprintf+0x62>
 8005216:	4669      	mov	r1, sp
 8005218:	4630      	mov	r0, r6
 800521a:	f000 ff83 	bl	8006124 <_fflush_r>
 800521e:	2800      	cmp	r0, #0
 8005220:	bf18      	it	ne
 8005222:	f04f 35ff 	movne.w	r5, #4294967295
 8005226:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800522a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800522c:	065b      	lsls	r3, r3, #25
 800522e:	bf42      	ittt	mi
 8005230:	89a3      	ldrhmi	r3, [r4, #12]
 8005232:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005236:	81a3      	strhmi	r3, [r4, #12]
 8005238:	f001 fb17 	bl	800686a <__retarget_lock_close_recursive>
 800523c:	4628      	mov	r0, r5
 800523e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8005242:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005244 <__ascii_wctomb>:
 8005244:	b149      	cbz	r1, 800525a <__ascii_wctomb+0x16>
 8005246:	2aff      	cmp	r2, #255	; 0xff
 8005248:	bf8b      	itete	hi
 800524a:	238a      	movhi	r3, #138	; 0x8a
 800524c:	700a      	strbls	r2, [r1, #0]
 800524e:	6003      	strhi	r3, [r0, #0]
 8005250:	2001      	movls	r0, #1
 8005252:	bf88      	it	hi
 8005254:	f04f 30ff 	movhi.w	r0, #4294967295
 8005258:	4770      	bx	lr
 800525a:	4608      	mov	r0, r1
 800525c:	4770      	bx	lr
	...

08005260 <__swsetup_r>:
 8005260:	4b32      	ldr	r3, [pc, #200]	; (800532c <__swsetup_r+0xcc>)
 8005262:	b570      	push	{r4, r5, r6, lr}
 8005264:	681d      	ldr	r5, [r3, #0]
 8005266:	4606      	mov	r6, r0
 8005268:	460c      	mov	r4, r1
 800526a:	b125      	cbz	r5, 8005276 <__swsetup_r+0x16>
 800526c:	69ab      	ldr	r3, [r5, #24]
 800526e:	b913      	cbnz	r3, 8005276 <__swsetup_r+0x16>
 8005270:	4628      	mov	r0, r5
 8005272:	f000 ffeb 	bl	800624c <__sinit>
 8005276:	4b2e      	ldr	r3, [pc, #184]	; (8005330 <__swsetup_r+0xd0>)
 8005278:	429c      	cmp	r4, r3
 800527a:	d10f      	bne.n	800529c <__swsetup_r+0x3c>
 800527c:	686c      	ldr	r4, [r5, #4]
 800527e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005282:	b29a      	uxth	r2, r3
 8005284:	0715      	lsls	r5, r2, #28
 8005286:	d42c      	bmi.n	80052e2 <__swsetup_r+0x82>
 8005288:	06d0      	lsls	r0, r2, #27
 800528a:	d411      	bmi.n	80052b0 <__swsetup_r+0x50>
 800528c:	2209      	movs	r2, #9
 800528e:	6032      	str	r2, [r6, #0]
 8005290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005294:	81a3      	strh	r3, [r4, #12]
 8005296:	f04f 30ff 	mov.w	r0, #4294967295
 800529a:	bd70      	pop	{r4, r5, r6, pc}
 800529c:	4b25      	ldr	r3, [pc, #148]	; (8005334 <__swsetup_r+0xd4>)
 800529e:	429c      	cmp	r4, r3
 80052a0:	d101      	bne.n	80052a6 <__swsetup_r+0x46>
 80052a2:	68ac      	ldr	r4, [r5, #8]
 80052a4:	e7eb      	b.n	800527e <__swsetup_r+0x1e>
 80052a6:	4b24      	ldr	r3, [pc, #144]	; (8005338 <__swsetup_r+0xd8>)
 80052a8:	429c      	cmp	r4, r3
 80052aa:	bf08      	it	eq
 80052ac:	68ec      	ldreq	r4, [r5, #12]
 80052ae:	e7e6      	b.n	800527e <__swsetup_r+0x1e>
 80052b0:	0751      	lsls	r1, r2, #29
 80052b2:	d512      	bpl.n	80052da <__swsetup_r+0x7a>
 80052b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052b6:	b141      	cbz	r1, 80052ca <__swsetup_r+0x6a>
 80052b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052bc:	4299      	cmp	r1, r3
 80052be:	d002      	beq.n	80052c6 <__swsetup_r+0x66>
 80052c0:	4630      	mov	r0, r6
 80052c2:	f001 f89b 	bl	80063fc <_free_r>
 80052c6:	2300      	movs	r3, #0
 80052c8:	6363      	str	r3, [r4, #52]	; 0x34
 80052ca:	89a3      	ldrh	r3, [r4, #12]
 80052cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80052d0:	81a3      	strh	r3, [r4, #12]
 80052d2:	2300      	movs	r3, #0
 80052d4:	6063      	str	r3, [r4, #4]
 80052d6:	6923      	ldr	r3, [r4, #16]
 80052d8:	6023      	str	r3, [r4, #0]
 80052da:	89a3      	ldrh	r3, [r4, #12]
 80052dc:	f043 0308 	orr.w	r3, r3, #8
 80052e0:	81a3      	strh	r3, [r4, #12]
 80052e2:	6923      	ldr	r3, [r4, #16]
 80052e4:	b94b      	cbnz	r3, 80052fa <__swsetup_r+0x9a>
 80052e6:	89a3      	ldrh	r3, [r4, #12]
 80052e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80052ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052f0:	d003      	beq.n	80052fa <__swsetup_r+0x9a>
 80052f2:	4621      	mov	r1, r4
 80052f4:	4630      	mov	r0, r6
 80052f6:	f001 fae7 	bl	80068c8 <__smakebuf_r>
 80052fa:	89a2      	ldrh	r2, [r4, #12]
 80052fc:	f012 0301 	ands.w	r3, r2, #1
 8005300:	d00c      	beq.n	800531c <__swsetup_r+0xbc>
 8005302:	2300      	movs	r3, #0
 8005304:	60a3      	str	r3, [r4, #8]
 8005306:	6963      	ldr	r3, [r4, #20]
 8005308:	425b      	negs	r3, r3
 800530a:	61a3      	str	r3, [r4, #24]
 800530c:	6923      	ldr	r3, [r4, #16]
 800530e:	b953      	cbnz	r3, 8005326 <__swsetup_r+0xc6>
 8005310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005314:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005318:	d1ba      	bne.n	8005290 <__swsetup_r+0x30>
 800531a:	bd70      	pop	{r4, r5, r6, pc}
 800531c:	0792      	lsls	r2, r2, #30
 800531e:	bf58      	it	pl
 8005320:	6963      	ldrpl	r3, [r4, #20]
 8005322:	60a3      	str	r3, [r4, #8]
 8005324:	e7f2      	b.n	800530c <__swsetup_r+0xac>
 8005326:	2000      	movs	r0, #0
 8005328:	e7f7      	b.n	800531a <__swsetup_r+0xba>
 800532a:	bf00      	nop
 800532c:	200005e4 	.word	0x200005e4
 8005330:	08007bf0 	.word	0x08007bf0
 8005334:	08007c10 	.word	0x08007c10
 8005338:	08007bd0 	.word	0x08007bd0

0800533c <quorem>:
 800533c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005340:	6903      	ldr	r3, [r0, #16]
 8005342:	690c      	ldr	r4, [r1, #16]
 8005344:	4680      	mov	r8, r0
 8005346:	429c      	cmp	r4, r3
 8005348:	f300 8082 	bgt.w	8005450 <quorem+0x114>
 800534c:	3c01      	subs	r4, #1
 800534e:	f101 0714 	add.w	r7, r1, #20
 8005352:	f100 0614 	add.w	r6, r0, #20
 8005356:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800535a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800535e:	3501      	adds	r5, #1
 8005360:	fbb0 f5f5 	udiv	r5, r0, r5
 8005364:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005368:	eb06 030e 	add.w	r3, r6, lr
 800536c:	eb07 090e 	add.w	r9, r7, lr
 8005370:	9301      	str	r3, [sp, #4]
 8005372:	b38d      	cbz	r5, 80053d8 <quorem+0x9c>
 8005374:	f04f 0a00 	mov.w	sl, #0
 8005378:	4638      	mov	r0, r7
 800537a:	46b4      	mov	ip, r6
 800537c:	46d3      	mov	fp, sl
 800537e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005382:	b293      	uxth	r3, r2
 8005384:	fb05 a303 	mla	r3, r5, r3, sl
 8005388:	0c12      	lsrs	r2, r2, #16
 800538a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800538e:	fb05 a202 	mla	r2, r5, r2, sl
 8005392:	b29b      	uxth	r3, r3
 8005394:	ebab 0303 	sub.w	r3, fp, r3
 8005398:	f8bc b000 	ldrh.w	fp, [ip]
 800539c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80053a0:	445b      	add	r3, fp
 80053a2:	fa1f fb82 	uxth.w	fp, r2
 80053a6:	f8dc 2000 	ldr.w	r2, [ip]
 80053aa:	4581      	cmp	r9, r0
 80053ac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80053b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053ba:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80053be:	f84c 3b04 	str.w	r3, [ip], #4
 80053c2:	d2dc      	bcs.n	800537e <quorem+0x42>
 80053c4:	f856 300e 	ldr.w	r3, [r6, lr]
 80053c8:	b933      	cbnz	r3, 80053d8 <quorem+0x9c>
 80053ca:	9b01      	ldr	r3, [sp, #4]
 80053cc:	3b04      	subs	r3, #4
 80053ce:	429e      	cmp	r6, r3
 80053d0:	461a      	mov	r2, r3
 80053d2:	d331      	bcc.n	8005438 <quorem+0xfc>
 80053d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80053d8:	4640      	mov	r0, r8
 80053da:	f001 fce6 	bl	8006daa <__mcmp>
 80053de:	2800      	cmp	r0, #0
 80053e0:	db26      	blt.n	8005430 <quorem+0xf4>
 80053e2:	4630      	mov	r0, r6
 80053e4:	f04f 0e00 	mov.w	lr, #0
 80053e8:	3501      	adds	r5, #1
 80053ea:	f857 1b04 	ldr.w	r1, [r7], #4
 80053ee:	f8d0 c000 	ldr.w	ip, [r0]
 80053f2:	b28b      	uxth	r3, r1
 80053f4:	ebae 0303 	sub.w	r3, lr, r3
 80053f8:	fa1f f28c 	uxth.w	r2, ip
 80053fc:	4413      	add	r3, r2
 80053fe:	0c0a      	lsrs	r2, r1, #16
 8005400:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005404:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005408:	b29b      	uxth	r3, r3
 800540a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800540e:	45b9      	cmp	r9, r7
 8005410:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005414:	f840 3b04 	str.w	r3, [r0], #4
 8005418:	d2e7      	bcs.n	80053ea <quorem+0xae>
 800541a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800541e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005422:	b92a      	cbnz	r2, 8005430 <quorem+0xf4>
 8005424:	3b04      	subs	r3, #4
 8005426:	429e      	cmp	r6, r3
 8005428:	461a      	mov	r2, r3
 800542a:	d30b      	bcc.n	8005444 <quorem+0x108>
 800542c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005430:	4628      	mov	r0, r5
 8005432:	b003      	add	sp, #12
 8005434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005438:	6812      	ldr	r2, [r2, #0]
 800543a:	3b04      	subs	r3, #4
 800543c:	2a00      	cmp	r2, #0
 800543e:	d1c9      	bne.n	80053d4 <quorem+0x98>
 8005440:	3c01      	subs	r4, #1
 8005442:	e7c4      	b.n	80053ce <quorem+0x92>
 8005444:	6812      	ldr	r2, [r2, #0]
 8005446:	3b04      	subs	r3, #4
 8005448:	2a00      	cmp	r2, #0
 800544a:	d1ef      	bne.n	800542c <quorem+0xf0>
 800544c:	3c01      	subs	r4, #1
 800544e:	e7ea      	b.n	8005426 <quorem+0xea>
 8005450:	2000      	movs	r0, #0
 8005452:	e7ee      	b.n	8005432 <quorem+0xf6>
 8005454:	0000      	movs	r0, r0
	...

08005458 <_dtoa_r>:
 8005458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800545c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800545e:	b095      	sub	sp, #84	; 0x54
 8005460:	4604      	mov	r4, r0
 8005462:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8005464:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005468:	b93e      	cbnz	r6, 800547a <_dtoa_r+0x22>
 800546a:	2010      	movs	r0, #16
 800546c:	f7fe fb9e 	bl	8003bac <malloc>
 8005470:	6260      	str	r0, [r4, #36]	; 0x24
 8005472:	6046      	str	r6, [r0, #4]
 8005474:	6086      	str	r6, [r0, #8]
 8005476:	6006      	str	r6, [r0, #0]
 8005478:	60c6      	str	r6, [r0, #12]
 800547a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800547c:	6819      	ldr	r1, [r3, #0]
 800547e:	b151      	cbz	r1, 8005496 <_dtoa_r+0x3e>
 8005480:	685a      	ldr	r2, [r3, #4]
 8005482:	2301      	movs	r3, #1
 8005484:	4093      	lsls	r3, r2
 8005486:	604a      	str	r2, [r1, #4]
 8005488:	608b      	str	r3, [r1, #8]
 800548a:	4620      	mov	r0, r4
 800548c:	f001 fab8 	bl	8006a00 <_Bfree>
 8005490:	2200      	movs	r2, #0
 8005492:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005494:	601a      	str	r2, [r3, #0]
 8005496:	9b03      	ldr	r3, [sp, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	bfb7      	itett	lt
 800549c:	2301      	movlt	r3, #1
 800549e:	2300      	movge	r3, #0
 80054a0:	602b      	strlt	r3, [r5, #0]
 80054a2:	9b03      	ldrlt	r3, [sp, #12]
 80054a4:	bfae      	itee	ge
 80054a6:	602b      	strge	r3, [r5, #0]
 80054a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80054ac:	9303      	strlt	r3, [sp, #12]
 80054ae:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80054b2:	4bab      	ldr	r3, [pc, #684]	; (8005760 <_dtoa_r+0x308>)
 80054b4:	ea33 0309 	bics.w	r3, r3, r9
 80054b8:	d11b      	bne.n	80054f2 <_dtoa_r+0x9a>
 80054ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80054be:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	9b02      	ldr	r3, [sp, #8]
 80054c4:	b923      	cbnz	r3, 80054d0 <_dtoa_r+0x78>
 80054c6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80054ca:	2800      	cmp	r0, #0
 80054cc:	f000 8583 	beq.w	8005fd6 <_dtoa_r+0xb7e>
 80054d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054d2:	b953      	cbnz	r3, 80054ea <_dtoa_r+0x92>
 80054d4:	4ba3      	ldr	r3, [pc, #652]	; (8005764 <_dtoa_r+0x30c>)
 80054d6:	e021      	b.n	800551c <_dtoa_r+0xc4>
 80054d8:	4ba3      	ldr	r3, [pc, #652]	; (8005768 <_dtoa_r+0x310>)
 80054da:	9306      	str	r3, [sp, #24]
 80054dc:	3308      	adds	r3, #8
 80054de:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80054e0:	6013      	str	r3, [r2, #0]
 80054e2:	9806      	ldr	r0, [sp, #24]
 80054e4:	b015      	add	sp, #84	; 0x54
 80054e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ea:	4b9e      	ldr	r3, [pc, #632]	; (8005764 <_dtoa_r+0x30c>)
 80054ec:	9306      	str	r3, [sp, #24]
 80054ee:	3303      	adds	r3, #3
 80054f0:	e7f5      	b.n	80054de <_dtoa_r+0x86>
 80054f2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80054f6:	2200      	movs	r2, #0
 80054f8:	2300      	movs	r3, #0
 80054fa:	4630      	mov	r0, r6
 80054fc:	4639      	mov	r1, r7
 80054fe:	f7fb fabb 	bl	8000a78 <__aeabi_dcmpeq>
 8005502:	4680      	mov	r8, r0
 8005504:	b160      	cbz	r0, 8005520 <_dtoa_r+0xc8>
 8005506:	2301      	movs	r3, #1
 8005508:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800550a:	6013      	str	r3, [r2, #0]
 800550c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800550e:	2b00      	cmp	r3, #0
 8005510:	f000 855e 	beq.w	8005fd0 <_dtoa_r+0xb78>
 8005514:	4b95      	ldr	r3, [pc, #596]	; (800576c <_dtoa_r+0x314>)
 8005516:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005518:	6013      	str	r3, [r2, #0]
 800551a:	3b01      	subs	r3, #1
 800551c:	9306      	str	r3, [sp, #24]
 800551e:	e7e0      	b.n	80054e2 <_dtoa_r+0x8a>
 8005520:	ab12      	add	r3, sp, #72	; 0x48
 8005522:	9301      	str	r3, [sp, #4]
 8005524:	ab13      	add	r3, sp, #76	; 0x4c
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	4632      	mov	r2, r6
 800552a:	463b      	mov	r3, r7
 800552c:	4620      	mov	r0, r4
 800552e:	f001 fcb5 	bl	8006e9c <__d2b>
 8005532:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005536:	4682      	mov	sl, r0
 8005538:	2d00      	cmp	r5, #0
 800553a:	d07d      	beq.n	8005638 <_dtoa_r+0x1e0>
 800553c:	4630      	mov	r0, r6
 800553e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005542:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005546:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800554a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800554e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005552:	2200      	movs	r2, #0
 8005554:	4b86      	ldr	r3, [pc, #536]	; (8005770 <_dtoa_r+0x318>)
 8005556:	f7fa fe73 	bl	8000240 <__aeabi_dsub>
 800555a:	a37b      	add	r3, pc, #492	; (adr r3, 8005748 <_dtoa_r+0x2f0>)
 800555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005560:	f7fb f822 	bl	80005a8 <__aeabi_dmul>
 8005564:	a37a      	add	r3, pc, #488	; (adr r3, 8005750 <_dtoa_r+0x2f8>)
 8005566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556a:	f7fa fe6b 	bl	8000244 <__adddf3>
 800556e:	4606      	mov	r6, r0
 8005570:	4628      	mov	r0, r5
 8005572:	460f      	mov	r7, r1
 8005574:	f7fa ffb2 	bl	80004dc <__aeabi_i2d>
 8005578:	a377      	add	r3, pc, #476	; (adr r3, 8005758 <_dtoa_r+0x300>)
 800557a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557e:	f7fb f813 	bl	80005a8 <__aeabi_dmul>
 8005582:	4602      	mov	r2, r0
 8005584:	460b      	mov	r3, r1
 8005586:	4630      	mov	r0, r6
 8005588:	4639      	mov	r1, r7
 800558a:	f7fa fe5b 	bl	8000244 <__adddf3>
 800558e:	4606      	mov	r6, r0
 8005590:	460f      	mov	r7, r1
 8005592:	f7fb fab9 	bl	8000b08 <__aeabi_d2iz>
 8005596:	2200      	movs	r2, #0
 8005598:	4683      	mov	fp, r0
 800559a:	2300      	movs	r3, #0
 800559c:	4630      	mov	r0, r6
 800559e:	4639      	mov	r1, r7
 80055a0:	f7fb fa74 	bl	8000a8c <__aeabi_dcmplt>
 80055a4:	b158      	cbz	r0, 80055be <_dtoa_r+0x166>
 80055a6:	4658      	mov	r0, fp
 80055a8:	f7fa ff98 	bl	80004dc <__aeabi_i2d>
 80055ac:	4602      	mov	r2, r0
 80055ae:	460b      	mov	r3, r1
 80055b0:	4630      	mov	r0, r6
 80055b2:	4639      	mov	r1, r7
 80055b4:	f7fb fa60 	bl	8000a78 <__aeabi_dcmpeq>
 80055b8:	b908      	cbnz	r0, 80055be <_dtoa_r+0x166>
 80055ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80055be:	f1bb 0f16 	cmp.w	fp, #22
 80055c2:	d858      	bhi.n	8005676 <_dtoa_r+0x21e>
 80055c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055c8:	496a      	ldr	r1, [pc, #424]	; (8005774 <_dtoa_r+0x31c>)
 80055ca:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80055ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055d2:	f7fb fa79 	bl	8000ac8 <__aeabi_dcmpgt>
 80055d6:	2800      	cmp	r0, #0
 80055d8:	d04f      	beq.n	800567a <_dtoa_r+0x222>
 80055da:	2300      	movs	r3, #0
 80055dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80055e0:	930d      	str	r3, [sp, #52]	; 0x34
 80055e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055e4:	1b5d      	subs	r5, r3, r5
 80055e6:	1e6b      	subs	r3, r5, #1
 80055e8:	9307      	str	r3, [sp, #28]
 80055ea:	bf43      	ittte	mi
 80055ec:	2300      	movmi	r3, #0
 80055ee:	f1c5 0801 	rsbmi	r8, r5, #1
 80055f2:	9307      	strmi	r3, [sp, #28]
 80055f4:	f04f 0800 	movpl.w	r8, #0
 80055f8:	f1bb 0f00 	cmp.w	fp, #0
 80055fc:	db3f      	blt.n	800567e <_dtoa_r+0x226>
 80055fe:	9b07      	ldr	r3, [sp, #28]
 8005600:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8005604:	445b      	add	r3, fp
 8005606:	9307      	str	r3, [sp, #28]
 8005608:	2300      	movs	r3, #0
 800560a:	9308      	str	r3, [sp, #32]
 800560c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800560e:	2b09      	cmp	r3, #9
 8005610:	f200 80b4 	bhi.w	800577c <_dtoa_r+0x324>
 8005614:	2b05      	cmp	r3, #5
 8005616:	bfc4      	itt	gt
 8005618:	3b04      	subgt	r3, #4
 800561a:	931e      	strgt	r3, [sp, #120]	; 0x78
 800561c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800561e:	bfc8      	it	gt
 8005620:	2600      	movgt	r6, #0
 8005622:	f1a3 0302 	sub.w	r3, r3, #2
 8005626:	bfd8      	it	le
 8005628:	2601      	movle	r6, #1
 800562a:	2b03      	cmp	r3, #3
 800562c:	f200 80b2 	bhi.w	8005794 <_dtoa_r+0x33c>
 8005630:	e8df f003 	tbb	[pc, r3]
 8005634:	782d8684 	.word	0x782d8684
 8005638:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800563a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800563c:	441d      	add	r5, r3
 800563e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005642:	2b20      	cmp	r3, #32
 8005644:	dd11      	ble.n	800566a <_dtoa_r+0x212>
 8005646:	9a02      	ldr	r2, [sp, #8]
 8005648:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800564c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005650:	fa22 f000 	lsr.w	r0, r2, r0
 8005654:	fa09 f303 	lsl.w	r3, r9, r3
 8005658:	4318      	orrs	r0, r3
 800565a:	f7fa ff2f 	bl	80004bc <__aeabi_ui2d>
 800565e:	2301      	movs	r3, #1
 8005660:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005664:	3d01      	subs	r5, #1
 8005666:	9310      	str	r3, [sp, #64]	; 0x40
 8005668:	e773      	b.n	8005552 <_dtoa_r+0xfa>
 800566a:	f1c3 0020 	rsb	r0, r3, #32
 800566e:	9b02      	ldr	r3, [sp, #8]
 8005670:	fa03 f000 	lsl.w	r0, r3, r0
 8005674:	e7f1      	b.n	800565a <_dtoa_r+0x202>
 8005676:	2301      	movs	r3, #1
 8005678:	e7b2      	b.n	80055e0 <_dtoa_r+0x188>
 800567a:	900d      	str	r0, [sp, #52]	; 0x34
 800567c:	e7b1      	b.n	80055e2 <_dtoa_r+0x18a>
 800567e:	f1cb 0300 	rsb	r3, fp, #0
 8005682:	9308      	str	r3, [sp, #32]
 8005684:	2300      	movs	r3, #0
 8005686:	eba8 080b 	sub.w	r8, r8, fp
 800568a:	930c      	str	r3, [sp, #48]	; 0x30
 800568c:	e7be      	b.n	800560c <_dtoa_r+0x1b4>
 800568e:	2301      	movs	r3, #1
 8005690:	9309      	str	r3, [sp, #36]	; 0x24
 8005692:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005694:	2b00      	cmp	r3, #0
 8005696:	f340 8080 	ble.w	800579a <_dtoa_r+0x342>
 800569a:	4699      	mov	r9, r3
 800569c:	9304      	str	r3, [sp, #16]
 800569e:	2200      	movs	r2, #0
 80056a0:	2104      	movs	r1, #4
 80056a2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80056a4:	606a      	str	r2, [r5, #4]
 80056a6:	f101 0214 	add.w	r2, r1, #20
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d97a      	bls.n	80057a4 <_dtoa_r+0x34c>
 80056ae:	6869      	ldr	r1, [r5, #4]
 80056b0:	4620      	mov	r0, r4
 80056b2:	f001 f971 	bl	8006998 <_Balloc>
 80056b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056b8:	6028      	str	r0, [r5, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f1b9 0f0e 	cmp.w	r9, #14
 80056c0:	9306      	str	r3, [sp, #24]
 80056c2:	f200 80f0 	bhi.w	80058a6 <_dtoa_r+0x44e>
 80056c6:	2e00      	cmp	r6, #0
 80056c8:	f000 80ed 	beq.w	80058a6 <_dtoa_r+0x44e>
 80056cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80056d0:	f1bb 0f00 	cmp.w	fp, #0
 80056d4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80056d8:	dd79      	ble.n	80057ce <_dtoa_r+0x376>
 80056da:	4a26      	ldr	r2, [pc, #152]	; (8005774 <_dtoa_r+0x31c>)
 80056dc:	f00b 030f 	and.w	r3, fp, #15
 80056e0:	ea4f 162b 	mov.w	r6, fp, asr #4
 80056e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80056e8:	06f0      	lsls	r0, r6, #27
 80056ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80056f2:	d55c      	bpl.n	80057ae <_dtoa_r+0x356>
 80056f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80056f8:	4b1f      	ldr	r3, [pc, #124]	; (8005778 <_dtoa_r+0x320>)
 80056fa:	2503      	movs	r5, #3
 80056fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005700:	f7fb f87c 	bl	80007fc <__aeabi_ddiv>
 8005704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005708:	f006 060f 	and.w	r6, r6, #15
 800570c:	4f1a      	ldr	r7, [pc, #104]	; (8005778 <_dtoa_r+0x320>)
 800570e:	2e00      	cmp	r6, #0
 8005710:	d14f      	bne.n	80057b2 <_dtoa_r+0x35a>
 8005712:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800571a:	f7fb f86f 	bl	80007fc <__aeabi_ddiv>
 800571e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005722:	e06e      	b.n	8005802 <_dtoa_r+0x3aa>
 8005724:	2301      	movs	r3, #1
 8005726:	9309      	str	r3, [sp, #36]	; 0x24
 8005728:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800572a:	445b      	add	r3, fp
 800572c:	f103 0901 	add.w	r9, r3, #1
 8005730:	9304      	str	r3, [sp, #16]
 8005732:	464b      	mov	r3, r9
 8005734:	2b01      	cmp	r3, #1
 8005736:	bfb8      	it	lt
 8005738:	2301      	movlt	r3, #1
 800573a:	e7b0      	b.n	800569e <_dtoa_r+0x246>
 800573c:	2300      	movs	r3, #0
 800573e:	e7a7      	b.n	8005690 <_dtoa_r+0x238>
 8005740:	2300      	movs	r3, #0
 8005742:	e7f0      	b.n	8005726 <_dtoa_r+0x2ce>
 8005744:	f3af 8000 	nop.w
 8005748:	636f4361 	.word	0x636f4361
 800574c:	3fd287a7 	.word	0x3fd287a7
 8005750:	8b60c8b3 	.word	0x8b60c8b3
 8005754:	3fc68a28 	.word	0x3fc68a28
 8005758:	509f79fb 	.word	0x509f79fb
 800575c:	3fd34413 	.word	0x3fd34413
 8005760:	7ff00000 	.word	0x7ff00000
 8005764:	08007bca 	.word	0x08007bca
 8005768:	08007bc1 	.word	0x08007bc1
 800576c:	08007a9f 	.word	0x08007a9f
 8005770:	3ff80000 	.word	0x3ff80000
 8005774:	08007c60 	.word	0x08007c60
 8005778:	08007c38 	.word	0x08007c38
 800577c:	2601      	movs	r6, #1
 800577e:	2300      	movs	r3, #0
 8005780:	9609      	str	r6, [sp, #36]	; 0x24
 8005782:	931e      	str	r3, [sp, #120]	; 0x78
 8005784:	f04f 33ff 	mov.w	r3, #4294967295
 8005788:	2200      	movs	r2, #0
 800578a:	9304      	str	r3, [sp, #16]
 800578c:	4699      	mov	r9, r3
 800578e:	2312      	movs	r3, #18
 8005790:	921f      	str	r2, [sp, #124]	; 0x7c
 8005792:	e784      	b.n	800569e <_dtoa_r+0x246>
 8005794:	2301      	movs	r3, #1
 8005796:	9309      	str	r3, [sp, #36]	; 0x24
 8005798:	e7f4      	b.n	8005784 <_dtoa_r+0x32c>
 800579a:	2301      	movs	r3, #1
 800579c:	9304      	str	r3, [sp, #16]
 800579e:	4699      	mov	r9, r3
 80057a0:	461a      	mov	r2, r3
 80057a2:	e7f5      	b.n	8005790 <_dtoa_r+0x338>
 80057a4:	686a      	ldr	r2, [r5, #4]
 80057a6:	0049      	lsls	r1, r1, #1
 80057a8:	3201      	adds	r2, #1
 80057aa:	606a      	str	r2, [r5, #4]
 80057ac:	e77b      	b.n	80056a6 <_dtoa_r+0x24e>
 80057ae:	2502      	movs	r5, #2
 80057b0:	e7ac      	b.n	800570c <_dtoa_r+0x2b4>
 80057b2:	07f1      	lsls	r1, r6, #31
 80057b4:	d508      	bpl.n	80057c8 <_dtoa_r+0x370>
 80057b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80057ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057be:	f7fa fef3 	bl	80005a8 <__aeabi_dmul>
 80057c2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80057c6:	3501      	adds	r5, #1
 80057c8:	1076      	asrs	r6, r6, #1
 80057ca:	3708      	adds	r7, #8
 80057cc:	e79f      	b.n	800570e <_dtoa_r+0x2b6>
 80057ce:	f000 80a5 	beq.w	800591c <_dtoa_r+0x4c4>
 80057d2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80057d6:	f1cb 0600 	rsb	r6, fp, #0
 80057da:	4ba2      	ldr	r3, [pc, #648]	; (8005a64 <_dtoa_r+0x60c>)
 80057dc:	f006 020f 	and.w	r2, r6, #15
 80057e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e8:	f7fa fede 	bl	80005a8 <__aeabi_dmul>
 80057ec:	2502      	movs	r5, #2
 80057ee:	2300      	movs	r3, #0
 80057f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057f4:	4f9c      	ldr	r7, [pc, #624]	; (8005a68 <_dtoa_r+0x610>)
 80057f6:	1136      	asrs	r6, r6, #4
 80057f8:	2e00      	cmp	r6, #0
 80057fa:	f040 8084 	bne.w	8005906 <_dtoa_r+0x4ae>
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d18d      	bne.n	800571e <_dtoa_r+0x2c6>
 8005802:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 808b 	beq.w	8005920 <_dtoa_r+0x4c8>
 800580a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800580e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005812:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005816:	2200      	movs	r2, #0
 8005818:	4b94      	ldr	r3, [pc, #592]	; (8005a6c <_dtoa_r+0x614>)
 800581a:	f7fb f937 	bl	8000a8c <__aeabi_dcmplt>
 800581e:	2800      	cmp	r0, #0
 8005820:	d07e      	beq.n	8005920 <_dtoa_r+0x4c8>
 8005822:	f1b9 0f00 	cmp.w	r9, #0
 8005826:	d07b      	beq.n	8005920 <_dtoa_r+0x4c8>
 8005828:	9b04      	ldr	r3, [sp, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	dd37      	ble.n	800589e <_dtoa_r+0x446>
 800582e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005832:	2200      	movs	r2, #0
 8005834:	4b8e      	ldr	r3, [pc, #568]	; (8005a70 <_dtoa_r+0x618>)
 8005836:	f7fa feb7 	bl	80005a8 <__aeabi_dmul>
 800583a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800583e:	9e04      	ldr	r6, [sp, #16]
 8005840:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005844:	3501      	adds	r5, #1
 8005846:	4628      	mov	r0, r5
 8005848:	f7fa fe48 	bl	80004dc <__aeabi_i2d>
 800584c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005850:	f7fa feaa 	bl	80005a8 <__aeabi_dmul>
 8005854:	4b87      	ldr	r3, [pc, #540]	; (8005a74 <_dtoa_r+0x61c>)
 8005856:	2200      	movs	r2, #0
 8005858:	f7fa fcf4 	bl	8000244 <__adddf3>
 800585c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005862:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8005866:	950b      	str	r5, [sp, #44]	; 0x2c
 8005868:	2e00      	cmp	r6, #0
 800586a:	d15c      	bne.n	8005926 <_dtoa_r+0x4ce>
 800586c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005870:	2200      	movs	r2, #0
 8005872:	4b81      	ldr	r3, [pc, #516]	; (8005a78 <_dtoa_r+0x620>)
 8005874:	f7fa fce4 	bl	8000240 <__aeabi_dsub>
 8005878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800587a:	462b      	mov	r3, r5
 800587c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005880:	f7fb f922 	bl	8000ac8 <__aeabi_dcmpgt>
 8005884:	2800      	cmp	r0, #0
 8005886:	f040 82f7 	bne.w	8005e78 <_dtoa_r+0xa20>
 800588a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800588e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005890:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005894:	f7fb f8fa 	bl	8000a8c <__aeabi_dcmplt>
 8005898:	2800      	cmp	r0, #0
 800589a:	f040 82eb 	bne.w	8005e74 <_dtoa_r+0xa1c>
 800589e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80058a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f2c0 8150 	blt.w	8005b4e <_dtoa_r+0x6f6>
 80058ae:	f1bb 0f0e 	cmp.w	fp, #14
 80058b2:	f300 814c 	bgt.w	8005b4e <_dtoa_r+0x6f6>
 80058b6:	4b6b      	ldr	r3, [pc, #428]	; (8005a64 <_dtoa_r+0x60c>)
 80058b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80058bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80058c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f280 80da 	bge.w	8005a80 <_dtoa_r+0x628>
 80058cc:	f1b9 0f00 	cmp.w	r9, #0
 80058d0:	f300 80d6 	bgt.w	8005a80 <_dtoa_r+0x628>
 80058d4:	f040 82cd 	bne.w	8005e72 <_dtoa_r+0xa1a>
 80058d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058dc:	2200      	movs	r2, #0
 80058de:	4b66      	ldr	r3, [pc, #408]	; (8005a78 <_dtoa_r+0x620>)
 80058e0:	f7fa fe62 	bl	80005a8 <__aeabi_dmul>
 80058e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058e8:	f7fb f8e4 	bl	8000ab4 <__aeabi_dcmpge>
 80058ec:	464e      	mov	r6, r9
 80058ee:	464f      	mov	r7, r9
 80058f0:	2800      	cmp	r0, #0
 80058f2:	f040 82a4 	bne.w	8005e3e <_dtoa_r+0x9e6>
 80058f6:	9b06      	ldr	r3, [sp, #24]
 80058f8:	9a06      	ldr	r2, [sp, #24]
 80058fa:	1c5d      	adds	r5, r3, #1
 80058fc:	2331      	movs	r3, #49	; 0x31
 80058fe:	f10b 0b01 	add.w	fp, fp, #1
 8005902:	7013      	strb	r3, [r2, #0]
 8005904:	e29f      	b.n	8005e46 <_dtoa_r+0x9ee>
 8005906:	07f2      	lsls	r2, r6, #31
 8005908:	d505      	bpl.n	8005916 <_dtoa_r+0x4be>
 800590a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800590e:	f7fa fe4b 	bl	80005a8 <__aeabi_dmul>
 8005912:	2301      	movs	r3, #1
 8005914:	3501      	adds	r5, #1
 8005916:	1076      	asrs	r6, r6, #1
 8005918:	3708      	adds	r7, #8
 800591a:	e76d      	b.n	80057f8 <_dtoa_r+0x3a0>
 800591c:	2502      	movs	r5, #2
 800591e:	e770      	b.n	8005802 <_dtoa_r+0x3aa>
 8005920:	465f      	mov	r7, fp
 8005922:	464e      	mov	r6, r9
 8005924:	e78f      	b.n	8005846 <_dtoa_r+0x3ee>
 8005926:	9a06      	ldr	r2, [sp, #24]
 8005928:	4b4e      	ldr	r3, [pc, #312]	; (8005a64 <_dtoa_r+0x60c>)
 800592a:	4432      	add	r2, r6
 800592c:	9211      	str	r2, [sp, #68]	; 0x44
 800592e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005930:	1e71      	subs	r1, r6, #1
 8005932:	2a00      	cmp	r2, #0
 8005934:	d048      	beq.n	80059c8 <_dtoa_r+0x570>
 8005936:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800593a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593e:	2000      	movs	r0, #0
 8005940:	494e      	ldr	r1, [pc, #312]	; (8005a7c <_dtoa_r+0x624>)
 8005942:	f7fa ff5b 	bl	80007fc <__aeabi_ddiv>
 8005946:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800594a:	f7fa fc79 	bl	8000240 <__aeabi_dsub>
 800594e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005952:	9d06      	ldr	r5, [sp, #24]
 8005954:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005958:	f7fb f8d6 	bl	8000b08 <__aeabi_d2iz>
 800595c:	4606      	mov	r6, r0
 800595e:	f7fa fdbd 	bl	80004dc <__aeabi_i2d>
 8005962:	4602      	mov	r2, r0
 8005964:	460b      	mov	r3, r1
 8005966:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800596a:	f7fa fc69 	bl	8000240 <__aeabi_dsub>
 800596e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005972:	3630      	adds	r6, #48	; 0x30
 8005974:	f805 6b01 	strb.w	r6, [r5], #1
 8005978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800597c:	f7fb f886 	bl	8000a8c <__aeabi_dcmplt>
 8005980:	2800      	cmp	r0, #0
 8005982:	d164      	bne.n	8005a4e <_dtoa_r+0x5f6>
 8005984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005988:	2000      	movs	r0, #0
 800598a:	4938      	ldr	r1, [pc, #224]	; (8005a6c <_dtoa_r+0x614>)
 800598c:	f7fa fc58 	bl	8000240 <__aeabi_dsub>
 8005990:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005994:	f7fb f87a 	bl	8000a8c <__aeabi_dcmplt>
 8005998:	2800      	cmp	r0, #0
 800599a:	f040 80b9 	bne.w	8005b10 <_dtoa_r+0x6b8>
 800599e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059a0:	429d      	cmp	r5, r3
 80059a2:	f43f af7c 	beq.w	800589e <_dtoa_r+0x446>
 80059a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059aa:	2200      	movs	r2, #0
 80059ac:	4b30      	ldr	r3, [pc, #192]	; (8005a70 <_dtoa_r+0x618>)
 80059ae:	f7fa fdfb 	bl	80005a8 <__aeabi_dmul>
 80059b2:	2200      	movs	r2, #0
 80059b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80059b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059bc:	4b2c      	ldr	r3, [pc, #176]	; (8005a70 <_dtoa_r+0x618>)
 80059be:	f7fa fdf3 	bl	80005a8 <__aeabi_dmul>
 80059c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059c6:	e7c5      	b.n	8005954 <_dtoa_r+0x4fc>
 80059c8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80059cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059d0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80059d4:	f7fa fde8 	bl	80005a8 <__aeabi_dmul>
 80059d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80059dc:	9d06      	ldr	r5, [sp, #24]
 80059de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059e2:	f7fb f891 	bl	8000b08 <__aeabi_d2iz>
 80059e6:	4606      	mov	r6, r0
 80059e8:	f7fa fd78 	bl	80004dc <__aeabi_i2d>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059f4:	f7fa fc24 	bl	8000240 <__aeabi_dsub>
 80059f8:	3630      	adds	r6, #48	; 0x30
 80059fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059fc:	f805 6b01 	strb.w	r6, [r5], #1
 8005a00:	42ab      	cmp	r3, r5
 8005a02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a06:	f04f 0200 	mov.w	r2, #0
 8005a0a:	d124      	bne.n	8005a56 <_dtoa_r+0x5fe>
 8005a0c:	4b1b      	ldr	r3, [pc, #108]	; (8005a7c <_dtoa_r+0x624>)
 8005a0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005a12:	f7fa fc17 	bl	8000244 <__adddf3>
 8005a16:	4602      	mov	r2, r0
 8005a18:	460b      	mov	r3, r1
 8005a1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a1e:	f7fb f853 	bl	8000ac8 <__aeabi_dcmpgt>
 8005a22:	2800      	cmp	r0, #0
 8005a24:	d174      	bne.n	8005b10 <_dtoa_r+0x6b8>
 8005a26:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005a2a:	2000      	movs	r0, #0
 8005a2c:	4913      	ldr	r1, [pc, #76]	; (8005a7c <_dtoa_r+0x624>)
 8005a2e:	f7fa fc07 	bl	8000240 <__aeabi_dsub>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a3a:	f7fb f827 	bl	8000a8c <__aeabi_dcmplt>
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	f43f af2d 	beq.w	800589e <_dtoa_r+0x446>
 8005a44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005a48:	1e6a      	subs	r2, r5, #1
 8005a4a:	2b30      	cmp	r3, #48	; 0x30
 8005a4c:	d001      	beq.n	8005a52 <_dtoa_r+0x5fa>
 8005a4e:	46bb      	mov	fp, r7
 8005a50:	e04d      	b.n	8005aee <_dtoa_r+0x696>
 8005a52:	4615      	mov	r5, r2
 8005a54:	e7f6      	b.n	8005a44 <_dtoa_r+0x5ec>
 8005a56:	4b06      	ldr	r3, [pc, #24]	; (8005a70 <_dtoa_r+0x618>)
 8005a58:	f7fa fda6 	bl	80005a8 <__aeabi_dmul>
 8005a5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a60:	e7bd      	b.n	80059de <_dtoa_r+0x586>
 8005a62:	bf00      	nop
 8005a64:	08007c60 	.word	0x08007c60
 8005a68:	08007c38 	.word	0x08007c38
 8005a6c:	3ff00000 	.word	0x3ff00000
 8005a70:	40240000 	.word	0x40240000
 8005a74:	401c0000 	.word	0x401c0000
 8005a78:	40140000 	.word	0x40140000
 8005a7c:	3fe00000 	.word	0x3fe00000
 8005a80:	9d06      	ldr	r5, [sp, #24]
 8005a82:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005a86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a8a:	4630      	mov	r0, r6
 8005a8c:	4639      	mov	r1, r7
 8005a8e:	f7fa feb5 	bl	80007fc <__aeabi_ddiv>
 8005a92:	f7fb f839 	bl	8000b08 <__aeabi_d2iz>
 8005a96:	4680      	mov	r8, r0
 8005a98:	f7fa fd20 	bl	80004dc <__aeabi_i2d>
 8005a9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005aa0:	f7fa fd82 	bl	80005a8 <__aeabi_dmul>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	4639      	mov	r1, r7
 8005aac:	f7fa fbc8 	bl	8000240 <__aeabi_dsub>
 8005ab0:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005ab4:	f805 6b01 	strb.w	r6, [r5], #1
 8005ab8:	9e06      	ldr	r6, [sp, #24]
 8005aba:	4602      	mov	r2, r0
 8005abc:	1bae      	subs	r6, r5, r6
 8005abe:	45b1      	cmp	r9, r6
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	d137      	bne.n	8005b34 <_dtoa_r+0x6dc>
 8005ac4:	f7fa fbbe 	bl	8000244 <__adddf3>
 8005ac8:	4606      	mov	r6, r0
 8005aca:	460f      	mov	r7, r1
 8005acc:	4602      	mov	r2, r0
 8005ace:	460b      	mov	r3, r1
 8005ad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ad4:	f7fa ffda 	bl	8000a8c <__aeabi_dcmplt>
 8005ad8:	b9c8      	cbnz	r0, 8005b0e <_dtoa_r+0x6b6>
 8005ada:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ade:	4632      	mov	r2, r6
 8005ae0:	463b      	mov	r3, r7
 8005ae2:	f7fa ffc9 	bl	8000a78 <__aeabi_dcmpeq>
 8005ae6:	b110      	cbz	r0, 8005aee <_dtoa_r+0x696>
 8005ae8:	f018 0f01 	tst.w	r8, #1
 8005aec:	d10f      	bne.n	8005b0e <_dtoa_r+0x6b6>
 8005aee:	4651      	mov	r1, sl
 8005af0:	4620      	mov	r0, r4
 8005af2:	f000 ff85 	bl	8006a00 <_Bfree>
 8005af6:	2300      	movs	r3, #0
 8005af8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005afa:	702b      	strb	r3, [r5, #0]
 8005afc:	f10b 0301 	add.w	r3, fp, #1
 8005b00:	6013      	str	r3, [r2, #0]
 8005b02:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f43f acec 	beq.w	80054e2 <_dtoa_r+0x8a>
 8005b0a:	601d      	str	r5, [r3, #0]
 8005b0c:	e4e9      	b.n	80054e2 <_dtoa_r+0x8a>
 8005b0e:	465f      	mov	r7, fp
 8005b10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005b14:	1e6b      	subs	r3, r5, #1
 8005b16:	2a39      	cmp	r2, #57	; 0x39
 8005b18:	d106      	bne.n	8005b28 <_dtoa_r+0x6d0>
 8005b1a:	9a06      	ldr	r2, [sp, #24]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d107      	bne.n	8005b30 <_dtoa_r+0x6d8>
 8005b20:	2330      	movs	r3, #48	; 0x30
 8005b22:	7013      	strb	r3, [r2, #0]
 8005b24:	4613      	mov	r3, r2
 8005b26:	3701      	adds	r7, #1
 8005b28:	781a      	ldrb	r2, [r3, #0]
 8005b2a:	3201      	adds	r2, #1
 8005b2c:	701a      	strb	r2, [r3, #0]
 8005b2e:	e78e      	b.n	8005a4e <_dtoa_r+0x5f6>
 8005b30:	461d      	mov	r5, r3
 8005b32:	e7ed      	b.n	8005b10 <_dtoa_r+0x6b8>
 8005b34:	2200      	movs	r2, #0
 8005b36:	4bb5      	ldr	r3, [pc, #724]	; (8005e0c <_dtoa_r+0x9b4>)
 8005b38:	f7fa fd36 	bl	80005a8 <__aeabi_dmul>
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	2300      	movs	r3, #0
 8005b40:	4606      	mov	r6, r0
 8005b42:	460f      	mov	r7, r1
 8005b44:	f7fa ff98 	bl	8000a78 <__aeabi_dcmpeq>
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	d09c      	beq.n	8005a86 <_dtoa_r+0x62e>
 8005b4c:	e7cf      	b.n	8005aee <_dtoa_r+0x696>
 8005b4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b50:	2a00      	cmp	r2, #0
 8005b52:	f000 8129 	beq.w	8005da8 <_dtoa_r+0x950>
 8005b56:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005b58:	2a01      	cmp	r2, #1
 8005b5a:	f300 810e 	bgt.w	8005d7a <_dtoa_r+0x922>
 8005b5e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005b60:	2a00      	cmp	r2, #0
 8005b62:	f000 8106 	beq.w	8005d72 <_dtoa_r+0x91a>
 8005b66:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005b6a:	4645      	mov	r5, r8
 8005b6c:	9e08      	ldr	r6, [sp, #32]
 8005b6e:	9a07      	ldr	r2, [sp, #28]
 8005b70:	2101      	movs	r1, #1
 8005b72:	441a      	add	r2, r3
 8005b74:	4620      	mov	r0, r4
 8005b76:	4498      	add	r8, r3
 8005b78:	9207      	str	r2, [sp, #28]
 8005b7a:	f000 ffe1 	bl	8006b40 <__i2b>
 8005b7e:	4607      	mov	r7, r0
 8005b80:	2d00      	cmp	r5, #0
 8005b82:	dd0b      	ble.n	8005b9c <_dtoa_r+0x744>
 8005b84:	9b07      	ldr	r3, [sp, #28]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	dd08      	ble.n	8005b9c <_dtoa_r+0x744>
 8005b8a:	42ab      	cmp	r3, r5
 8005b8c:	bfa8      	it	ge
 8005b8e:	462b      	movge	r3, r5
 8005b90:	9a07      	ldr	r2, [sp, #28]
 8005b92:	eba8 0803 	sub.w	r8, r8, r3
 8005b96:	1aed      	subs	r5, r5, r3
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	9307      	str	r3, [sp, #28]
 8005b9c:	9b08      	ldr	r3, [sp, #32]
 8005b9e:	b1fb      	cbz	r3, 8005be0 <_dtoa_r+0x788>
 8005ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	f000 8104 	beq.w	8005db0 <_dtoa_r+0x958>
 8005ba8:	2e00      	cmp	r6, #0
 8005baa:	dd11      	ble.n	8005bd0 <_dtoa_r+0x778>
 8005bac:	4639      	mov	r1, r7
 8005bae:	4632      	mov	r2, r6
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	f001 f85b 	bl	8006c6c <__pow5mult>
 8005bb6:	4652      	mov	r2, sl
 8005bb8:	4601      	mov	r1, r0
 8005bba:	4607      	mov	r7, r0
 8005bbc:	4620      	mov	r0, r4
 8005bbe:	f000 ffc8 	bl	8006b52 <__multiply>
 8005bc2:	4651      	mov	r1, sl
 8005bc4:	900a      	str	r0, [sp, #40]	; 0x28
 8005bc6:	4620      	mov	r0, r4
 8005bc8:	f000 ff1a 	bl	8006a00 <_Bfree>
 8005bcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bce:	469a      	mov	sl, r3
 8005bd0:	9b08      	ldr	r3, [sp, #32]
 8005bd2:	1b9a      	subs	r2, r3, r6
 8005bd4:	d004      	beq.n	8005be0 <_dtoa_r+0x788>
 8005bd6:	4651      	mov	r1, sl
 8005bd8:	4620      	mov	r0, r4
 8005bda:	f001 f847 	bl	8006c6c <__pow5mult>
 8005bde:	4682      	mov	sl, r0
 8005be0:	2101      	movs	r1, #1
 8005be2:	4620      	mov	r0, r4
 8005be4:	f000 ffac 	bl	8006b40 <__i2b>
 8005be8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bea:	4606      	mov	r6, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f340 80e1 	ble.w	8005db4 <_dtoa_r+0x95c>
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	4601      	mov	r1, r0
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f001 f838 	bl	8006c6c <__pow5mult>
 8005bfc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005bfe:	4606      	mov	r6, r0
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	f340 80da 	ble.w	8005dba <_dtoa_r+0x962>
 8005c06:	2300      	movs	r3, #0
 8005c08:	9308      	str	r3, [sp, #32]
 8005c0a:	6933      	ldr	r3, [r6, #16]
 8005c0c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005c10:	6918      	ldr	r0, [r3, #16]
 8005c12:	f000 ff47 	bl	8006aa4 <__hi0bits>
 8005c16:	f1c0 0020 	rsb	r0, r0, #32
 8005c1a:	9b07      	ldr	r3, [sp, #28]
 8005c1c:	4418      	add	r0, r3
 8005c1e:	f010 001f 	ands.w	r0, r0, #31
 8005c22:	f000 80f0 	beq.w	8005e06 <_dtoa_r+0x9ae>
 8005c26:	f1c0 0320 	rsb	r3, r0, #32
 8005c2a:	2b04      	cmp	r3, #4
 8005c2c:	f340 80e2 	ble.w	8005df4 <_dtoa_r+0x99c>
 8005c30:	9b07      	ldr	r3, [sp, #28]
 8005c32:	f1c0 001c 	rsb	r0, r0, #28
 8005c36:	4480      	add	r8, r0
 8005c38:	4405      	add	r5, r0
 8005c3a:	4403      	add	r3, r0
 8005c3c:	9307      	str	r3, [sp, #28]
 8005c3e:	f1b8 0f00 	cmp.w	r8, #0
 8005c42:	dd05      	ble.n	8005c50 <_dtoa_r+0x7f8>
 8005c44:	4651      	mov	r1, sl
 8005c46:	4642      	mov	r2, r8
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f001 f85d 	bl	8006d08 <__lshift>
 8005c4e:	4682      	mov	sl, r0
 8005c50:	9b07      	ldr	r3, [sp, #28]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	dd05      	ble.n	8005c62 <_dtoa_r+0x80a>
 8005c56:	4631      	mov	r1, r6
 8005c58:	461a      	mov	r2, r3
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	f001 f854 	bl	8006d08 <__lshift>
 8005c60:	4606      	mov	r6, r0
 8005c62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 80d3 	beq.w	8005e10 <_dtoa_r+0x9b8>
 8005c6a:	4631      	mov	r1, r6
 8005c6c:	4650      	mov	r0, sl
 8005c6e:	f001 f89c 	bl	8006daa <__mcmp>
 8005c72:	2800      	cmp	r0, #0
 8005c74:	f280 80cc 	bge.w	8005e10 <_dtoa_r+0x9b8>
 8005c78:	2300      	movs	r3, #0
 8005c7a:	4651      	mov	r1, sl
 8005c7c:	220a      	movs	r2, #10
 8005c7e:	4620      	mov	r0, r4
 8005c80:	f000 fed5 	bl	8006a2e <__multadd>
 8005c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c86:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005c8a:	4682      	mov	sl, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f000 81a9 	beq.w	8005fe4 <_dtoa_r+0xb8c>
 8005c92:	2300      	movs	r3, #0
 8005c94:	4639      	mov	r1, r7
 8005c96:	220a      	movs	r2, #10
 8005c98:	4620      	mov	r0, r4
 8005c9a:	f000 fec8 	bl	8006a2e <__multadd>
 8005c9e:	9b04      	ldr	r3, [sp, #16]
 8005ca0:	4607      	mov	r7, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	dc03      	bgt.n	8005cae <_dtoa_r+0x856>
 8005ca6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	f300 80b9 	bgt.w	8005e20 <_dtoa_r+0x9c8>
 8005cae:	2d00      	cmp	r5, #0
 8005cb0:	dd05      	ble.n	8005cbe <_dtoa_r+0x866>
 8005cb2:	4639      	mov	r1, r7
 8005cb4:	462a      	mov	r2, r5
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	f001 f826 	bl	8006d08 <__lshift>
 8005cbc:	4607      	mov	r7, r0
 8005cbe:	9b08      	ldr	r3, [sp, #32]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 8110 	beq.w	8005ee6 <_dtoa_r+0xa8e>
 8005cc6:	6879      	ldr	r1, [r7, #4]
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f000 fe65 	bl	8006998 <_Balloc>
 8005cce:	4605      	mov	r5, r0
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	f107 010c 	add.w	r1, r7, #12
 8005cd6:	3202      	adds	r2, #2
 8005cd8:	0092      	lsls	r2, r2, #2
 8005cda:	300c      	adds	r0, #12
 8005cdc:	f7fe f98c 	bl	8003ff8 <memcpy>
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	4620      	mov	r0, r4
 8005ce6:	f001 f80f 	bl	8006d08 <__lshift>
 8005cea:	9707      	str	r7, [sp, #28]
 8005cec:	4607      	mov	r7, r0
 8005cee:	9b02      	ldr	r3, [sp, #8]
 8005cf0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	9308      	str	r3, [sp, #32]
 8005cfa:	4631      	mov	r1, r6
 8005cfc:	4650      	mov	r0, sl
 8005cfe:	f7ff fb1d 	bl	800533c <quorem>
 8005d02:	9907      	ldr	r1, [sp, #28]
 8005d04:	4605      	mov	r5, r0
 8005d06:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005d0a:	4650      	mov	r0, sl
 8005d0c:	f001 f84d 	bl	8006daa <__mcmp>
 8005d10:	463a      	mov	r2, r7
 8005d12:	9002      	str	r0, [sp, #8]
 8005d14:	4631      	mov	r1, r6
 8005d16:	4620      	mov	r0, r4
 8005d18:	f001 f861 	bl	8006dde <__mdiff>
 8005d1c:	68c3      	ldr	r3, [r0, #12]
 8005d1e:	4602      	mov	r2, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	f040 80e2 	bne.w	8005eea <_dtoa_r+0xa92>
 8005d26:	4601      	mov	r1, r0
 8005d28:	9009      	str	r0, [sp, #36]	; 0x24
 8005d2a:	4650      	mov	r0, sl
 8005d2c:	f001 f83d 	bl	8006daa <__mcmp>
 8005d30:	4603      	mov	r3, r0
 8005d32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d34:	4611      	mov	r1, r2
 8005d36:	4620      	mov	r0, r4
 8005d38:	9309      	str	r3, [sp, #36]	; 0x24
 8005d3a:	f000 fe61 	bl	8006a00 <_Bfree>
 8005d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f040 80d4 	bne.w	8005eee <_dtoa_r+0xa96>
 8005d46:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d48:	2a00      	cmp	r2, #0
 8005d4a:	f040 80d0 	bne.w	8005eee <_dtoa_r+0xa96>
 8005d4e:	9a08      	ldr	r2, [sp, #32]
 8005d50:	2a00      	cmp	r2, #0
 8005d52:	f040 80cc 	bne.w	8005eee <_dtoa_r+0xa96>
 8005d56:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005d5a:	f000 80e8 	beq.w	8005f2e <_dtoa_r+0xad6>
 8005d5e:	9b02      	ldr	r3, [sp, #8]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	dd01      	ble.n	8005d68 <_dtoa_r+0x910>
 8005d64:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8005d68:	f108 0501 	add.w	r5, r8, #1
 8005d6c:	f888 9000 	strb.w	r9, [r8]
 8005d70:	e06b      	b.n	8005e4a <_dtoa_r+0x9f2>
 8005d72:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d74:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005d78:	e6f7      	b.n	8005b6a <_dtoa_r+0x712>
 8005d7a:	9b08      	ldr	r3, [sp, #32]
 8005d7c:	f109 36ff 	add.w	r6, r9, #4294967295
 8005d80:	42b3      	cmp	r3, r6
 8005d82:	bfb7      	itett	lt
 8005d84:	9b08      	ldrlt	r3, [sp, #32]
 8005d86:	1b9e      	subge	r6, r3, r6
 8005d88:	1af2      	sublt	r2, r6, r3
 8005d8a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005d8c:	bfbf      	itttt	lt
 8005d8e:	9608      	strlt	r6, [sp, #32]
 8005d90:	189b      	addlt	r3, r3, r2
 8005d92:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005d94:	2600      	movlt	r6, #0
 8005d96:	f1b9 0f00 	cmp.w	r9, #0
 8005d9a:	bfb9      	ittee	lt
 8005d9c:	eba8 0509 	sublt.w	r5, r8, r9
 8005da0:	2300      	movlt	r3, #0
 8005da2:	4645      	movge	r5, r8
 8005da4:	464b      	movge	r3, r9
 8005da6:	e6e2      	b.n	8005b6e <_dtoa_r+0x716>
 8005da8:	9e08      	ldr	r6, [sp, #32]
 8005daa:	4645      	mov	r5, r8
 8005dac:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005dae:	e6e7      	b.n	8005b80 <_dtoa_r+0x728>
 8005db0:	9a08      	ldr	r2, [sp, #32]
 8005db2:	e710      	b.n	8005bd6 <_dtoa_r+0x77e>
 8005db4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	dc18      	bgt.n	8005dec <_dtoa_r+0x994>
 8005dba:	9b02      	ldr	r3, [sp, #8]
 8005dbc:	b9b3      	cbnz	r3, 8005dec <_dtoa_r+0x994>
 8005dbe:	9b03      	ldr	r3, [sp, #12]
 8005dc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005dc4:	b9a3      	cbnz	r3, 8005df0 <_dtoa_r+0x998>
 8005dc6:	9b03      	ldr	r3, [sp, #12]
 8005dc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005dcc:	0d1b      	lsrs	r3, r3, #20
 8005dce:	051b      	lsls	r3, r3, #20
 8005dd0:	b12b      	cbz	r3, 8005dde <_dtoa_r+0x986>
 8005dd2:	9b07      	ldr	r3, [sp, #28]
 8005dd4:	f108 0801 	add.w	r8, r8, #1
 8005dd8:	3301      	adds	r3, #1
 8005dda:	9307      	str	r3, [sp, #28]
 8005ddc:	2301      	movs	r3, #1
 8005dde:	9308      	str	r3, [sp, #32]
 8005de0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	f47f af11 	bne.w	8005c0a <_dtoa_r+0x7b2>
 8005de8:	2001      	movs	r0, #1
 8005dea:	e716      	b.n	8005c1a <_dtoa_r+0x7c2>
 8005dec:	2300      	movs	r3, #0
 8005dee:	e7f6      	b.n	8005dde <_dtoa_r+0x986>
 8005df0:	9b02      	ldr	r3, [sp, #8]
 8005df2:	e7f4      	b.n	8005dde <_dtoa_r+0x986>
 8005df4:	f43f af23 	beq.w	8005c3e <_dtoa_r+0x7e6>
 8005df8:	9a07      	ldr	r2, [sp, #28]
 8005dfa:	331c      	adds	r3, #28
 8005dfc:	441a      	add	r2, r3
 8005dfe:	4498      	add	r8, r3
 8005e00:	441d      	add	r5, r3
 8005e02:	4613      	mov	r3, r2
 8005e04:	e71a      	b.n	8005c3c <_dtoa_r+0x7e4>
 8005e06:	4603      	mov	r3, r0
 8005e08:	e7f6      	b.n	8005df8 <_dtoa_r+0x9a0>
 8005e0a:	bf00      	nop
 8005e0c:	40240000 	.word	0x40240000
 8005e10:	f1b9 0f00 	cmp.w	r9, #0
 8005e14:	dc33      	bgt.n	8005e7e <_dtoa_r+0xa26>
 8005e16:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	dd30      	ble.n	8005e7e <_dtoa_r+0xa26>
 8005e1c:	f8cd 9010 	str.w	r9, [sp, #16]
 8005e20:	9b04      	ldr	r3, [sp, #16]
 8005e22:	b963      	cbnz	r3, 8005e3e <_dtoa_r+0x9e6>
 8005e24:	4631      	mov	r1, r6
 8005e26:	2205      	movs	r2, #5
 8005e28:	4620      	mov	r0, r4
 8005e2a:	f000 fe00 	bl	8006a2e <__multadd>
 8005e2e:	4601      	mov	r1, r0
 8005e30:	4606      	mov	r6, r0
 8005e32:	4650      	mov	r0, sl
 8005e34:	f000 ffb9 	bl	8006daa <__mcmp>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	f73f ad5c 	bgt.w	80058f6 <_dtoa_r+0x49e>
 8005e3e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005e40:	9d06      	ldr	r5, [sp, #24]
 8005e42:	ea6f 0b03 	mvn.w	fp, r3
 8005e46:	2300      	movs	r3, #0
 8005e48:	9307      	str	r3, [sp, #28]
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f000 fdd7 	bl	8006a00 <_Bfree>
 8005e52:	2f00      	cmp	r7, #0
 8005e54:	f43f ae4b 	beq.w	8005aee <_dtoa_r+0x696>
 8005e58:	9b07      	ldr	r3, [sp, #28]
 8005e5a:	b12b      	cbz	r3, 8005e68 <_dtoa_r+0xa10>
 8005e5c:	42bb      	cmp	r3, r7
 8005e5e:	d003      	beq.n	8005e68 <_dtoa_r+0xa10>
 8005e60:	4619      	mov	r1, r3
 8005e62:	4620      	mov	r0, r4
 8005e64:	f000 fdcc 	bl	8006a00 <_Bfree>
 8005e68:	4639      	mov	r1, r7
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 fdc8 	bl	8006a00 <_Bfree>
 8005e70:	e63d      	b.n	8005aee <_dtoa_r+0x696>
 8005e72:	2600      	movs	r6, #0
 8005e74:	4637      	mov	r7, r6
 8005e76:	e7e2      	b.n	8005e3e <_dtoa_r+0x9e6>
 8005e78:	46bb      	mov	fp, r7
 8005e7a:	4637      	mov	r7, r6
 8005e7c:	e53b      	b.n	80058f6 <_dtoa_r+0x49e>
 8005e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e80:	f8cd 9010 	str.w	r9, [sp, #16]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f47f af12 	bne.w	8005cae <_dtoa_r+0x856>
 8005e8a:	9d06      	ldr	r5, [sp, #24]
 8005e8c:	4631      	mov	r1, r6
 8005e8e:	4650      	mov	r0, sl
 8005e90:	f7ff fa54 	bl	800533c <quorem>
 8005e94:	9b06      	ldr	r3, [sp, #24]
 8005e96:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005e9a:	f805 9b01 	strb.w	r9, [r5], #1
 8005e9e:	9a04      	ldr	r2, [sp, #16]
 8005ea0:	1aeb      	subs	r3, r5, r3
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	f300 8081 	bgt.w	8005faa <_dtoa_r+0xb52>
 8005ea8:	9b06      	ldr	r3, [sp, #24]
 8005eaa:	2a01      	cmp	r2, #1
 8005eac:	bfac      	ite	ge
 8005eae:	189b      	addge	r3, r3, r2
 8005eb0:	3301      	addlt	r3, #1
 8005eb2:	4698      	mov	r8, r3
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	9307      	str	r3, [sp, #28]
 8005eb8:	4651      	mov	r1, sl
 8005eba:	2201      	movs	r2, #1
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 ff23 	bl	8006d08 <__lshift>
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4682      	mov	sl, r0
 8005ec6:	f000 ff70 	bl	8006daa <__mcmp>
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	dc34      	bgt.n	8005f38 <_dtoa_r+0xae0>
 8005ece:	d102      	bne.n	8005ed6 <_dtoa_r+0xa7e>
 8005ed0:	f019 0f01 	tst.w	r9, #1
 8005ed4:	d130      	bne.n	8005f38 <_dtoa_r+0xae0>
 8005ed6:	4645      	mov	r5, r8
 8005ed8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005edc:	1e6a      	subs	r2, r5, #1
 8005ede:	2b30      	cmp	r3, #48	; 0x30
 8005ee0:	d1b3      	bne.n	8005e4a <_dtoa_r+0x9f2>
 8005ee2:	4615      	mov	r5, r2
 8005ee4:	e7f8      	b.n	8005ed8 <_dtoa_r+0xa80>
 8005ee6:	4638      	mov	r0, r7
 8005ee8:	e6ff      	b.n	8005cea <_dtoa_r+0x892>
 8005eea:	2301      	movs	r3, #1
 8005eec:	e722      	b.n	8005d34 <_dtoa_r+0x8dc>
 8005eee:	9a02      	ldr	r2, [sp, #8]
 8005ef0:	2a00      	cmp	r2, #0
 8005ef2:	db04      	blt.n	8005efe <_dtoa_r+0xaa6>
 8005ef4:	d128      	bne.n	8005f48 <_dtoa_r+0xaf0>
 8005ef6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005ef8:	bb32      	cbnz	r2, 8005f48 <_dtoa_r+0xaf0>
 8005efa:	9a08      	ldr	r2, [sp, #32]
 8005efc:	bb22      	cbnz	r2, 8005f48 <_dtoa_r+0xaf0>
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f77f af32 	ble.w	8005d68 <_dtoa_r+0x910>
 8005f04:	4651      	mov	r1, sl
 8005f06:	2201      	movs	r2, #1
 8005f08:	4620      	mov	r0, r4
 8005f0a:	f000 fefd 	bl	8006d08 <__lshift>
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4682      	mov	sl, r0
 8005f12:	f000 ff4a 	bl	8006daa <__mcmp>
 8005f16:	2800      	cmp	r0, #0
 8005f18:	dc05      	bgt.n	8005f26 <_dtoa_r+0xace>
 8005f1a:	f47f af25 	bne.w	8005d68 <_dtoa_r+0x910>
 8005f1e:	f019 0f01 	tst.w	r9, #1
 8005f22:	f43f af21 	beq.w	8005d68 <_dtoa_r+0x910>
 8005f26:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f2a:	f47f af1b 	bne.w	8005d64 <_dtoa_r+0x90c>
 8005f2e:	2339      	movs	r3, #57	; 0x39
 8005f30:	f108 0801 	add.w	r8, r8, #1
 8005f34:	f808 3c01 	strb.w	r3, [r8, #-1]
 8005f38:	4645      	mov	r5, r8
 8005f3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005f3e:	1e6a      	subs	r2, r5, #1
 8005f40:	2b39      	cmp	r3, #57	; 0x39
 8005f42:	d03a      	beq.n	8005fba <_dtoa_r+0xb62>
 8005f44:	3301      	adds	r3, #1
 8005f46:	e03f      	b.n	8005fc8 <_dtoa_r+0xb70>
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f108 0501 	add.w	r5, r8, #1
 8005f4e:	dd05      	ble.n	8005f5c <_dtoa_r+0xb04>
 8005f50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f54:	d0eb      	beq.n	8005f2e <_dtoa_r+0xad6>
 8005f56:	f109 0901 	add.w	r9, r9, #1
 8005f5a:	e707      	b.n	8005d6c <_dtoa_r+0x914>
 8005f5c:	9b06      	ldr	r3, [sp, #24]
 8005f5e:	9a04      	ldr	r2, [sp, #16]
 8005f60:	1aeb      	subs	r3, r5, r3
 8005f62:	4293      	cmp	r3, r2
 8005f64:	46a8      	mov	r8, r5
 8005f66:	f805 9c01 	strb.w	r9, [r5, #-1]
 8005f6a:	d0a5      	beq.n	8005eb8 <_dtoa_r+0xa60>
 8005f6c:	4651      	mov	r1, sl
 8005f6e:	2300      	movs	r3, #0
 8005f70:	220a      	movs	r2, #10
 8005f72:	4620      	mov	r0, r4
 8005f74:	f000 fd5b 	bl	8006a2e <__multadd>
 8005f78:	9b07      	ldr	r3, [sp, #28]
 8005f7a:	4682      	mov	sl, r0
 8005f7c:	42bb      	cmp	r3, r7
 8005f7e:	f04f 020a 	mov.w	r2, #10
 8005f82:	f04f 0300 	mov.w	r3, #0
 8005f86:	9907      	ldr	r1, [sp, #28]
 8005f88:	4620      	mov	r0, r4
 8005f8a:	d104      	bne.n	8005f96 <_dtoa_r+0xb3e>
 8005f8c:	f000 fd4f 	bl	8006a2e <__multadd>
 8005f90:	9007      	str	r0, [sp, #28]
 8005f92:	4607      	mov	r7, r0
 8005f94:	e6b1      	b.n	8005cfa <_dtoa_r+0x8a2>
 8005f96:	f000 fd4a 	bl	8006a2e <__multadd>
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	9007      	str	r0, [sp, #28]
 8005f9e:	220a      	movs	r2, #10
 8005fa0:	4639      	mov	r1, r7
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f000 fd43 	bl	8006a2e <__multadd>
 8005fa8:	e7f3      	b.n	8005f92 <_dtoa_r+0xb3a>
 8005faa:	4651      	mov	r1, sl
 8005fac:	2300      	movs	r3, #0
 8005fae:	220a      	movs	r2, #10
 8005fb0:	4620      	mov	r0, r4
 8005fb2:	f000 fd3c 	bl	8006a2e <__multadd>
 8005fb6:	4682      	mov	sl, r0
 8005fb8:	e768      	b.n	8005e8c <_dtoa_r+0xa34>
 8005fba:	9b06      	ldr	r3, [sp, #24]
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d105      	bne.n	8005fcc <_dtoa_r+0xb74>
 8005fc0:	2331      	movs	r3, #49	; 0x31
 8005fc2:	9a06      	ldr	r2, [sp, #24]
 8005fc4:	f10b 0b01 	add.w	fp, fp, #1
 8005fc8:	7013      	strb	r3, [r2, #0]
 8005fca:	e73e      	b.n	8005e4a <_dtoa_r+0x9f2>
 8005fcc:	4615      	mov	r5, r2
 8005fce:	e7b4      	b.n	8005f3a <_dtoa_r+0xae2>
 8005fd0:	4b09      	ldr	r3, [pc, #36]	; (8005ff8 <_dtoa_r+0xba0>)
 8005fd2:	f7ff baa3 	b.w	800551c <_dtoa_r+0xc4>
 8005fd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f47f aa7d 	bne.w	80054d8 <_dtoa_r+0x80>
 8005fde:	4b07      	ldr	r3, [pc, #28]	; (8005ffc <_dtoa_r+0xba4>)
 8005fe0:	f7ff ba9c 	b.w	800551c <_dtoa_r+0xc4>
 8005fe4:	9b04      	ldr	r3, [sp, #16]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f73f af4f 	bgt.w	8005e8a <_dtoa_r+0xa32>
 8005fec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	f77f af4b 	ble.w	8005e8a <_dtoa_r+0xa32>
 8005ff4:	e714      	b.n	8005e20 <_dtoa_r+0x9c8>
 8005ff6:	bf00      	nop
 8005ff8:	08007a9e 	.word	0x08007a9e
 8005ffc:	08007bc1 	.word	0x08007bc1

08006000 <__sflush_r>:
 8006000:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006008:	b293      	uxth	r3, r2
 800600a:	4605      	mov	r5, r0
 800600c:	0718      	lsls	r0, r3, #28
 800600e:	460c      	mov	r4, r1
 8006010:	d461      	bmi.n	80060d6 <__sflush_r+0xd6>
 8006012:	684b      	ldr	r3, [r1, #4]
 8006014:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006018:	2b00      	cmp	r3, #0
 800601a:	818a      	strh	r2, [r1, #12]
 800601c:	dc05      	bgt.n	800602a <__sflush_r+0x2a>
 800601e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006020:	2b00      	cmp	r3, #0
 8006022:	dc02      	bgt.n	800602a <__sflush_r+0x2a>
 8006024:	2000      	movs	r0, #0
 8006026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800602a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800602c:	2e00      	cmp	r6, #0
 800602e:	d0f9      	beq.n	8006024 <__sflush_r+0x24>
 8006030:	2300      	movs	r3, #0
 8006032:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006036:	682f      	ldr	r7, [r5, #0]
 8006038:	602b      	str	r3, [r5, #0]
 800603a:	d037      	beq.n	80060ac <__sflush_r+0xac>
 800603c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	075a      	lsls	r2, r3, #29
 8006042:	d505      	bpl.n	8006050 <__sflush_r+0x50>
 8006044:	6863      	ldr	r3, [r4, #4]
 8006046:	1ac0      	subs	r0, r0, r3
 8006048:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800604a:	b10b      	cbz	r3, 8006050 <__sflush_r+0x50>
 800604c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800604e:	1ac0      	subs	r0, r0, r3
 8006050:	2300      	movs	r3, #0
 8006052:	4602      	mov	r2, r0
 8006054:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006056:	6a21      	ldr	r1, [r4, #32]
 8006058:	4628      	mov	r0, r5
 800605a:	47b0      	blx	r6
 800605c:	1c43      	adds	r3, r0, #1
 800605e:	89a3      	ldrh	r3, [r4, #12]
 8006060:	d106      	bne.n	8006070 <__sflush_r+0x70>
 8006062:	6829      	ldr	r1, [r5, #0]
 8006064:	291d      	cmp	r1, #29
 8006066:	d84f      	bhi.n	8006108 <__sflush_r+0x108>
 8006068:	4a2d      	ldr	r2, [pc, #180]	; (8006120 <__sflush_r+0x120>)
 800606a:	40ca      	lsrs	r2, r1
 800606c:	07d6      	lsls	r6, r2, #31
 800606e:	d54b      	bpl.n	8006108 <__sflush_r+0x108>
 8006070:	2200      	movs	r2, #0
 8006072:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006076:	b21b      	sxth	r3, r3
 8006078:	6062      	str	r2, [r4, #4]
 800607a:	6922      	ldr	r2, [r4, #16]
 800607c:	04d9      	lsls	r1, r3, #19
 800607e:	81a3      	strh	r3, [r4, #12]
 8006080:	6022      	str	r2, [r4, #0]
 8006082:	d504      	bpl.n	800608e <__sflush_r+0x8e>
 8006084:	1c42      	adds	r2, r0, #1
 8006086:	d101      	bne.n	800608c <__sflush_r+0x8c>
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	b903      	cbnz	r3, 800608e <__sflush_r+0x8e>
 800608c:	6560      	str	r0, [r4, #84]	; 0x54
 800608e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006090:	602f      	str	r7, [r5, #0]
 8006092:	2900      	cmp	r1, #0
 8006094:	d0c6      	beq.n	8006024 <__sflush_r+0x24>
 8006096:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800609a:	4299      	cmp	r1, r3
 800609c:	d002      	beq.n	80060a4 <__sflush_r+0xa4>
 800609e:	4628      	mov	r0, r5
 80060a0:	f000 f9ac 	bl	80063fc <_free_r>
 80060a4:	2000      	movs	r0, #0
 80060a6:	6360      	str	r0, [r4, #52]	; 0x34
 80060a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060ac:	6a21      	ldr	r1, [r4, #32]
 80060ae:	2301      	movs	r3, #1
 80060b0:	4628      	mov	r0, r5
 80060b2:	47b0      	blx	r6
 80060b4:	1c41      	adds	r1, r0, #1
 80060b6:	d1c2      	bne.n	800603e <__sflush_r+0x3e>
 80060b8:	682b      	ldr	r3, [r5, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d0bf      	beq.n	800603e <__sflush_r+0x3e>
 80060be:	2b1d      	cmp	r3, #29
 80060c0:	d001      	beq.n	80060c6 <__sflush_r+0xc6>
 80060c2:	2b16      	cmp	r3, #22
 80060c4:	d101      	bne.n	80060ca <__sflush_r+0xca>
 80060c6:	602f      	str	r7, [r5, #0]
 80060c8:	e7ac      	b.n	8006024 <__sflush_r+0x24>
 80060ca:	89a3      	ldrh	r3, [r4, #12]
 80060cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060d0:	81a3      	strh	r3, [r4, #12]
 80060d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060d6:	690f      	ldr	r7, [r1, #16]
 80060d8:	2f00      	cmp	r7, #0
 80060da:	d0a3      	beq.n	8006024 <__sflush_r+0x24>
 80060dc:	079b      	lsls	r3, r3, #30
 80060de:	bf18      	it	ne
 80060e0:	2300      	movne	r3, #0
 80060e2:	680e      	ldr	r6, [r1, #0]
 80060e4:	bf08      	it	eq
 80060e6:	694b      	ldreq	r3, [r1, #20]
 80060e8:	eba6 0807 	sub.w	r8, r6, r7
 80060ec:	600f      	str	r7, [r1, #0]
 80060ee:	608b      	str	r3, [r1, #8]
 80060f0:	f1b8 0f00 	cmp.w	r8, #0
 80060f4:	dd96      	ble.n	8006024 <__sflush_r+0x24>
 80060f6:	4643      	mov	r3, r8
 80060f8:	463a      	mov	r2, r7
 80060fa:	6a21      	ldr	r1, [r4, #32]
 80060fc:	4628      	mov	r0, r5
 80060fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006100:	47b0      	blx	r6
 8006102:	2800      	cmp	r0, #0
 8006104:	dc07      	bgt.n	8006116 <__sflush_r+0x116>
 8006106:	89a3      	ldrh	r3, [r4, #12]
 8006108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800610c:	81a3      	strh	r3, [r4, #12]
 800610e:	f04f 30ff 	mov.w	r0, #4294967295
 8006112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006116:	4407      	add	r7, r0
 8006118:	eba8 0800 	sub.w	r8, r8, r0
 800611c:	e7e8      	b.n	80060f0 <__sflush_r+0xf0>
 800611e:	bf00      	nop
 8006120:	20400001 	.word	0x20400001

08006124 <_fflush_r>:
 8006124:	b538      	push	{r3, r4, r5, lr}
 8006126:	690b      	ldr	r3, [r1, #16]
 8006128:	4605      	mov	r5, r0
 800612a:	460c      	mov	r4, r1
 800612c:	b913      	cbnz	r3, 8006134 <_fflush_r+0x10>
 800612e:	2500      	movs	r5, #0
 8006130:	4628      	mov	r0, r5
 8006132:	bd38      	pop	{r3, r4, r5, pc}
 8006134:	b118      	cbz	r0, 800613e <_fflush_r+0x1a>
 8006136:	6983      	ldr	r3, [r0, #24]
 8006138:	b90b      	cbnz	r3, 800613e <_fflush_r+0x1a>
 800613a:	f000 f887 	bl	800624c <__sinit>
 800613e:	4b14      	ldr	r3, [pc, #80]	; (8006190 <_fflush_r+0x6c>)
 8006140:	429c      	cmp	r4, r3
 8006142:	d11b      	bne.n	800617c <_fflush_r+0x58>
 8006144:	686c      	ldr	r4, [r5, #4]
 8006146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d0ef      	beq.n	800612e <_fflush_r+0xa>
 800614e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006150:	07d0      	lsls	r0, r2, #31
 8006152:	d404      	bmi.n	800615e <_fflush_r+0x3a>
 8006154:	0599      	lsls	r1, r3, #22
 8006156:	d402      	bmi.n	800615e <_fflush_r+0x3a>
 8006158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800615a:	f000 fb87 	bl	800686c <__retarget_lock_acquire_recursive>
 800615e:	4628      	mov	r0, r5
 8006160:	4621      	mov	r1, r4
 8006162:	f7ff ff4d 	bl	8006000 <__sflush_r>
 8006166:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006168:	4605      	mov	r5, r0
 800616a:	07da      	lsls	r2, r3, #31
 800616c:	d4e0      	bmi.n	8006130 <_fflush_r+0xc>
 800616e:	89a3      	ldrh	r3, [r4, #12]
 8006170:	059b      	lsls	r3, r3, #22
 8006172:	d4dd      	bmi.n	8006130 <_fflush_r+0xc>
 8006174:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006176:	f000 fb7a 	bl	800686e <__retarget_lock_release_recursive>
 800617a:	e7d9      	b.n	8006130 <_fflush_r+0xc>
 800617c:	4b05      	ldr	r3, [pc, #20]	; (8006194 <_fflush_r+0x70>)
 800617e:	429c      	cmp	r4, r3
 8006180:	d101      	bne.n	8006186 <_fflush_r+0x62>
 8006182:	68ac      	ldr	r4, [r5, #8]
 8006184:	e7df      	b.n	8006146 <_fflush_r+0x22>
 8006186:	4b04      	ldr	r3, [pc, #16]	; (8006198 <_fflush_r+0x74>)
 8006188:	429c      	cmp	r4, r3
 800618a:	bf08      	it	eq
 800618c:	68ec      	ldreq	r4, [r5, #12]
 800618e:	e7da      	b.n	8006146 <_fflush_r+0x22>
 8006190:	08007bf0 	.word	0x08007bf0
 8006194:	08007c10 	.word	0x08007c10
 8006198:	08007bd0 	.word	0x08007bd0

0800619c <_cleanup_r>:
 800619c:	4901      	ldr	r1, [pc, #4]	; (80061a4 <_cleanup_r+0x8>)
 800619e:	f000 bb37 	b.w	8006810 <_fwalk_reent>
 80061a2:	bf00      	nop
 80061a4:	080073d1 	.word	0x080073d1

080061a8 <std.isra.0>:
 80061a8:	2300      	movs	r3, #0
 80061aa:	b510      	push	{r4, lr}
 80061ac:	4604      	mov	r4, r0
 80061ae:	6003      	str	r3, [r0, #0]
 80061b0:	6043      	str	r3, [r0, #4]
 80061b2:	6083      	str	r3, [r0, #8]
 80061b4:	8181      	strh	r1, [r0, #12]
 80061b6:	6643      	str	r3, [r0, #100]	; 0x64
 80061b8:	81c2      	strh	r2, [r0, #14]
 80061ba:	6103      	str	r3, [r0, #16]
 80061bc:	6143      	str	r3, [r0, #20]
 80061be:	6183      	str	r3, [r0, #24]
 80061c0:	4619      	mov	r1, r3
 80061c2:	2208      	movs	r2, #8
 80061c4:	305c      	adds	r0, #92	; 0x5c
 80061c6:	f7fd ff22 	bl	800400e <memset>
 80061ca:	4b05      	ldr	r3, [pc, #20]	; (80061e0 <std.isra.0+0x38>)
 80061cc:	6224      	str	r4, [r4, #32]
 80061ce:	6263      	str	r3, [r4, #36]	; 0x24
 80061d0:	4b04      	ldr	r3, [pc, #16]	; (80061e4 <std.isra.0+0x3c>)
 80061d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80061d4:	4b04      	ldr	r3, [pc, #16]	; (80061e8 <std.isra.0+0x40>)
 80061d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061d8:	4b04      	ldr	r3, [pc, #16]	; (80061ec <std.isra.0+0x44>)
 80061da:	6323      	str	r3, [r4, #48]	; 0x30
 80061dc:	bd10      	pop	{r4, pc}
 80061de:	bf00      	nop
 80061e0:	08007241 	.word	0x08007241
 80061e4:	08007263 	.word	0x08007263
 80061e8:	0800729b 	.word	0x0800729b
 80061ec:	080072bf 	.word	0x080072bf

080061f0 <__sfmoreglue>:
 80061f0:	b570      	push	{r4, r5, r6, lr}
 80061f2:	2568      	movs	r5, #104	; 0x68
 80061f4:	1e4a      	subs	r2, r1, #1
 80061f6:	4355      	muls	r5, r2
 80061f8:	460e      	mov	r6, r1
 80061fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80061fe:	f7fd fcdd 	bl	8003bbc <_malloc_r>
 8006202:	4604      	mov	r4, r0
 8006204:	b140      	cbz	r0, 8006218 <__sfmoreglue+0x28>
 8006206:	2100      	movs	r1, #0
 8006208:	e880 0042 	stmia.w	r0, {r1, r6}
 800620c:	300c      	adds	r0, #12
 800620e:	60a0      	str	r0, [r4, #8]
 8006210:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006214:	f7fd fefb 	bl	800400e <memset>
 8006218:	4620      	mov	r0, r4
 800621a:	bd70      	pop	{r4, r5, r6, pc}

0800621c <__sfp_lock_acquire>:
 800621c:	4801      	ldr	r0, [pc, #4]	; (8006224 <__sfp_lock_acquire+0x8>)
 800621e:	f000 bb25 	b.w	800686c <__retarget_lock_acquire_recursive>
 8006222:	bf00      	nop
 8006224:	20002850 	.word	0x20002850

08006228 <__sfp_lock_release>:
 8006228:	4801      	ldr	r0, [pc, #4]	; (8006230 <__sfp_lock_release+0x8>)
 800622a:	f000 bb20 	b.w	800686e <__retarget_lock_release_recursive>
 800622e:	bf00      	nop
 8006230:	20002850 	.word	0x20002850

08006234 <__sinit_lock_acquire>:
 8006234:	4801      	ldr	r0, [pc, #4]	; (800623c <__sinit_lock_acquire+0x8>)
 8006236:	f000 bb19 	b.w	800686c <__retarget_lock_acquire_recursive>
 800623a:	bf00      	nop
 800623c:	2000284b 	.word	0x2000284b

08006240 <__sinit_lock_release>:
 8006240:	4801      	ldr	r0, [pc, #4]	; (8006248 <__sinit_lock_release+0x8>)
 8006242:	f000 bb14 	b.w	800686e <__retarget_lock_release_recursive>
 8006246:	bf00      	nop
 8006248:	2000284b 	.word	0x2000284b

0800624c <__sinit>:
 800624c:	b510      	push	{r4, lr}
 800624e:	4604      	mov	r4, r0
 8006250:	f7ff fff0 	bl	8006234 <__sinit_lock_acquire>
 8006254:	69a3      	ldr	r3, [r4, #24]
 8006256:	b11b      	cbz	r3, 8006260 <__sinit+0x14>
 8006258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800625c:	f7ff bff0 	b.w	8006240 <__sinit_lock_release>
 8006260:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8006264:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8006268:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800626c:	4b13      	ldr	r3, [pc, #76]	; (80062bc <__sinit+0x70>)
 800626e:	4a14      	ldr	r2, [pc, #80]	; (80062c0 <__sinit+0x74>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	62a2      	str	r2, [r4, #40]	; 0x28
 8006274:	429c      	cmp	r4, r3
 8006276:	bf08      	it	eq
 8006278:	2301      	moveq	r3, #1
 800627a:	4620      	mov	r0, r4
 800627c:	bf08      	it	eq
 800627e:	61a3      	streq	r3, [r4, #24]
 8006280:	f000 f820 	bl	80062c4 <__sfp>
 8006284:	6060      	str	r0, [r4, #4]
 8006286:	4620      	mov	r0, r4
 8006288:	f000 f81c 	bl	80062c4 <__sfp>
 800628c:	60a0      	str	r0, [r4, #8]
 800628e:	4620      	mov	r0, r4
 8006290:	f000 f818 	bl	80062c4 <__sfp>
 8006294:	2200      	movs	r2, #0
 8006296:	60e0      	str	r0, [r4, #12]
 8006298:	2104      	movs	r1, #4
 800629a:	6860      	ldr	r0, [r4, #4]
 800629c:	f7ff ff84 	bl	80061a8 <std.isra.0>
 80062a0:	2201      	movs	r2, #1
 80062a2:	2109      	movs	r1, #9
 80062a4:	68a0      	ldr	r0, [r4, #8]
 80062a6:	f7ff ff7f 	bl	80061a8 <std.isra.0>
 80062aa:	2202      	movs	r2, #2
 80062ac:	2112      	movs	r1, #18
 80062ae:	68e0      	ldr	r0, [r4, #12]
 80062b0:	f7ff ff7a 	bl	80061a8 <std.isra.0>
 80062b4:	2301      	movs	r3, #1
 80062b6:	61a3      	str	r3, [r4, #24]
 80062b8:	e7ce      	b.n	8006258 <__sinit+0xc>
 80062ba:	bf00      	nop
 80062bc:	08007c30 	.word	0x08007c30
 80062c0:	0800619d 	.word	0x0800619d

080062c4 <__sfp>:
 80062c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c6:	4607      	mov	r7, r0
 80062c8:	f7ff ffa8 	bl	800621c <__sfp_lock_acquire>
 80062cc:	4b1f      	ldr	r3, [pc, #124]	; (800634c <__sfp+0x88>)
 80062ce:	681e      	ldr	r6, [r3, #0]
 80062d0:	69b3      	ldr	r3, [r6, #24]
 80062d2:	b913      	cbnz	r3, 80062da <__sfp+0x16>
 80062d4:	4630      	mov	r0, r6
 80062d6:	f7ff ffb9 	bl	800624c <__sinit>
 80062da:	36d8      	adds	r6, #216	; 0xd8
 80062dc:	68b4      	ldr	r4, [r6, #8]
 80062de:	6873      	ldr	r3, [r6, #4]
 80062e0:	3b01      	subs	r3, #1
 80062e2:	d503      	bpl.n	80062ec <__sfp+0x28>
 80062e4:	6833      	ldr	r3, [r6, #0]
 80062e6:	b133      	cbz	r3, 80062f6 <__sfp+0x32>
 80062e8:	6836      	ldr	r6, [r6, #0]
 80062ea:	e7f7      	b.n	80062dc <__sfp+0x18>
 80062ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80062f0:	b17d      	cbz	r5, 8006312 <__sfp+0x4e>
 80062f2:	3468      	adds	r4, #104	; 0x68
 80062f4:	e7f4      	b.n	80062e0 <__sfp+0x1c>
 80062f6:	2104      	movs	r1, #4
 80062f8:	4638      	mov	r0, r7
 80062fa:	f7ff ff79 	bl	80061f0 <__sfmoreglue>
 80062fe:	4604      	mov	r4, r0
 8006300:	6030      	str	r0, [r6, #0]
 8006302:	2800      	cmp	r0, #0
 8006304:	d1f0      	bne.n	80062e8 <__sfp+0x24>
 8006306:	f7ff ff8f 	bl	8006228 <__sfp_lock_release>
 800630a:	230c      	movs	r3, #12
 800630c:	603b      	str	r3, [r7, #0]
 800630e:	4620      	mov	r0, r4
 8006310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006312:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006316:	81e3      	strh	r3, [r4, #14]
 8006318:	2301      	movs	r3, #1
 800631a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800631e:	81a3      	strh	r3, [r4, #12]
 8006320:	6665      	str	r5, [r4, #100]	; 0x64
 8006322:	f000 faa1 	bl	8006868 <__retarget_lock_init_recursive>
 8006326:	f7ff ff7f 	bl	8006228 <__sfp_lock_release>
 800632a:	6025      	str	r5, [r4, #0]
 800632c:	60a5      	str	r5, [r4, #8]
 800632e:	6065      	str	r5, [r4, #4]
 8006330:	6125      	str	r5, [r4, #16]
 8006332:	6165      	str	r5, [r4, #20]
 8006334:	61a5      	str	r5, [r4, #24]
 8006336:	2208      	movs	r2, #8
 8006338:	4629      	mov	r1, r5
 800633a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800633e:	f7fd fe66 	bl	800400e <memset>
 8006342:	6365      	str	r5, [r4, #52]	; 0x34
 8006344:	63a5      	str	r5, [r4, #56]	; 0x38
 8006346:	64a5      	str	r5, [r4, #72]	; 0x48
 8006348:	64e5      	str	r5, [r4, #76]	; 0x4c
 800634a:	e7e0      	b.n	800630e <__sfp+0x4a>
 800634c:	08007c30 	.word	0x08007c30

08006350 <_malloc_trim_r>:
 8006350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006354:	4689      	mov	r9, r1
 8006356:	4f25      	ldr	r7, [pc, #148]	; (80063ec <_malloc_trim_r+0x9c>)
 8006358:	4606      	mov	r6, r0
 800635a:	f7fd fe61 	bl	8004020 <__malloc_lock>
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80063f8 <_malloc_trim_r+0xa8>
 8006364:	685d      	ldr	r5, [r3, #4]
 8006366:	f1a8 0411 	sub.w	r4, r8, #17
 800636a:	f025 0503 	bic.w	r5, r5, #3
 800636e:	eba4 0409 	sub.w	r4, r4, r9
 8006372:	442c      	add	r4, r5
 8006374:	fbb4 f4f8 	udiv	r4, r4, r8
 8006378:	3c01      	subs	r4, #1
 800637a:	fb08 f404 	mul.w	r4, r8, r4
 800637e:	4544      	cmp	r4, r8
 8006380:	da05      	bge.n	800638e <_malloc_trim_r+0x3e>
 8006382:	4630      	mov	r0, r6
 8006384:	f7fd fe52 	bl	800402c <__malloc_unlock>
 8006388:	2000      	movs	r0, #0
 800638a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800638e:	2100      	movs	r1, #0
 8006390:	4630      	mov	r0, r6
 8006392:	f7fd fed1 	bl	8004138 <_sbrk_r>
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	442b      	add	r3, r5
 800639a:	4298      	cmp	r0, r3
 800639c:	d1f1      	bne.n	8006382 <_malloc_trim_r+0x32>
 800639e:	4261      	negs	r1, r4
 80063a0:	4630      	mov	r0, r6
 80063a2:	f7fd fec9 	bl	8004138 <_sbrk_r>
 80063a6:	3001      	adds	r0, #1
 80063a8:	d110      	bne.n	80063cc <_malloc_trim_r+0x7c>
 80063aa:	2100      	movs	r1, #0
 80063ac:	4630      	mov	r0, r6
 80063ae:	f7fd fec3 	bl	8004138 <_sbrk_r>
 80063b2:	68ba      	ldr	r2, [r7, #8]
 80063b4:	1a83      	subs	r3, r0, r2
 80063b6:	2b0f      	cmp	r3, #15
 80063b8:	dde3      	ble.n	8006382 <_malloc_trim_r+0x32>
 80063ba:	490d      	ldr	r1, [pc, #52]	; (80063f0 <_malloc_trim_r+0xa0>)
 80063bc:	f043 0301 	orr.w	r3, r3, #1
 80063c0:	6809      	ldr	r1, [r1, #0]
 80063c2:	6053      	str	r3, [r2, #4]
 80063c4:	1a40      	subs	r0, r0, r1
 80063c6:	490b      	ldr	r1, [pc, #44]	; (80063f4 <_malloc_trim_r+0xa4>)
 80063c8:	6008      	str	r0, [r1, #0]
 80063ca:	e7da      	b.n	8006382 <_malloc_trim_r+0x32>
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4a09      	ldr	r2, [pc, #36]	; (80063f4 <_malloc_trim_r+0xa4>)
 80063d0:	1b2d      	subs	r5, r5, r4
 80063d2:	f045 0501 	orr.w	r5, r5, #1
 80063d6:	605d      	str	r5, [r3, #4]
 80063d8:	6813      	ldr	r3, [r2, #0]
 80063da:	4630      	mov	r0, r6
 80063dc:	1b1c      	subs	r4, r3, r4
 80063de:	6014      	str	r4, [r2, #0]
 80063e0:	f7fd fe24 	bl	800402c <__malloc_unlock>
 80063e4:	2001      	movs	r0, #1
 80063e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ea:	bf00      	nop
 80063ec:	200001d4 	.word	0x200001d4
 80063f0:	200005dc 	.word	0x200005dc
 80063f4:	20000714 	.word	0x20000714
 80063f8:	00000080 	.word	0x00000080

080063fc <_free_r>:
 80063fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006400:	4604      	mov	r4, r0
 8006402:	4688      	mov	r8, r1
 8006404:	2900      	cmp	r1, #0
 8006406:	f000 80ab 	beq.w	8006560 <_free_r+0x164>
 800640a:	f7fd fe09 	bl	8004020 <__malloc_lock>
 800640e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8006412:	4d54      	ldr	r5, [pc, #336]	; (8006564 <_free_r+0x168>)
 8006414:	f022 0001 	bic.w	r0, r2, #1
 8006418:	f1a8 0308 	sub.w	r3, r8, #8
 800641c:	181f      	adds	r7, r3, r0
 800641e:	68a9      	ldr	r1, [r5, #8]
 8006420:	687e      	ldr	r6, [r7, #4]
 8006422:	428f      	cmp	r7, r1
 8006424:	f026 0603 	bic.w	r6, r6, #3
 8006428:	f002 0201 	and.w	r2, r2, #1
 800642c:	d11b      	bne.n	8006466 <_free_r+0x6a>
 800642e:	4430      	add	r0, r6
 8006430:	b93a      	cbnz	r2, 8006442 <_free_r+0x46>
 8006432:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8006436:	1a9b      	subs	r3, r3, r2
 8006438:	6899      	ldr	r1, [r3, #8]
 800643a:	4410      	add	r0, r2
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	60ca      	str	r2, [r1, #12]
 8006440:	6091      	str	r1, [r2, #8]
 8006442:	f040 0201 	orr.w	r2, r0, #1
 8006446:	605a      	str	r2, [r3, #4]
 8006448:	60ab      	str	r3, [r5, #8]
 800644a:	4b47      	ldr	r3, [pc, #284]	; (8006568 <_free_r+0x16c>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4298      	cmp	r0, r3
 8006450:	d304      	bcc.n	800645c <_free_r+0x60>
 8006452:	4b46      	ldr	r3, [pc, #280]	; (800656c <_free_r+0x170>)
 8006454:	4620      	mov	r0, r4
 8006456:	6819      	ldr	r1, [r3, #0]
 8006458:	f7ff ff7a 	bl	8006350 <_malloc_trim_r>
 800645c:	4620      	mov	r0, r4
 800645e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006462:	f7fd bde3 	b.w	800402c <__malloc_unlock>
 8006466:	607e      	str	r6, [r7, #4]
 8006468:	2a00      	cmp	r2, #0
 800646a:	d139      	bne.n	80064e0 <_free_r+0xe4>
 800646c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006470:	f105 0e08 	add.w	lr, r5, #8
 8006474:	1a5b      	subs	r3, r3, r1
 8006476:	4408      	add	r0, r1
 8006478:	6899      	ldr	r1, [r3, #8]
 800647a:	4571      	cmp	r1, lr
 800647c:	d032      	beq.n	80064e4 <_free_r+0xe8>
 800647e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8006482:	f8c1 e00c 	str.w	lr, [r1, #12]
 8006486:	f8ce 1008 	str.w	r1, [lr, #8]
 800648a:	19b9      	adds	r1, r7, r6
 800648c:	6849      	ldr	r1, [r1, #4]
 800648e:	07c9      	lsls	r1, r1, #31
 8006490:	d40a      	bmi.n	80064a8 <_free_r+0xac>
 8006492:	4430      	add	r0, r6
 8006494:	68b9      	ldr	r1, [r7, #8]
 8006496:	bb3a      	cbnz	r2, 80064e8 <_free_r+0xec>
 8006498:	4e35      	ldr	r6, [pc, #212]	; (8006570 <_free_r+0x174>)
 800649a:	42b1      	cmp	r1, r6
 800649c:	d124      	bne.n	80064e8 <_free_r+0xec>
 800649e:	2201      	movs	r2, #1
 80064a0:	616b      	str	r3, [r5, #20]
 80064a2:	612b      	str	r3, [r5, #16]
 80064a4:	60d9      	str	r1, [r3, #12]
 80064a6:	6099      	str	r1, [r3, #8]
 80064a8:	f040 0101 	orr.w	r1, r0, #1
 80064ac:	6059      	str	r1, [r3, #4]
 80064ae:	5018      	str	r0, [r3, r0]
 80064b0:	2a00      	cmp	r2, #0
 80064b2:	d1d3      	bne.n	800645c <_free_r+0x60>
 80064b4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80064b8:	d21a      	bcs.n	80064f0 <_free_r+0xf4>
 80064ba:	2201      	movs	r2, #1
 80064bc:	08c0      	lsrs	r0, r0, #3
 80064be:	1081      	asrs	r1, r0, #2
 80064c0:	408a      	lsls	r2, r1
 80064c2:	6869      	ldr	r1, [r5, #4]
 80064c4:	3001      	adds	r0, #1
 80064c6:	430a      	orrs	r2, r1
 80064c8:	606a      	str	r2, [r5, #4]
 80064ca:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80064ce:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80064d2:	3a08      	subs	r2, #8
 80064d4:	60da      	str	r2, [r3, #12]
 80064d6:	6099      	str	r1, [r3, #8]
 80064d8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80064dc:	60cb      	str	r3, [r1, #12]
 80064de:	e7bd      	b.n	800645c <_free_r+0x60>
 80064e0:	2200      	movs	r2, #0
 80064e2:	e7d2      	b.n	800648a <_free_r+0x8e>
 80064e4:	2201      	movs	r2, #1
 80064e6:	e7d0      	b.n	800648a <_free_r+0x8e>
 80064e8:	68fe      	ldr	r6, [r7, #12]
 80064ea:	60ce      	str	r6, [r1, #12]
 80064ec:	60b1      	str	r1, [r6, #8]
 80064ee:	e7db      	b.n	80064a8 <_free_r+0xac>
 80064f0:	0a42      	lsrs	r2, r0, #9
 80064f2:	2a04      	cmp	r2, #4
 80064f4:	d813      	bhi.n	800651e <_free_r+0x122>
 80064f6:	0982      	lsrs	r2, r0, #6
 80064f8:	3238      	adds	r2, #56	; 0x38
 80064fa:	1c51      	adds	r1, r2, #1
 80064fc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006500:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8006504:	428e      	cmp	r6, r1
 8006506:	d124      	bne.n	8006552 <_free_r+0x156>
 8006508:	2001      	movs	r0, #1
 800650a:	1092      	asrs	r2, r2, #2
 800650c:	fa00 f202 	lsl.w	r2, r0, r2
 8006510:	6868      	ldr	r0, [r5, #4]
 8006512:	4302      	orrs	r2, r0
 8006514:	606a      	str	r2, [r5, #4]
 8006516:	60de      	str	r6, [r3, #12]
 8006518:	6099      	str	r1, [r3, #8]
 800651a:	60b3      	str	r3, [r6, #8]
 800651c:	e7de      	b.n	80064dc <_free_r+0xe0>
 800651e:	2a14      	cmp	r2, #20
 8006520:	d801      	bhi.n	8006526 <_free_r+0x12a>
 8006522:	325b      	adds	r2, #91	; 0x5b
 8006524:	e7e9      	b.n	80064fa <_free_r+0xfe>
 8006526:	2a54      	cmp	r2, #84	; 0x54
 8006528:	d802      	bhi.n	8006530 <_free_r+0x134>
 800652a:	0b02      	lsrs	r2, r0, #12
 800652c:	326e      	adds	r2, #110	; 0x6e
 800652e:	e7e4      	b.n	80064fa <_free_r+0xfe>
 8006530:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006534:	d802      	bhi.n	800653c <_free_r+0x140>
 8006536:	0bc2      	lsrs	r2, r0, #15
 8006538:	3277      	adds	r2, #119	; 0x77
 800653a:	e7de      	b.n	80064fa <_free_r+0xfe>
 800653c:	f240 5154 	movw	r1, #1364	; 0x554
 8006540:	428a      	cmp	r2, r1
 8006542:	bf9a      	itte	ls
 8006544:	0c82      	lsrls	r2, r0, #18
 8006546:	327c      	addls	r2, #124	; 0x7c
 8006548:	227e      	movhi	r2, #126	; 0x7e
 800654a:	e7d6      	b.n	80064fa <_free_r+0xfe>
 800654c:	6889      	ldr	r1, [r1, #8]
 800654e:	428e      	cmp	r6, r1
 8006550:	d004      	beq.n	800655c <_free_r+0x160>
 8006552:	684a      	ldr	r2, [r1, #4]
 8006554:	f022 0203 	bic.w	r2, r2, #3
 8006558:	4290      	cmp	r0, r2
 800655a:	d3f7      	bcc.n	800654c <_free_r+0x150>
 800655c:	68ce      	ldr	r6, [r1, #12]
 800655e:	e7da      	b.n	8006516 <_free_r+0x11a>
 8006560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006564:	200001d4 	.word	0x200001d4
 8006568:	200005e0 	.word	0x200005e0
 800656c:	20000744 	.word	0x20000744
 8006570:	200001dc 	.word	0x200001dc

08006574 <__sfvwrite_r>:
 8006574:	6893      	ldr	r3, [r2, #8]
 8006576:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800657a:	4607      	mov	r7, r0
 800657c:	460c      	mov	r4, r1
 800657e:	4690      	mov	r8, r2
 8006580:	b91b      	cbnz	r3, 800658a <__sfvwrite_r+0x16>
 8006582:	2000      	movs	r0, #0
 8006584:	b003      	add	sp, #12
 8006586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800658a:	898b      	ldrh	r3, [r1, #12]
 800658c:	0718      	lsls	r0, r3, #28
 800658e:	d526      	bpl.n	80065de <__sfvwrite_r+0x6a>
 8006590:	690b      	ldr	r3, [r1, #16]
 8006592:	b323      	cbz	r3, 80065de <__sfvwrite_r+0x6a>
 8006594:	89a3      	ldrh	r3, [r4, #12]
 8006596:	f8d8 6000 	ldr.w	r6, [r8]
 800659a:	f013 0902 	ands.w	r9, r3, #2
 800659e:	d02d      	beq.n	80065fc <__sfvwrite_r+0x88>
 80065a0:	f04f 0a00 	mov.w	sl, #0
 80065a4:	46d1      	mov	r9, sl
 80065a6:	f8df b264 	ldr.w	fp, [pc, #612]	; 800680c <__sfvwrite_r+0x298>
 80065aa:	f1b9 0f00 	cmp.w	r9, #0
 80065ae:	d01f      	beq.n	80065f0 <__sfvwrite_r+0x7c>
 80065b0:	45d9      	cmp	r9, fp
 80065b2:	464b      	mov	r3, r9
 80065b4:	4652      	mov	r2, sl
 80065b6:	bf28      	it	cs
 80065b8:	465b      	movcs	r3, fp
 80065ba:	6a21      	ldr	r1, [r4, #32]
 80065bc:	4638      	mov	r0, r7
 80065be:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80065c0:	47a8      	blx	r5
 80065c2:	2800      	cmp	r0, #0
 80065c4:	f340 8089 	ble.w	80066da <__sfvwrite_r+0x166>
 80065c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80065cc:	4482      	add	sl, r0
 80065ce:	eba9 0900 	sub.w	r9, r9, r0
 80065d2:	1a18      	subs	r0, r3, r0
 80065d4:	f8c8 0008 	str.w	r0, [r8, #8]
 80065d8:	2800      	cmp	r0, #0
 80065da:	d1e6      	bne.n	80065aa <__sfvwrite_r+0x36>
 80065dc:	e7d1      	b.n	8006582 <__sfvwrite_r+0xe>
 80065de:	4621      	mov	r1, r4
 80065e0:	4638      	mov	r0, r7
 80065e2:	f7fe fe3d 	bl	8005260 <__swsetup_r>
 80065e6:	2800      	cmp	r0, #0
 80065e8:	d0d4      	beq.n	8006594 <__sfvwrite_r+0x20>
 80065ea:	f04f 30ff 	mov.w	r0, #4294967295
 80065ee:	e7c9      	b.n	8006584 <__sfvwrite_r+0x10>
 80065f0:	f8d6 a000 	ldr.w	sl, [r6]
 80065f4:	f8d6 9004 	ldr.w	r9, [r6, #4]
 80065f8:	3608      	adds	r6, #8
 80065fa:	e7d6      	b.n	80065aa <__sfvwrite_r+0x36>
 80065fc:	f013 0301 	ands.w	r3, r3, #1
 8006600:	d043      	beq.n	800668a <__sfvwrite_r+0x116>
 8006602:	4648      	mov	r0, r9
 8006604:	46ca      	mov	sl, r9
 8006606:	46cb      	mov	fp, r9
 8006608:	f1bb 0f00 	cmp.w	fp, #0
 800660c:	f000 80d9 	beq.w	80067c2 <__sfvwrite_r+0x24e>
 8006610:	b950      	cbnz	r0, 8006628 <__sfvwrite_r+0xb4>
 8006612:	465a      	mov	r2, fp
 8006614:	210a      	movs	r1, #10
 8006616:	4650      	mov	r0, sl
 8006618:	f000 f996 	bl	8006948 <memchr>
 800661c:	2800      	cmp	r0, #0
 800661e:	f000 80d5 	beq.w	80067cc <__sfvwrite_r+0x258>
 8006622:	3001      	adds	r0, #1
 8006624:	eba0 090a 	sub.w	r9, r0, sl
 8006628:	6820      	ldr	r0, [r4, #0]
 800662a:	6921      	ldr	r1, [r4, #16]
 800662c:	45d9      	cmp	r9, fp
 800662e:	464b      	mov	r3, r9
 8006630:	bf28      	it	cs
 8006632:	465b      	movcs	r3, fp
 8006634:	4288      	cmp	r0, r1
 8006636:	6962      	ldr	r2, [r4, #20]
 8006638:	f240 80cb 	bls.w	80067d2 <__sfvwrite_r+0x25e>
 800663c:	68a5      	ldr	r5, [r4, #8]
 800663e:	4415      	add	r5, r2
 8006640:	42ab      	cmp	r3, r5
 8006642:	f340 80c6 	ble.w	80067d2 <__sfvwrite_r+0x25e>
 8006646:	4651      	mov	r1, sl
 8006648:	462a      	mov	r2, r5
 800664a:	f000 f98b 	bl	8006964 <memmove>
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	4621      	mov	r1, r4
 8006652:	442b      	add	r3, r5
 8006654:	6023      	str	r3, [r4, #0]
 8006656:	4638      	mov	r0, r7
 8006658:	f7ff fd64 	bl	8006124 <_fflush_r>
 800665c:	2800      	cmp	r0, #0
 800665e:	d13c      	bne.n	80066da <__sfvwrite_r+0x166>
 8006660:	ebb9 0905 	subs.w	r9, r9, r5
 8006664:	f040 80cf 	bne.w	8006806 <__sfvwrite_r+0x292>
 8006668:	4621      	mov	r1, r4
 800666a:	4638      	mov	r0, r7
 800666c:	f7ff fd5a 	bl	8006124 <_fflush_r>
 8006670:	2800      	cmp	r0, #0
 8006672:	d132      	bne.n	80066da <__sfvwrite_r+0x166>
 8006674:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006678:	44aa      	add	sl, r5
 800667a:	ebab 0b05 	sub.w	fp, fp, r5
 800667e:	1b5d      	subs	r5, r3, r5
 8006680:	f8c8 5008 	str.w	r5, [r8, #8]
 8006684:	2d00      	cmp	r5, #0
 8006686:	d1bf      	bne.n	8006608 <__sfvwrite_r+0x94>
 8006688:	e77b      	b.n	8006582 <__sfvwrite_r+0xe>
 800668a:	4699      	mov	r9, r3
 800668c:	469a      	mov	sl, r3
 800668e:	f1ba 0f00 	cmp.w	sl, #0
 8006692:	d027      	beq.n	80066e4 <__sfvwrite_r+0x170>
 8006694:	89a2      	ldrh	r2, [r4, #12]
 8006696:	68a5      	ldr	r5, [r4, #8]
 8006698:	0591      	lsls	r1, r2, #22
 800669a:	d565      	bpl.n	8006768 <__sfvwrite_r+0x1f4>
 800669c:	45aa      	cmp	sl, r5
 800669e:	d33b      	bcc.n	8006718 <__sfvwrite_r+0x1a4>
 80066a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80066a4:	d036      	beq.n	8006714 <__sfvwrite_r+0x1a0>
 80066a6:	2002      	movs	r0, #2
 80066a8:	6921      	ldr	r1, [r4, #16]
 80066aa:	6823      	ldr	r3, [r4, #0]
 80066ac:	1a5b      	subs	r3, r3, r1
 80066ae:	9301      	str	r3, [sp, #4]
 80066b0:	6963      	ldr	r3, [r4, #20]
 80066b2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80066b6:	fb93 fbf0 	sdiv	fp, r3, r0
 80066ba:	9b01      	ldr	r3, [sp, #4]
 80066bc:	1c58      	adds	r0, r3, #1
 80066be:	4450      	add	r0, sl
 80066c0:	4583      	cmp	fp, r0
 80066c2:	bf38      	it	cc
 80066c4:	4683      	movcc	fp, r0
 80066c6:	0553      	lsls	r3, r2, #21
 80066c8:	d53e      	bpl.n	8006748 <__sfvwrite_r+0x1d4>
 80066ca:	4659      	mov	r1, fp
 80066cc:	4638      	mov	r0, r7
 80066ce:	f7fd fa75 	bl	8003bbc <_malloc_r>
 80066d2:	4605      	mov	r5, r0
 80066d4:	b950      	cbnz	r0, 80066ec <__sfvwrite_r+0x178>
 80066d6:	230c      	movs	r3, #12
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	89a3      	ldrh	r3, [r4, #12]
 80066dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066e0:	81a3      	strh	r3, [r4, #12]
 80066e2:	e782      	b.n	80065ea <__sfvwrite_r+0x76>
 80066e4:	e896 0600 	ldmia.w	r6, {r9, sl}
 80066e8:	3608      	adds	r6, #8
 80066ea:	e7d0      	b.n	800668e <__sfvwrite_r+0x11a>
 80066ec:	9a01      	ldr	r2, [sp, #4]
 80066ee:	6921      	ldr	r1, [r4, #16]
 80066f0:	f7fd fc82 	bl	8003ff8 <memcpy>
 80066f4:	89a2      	ldrh	r2, [r4, #12]
 80066f6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80066fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80066fe:	81a2      	strh	r2, [r4, #12]
 8006700:	9b01      	ldr	r3, [sp, #4]
 8006702:	6125      	str	r5, [r4, #16]
 8006704:	441d      	add	r5, r3
 8006706:	6025      	str	r5, [r4, #0]
 8006708:	4655      	mov	r5, sl
 800670a:	ebab 0303 	sub.w	r3, fp, r3
 800670e:	f8c4 b014 	str.w	fp, [r4, #20]
 8006712:	60a3      	str	r3, [r4, #8]
 8006714:	45aa      	cmp	sl, r5
 8006716:	d200      	bcs.n	800671a <__sfvwrite_r+0x1a6>
 8006718:	4655      	mov	r5, sl
 800671a:	462a      	mov	r2, r5
 800671c:	4649      	mov	r1, r9
 800671e:	6820      	ldr	r0, [r4, #0]
 8006720:	f000 f920 	bl	8006964 <memmove>
 8006724:	68a3      	ldr	r3, [r4, #8]
 8006726:	1b5b      	subs	r3, r3, r5
 8006728:	60a3      	str	r3, [r4, #8]
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	441d      	add	r5, r3
 800672e:	6025      	str	r5, [r4, #0]
 8006730:	4655      	mov	r5, sl
 8006732:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006736:	44a9      	add	r9, r5
 8006738:	ebaa 0a05 	sub.w	sl, sl, r5
 800673c:	1b5d      	subs	r5, r3, r5
 800673e:	f8c8 5008 	str.w	r5, [r8, #8]
 8006742:	2d00      	cmp	r5, #0
 8006744:	d1a3      	bne.n	800668e <__sfvwrite_r+0x11a>
 8006746:	e71c      	b.n	8006582 <__sfvwrite_r+0xe>
 8006748:	465a      	mov	r2, fp
 800674a:	4638      	mov	r0, r7
 800674c:	f000 fbf6 	bl	8006f3c <_realloc_r>
 8006750:	4605      	mov	r5, r0
 8006752:	2800      	cmp	r0, #0
 8006754:	d1d4      	bne.n	8006700 <__sfvwrite_r+0x18c>
 8006756:	6921      	ldr	r1, [r4, #16]
 8006758:	4638      	mov	r0, r7
 800675a:	f7ff fe4f 	bl	80063fc <_free_r>
 800675e:	89a3      	ldrh	r3, [r4, #12]
 8006760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006764:	81a3      	strh	r3, [r4, #12]
 8006766:	e7b6      	b.n	80066d6 <__sfvwrite_r+0x162>
 8006768:	6820      	ldr	r0, [r4, #0]
 800676a:	6923      	ldr	r3, [r4, #16]
 800676c:	4298      	cmp	r0, r3
 800676e:	d802      	bhi.n	8006776 <__sfvwrite_r+0x202>
 8006770:	6962      	ldr	r2, [r4, #20]
 8006772:	4592      	cmp	sl, r2
 8006774:	d215      	bcs.n	80067a2 <__sfvwrite_r+0x22e>
 8006776:	4555      	cmp	r5, sl
 8006778:	bf28      	it	cs
 800677a:	4655      	movcs	r5, sl
 800677c:	4649      	mov	r1, r9
 800677e:	462a      	mov	r2, r5
 8006780:	f000 f8f0 	bl	8006964 <memmove>
 8006784:	68a3      	ldr	r3, [r4, #8]
 8006786:	6822      	ldr	r2, [r4, #0]
 8006788:	1b5b      	subs	r3, r3, r5
 800678a:	442a      	add	r2, r5
 800678c:	60a3      	str	r3, [r4, #8]
 800678e:	6022      	str	r2, [r4, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1ce      	bne.n	8006732 <__sfvwrite_r+0x1be>
 8006794:	4621      	mov	r1, r4
 8006796:	4638      	mov	r0, r7
 8006798:	f7ff fcc4 	bl	8006124 <_fflush_r>
 800679c:	2800      	cmp	r0, #0
 800679e:	d0c8      	beq.n	8006732 <__sfvwrite_r+0x1be>
 80067a0:	e79b      	b.n	80066da <__sfvwrite_r+0x166>
 80067a2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80067a6:	4553      	cmp	r3, sl
 80067a8:	bf28      	it	cs
 80067aa:	4653      	movcs	r3, sl
 80067ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80067b0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80067b2:	4353      	muls	r3, r2
 80067b4:	6a21      	ldr	r1, [r4, #32]
 80067b6:	464a      	mov	r2, r9
 80067b8:	4638      	mov	r0, r7
 80067ba:	47a8      	blx	r5
 80067bc:	1e05      	subs	r5, r0, #0
 80067be:	dcb8      	bgt.n	8006732 <__sfvwrite_r+0x1be>
 80067c0:	e78b      	b.n	80066da <__sfvwrite_r+0x166>
 80067c2:	e896 0c00 	ldmia.w	r6, {sl, fp}
 80067c6:	2000      	movs	r0, #0
 80067c8:	3608      	adds	r6, #8
 80067ca:	e71d      	b.n	8006608 <__sfvwrite_r+0x94>
 80067cc:	f10b 0901 	add.w	r9, fp, #1
 80067d0:	e72a      	b.n	8006628 <__sfvwrite_r+0xb4>
 80067d2:	4293      	cmp	r3, r2
 80067d4:	db09      	blt.n	80067ea <__sfvwrite_r+0x276>
 80067d6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80067d8:	4613      	mov	r3, r2
 80067da:	6a21      	ldr	r1, [r4, #32]
 80067dc:	4652      	mov	r2, sl
 80067de:	4638      	mov	r0, r7
 80067e0:	47a8      	blx	r5
 80067e2:	1e05      	subs	r5, r0, #0
 80067e4:	f73f af3c 	bgt.w	8006660 <__sfvwrite_r+0xec>
 80067e8:	e777      	b.n	80066da <__sfvwrite_r+0x166>
 80067ea:	461a      	mov	r2, r3
 80067ec:	4651      	mov	r1, sl
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	f000 f8b8 	bl	8006964 <memmove>
 80067f4:	9b01      	ldr	r3, [sp, #4]
 80067f6:	68a2      	ldr	r2, [r4, #8]
 80067f8:	461d      	mov	r5, r3
 80067fa:	1ad2      	subs	r2, r2, r3
 80067fc:	60a2      	str	r2, [r4, #8]
 80067fe:	6822      	ldr	r2, [r4, #0]
 8006800:	441a      	add	r2, r3
 8006802:	6022      	str	r2, [r4, #0]
 8006804:	e72c      	b.n	8006660 <__sfvwrite_r+0xec>
 8006806:	2001      	movs	r0, #1
 8006808:	e734      	b.n	8006674 <__sfvwrite_r+0x100>
 800680a:	bf00      	nop
 800680c:	7ffffc00 	.word	0x7ffffc00

08006810 <_fwalk_reent>:
 8006810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006814:	4680      	mov	r8, r0
 8006816:	4689      	mov	r9, r1
 8006818:	2600      	movs	r6, #0
 800681a:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800681e:	b914      	cbnz	r4, 8006826 <_fwalk_reent+0x16>
 8006820:	4630      	mov	r0, r6
 8006822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006826:	68a5      	ldr	r5, [r4, #8]
 8006828:	6867      	ldr	r7, [r4, #4]
 800682a:	3f01      	subs	r7, #1
 800682c:	d501      	bpl.n	8006832 <_fwalk_reent+0x22>
 800682e:	6824      	ldr	r4, [r4, #0]
 8006830:	e7f5      	b.n	800681e <_fwalk_reent+0xe>
 8006832:	89ab      	ldrh	r3, [r5, #12]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d907      	bls.n	8006848 <_fwalk_reent+0x38>
 8006838:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800683c:	3301      	adds	r3, #1
 800683e:	d003      	beq.n	8006848 <_fwalk_reent+0x38>
 8006840:	4629      	mov	r1, r5
 8006842:	4640      	mov	r0, r8
 8006844:	47c8      	blx	r9
 8006846:	4306      	orrs	r6, r0
 8006848:	3568      	adds	r5, #104	; 0x68
 800684a:	e7ee      	b.n	800682a <_fwalk_reent+0x1a>

0800684c <_localeconv_r>:
 800684c:	4b04      	ldr	r3, [pc, #16]	; (8006860 <_localeconv_r+0x14>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6a18      	ldr	r0, [r3, #32]
 8006852:	4b04      	ldr	r3, [pc, #16]	; (8006864 <_localeconv_r+0x18>)
 8006854:	2800      	cmp	r0, #0
 8006856:	bf08      	it	eq
 8006858:	4618      	moveq	r0, r3
 800685a:	30f0      	adds	r0, #240	; 0xf0
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	200005e4 	.word	0x200005e4
 8006864:	20000068 	.word	0x20000068

08006868 <__retarget_lock_init_recursive>:
 8006868:	4770      	bx	lr

0800686a <__retarget_lock_close_recursive>:
 800686a:	4770      	bx	lr

0800686c <__retarget_lock_acquire_recursive>:
 800686c:	4770      	bx	lr

0800686e <__retarget_lock_release_recursive>:
 800686e:	4770      	bx	lr

08006870 <__swhatbuf_r>:
 8006870:	b570      	push	{r4, r5, r6, lr}
 8006872:	460e      	mov	r6, r1
 8006874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006878:	b090      	sub	sp, #64	; 0x40
 800687a:	2900      	cmp	r1, #0
 800687c:	4614      	mov	r4, r2
 800687e:	461d      	mov	r5, r3
 8006880:	da09      	bge.n	8006896 <__swhatbuf_r+0x26>
 8006882:	2200      	movs	r2, #0
 8006884:	89b3      	ldrh	r3, [r6, #12]
 8006886:	602a      	str	r2, [r5, #0]
 8006888:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800688c:	d116      	bne.n	80068bc <__swhatbuf_r+0x4c>
 800688e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006892:	6023      	str	r3, [r4, #0]
 8006894:	e015      	b.n	80068c2 <__swhatbuf_r+0x52>
 8006896:	aa01      	add	r2, sp, #4
 8006898:	f000 fe70 	bl	800757c <_fstat_r>
 800689c:	2800      	cmp	r0, #0
 800689e:	dbf0      	blt.n	8006882 <__swhatbuf_r+0x12>
 80068a0:	9a02      	ldr	r2, [sp, #8]
 80068a2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80068a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80068aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80068ae:	425a      	negs	r2, r3
 80068b0:	415a      	adcs	r2, r3
 80068b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068b6:	602a      	str	r2, [r5, #0]
 80068b8:	6023      	str	r3, [r4, #0]
 80068ba:	e002      	b.n	80068c2 <__swhatbuf_r+0x52>
 80068bc:	2340      	movs	r3, #64	; 0x40
 80068be:	4610      	mov	r0, r2
 80068c0:	6023      	str	r3, [r4, #0]
 80068c2:	b010      	add	sp, #64	; 0x40
 80068c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080068c8 <__smakebuf_r>:
 80068c8:	898b      	ldrh	r3, [r1, #12]
 80068ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80068cc:	079d      	lsls	r5, r3, #30
 80068ce:	4606      	mov	r6, r0
 80068d0:	460c      	mov	r4, r1
 80068d2:	d507      	bpl.n	80068e4 <__smakebuf_r+0x1c>
 80068d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80068d8:	6023      	str	r3, [r4, #0]
 80068da:	6123      	str	r3, [r4, #16]
 80068dc:	2301      	movs	r3, #1
 80068de:	6163      	str	r3, [r4, #20]
 80068e0:	b002      	add	sp, #8
 80068e2:	bd70      	pop	{r4, r5, r6, pc}
 80068e4:	ab01      	add	r3, sp, #4
 80068e6:	466a      	mov	r2, sp
 80068e8:	f7ff ffc2 	bl	8006870 <__swhatbuf_r>
 80068ec:	9900      	ldr	r1, [sp, #0]
 80068ee:	4605      	mov	r5, r0
 80068f0:	4630      	mov	r0, r6
 80068f2:	f7fd f963 	bl	8003bbc <_malloc_r>
 80068f6:	b948      	cbnz	r0, 800690c <__smakebuf_r+0x44>
 80068f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068fc:	059a      	lsls	r2, r3, #22
 80068fe:	d4ef      	bmi.n	80068e0 <__smakebuf_r+0x18>
 8006900:	f023 0303 	bic.w	r3, r3, #3
 8006904:	f043 0302 	orr.w	r3, r3, #2
 8006908:	81a3      	strh	r3, [r4, #12]
 800690a:	e7e3      	b.n	80068d4 <__smakebuf_r+0xc>
 800690c:	4b0d      	ldr	r3, [pc, #52]	; (8006944 <__smakebuf_r+0x7c>)
 800690e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006910:	89a3      	ldrh	r3, [r4, #12]
 8006912:	6020      	str	r0, [r4, #0]
 8006914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006918:	81a3      	strh	r3, [r4, #12]
 800691a:	9b00      	ldr	r3, [sp, #0]
 800691c:	6120      	str	r0, [r4, #16]
 800691e:	6163      	str	r3, [r4, #20]
 8006920:	9b01      	ldr	r3, [sp, #4]
 8006922:	b15b      	cbz	r3, 800693c <__smakebuf_r+0x74>
 8006924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006928:	4630      	mov	r0, r6
 800692a:	f000 fe39 	bl	80075a0 <_isatty_r>
 800692e:	b128      	cbz	r0, 800693c <__smakebuf_r+0x74>
 8006930:	89a3      	ldrh	r3, [r4, #12]
 8006932:	f023 0303 	bic.w	r3, r3, #3
 8006936:	f043 0301 	orr.w	r3, r3, #1
 800693a:	81a3      	strh	r3, [r4, #12]
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	431d      	orrs	r5, r3
 8006940:	81a5      	strh	r5, [r4, #12]
 8006942:	e7cd      	b.n	80068e0 <__smakebuf_r+0x18>
 8006944:	0800619d 	.word	0x0800619d

08006948 <memchr>:
 8006948:	b510      	push	{r4, lr}
 800694a:	b2c9      	uxtb	r1, r1
 800694c:	4402      	add	r2, r0
 800694e:	4290      	cmp	r0, r2
 8006950:	4603      	mov	r3, r0
 8006952:	d101      	bne.n	8006958 <memchr+0x10>
 8006954:	2000      	movs	r0, #0
 8006956:	bd10      	pop	{r4, pc}
 8006958:	781c      	ldrb	r4, [r3, #0]
 800695a:	3001      	adds	r0, #1
 800695c:	428c      	cmp	r4, r1
 800695e:	d1f6      	bne.n	800694e <memchr+0x6>
 8006960:	4618      	mov	r0, r3
 8006962:	bd10      	pop	{r4, pc}

08006964 <memmove>:
 8006964:	4288      	cmp	r0, r1
 8006966:	b510      	push	{r4, lr}
 8006968:	eb01 0302 	add.w	r3, r1, r2
 800696c:	d803      	bhi.n	8006976 <memmove+0x12>
 800696e:	1e42      	subs	r2, r0, #1
 8006970:	4299      	cmp	r1, r3
 8006972:	d10c      	bne.n	800698e <memmove+0x2a>
 8006974:	bd10      	pop	{r4, pc}
 8006976:	4298      	cmp	r0, r3
 8006978:	d2f9      	bcs.n	800696e <memmove+0xa>
 800697a:	1881      	adds	r1, r0, r2
 800697c:	1ad2      	subs	r2, r2, r3
 800697e:	42d3      	cmn	r3, r2
 8006980:	d100      	bne.n	8006984 <memmove+0x20>
 8006982:	bd10      	pop	{r4, pc}
 8006984:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006988:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800698c:	e7f7      	b.n	800697e <memmove+0x1a>
 800698e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006992:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006996:	e7eb      	b.n	8006970 <memmove+0xc>

08006998 <_Balloc>:
 8006998:	b570      	push	{r4, r5, r6, lr}
 800699a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800699c:	4604      	mov	r4, r0
 800699e:	460e      	mov	r6, r1
 80069a0:	b93d      	cbnz	r5, 80069b2 <_Balloc+0x1a>
 80069a2:	2010      	movs	r0, #16
 80069a4:	f7fd f902 	bl	8003bac <malloc>
 80069a8:	6260      	str	r0, [r4, #36]	; 0x24
 80069aa:	6045      	str	r5, [r0, #4]
 80069ac:	6085      	str	r5, [r0, #8]
 80069ae:	6005      	str	r5, [r0, #0]
 80069b0:	60c5      	str	r5, [r0, #12]
 80069b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80069b4:	68eb      	ldr	r3, [r5, #12]
 80069b6:	b183      	cbz	r3, 80069da <_Balloc+0x42>
 80069b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80069c0:	b9b8      	cbnz	r0, 80069f2 <_Balloc+0x5a>
 80069c2:	2101      	movs	r1, #1
 80069c4:	fa01 f506 	lsl.w	r5, r1, r6
 80069c8:	1d6a      	adds	r2, r5, #5
 80069ca:	0092      	lsls	r2, r2, #2
 80069cc:	4620      	mov	r0, r4
 80069ce:	f000 fcc1 	bl	8007354 <_calloc_r>
 80069d2:	b160      	cbz	r0, 80069ee <_Balloc+0x56>
 80069d4:	6046      	str	r6, [r0, #4]
 80069d6:	6085      	str	r5, [r0, #8]
 80069d8:	e00e      	b.n	80069f8 <_Balloc+0x60>
 80069da:	2221      	movs	r2, #33	; 0x21
 80069dc:	2104      	movs	r1, #4
 80069de:	4620      	mov	r0, r4
 80069e0:	f000 fcb8 	bl	8007354 <_calloc_r>
 80069e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069e6:	60e8      	str	r0, [r5, #12]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1e4      	bne.n	80069b8 <_Balloc+0x20>
 80069ee:	2000      	movs	r0, #0
 80069f0:	bd70      	pop	{r4, r5, r6, pc}
 80069f2:	6802      	ldr	r2, [r0, #0]
 80069f4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80069f8:	2300      	movs	r3, #0
 80069fa:	6103      	str	r3, [r0, #16]
 80069fc:	60c3      	str	r3, [r0, #12]
 80069fe:	bd70      	pop	{r4, r5, r6, pc}

08006a00 <_Bfree>:
 8006a00:	b570      	push	{r4, r5, r6, lr}
 8006a02:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006a04:	4606      	mov	r6, r0
 8006a06:	460d      	mov	r5, r1
 8006a08:	b93c      	cbnz	r4, 8006a1a <_Bfree+0x1a>
 8006a0a:	2010      	movs	r0, #16
 8006a0c:	f7fd f8ce 	bl	8003bac <malloc>
 8006a10:	6270      	str	r0, [r6, #36]	; 0x24
 8006a12:	6044      	str	r4, [r0, #4]
 8006a14:	6084      	str	r4, [r0, #8]
 8006a16:	6004      	str	r4, [r0, #0]
 8006a18:	60c4      	str	r4, [r0, #12]
 8006a1a:	b13d      	cbz	r5, 8006a2c <_Bfree+0x2c>
 8006a1c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006a1e:	686a      	ldr	r2, [r5, #4]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a26:	6029      	str	r1, [r5, #0]
 8006a28:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006a2c:	bd70      	pop	{r4, r5, r6, pc}

08006a2e <__multadd>:
 8006a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a32:	461f      	mov	r7, r3
 8006a34:	4606      	mov	r6, r0
 8006a36:	460c      	mov	r4, r1
 8006a38:	2300      	movs	r3, #0
 8006a3a:	690d      	ldr	r5, [r1, #16]
 8006a3c:	f101 0e14 	add.w	lr, r1, #20
 8006a40:	f8de 0000 	ldr.w	r0, [lr]
 8006a44:	3301      	adds	r3, #1
 8006a46:	b281      	uxth	r1, r0
 8006a48:	fb02 7101 	mla	r1, r2, r1, r7
 8006a4c:	0c00      	lsrs	r0, r0, #16
 8006a4e:	0c0f      	lsrs	r7, r1, #16
 8006a50:	fb02 7000 	mla	r0, r2, r0, r7
 8006a54:	b289      	uxth	r1, r1
 8006a56:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006a5a:	429d      	cmp	r5, r3
 8006a5c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006a60:	f84e 1b04 	str.w	r1, [lr], #4
 8006a64:	dcec      	bgt.n	8006a40 <__multadd+0x12>
 8006a66:	b1d7      	cbz	r7, 8006a9e <__multadd+0x70>
 8006a68:	68a3      	ldr	r3, [r4, #8]
 8006a6a:	429d      	cmp	r5, r3
 8006a6c:	db12      	blt.n	8006a94 <__multadd+0x66>
 8006a6e:	6861      	ldr	r1, [r4, #4]
 8006a70:	4630      	mov	r0, r6
 8006a72:	3101      	adds	r1, #1
 8006a74:	f7ff ff90 	bl	8006998 <_Balloc>
 8006a78:	4680      	mov	r8, r0
 8006a7a:	6922      	ldr	r2, [r4, #16]
 8006a7c:	f104 010c 	add.w	r1, r4, #12
 8006a80:	3202      	adds	r2, #2
 8006a82:	0092      	lsls	r2, r2, #2
 8006a84:	300c      	adds	r0, #12
 8006a86:	f7fd fab7 	bl	8003ff8 <memcpy>
 8006a8a:	4621      	mov	r1, r4
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	f7ff ffb7 	bl	8006a00 <_Bfree>
 8006a92:	4644      	mov	r4, r8
 8006a94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a98:	3501      	adds	r5, #1
 8006a9a:	615f      	str	r7, [r3, #20]
 8006a9c:	6125      	str	r5, [r4, #16]
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006aa4 <__hi0bits>:
 8006aa4:	0c02      	lsrs	r2, r0, #16
 8006aa6:	0412      	lsls	r2, r2, #16
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	b9b2      	cbnz	r2, 8006ada <__hi0bits+0x36>
 8006aac:	0403      	lsls	r3, r0, #16
 8006aae:	2010      	movs	r0, #16
 8006ab0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006ab4:	bf04      	itt	eq
 8006ab6:	021b      	lsleq	r3, r3, #8
 8006ab8:	3008      	addeq	r0, #8
 8006aba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006abe:	bf04      	itt	eq
 8006ac0:	011b      	lsleq	r3, r3, #4
 8006ac2:	3004      	addeq	r0, #4
 8006ac4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006ac8:	bf04      	itt	eq
 8006aca:	009b      	lsleq	r3, r3, #2
 8006acc:	3002      	addeq	r0, #2
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	db06      	blt.n	8006ae0 <__hi0bits+0x3c>
 8006ad2:	005b      	lsls	r3, r3, #1
 8006ad4:	d503      	bpl.n	8006ade <__hi0bits+0x3a>
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	4770      	bx	lr
 8006ada:	2000      	movs	r0, #0
 8006adc:	e7e8      	b.n	8006ab0 <__hi0bits+0xc>
 8006ade:	2020      	movs	r0, #32
 8006ae0:	4770      	bx	lr

08006ae2 <__lo0bits>:
 8006ae2:	6803      	ldr	r3, [r0, #0]
 8006ae4:	4601      	mov	r1, r0
 8006ae6:	f013 0207 	ands.w	r2, r3, #7
 8006aea:	d00b      	beq.n	8006b04 <__lo0bits+0x22>
 8006aec:	07da      	lsls	r2, r3, #31
 8006aee:	d423      	bmi.n	8006b38 <__lo0bits+0x56>
 8006af0:	0798      	lsls	r0, r3, #30
 8006af2:	bf49      	itett	mi
 8006af4:	085b      	lsrmi	r3, r3, #1
 8006af6:	089b      	lsrpl	r3, r3, #2
 8006af8:	2001      	movmi	r0, #1
 8006afa:	600b      	strmi	r3, [r1, #0]
 8006afc:	bf5c      	itt	pl
 8006afe:	600b      	strpl	r3, [r1, #0]
 8006b00:	2002      	movpl	r0, #2
 8006b02:	4770      	bx	lr
 8006b04:	b298      	uxth	r0, r3
 8006b06:	b9a8      	cbnz	r0, 8006b34 <__lo0bits+0x52>
 8006b08:	2010      	movs	r0, #16
 8006b0a:	0c1b      	lsrs	r3, r3, #16
 8006b0c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006b10:	bf04      	itt	eq
 8006b12:	0a1b      	lsreq	r3, r3, #8
 8006b14:	3008      	addeq	r0, #8
 8006b16:	071a      	lsls	r2, r3, #28
 8006b18:	bf04      	itt	eq
 8006b1a:	091b      	lsreq	r3, r3, #4
 8006b1c:	3004      	addeq	r0, #4
 8006b1e:	079a      	lsls	r2, r3, #30
 8006b20:	bf04      	itt	eq
 8006b22:	089b      	lsreq	r3, r3, #2
 8006b24:	3002      	addeq	r0, #2
 8006b26:	07da      	lsls	r2, r3, #31
 8006b28:	d402      	bmi.n	8006b30 <__lo0bits+0x4e>
 8006b2a:	085b      	lsrs	r3, r3, #1
 8006b2c:	d006      	beq.n	8006b3c <__lo0bits+0x5a>
 8006b2e:	3001      	adds	r0, #1
 8006b30:	600b      	str	r3, [r1, #0]
 8006b32:	4770      	bx	lr
 8006b34:	4610      	mov	r0, r2
 8006b36:	e7e9      	b.n	8006b0c <__lo0bits+0x2a>
 8006b38:	2000      	movs	r0, #0
 8006b3a:	4770      	bx	lr
 8006b3c:	2020      	movs	r0, #32
 8006b3e:	4770      	bx	lr

08006b40 <__i2b>:
 8006b40:	b510      	push	{r4, lr}
 8006b42:	460c      	mov	r4, r1
 8006b44:	2101      	movs	r1, #1
 8006b46:	f7ff ff27 	bl	8006998 <_Balloc>
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	6144      	str	r4, [r0, #20]
 8006b4e:	6102      	str	r2, [r0, #16]
 8006b50:	bd10      	pop	{r4, pc}

08006b52 <__multiply>:
 8006b52:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b56:	4614      	mov	r4, r2
 8006b58:	690a      	ldr	r2, [r1, #16]
 8006b5a:	6923      	ldr	r3, [r4, #16]
 8006b5c:	4689      	mov	r9, r1
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	bfbe      	ittt	lt
 8006b62:	460b      	movlt	r3, r1
 8006b64:	46a1      	movlt	r9, r4
 8006b66:	461c      	movlt	r4, r3
 8006b68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b6c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006b70:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006b74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006b78:	eb07 060a 	add.w	r6, r7, sl
 8006b7c:	429e      	cmp	r6, r3
 8006b7e:	bfc8      	it	gt
 8006b80:	3101      	addgt	r1, #1
 8006b82:	f7ff ff09 	bl	8006998 <_Balloc>
 8006b86:	f100 0514 	add.w	r5, r0, #20
 8006b8a:	462b      	mov	r3, r5
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b92:	4543      	cmp	r3, r8
 8006b94:	d316      	bcc.n	8006bc4 <__multiply+0x72>
 8006b96:	f104 0214 	add.w	r2, r4, #20
 8006b9a:	f109 0114 	add.w	r1, r9, #20
 8006b9e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8006ba2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006ba6:	9301      	str	r3, [sp, #4]
 8006ba8:	9c01      	ldr	r4, [sp, #4]
 8006baa:	4613      	mov	r3, r2
 8006bac:	4294      	cmp	r4, r2
 8006bae:	d80c      	bhi.n	8006bca <__multiply+0x78>
 8006bb0:	2e00      	cmp	r6, #0
 8006bb2:	dd03      	ble.n	8006bbc <__multiply+0x6a>
 8006bb4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d054      	beq.n	8006c66 <__multiply+0x114>
 8006bbc:	6106      	str	r6, [r0, #16]
 8006bbe:	b003      	add	sp, #12
 8006bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc4:	f843 2b04 	str.w	r2, [r3], #4
 8006bc8:	e7e3      	b.n	8006b92 <__multiply+0x40>
 8006bca:	f8b3 a000 	ldrh.w	sl, [r3]
 8006bce:	3204      	adds	r2, #4
 8006bd0:	f1ba 0f00 	cmp.w	sl, #0
 8006bd4:	d020      	beq.n	8006c18 <__multiply+0xc6>
 8006bd6:	46ae      	mov	lr, r5
 8006bd8:	4689      	mov	r9, r1
 8006bda:	f04f 0c00 	mov.w	ip, #0
 8006bde:	f859 4b04 	ldr.w	r4, [r9], #4
 8006be2:	f8be b000 	ldrh.w	fp, [lr]
 8006be6:	b2a3      	uxth	r3, r4
 8006be8:	fb0a b303 	mla	r3, sl, r3, fp
 8006bec:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8006bf0:	f8de 4000 	ldr.w	r4, [lr]
 8006bf4:	4463      	add	r3, ip
 8006bf6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006bfa:	fb0a c40b 	mla	r4, sl, fp, ip
 8006bfe:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006c08:	454f      	cmp	r7, r9
 8006c0a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006c0e:	f84e 3b04 	str.w	r3, [lr], #4
 8006c12:	d8e4      	bhi.n	8006bde <__multiply+0x8c>
 8006c14:	f8ce c000 	str.w	ip, [lr]
 8006c18:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8006c1c:	f1b9 0f00 	cmp.w	r9, #0
 8006c20:	d01f      	beq.n	8006c62 <__multiply+0x110>
 8006c22:	46ae      	mov	lr, r5
 8006c24:	468c      	mov	ip, r1
 8006c26:	f04f 0a00 	mov.w	sl, #0
 8006c2a:	682b      	ldr	r3, [r5, #0]
 8006c2c:	f8bc 4000 	ldrh.w	r4, [ip]
 8006c30:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	fb09 b404 	mla	r4, r9, r4, fp
 8006c3a:	44a2      	add	sl, r4
 8006c3c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8006c40:	f84e 3b04 	str.w	r3, [lr], #4
 8006c44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c48:	f8be 4000 	ldrh.w	r4, [lr]
 8006c4c:	0c1b      	lsrs	r3, r3, #16
 8006c4e:	fb09 4303 	mla	r3, r9, r3, r4
 8006c52:	4567      	cmp	r7, ip
 8006c54:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8006c58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c5c:	d8e6      	bhi.n	8006c2c <__multiply+0xda>
 8006c5e:	f8ce 3000 	str.w	r3, [lr]
 8006c62:	3504      	adds	r5, #4
 8006c64:	e7a0      	b.n	8006ba8 <__multiply+0x56>
 8006c66:	3e01      	subs	r6, #1
 8006c68:	e7a2      	b.n	8006bb0 <__multiply+0x5e>
	...

08006c6c <__pow5mult>:
 8006c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c70:	4615      	mov	r5, r2
 8006c72:	f012 0203 	ands.w	r2, r2, #3
 8006c76:	4606      	mov	r6, r0
 8006c78:	460f      	mov	r7, r1
 8006c7a:	d007      	beq.n	8006c8c <__pow5mult+0x20>
 8006c7c:	4c21      	ldr	r4, [pc, #132]	; (8006d04 <__pow5mult+0x98>)
 8006c7e:	3a01      	subs	r2, #1
 8006c80:	2300      	movs	r3, #0
 8006c82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c86:	f7ff fed2 	bl	8006a2e <__multadd>
 8006c8a:	4607      	mov	r7, r0
 8006c8c:	10ad      	asrs	r5, r5, #2
 8006c8e:	d035      	beq.n	8006cfc <__pow5mult+0x90>
 8006c90:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006c92:	b93c      	cbnz	r4, 8006ca4 <__pow5mult+0x38>
 8006c94:	2010      	movs	r0, #16
 8006c96:	f7fc ff89 	bl	8003bac <malloc>
 8006c9a:	6270      	str	r0, [r6, #36]	; 0x24
 8006c9c:	6044      	str	r4, [r0, #4]
 8006c9e:	6084      	str	r4, [r0, #8]
 8006ca0:	6004      	str	r4, [r0, #0]
 8006ca2:	60c4      	str	r4, [r0, #12]
 8006ca4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006ca8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006cac:	b94c      	cbnz	r4, 8006cc2 <__pow5mult+0x56>
 8006cae:	f240 2171 	movw	r1, #625	; 0x271
 8006cb2:	4630      	mov	r0, r6
 8006cb4:	f7ff ff44 	bl	8006b40 <__i2b>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	4604      	mov	r4, r0
 8006cbc:	f8c8 0008 	str.w	r0, [r8, #8]
 8006cc0:	6003      	str	r3, [r0, #0]
 8006cc2:	f04f 0800 	mov.w	r8, #0
 8006cc6:	07eb      	lsls	r3, r5, #31
 8006cc8:	d50a      	bpl.n	8006ce0 <__pow5mult+0x74>
 8006cca:	4639      	mov	r1, r7
 8006ccc:	4622      	mov	r2, r4
 8006cce:	4630      	mov	r0, r6
 8006cd0:	f7ff ff3f 	bl	8006b52 <__multiply>
 8006cd4:	4681      	mov	r9, r0
 8006cd6:	4639      	mov	r1, r7
 8006cd8:	4630      	mov	r0, r6
 8006cda:	f7ff fe91 	bl	8006a00 <_Bfree>
 8006cde:	464f      	mov	r7, r9
 8006ce0:	106d      	asrs	r5, r5, #1
 8006ce2:	d00b      	beq.n	8006cfc <__pow5mult+0x90>
 8006ce4:	6820      	ldr	r0, [r4, #0]
 8006ce6:	b938      	cbnz	r0, 8006cf8 <__pow5mult+0x8c>
 8006ce8:	4622      	mov	r2, r4
 8006cea:	4621      	mov	r1, r4
 8006cec:	4630      	mov	r0, r6
 8006cee:	f7ff ff30 	bl	8006b52 <__multiply>
 8006cf2:	6020      	str	r0, [r4, #0]
 8006cf4:	f8c0 8000 	str.w	r8, [r0]
 8006cf8:	4604      	mov	r4, r0
 8006cfa:	e7e4      	b.n	8006cc6 <__pow5mult+0x5a>
 8006cfc:	4638      	mov	r0, r7
 8006cfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d02:	bf00      	nop
 8006d04:	08007d28 	.word	0x08007d28

08006d08 <__lshift>:
 8006d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d0c:	460c      	mov	r4, r1
 8006d0e:	4607      	mov	r7, r0
 8006d10:	4616      	mov	r6, r2
 8006d12:	6923      	ldr	r3, [r4, #16]
 8006d14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d18:	eb0a 0903 	add.w	r9, sl, r3
 8006d1c:	6849      	ldr	r1, [r1, #4]
 8006d1e:	68a3      	ldr	r3, [r4, #8]
 8006d20:	f109 0501 	add.w	r5, r9, #1
 8006d24:	42ab      	cmp	r3, r5
 8006d26:	db31      	blt.n	8006d8c <__lshift+0x84>
 8006d28:	4638      	mov	r0, r7
 8006d2a:	f7ff fe35 	bl	8006998 <_Balloc>
 8006d2e:	2200      	movs	r2, #0
 8006d30:	4680      	mov	r8, r0
 8006d32:	4611      	mov	r1, r2
 8006d34:	f100 0314 	add.w	r3, r0, #20
 8006d38:	4552      	cmp	r2, sl
 8006d3a:	db2a      	blt.n	8006d92 <__lshift+0x8a>
 8006d3c:	6920      	ldr	r0, [r4, #16]
 8006d3e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d42:	f104 0114 	add.w	r1, r4, #20
 8006d46:	f016 021f 	ands.w	r2, r6, #31
 8006d4a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006d4e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006d52:	d022      	beq.n	8006d9a <__lshift+0x92>
 8006d54:	2000      	movs	r0, #0
 8006d56:	f1c2 0c20 	rsb	ip, r2, #32
 8006d5a:	680e      	ldr	r6, [r1, #0]
 8006d5c:	4096      	lsls	r6, r2
 8006d5e:	4330      	orrs	r0, r6
 8006d60:	f843 0b04 	str.w	r0, [r3], #4
 8006d64:	f851 0b04 	ldr.w	r0, [r1], #4
 8006d68:	458e      	cmp	lr, r1
 8006d6a:	fa20 f00c 	lsr.w	r0, r0, ip
 8006d6e:	d8f4      	bhi.n	8006d5a <__lshift+0x52>
 8006d70:	6018      	str	r0, [r3, #0]
 8006d72:	b108      	cbz	r0, 8006d78 <__lshift+0x70>
 8006d74:	f109 0502 	add.w	r5, r9, #2
 8006d78:	3d01      	subs	r5, #1
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	f8c8 5010 	str.w	r5, [r8, #16]
 8006d80:	4621      	mov	r1, r4
 8006d82:	f7ff fe3d 	bl	8006a00 <_Bfree>
 8006d86:	4640      	mov	r0, r8
 8006d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d8c:	3101      	adds	r1, #1
 8006d8e:	005b      	lsls	r3, r3, #1
 8006d90:	e7c8      	b.n	8006d24 <__lshift+0x1c>
 8006d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006d96:	3201      	adds	r2, #1
 8006d98:	e7ce      	b.n	8006d38 <__lshift+0x30>
 8006d9a:	3b04      	subs	r3, #4
 8006d9c:	f851 2b04 	ldr.w	r2, [r1], #4
 8006da0:	458e      	cmp	lr, r1
 8006da2:	f843 2f04 	str.w	r2, [r3, #4]!
 8006da6:	d8f9      	bhi.n	8006d9c <__lshift+0x94>
 8006da8:	e7e6      	b.n	8006d78 <__lshift+0x70>

08006daa <__mcmp>:
 8006daa:	6903      	ldr	r3, [r0, #16]
 8006dac:	690a      	ldr	r2, [r1, #16]
 8006dae:	b530      	push	{r4, r5, lr}
 8006db0:	1a9b      	subs	r3, r3, r2
 8006db2:	d10c      	bne.n	8006dce <__mcmp+0x24>
 8006db4:	0092      	lsls	r2, r2, #2
 8006db6:	3014      	adds	r0, #20
 8006db8:	3114      	adds	r1, #20
 8006dba:	1884      	adds	r4, r0, r2
 8006dbc:	4411      	add	r1, r2
 8006dbe:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006dc2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006dc6:	4295      	cmp	r5, r2
 8006dc8:	d003      	beq.n	8006dd2 <__mcmp+0x28>
 8006dca:	d305      	bcc.n	8006dd8 <__mcmp+0x2e>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	4618      	mov	r0, r3
 8006dd0:	bd30      	pop	{r4, r5, pc}
 8006dd2:	42a0      	cmp	r0, r4
 8006dd4:	d3f3      	bcc.n	8006dbe <__mcmp+0x14>
 8006dd6:	e7fa      	b.n	8006dce <__mcmp+0x24>
 8006dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8006ddc:	e7f7      	b.n	8006dce <__mcmp+0x24>

08006dde <__mdiff>:
 8006dde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006de2:	460d      	mov	r5, r1
 8006de4:	4607      	mov	r7, r0
 8006de6:	4611      	mov	r1, r2
 8006de8:	4628      	mov	r0, r5
 8006dea:	4614      	mov	r4, r2
 8006dec:	f7ff ffdd 	bl	8006daa <__mcmp>
 8006df0:	1e06      	subs	r6, r0, #0
 8006df2:	d108      	bne.n	8006e06 <__mdiff+0x28>
 8006df4:	4631      	mov	r1, r6
 8006df6:	4638      	mov	r0, r7
 8006df8:	f7ff fdce 	bl	8006998 <_Balloc>
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	6146      	str	r6, [r0, #20]
 8006e00:	6103      	str	r3, [r0, #16]
 8006e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e06:	bfa4      	itt	ge
 8006e08:	4623      	movge	r3, r4
 8006e0a:	462c      	movge	r4, r5
 8006e0c:	4638      	mov	r0, r7
 8006e0e:	6861      	ldr	r1, [r4, #4]
 8006e10:	bfa6      	itte	ge
 8006e12:	461d      	movge	r5, r3
 8006e14:	2600      	movge	r6, #0
 8006e16:	2601      	movlt	r6, #1
 8006e18:	f7ff fdbe 	bl	8006998 <_Balloc>
 8006e1c:	f04f 0c00 	mov.w	ip, #0
 8006e20:	60c6      	str	r6, [r0, #12]
 8006e22:	692b      	ldr	r3, [r5, #16]
 8006e24:	6926      	ldr	r6, [r4, #16]
 8006e26:	f104 0214 	add.w	r2, r4, #20
 8006e2a:	f105 0914 	add.w	r9, r5, #20
 8006e2e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006e32:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006e36:	f100 0114 	add.w	r1, r0, #20
 8006e3a:	f852 ab04 	ldr.w	sl, [r2], #4
 8006e3e:	f859 5b04 	ldr.w	r5, [r9], #4
 8006e42:	fa1f f38a 	uxth.w	r3, sl
 8006e46:	4463      	add	r3, ip
 8006e48:	b2ac      	uxth	r4, r5
 8006e4a:	1b1b      	subs	r3, r3, r4
 8006e4c:	0c2c      	lsrs	r4, r5, #16
 8006e4e:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8006e52:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006e5c:	45c8      	cmp	r8, r9
 8006e5e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8006e62:	4696      	mov	lr, r2
 8006e64:	f841 4b04 	str.w	r4, [r1], #4
 8006e68:	d8e7      	bhi.n	8006e3a <__mdiff+0x5c>
 8006e6a:	45be      	cmp	lr, r7
 8006e6c:	d305      	bcc.n	8006e7a <__mdiff+0x9c>
 8006e6e:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006e72:	b18b      	cbz	r3, 8006e98 <__mdiff+0xba>
 8006e74:	6106      	str	r6, [r0, #16]
 8006e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e7a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006e7e:	b2a2      	uxth	r2, r4
 8006e80:	4462      	add	r2, ip
 8006e82:	1413      	asrs	r3, r2, #16
 8006e84:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006e88:	b292      	uxth	r2, r2
 8006e8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006e8e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006e92:	f841 2b04 	str.w	r2, [r1], #4
 8006e96:	e7e8      	b.n	8006e6a <__mdiff+0x8c>
 8006e98:	3e01      	subs	r6, #1
 8006e9a:	e7e8      	b.n	8006e6e <__mdiff+0x90>

08006e9c <__d2b>:
 8006e9c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006ea0:	461c      	mov	r4, r3
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	4690      	mov	r8, r2
 8006ea6:	9e08      	ldr	r6, [sp, #32]
 8006ea8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006eaa:	f7ff fd75 	bl	8006998 <_Balloc>
 8006eae:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006eb2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006eb6:	4607      	mov	r7, r0
 8006eb8:	bb34      	cbnz	r4, 8006f08 <__d2b+0x6c>
 8006eba:	9201      	str	r2, [sp, #4]
 8006ebc:	f1b8 0f00 	cmp.w	r8, #0
 8006ec0:	d027      	beq.n	8006f12 <__d2b+0x76>
 8006ec2:	a802      	add	r0, sp, #8
 8006ec4:	f840 8d08 	str.w	r8, [r0, #-8]!
 8006ec8:	f7ff fe0b 	bl	8006ae2 <__lo0bits>
 8006ecc:	9900      	ldr	r1, [sp, #0]
 8006ece:	b1f0      	cbz	r0, 8006f0e <__d2b+0x72>
 8006ed0:	9a01      	ldr	r2, [sp, #4]
 8006ed2:	f1c0 0320 	rsb	r3, r0, #32
 8006ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eda:	430b      	orrs	r3, r1
 8006edc:	40c2      	lsrs	r2, r0
 8006ede:	617b      	str	r3, [r7, #20]
 8006ee0:	9201      	str	r2, [sp, #4]
 8006ee2:	9b01      	ldr	r3, [sp, #4]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bf14      	ite	ne
 8006ee8:	2102      	movne	r1, #2
 8006eea:	2101      	moveq	r1, #1
 8006eec:	61bb      	str	r3, [r7, #24]
 8006eee:	6139      	str	r1, [r7, #16]
 8006ef0:	b1c4      	cbz	r4, 8006f24 <__d2b+0x88>
 8006ef2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006ef6:	4404      	add	r4, r0
 8006ef8:	6034      	str	r4, [r6, #0]
 8006efa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006efe:	6028      	str	r0, [r5, #0]
 8006f00:	4638      	mov	r0, r7
 8006f02:	b002      	add	sp, #8
 8006f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f08:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006f0c:	e7d5      	b.n	8006eba <__d2b+0x1e>
 8006f0e:	6179      	str	r1, [r7, #20]
 8006f10:	e7e7      	b.n	8006ee2 <__d2b+0x46>
 8006f12:	a801      	add	r0, sp, #4
 8006f14:	f7ff fde5 	bl	8006ae2 <__lo0bits>
 8006f18:	2101      	movs	r1, #1
 8006f1a:	9b01      	ldr	r3, [sp, #4]
 8006f1c:	6139      	str	r1, [r7, #16]
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	3020      	adds	r0, #32
 8006f22:	e7e5      	b.n	8006ef0 <__d2b+0x54>
 8006f24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006f28:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006f2c:	6030      	str	r0, [r6, #0]
 8006f2e:	6918      	ldr	r0, [r3, #16]
 8006f30:	f7ff fdb8 	bl	8006aa4 <__hi0bits>
 8006f34:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006f38:	e7e1      	b.n	8006efe <__d2b+0x62>
	...

08006f3c <_realloc_r>:
 8006f3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f40:	4682      	mov	sl, r0
 8006f42:	460c      	mov	r4, r1
 8006f44:	b929      	cbnz	r1, 8006f52 <_realloc_r+0x16>
 8006f46:	4611      	mov	r1, r2
 8006f48:	b003      	add	sp, #12
 8006f4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f4e:	f7fc be35 	b.w	8003bbc <_malloc_r>
 8006f52:	9201      	str	r2, [sp, #4]
 8006f54:	f7fd f864 	bl	8004020 <__malloc_lock>
 8006f58:	9a01      	ldr	r2, [sp, #4]
 8006f5a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006f5e:	f102 080b 	add.w	r8, r2, #11
 8006f62:	f1b8 0f16 	cmp.w	r8, #22
 8006f66:	f1a4 0908 	sub.w	r9, r4, #8
 8006f6a:	f025 0603 	bic.w	r6, r5, #3
 8006f6e:	d90a      	bls.n	8006f86 <_realloc_r+0x4a>
 8006f70:	f038 0807 	bics.w	r8, r8, #7
 8006f74:	d509      	bpl.n	8006f8a <_realloc_r+0x4e>
 8006f76:	230c      	movs	r3, #12
 8006f78:	2700      	movs	r7, #0
 8006f7a:	f8ca 3000 	str.w	r3, [sl]
 8006f7e:	4638      	mov	r0, r7
 8006f80:	b003      	add	sp, #12
 8006f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f86:	f04f 0810 	mov.w	r8, #16
 8006f8a:	4590      	cmp	r8, r2
 8006f8c:	d3f3      	bcc.n	8006f76 <_realloc_r+0x3a>
 8006f8e:	45b0      	cmp	r8, r6
 8006f90:	f340 8148 	ble.w	8007224 <_realloc_r+0x2e8>
 8006f94:	4ba9      	ldr	r3, [pc, #676]	; (800723c <_realloc_r+0x300>)
 8006f96:	eb09 0106 	add.w	r1, r9, r6
 8006f9a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8006f9e:	469b      	mov	fp, r3
 8006fa0:	4571      	cmp	r1, lr
 8006fa2:	684b      	ldr	r3, [r1, #4]
 8006fa4:	d005      	beq.n	8006fb2 <_realloc_r+0x76>
 8006fa6:	f023 0001 	bic.w	r0, r3, #1
 8006faa:	4408      	add	r0, r1
 8006fac:	6840      	ldr	r0, [r0, #4]
 8006fae:	07c7      	lsls	r7, r0, #31
 8006fb0:	d447      	bmi.n	8007042 <_realloc_r+0x106>
 8006fb2:	f023 0303 	bic.w	r3, r3, #3
 8006fb6:	4571      	cmp	r1, lr
 8006fb8:	eb06 0703 	add.w	r7, r6, r3
 8006fbc:	d119      	bne.n	8006ff2 <_realloc_r+0xb6>
 8006fbe:	f108 0010 	add.w	r0, r8, #16
 8006fc2:	4287      	cmp	r7, r0
 8006fc4:	db3f      	blt.n	8007046 <_realloc_r+0x10a>
 8006fc6:	eba7 0708 	sub.w	r7, r7, r8
 8006fca:	eb09 0308 	add.w	r3, r9, r8
 8006fce:	f047 0701 	orr.w	r7, r7, #1
 8006fd2:	f8cb 3008 	str.w	r3, [fp, #8]
 8006fd6:	605f      	str	r7, [r3, #4]
 8006fd8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006fdc:	4650      	mov	r0, sl
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	ea43 0308 	orr.w	r3, r3, r8
 8006fe6:	f844 3c04 	str.w	r3, [r4, #-4]
 8006fea:	f7fd f81f 	bl	800402c <__malloc_unlock>
 8006fee:	4627      	mov	r7, r4
 8006ff0:	e7c5      	b.n	8006f7e <_realloc_r+0x42>
 8006ff2:	45b8      	cmp	r8, r7
 8006ff4:	dc27      	bgt.n	8007046 <_realloc_r+0x10a>
 8006ff6:	68cb      	ldr	r3, [r1, #12]
 8006ff8:	688a      	ldr	r2, [r1, #8]
 8006ffa:	60d3      	str	r3, [r2, #12]
 8006ffc:	609a      	str	r2, [r3, #8]
 8006ffe:	eba7 0008 	sub.w	r0, r7, r8
 8007002:	280f      	cmp	r0, #15
 8007004:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007008:	eb09 0207 	add.w	r2, r9, r7
 800700c:	f240 810c 	bls.w	8007228 <_realloc_r+0x2ec>
 8007010:	f003 0301 	and.w	r3, r3, #1
 8007014:	eb09 0108 	add.w	r1, r9, r8
 8007018:	ea43 0308 	orr.w	r3, r3, r8
 800701c:	f040 0001 	orr.w	r0, r0, #1
 8007020:	f8c9 3004 	str.w	r3, [r9, #4]
 8007024:	6048      	str	r0, [r1, #4]
 8007026:	6853      	ldr	r3, [r2, #4]
 8007028:	3108      	adds	r1, #8
 800702a:	f043 0301 	orr.w	r3, r3, #1
 800702e:	6053      	str	r3, [r2, #4]
 8007030:	4650      	mov	r0, sl
 8007032:	f7ff f9e3 	bl	80063fc <_free_r>
 8007036:	4650      	mov	r0, sl
 8007038:	f7fc fff8 	bl	800402c <__malloc_unlock>
 800703c:	f109 0708 	add.w	r7, r9, #8
 8007040:	e79d      	b.n	8006f7e <_realloc_r+0x42>
 8007042:	2300      	movs	r3, #0
 8007044:	4619      	mov	r1, r3
 8007046:	07e8      	lsls	r0, r5, #31
 8007048:	f100 8085 	bmi.w	8007156 <_realloc_r+0x21a>
 800704c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8007050:	eba9 0505 	sub.w	r5, r9, r5
 8007054:	6868      	ldr	r0, [r5, #4]
 8007056:	f020 0003 	bic.w	r0, r0, #3
 800705a:	4430      	add	r0, r6
 800705c:	2900      	cmp	r1, #0
 800705e:	d077      	beq.n	8007150 <_realloc_r+0x214>
 8007060:	4571      	cmp	r1, lr
 8007062:	d151      	bne.n	8007108 <_realloc_r+0x1cc>
 8007064:	4403      	add	r3, r0
 8007066:	f108 0110 	add.w	r1, r8, #16
 800706a:	428b      	cmp	r3, r1
 800706c:	db70      	blt.n	8007150 <_realloc_r+0x214>
 800706e:	462f      	mov	r7, r5
 8007070:	68ea      	ldr	r2, [r5, #12]
 8007072:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8007076:	60ca      	str	r2, [r1, #12]
 8007078:	6091      	str	r1, [r2, #8]
 800707a:	1f32      	subs	r2, r6, #4
 800707c:	2a24      	cmp	r2, #36	; 0x24
 800707e:	d83c      	bhi.n	80070fa <_realloc_r+0x1be>
 8007080:	2a13      	cmp	r2, #19
 8007082:	d937      	bls.n	80070f4 <_realloc_r+0x1b8>
 8007084:	6821      	ldr	r1, [r4, #0]
 8007086:	2a1b      	cmp	r2, #27
 8007088:	60a9      	str	r1, [r5, #8]
 800708a:	6861      	ldr	r1, [r4, #4]
 800708c:	60e9      	str	r1, [r5, #12]
 800708e:	d81c      	bhi.n	80070ca <_realloc_r+0x18e>
 8007090:	f105 0210 	add.w	r2, r5, #16
 8007094:	f104 0108 	add.w	r1, r4, #8
 8007098:	6808      	ldr	r0, [r1, #0]
 800709a:	6010      	str	r0, [r2, #0]
 800709c:	6848      	ldr	r0, [r1, #4]
 800709e:	6050      	str	r0, [r2, #4]
 80070a0:	6889      	ldr	r1, [r1, #8]
 80070a2:	6091      	str	r1, [r2, #8]
 80070a4:	eba3 0308 	sub.w	r3, r3, r8
 80070a8:	eb05 0208 	add.w	r2, r5, r8
 80070ac:	f043 0301 	orr.w	r3, r3, #1
 80070b0:	f8cb 2008 	str.w	r2, [fp, #8]
 80070b4:	6053      	str	r3, [r2, #4]
 80070b6:	686b      	ldr	r3, [r5, #4]
 80070b8:	f003 0301 	and.w	r3, r3, #1
 80070bc:	ea43 0308 	orr.w	r3, r3, r8
 80070c0:	606b      	str	r3, [r5, #4]
 80070c2:	4650      	mov	r0, sl
 80070c4:	f7fc ffb2 	bl	800402c <__malloc_unlock>
 80070c8:	e759      	b.n	8006f7e <_realloc_r+0x42>
 80070ca:	68a1      	ldr	r1, [r4, #8]
 80070cc:	2a24      	cmp	r2, #36	; 0x24
 80070ce:	6129      	str	r1, [r5, #16]
 80070d0:	68e1      	ldr	r1, [r4, #12]
 80070d2:	bf18      	it	ne
 80070d4:	f105 0218 	addne.w	r2, r5, #24
 80070d8:	6169      	str	r1, [r5, #20]
 80070da:	bf09      	itett	eq
 80070dc:	6922      	ldreq	r2, [r4, #16]
 80070de:	f104 0110 	addne.w	r1, r4, #16
 80070e2:	61aa      	streq	r2, [r5, #24]
 80070e4:	6960      	ldreq	r0, [r4, #20]
 80070e6:	bf02      	ittt	eq
 80070e8:	f105 0220 	addeq.w	r2, r5, #32
 80070ec:	f104 0118 	addeq.w	r1, r4, #24
 80070f0:	61e8      	streq	r0, [r5, #28]
 80070f2:	e7d1      	b.n	8007098 <_realloc_r+0x15c>
 80070f4:	463a      	mov	r2, r7
 80070f6:	4621      	mov	r1, r4
 80070f8:	e7ce      	b.n	8007098 <_realloc_r+0x15c>
 80070fa:	4621      	mov	r1, r4
 80070fc:	4638      	mov	r0, r7
 80070fe:	9301      	str	r3, [sp, #4]
 8007100:	f7ff fc30 	bl	8006964 <memmove>
 8007104:	9b01      	ldr	r3, [sp, #4]
 8007106:	e7cd      	b.n	80070a4 <_realloc_r+0x168>
 8007108:	18c7      	adds	r7, r0, r3
 800710a:	45b8      	cmp	r8, r7
 800710c:	dc20      	bgt.n	8007150 <_realloc_r+0x214>
 800710e:	68cb      	ldr	r3, [r1, #12]
 8007110:	688a      	ldr	r2, [r1, #8]
 8007112:	60d3      	str	r3, [r2, #12]
 8007114:	609a      	str	r2, [r3, #8]
 8007116:	4628      	mov	r0, r5
 8007118:	68eb      	ldr	r3, [r5, #12]
 800711a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800711e:	60d3      	str	r3, [r2, #12]
 8007120:	609a      	str	r2, [r3, #8]
 8007122:	1f32      	subs	r2, r6, #4
 8007124:	2a24      	cmp	r2, #36	; 0x24
 8007126:	d843      	bhi.n	80071b0 <_realloc_r+0x274>
 8007128:	2a13      	cmp	r2, #19
 800712a:	d93f      	bls.n	80071ac <_realloc_r+0x270>
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	2a1b      	cmp	r2, #27
 8007130:	60ab      	str	r3, [r5, #8]
 8007132:	6863      	ldr	r3, [r4, #4]
 8007134:	60eb      	str	r3, [r5, #12]
 8007136:	d824      	bhi.n	8007182 <_realloc_r+0x246>
 8007138:	f105 0010 	add.w	r0, r5, #16
 800713c:	f104 0308 	add.w	r3, r4, #8
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	6002      	str	r2, [r0, #0]
 8007144:	685a      	ldr	r2, [r3, #4]
 8007146:	6042      	str	r2, [r0, #4]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	6083      	str	r3, [r0, #8]
 800714c:	46a9      	mov	r9, r5
 800714e:	e756      	b.n	8006ffe <_realloc_r+0xc2>
 8007150:	4580      	cmp	r8, r0
 8007152:	4607      	mov	r7, r0
 8007154:	dddf      	ble.n	8007116 <_realloc_r+0x1da>
 8007156:	4611      	mov	r1, r2
 8007158:	4650      	mov	r0, sl
 800715a:	f7fc fd2f 	bl	8003bbc <_malloc_r>
 800715e:	4607      	mov	r7, r0
 8007160:	2800      	cmp	r0, #0
 8007162:	d0ae      	beq.n	80070c2 <_realloc_r+0x186>
 8007164:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007168:	f1a0 0208 	sub.w	r2, r0, #8
 800716c:	f023 0301 	bic.w	r3, r3, #1
 8007170:	444b      	add	r3, r9
 8007172:	429a      	cmp	r2, r3
 8007174:	d120      	bne.n	80071b8 <_realloc_r+0x27c>
 8007176:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800717a:	f027 0703 	bic.w	r7, r7, #3
 800717e:	4437      	add	r7, r6
 8007180:	e73d      	b.n	8006ffe <_realloc_r+0xc2>
 8007182:	68a3      	ldr	r3, [r4, #8]
 8007184:	2a24      	cmp	r2, #36	; 0x24
 8007186:	612b      	str	r3, [r5, #16]
 8007188:	68e3      	ldr	r3, [r4, #12]
 800718a:	bf18      	it	ne
 800718c:	f105 0018 	addne.w	r0, r5, #24
 8007190:	616b      	str	r3, [r5, #20]
 8007192:	bf09      	itett	eq
 8007194:	6923      	ldreq	r3, [r4, #16]
 8007196:	f104 0310 	addne.w	r3, r4, #16
 800719a:	61ab      	streq	r3, [r5, #24]
 800719c:	6962      	ldreq	r2, [r4, #20]
 800719e:	bf02      	ittt	eq
 80071a0:	f105 0020 	addeq.w	r0, r5, #32
 80071a4:	f104 0318 	addeq.w	r3, r4, #24
 80071a8:	61ea      	streq	r2, [r5, #28]
 80071aa:	e7c9      	b.n	8007140 <_realloc_r+0x204>
 80071ac:	4623      	mov	r3, r4
 80071ae:	e7c7      	b.n	8007140 <_realloc_r+0x204>
 80071b0:	4621      	mov	r1, r4
 80071b2:	f7ff fbd7 	bl	8006964 <memmove>
 80071b6:	e7c9      	b.n	800714c <_realloc_r+0x210>
 80071b8:	1f32      	subs	r2, r6, #4
 80071ba:	2a24      	cmp	r2, #36	; 0x24
 80071bc:	d82e      	bhi.n	800721c <_realloc_r+0x2e0>
 80071be:	2a13      	cmp	r2, #19
 80071c0:	d929      	bls.n	8007216 <_realloc_r+0x2da>
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	2a1b      	cmp	r2, #27
 80071c6:	6003      	str	r3, [r0, #0]
 80071c8:	6863      	ldr	r3, [r4, #4]
 80071ca:	6043      	str	r3, [r0, #4]
 80071cc:	d80e      	bhi.n	80071ec <_realloc_r+0x2b0>
 80071ce:	f100 0308 	add.w	r3, r0, #8
 80071d2:	f104 0208 	add.w	r2, r4, #8
 80071d6:	6811      	ldr	r1, [r2, #0]
 80071d8:	6019      	str	r1, [r3, #0]
 80071da:	6851      	ldr	r1, [r2, #4]
 80071dc:	6059      	str	r1, [r3, #4]
 80071de:	6892      	ldr	r2, [r2, #8]
 80071e0:	609a      	str	r2, [r3, #8]
 80071e2:	4621      	mov	r1, r4
 80071e4:	4650      	mov	r0, sl
 80071e6:	f7ff f909 	bl	80063fc <_free_r>
 80071ea:	e76a      	b.n	80070c2 <_realloc_r+0x186>
 80071ec:	68a3      	ldr	r3, [r4, #8]
 80071ee:	2a24      	cmp	r2, #36	; 0x24
 80071f0:	6083      	str	r3, [r0, #8]
 80071f2:	68e3      	ldr	r3, [r4, #12]
 80071f4:	bf18      	it	ne
 80071f6:	f104 0210 	addne.w	r2, r4, #16
 80071fa:	60c3      	str	r3, [r0, #12]
 80071fc:	bf09      	itett	eq
 80071fe:	6923      	ldreq	r3, [r4, #16]
 8007200:	f100 0310 	addne.w	r3, r0, #16
 8007204:	6103      	streq	r3, [r0, #16]
 8007206:	6961      	ldreq	r1, [r4, #20]
 8007208:	bf02      	ittt	eq
 800720a:	f100 0318 	addeq.w	r3, r0, #24
 800720e:	f104 0218 	addeq.w	r2, r4, #24
 8007212:	6141      	streq	r1, [r0, #20]
 8007214:	e7df      	b.n	80071d6 <_realloc_r+0x29a>
 8007216:	4603      	mov	r3, r0
 8007218:	4622      	mov	r2, r4
 800721a:	e7dc      	b.n	80071d6 <_realloc_r+0x29a>
 800721c:	4621      	mov	r1, r4
 800721e:	f7ff fba1 	bl	8006964 <memmove>
 8007222:	e7de      	b.n	80071e2 <_realloc_r+0x2a6>
 8007224:	4637      	mov	r7, r6
 8007226:	e6ea      	b.n	8006ffe <_realloc_r+0xc2>
 8007228:	f003 0301 	and.w	r3, r3, #1
 800722c:	431f      	orrs	r7, r3
 800722e:	f8c9 7004 	str.w	r7, [r9, #4]
 8007232:	6853      	ldr	r3, [r2, #4]
 8007234:	f043 0301 	orr.w	r3, r3, #1
 8007238:	6053      	str	r3, [r2, #4]
 800723a:	e6fc      	b.n	8007036 <_realloc_r+0xfa>
 800723c:	200001d4 	.word	0x200001d4

08007240 <__sread>:
 8007240:	b510      	push	{r4, lr}
 8007242:	460c      	mov	r4, r1
 8007244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007248:	f000 f9cc 	bl	80075e4 <_read_r>
 800724c:	2800      	cmp	r0, #0
 800724e:	bfab      	itete	ge
 8007250:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007252:	89a3      	ldrhlt	r3, [r4, #12]
 8007254:	181b      	addge	r3, r3, r0
 8007256:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800725a:	bfac      	ite	ge
 800725c:	6563      	strge	r3, [r4, #84]	; 0x54
 800725e:	81a3      	strhlt	r3, [r4, #12]
 8007260:	bd10      	pop	{r4, pc}

08007262 <__swrite>:
 8007262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007266:	461f      	mov	r7, r3
 8007268:	898b      	ldrh	r3, [r1, #12]
 800726a:	4605      	mov	r5, r0
 800726c:	05db      	lsls	r3, r3, #23
 800726e:	460c      	mov	r4, r1
 8007270:	4616      	mov	r6, r2
 8007272:	d505      	bpl.n	8007280 <__swrite+0x1e>
 8007274:	2302      	movs	r3, #2
 8007276:	2200      	movs	r2, #0
 8007278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800727c:	f000 f9a0 	bl	80075c0 <_lseek_r>
 8007280:	89a3      	ldrh	r3, [r4, #12]
 8007282:	4632      	mov	r2, r6
 8007284:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007288:	81a3      	strh	r3, [r4, #12]
 800728a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800728e:	463b      	mov	r3, r7
 8007290:	4628      	mov	r0, r5
 8007292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007296:	f000 b84b 	b.w	8007330 <_write_r>

0800729a <__sseek>:
 800729a:	b510      	push	{r4, lr}
 800729c:	460c      	mov	r4, r1
 800729e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072a2:	f000 f98d 	bl	80075c0 <_lseek_r>
 80072a6:	1c43      	adds	r3, r0, #1
 80072a8:	89a3      	ldrh	r3, [r4, #12]
 80072aa:	bf15      	itete	ne
 80072ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80072ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072b6:	81a3      	strheq	r3, [r4, #12]
 80072b8:	bf18      	it	ne
 80072ba:	81a3      	strhne	r3, [r4, #12]
 80072bc:	bd10      	pop	{r4, pc}

080072be <__sclose>:
 80072be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072c2:	f000 b875 	b.w	80073b0 <_close_r>

080072c6 <__sprint_r>:
 80072c6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ca:	6893      	ldr	r3, [r2, #8]
 80072cc:	4680      	mov	r8, r0
 80072ce:	460f      	mov	r7, r1
 80072d0:	4614      	mov	r4, r2
 80072d2:	b91b      	cbnz	r3, 80072dc <__sprint_r+0x16>
 80072d4:	6053      	str	r3, [r2, #4]
 80072d6:	4618      	mov	r0, r3
 80072d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80072de:	049d      	lsls	r5, r3, #18
 80072e0:	d523      	bpl.n	800732a <__sprint_r+0x64>
 80072e2:	6815      	ldr	r5, [r2, #0]
 80072e4:	68a0      	ldr	r0, [r4, #8]
 80072e6:	3508      	adds	r5, #8
 80072e8:	b920      	cbnz	r0, 80072f4 <__sprint_r+0x2e>
 80072ea:	2300      	movs	r3, #0
 80072ec:	60a3      	str	r3, [r4, #8]
 80072ee:	6063      	str	r3, [r4, #4]
 80072f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f4:	f04f 0900 	mov.w	r9, #0
 80072f8:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80072fc:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8007300:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8007304:	45ca      	cmp	sl, r9
 8007306:	dc05      	bgt.n	8007314 <__sprint_r+0x4e>
 8007308:	68a3      	ldr	r3, [r4, #8]
 800730a:	f026 0603 	bic.w	r6, r6, #3
 800730e:	1b9e      	subs	r6, r3, r6
 8007310:	60a6      	str	r6, [r4, #8]
 8007312:	e7e7      	b.n	80072e4 <__sprint_r+0x1e>
 8007314:	463a      	mov	r2, r7
 8007316:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800731a:	4640      	mov	r0, r8
 800731c:	f000 f905 	bl	800752a <_fputwc_r>
 8007320:	1c43      	adds	r3, r0, #1
 8007322:	d0e2      	beq.n	80072ea <__sprint_r+0x24>
 8007324:	f109 0901 	add.w	r9, r9, #1
 8007328:	e7ec      	b.n	8007304 <__sprint_r+0x3e>
 800732a:	f7ff f923 	bl	8006574 <__sfvwrite_r>
 800732e:	e7dc      	b.n	80072ea <__sprint_r+0x24>

08007330 <_write_r>:
 8007330:	b538      	push	{r3, r4, r5, lr}
 8007332:	4605      	mov	r5, r0
 8007334:	4608      	mov	r0, r1
 8007336:	4611      	mov	r1, r2
 8007338:	2200      	movs	r2, #0
 800733a:	4c05      	ldr	r4, [pc, #20]	; (8007350 <_write_r+0x20>)
 800733c:	6022      	str	r2, [r4, #0]
 800733e:	461a      	mov	r2, r3
 8007340:	f7fc fae4 	bl	800390c <_write>
 8007344:	1c43      	adds	r3, r0, #1
 8007346:	d102      	bne.n	800734e <_write_r+0x1e>
 8007348:	6823      	ldr	r3, [r4, #0]
 800734a:	b103      	cbz	r3, 800734e <_write_r+0x1e>
 800734c:	602b      	str	r3, [r5, #0]
 800734e:	bd38      	pop	{r3, r4, r5, pc}
 8007350:	20002854 	.word	0x20002854

08007354 <_calloc_r>:
 8007354:	b510      	push	{r4, lr}
 8007356:	4351      	muls	r1, r2
 8007358:	f7fc fc30 	bl	8003bbc <_malloc_r>
 800735c:	4604      	mov	r4, r0
 800735e:	b198      	cbz	r0, 8007388 <_calloc_r+0x34>
 8007360:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007364:	f022 0203 	bic.w	r2, r2, #3
 8007368:	3a04      	subs	r2, #4
 800736a:	2a24      	cmp	r2, #36	; 0x24
 800736c:	d81b      	bhi.n	80073a6 <_calloc_r+0x52>
 800736e:	2a13      	cmp	r2, #19
 8007370:	d917      	bls.n	80073a2 <_calloc_r+0x4e>
 8007372:	2100      	movs	r1, #0
 8007374:	2a1b      	cmp	r2, #27
 8007376:	6001      	str	r1, [r0, #0]
 8007378:	6041      	str	r1, [r0, #4]
 800737a:	d807      	bhi.n	800738c <_calloc_r+0x38>
 800737c:	f100 0308 	add.w	r3, r0, #8
 8007380:	2200      	movs	r2, #0
 8007382:	601a      	str	r2, [r3, #0]
 8007384:	605a      	str	r2, [r3, #4]
 8007386:	609a      	str	r2, [r3, #8]
 8007388:	4620      	mov	r0, r4
 800738a:	bd10      	pop	{r4, pc}
 800738c:	2a24      	cmp	r2, #36	; 0x24
 800738e:	6081      	str	r1, [r0, #8]
 8007390:	60c1      	str	r1, [r0, #12]
 8007392:	bf11      	iteee	ne
 8007394:	f100 0310 	addne.w	r3, r0, #16
 8007398:	6101      	streq	r1, [r0, #16]
 800739a:	f100 0318 	addeq.w	r3, r0, #24
 800739e:	6141      	streq	r1, [r0, #20]
 80073a0:	e7ee      	b.n	8007380 <_calloc_r+0x2c>
 80073a2:	4603      	mov	r3, r0
 80073a4:	e7ec      	b.n	8007380 <_calloc_r+0x2c>
 80073a6:	2100      	movs	r1, #0
 80073a8:	f7fc fe31 	bl	800400e <memset>
 80073ac:	e7ec      	b.n	8007388 <_calloc_r+0x34>
	...

080073b0 <_close_r>:
 80073b0:	b538      	push	{r3, r4, r5, lr}
 80073b2:	2300      	movs	r3, #0
 80073b4:	4c05      	ldr	r4, [pc, #20]	; (80073cc <_close_r+0x1c>)
 80073b6:	4605      	mov	r5, r0
 80073b8:	4608      	mov	r0, r1
 80073ba:	6023      	str	r3, [r4, #0]
 80073bc:	f7fb ff06 	bl	80031cc <_close>
 80073c0:	1c43      	adds	r3, r0, #1
 80073c2:	d102      	bne.n	80073ca <_close_r+0x1a>
 80073c4:	6823      	ldr	r3, [r4, #0]
 80073c6:	b103      	cbz	r3, 80073ca <_close_r+0x1a>
 80073c8:	602b      	str	r3, [r5, #0]
 80073ca:	bd38      	pop	{r3, r4, r5, pc}
 80073cc:	20002854 	.word	0x20002854

080073d0 <_fclose_r>:
 80073d0:	b570      	push	{r4, r5, r6, lr}
 80073d2:	4605      	mov	r5, r0
 80073d4:	460c      	mov	r4, r1
 80073d6:	b911      	cbnz	r1, 80073de <_fclose_r+0xe>
 80073d8:	2600      	movs	r6, #0
 80073da:	4630      	mov	r0, r6
 80073dc:	bd70      	pop	{r4, r5, r6, pc}
 80073de:	b118      	cbz	r0, 80073e8 <_fclose_r+0x18>
 80073e0:	6983      	ldr	r3, [r0, #24]
 80073e2:	b90b      	cbnz	r3, 80073e8 <_fclose_r+0x18>
 80073e4:	f7fe ff32 	bl	800624c <__sinit>
 80073e8:	4b2c      	ldr	r3, [pc, #176]	; (800749c <_fclose_r+0xcc>)
 80073ea:	429c      	cmp	r4, r3
 80073ec:	d114      	bne.n	8007418 <_fclose_r+0x48>
 80073ee:	686c      	ldr	r4, [r5, #4]
 80073f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80073f2:	07d8      	lsls	r0, r3, #31
 80073f4:	d405      	bmi.n	8007402 <_fclose_r+0x32>
 80073f6:	89a3      	ldrh	r3, [r4, #12]
 80073f8:	0599      	lsls	r1, r3, #22
 80073fa:	d402      	bmi.n	8007402 <_fclose_r+0x32>
 80073fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073fe:	f7ff fa35 	bl	800686c <__retarget_lock_acquire_recursive>
 8007402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007406:	b98b      	cbnz	r3, 800742c <_fclose_r+0x5c>
 8007408:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800740a:	f016 0601 	ands.w	r6, r6, #1
 800740e:	d1e3      	bne.n	80073d8 <_fclose_r+0x8>
 8007410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007412:	f7ff fa2c 	bl	800686e <__retarget_lock_release_recursive>
 8007416:	e7e0      	b.n	80073da <_fclose_r+0xa>
 8007418:	4b21      	ldr	r3, [pc, #132]	; (80074a0 <_fclose_r+0xd0>)
 800741a:	429c      	cmp	r4, r3
 800741c:	d101      	bne.n	8007422 <_fclose_r+0x52>
 800741e:	68ac      	ldr	r4, [r5, #8]
 8007420:	e7e6      	b.n	80073f0 <_fclose_r+0x20>
 8007422:	4b20      	ldr	r3, [pc, #128]	; (80074a4 <_fclose_r+0xd4>)
 8007424:	429c      	cmp	r4, r3
 8007426:	bf08      	it	eq
 8007428:	68ec      	ldreq	r4, [r5, #12]
 800742a:	e7e1      	b.n	80073f0 <_fclose_r+0x20>
 800742c:	4621      	mov	r1, r4
 800742e:	4628      	mov	r0, r5
 8007430:	f7fe fde6 	bl	8006000 <__sflush_r>
 8007434:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007436:	4606      	mov	r6, r0
 8007438:	b133      	cbz	r3, 8007448 <_fclose_r+0x78>
 800743a:	6a21      	ldr	r1, [r4, #32]
 800743c:	4628      	mov	r0, r5
 800743e:	4798      	blx	r3
 8007440:	2800      	cmp	r0, #0
 8007442:	bfb8      	it	lt
 8007444:	f04f 36ff 	movlt.w	r6, #4294967295
 8007448:	89a3      	ldrh	r3, [r4, #12]
 800744a:	061a      	lsls	r2, r3, #24
 800744c:	d503      	bpl.n	8007456 <_fclose_r+0x86>
 800744e:	6921      	ldr	r1, [r4, #16]
 8007450:	4628      	mov	r0, r5
 8007452:	f7fe ffd3 	bl	80063fc <_free_r>
 8007456:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007458:	b141      	cbz	r1, 800746c <_fclose_r+0x9c>
 800745a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800745e:	4299      	cmp	r1, r3
 8007460:	d002      	beq.n	8007468 <_fclose_r+0x98>
 8007462:	4628      	mov	r0, r5
 8007464:	f7fe ffca 	bl	80063fc <_free_r>
 8007468:	2300      	movs	r3, #0
 800746a:	6363      	str	r3, [r4, #52]	; 0x34
 800746c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800746e:	b121      	cbz	r1, 800747a <_fclose_r+0xaa>
 8007470:	4628      	mov	r0, r5
 8007472:	f7fe ffc3 	bl	80063fc <_free_r>
 8007476:	2300      	movs	r3, #0
 8007478:	64a3      	str	r3, [r4, #72]	; 0x48
 800747a:	f7fe fecf 	bl	800621c <__sfp_lock_acquire>
 800747e:	2300      	movs	r3, #0
 8007480:	81a3      	strh	r3, [r4, #12]
 8007482:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007484:	07db      	lsls	r3, r3, #31
 8007486:	d402      	bmi.n	800748e <_fclose_r+0xbe>
 8007488:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800748a:	f7ff f9f0 	bl	800686e <__retarget_lock_release_recursive>
 800748e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007490:	f7ff f9eb 	bl	800686a <__retarget_lock_close_recursive>
 8007494:	f7fe fec8 	bl	8006228 <__sfp_lock_release>
 8007498:	e79f      	b.n	80073da <_fclose_r+0xa>
 800749a:	bf00      	nop
 800749c:	08007bf0 	.word	0x08007bf0
 80074a0:	08007c10 	.word	0x08007c10
 80074a4:	08007bd0 	.word	0x08007bd0

080074a8 <__fputwc>:
 80074a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074ac:	4680      	mov	r8, r0
 80074ae:	460e      	mov	r6, r1
 80074b0:	4614      	mov	r4, r2
 80074b2:	f7fc fb6d 	bl	8003b90 <__locale_mb_cur_max>
 80074b6:	2801      	cmp	r0, #1
 80074b8:	d11c      	bne.n	80074f4 <__fputwc+0x4c>
 80074ba:	1e73      	subs	r3, r6, #1
 80074bc:	2bfe      	cmp	r3, #254	; 0xfe
 80074be:	d819      	bhi.n	80074f4 <__fputwc+0x4c>
 80074c0:	4605      	mov	r5, r0
 80074c2:	f88d 6004 	strb.w	r6, [sp, #4]
 80074c6:	2700      	movs	r7, #0
 80074c8:	f10d 0904 	add.w	r9, sp, #4
 80074cc:	42af      	cmp	r7, r5
 80074ce:	d020      	beq.n	8007512 <__fputwc+0x6a>
 80074d0:	68a3      	ldr	r3, [r4, #8]
 80074d2:	f817 1009 	ldrb.w	r1, [r7, r9]
 80074d6:	3b01      	subs	r3, #1
 80074d8:	2b00      	cmp	r3, #0
 80074da:	60a3      	str	r3, [r4, #8]
 80074dc:	da04      	bge.n	80074e8 <__fputwc+0x40>
 80074de:	69a2      	ldr	r2, [r4, #24]
 80074e0:	4293      	cmp	r3, r2
 80074e2:	db1a      	blt.n	800751a <__fputwc+0x72>
 80074e4:	290a      	cmp	r1, #10
 80074e6:	d018      	beq.n	800751a <__fputwc+0x72>
 80074e8:	6823      	ldr	r3, [r4, #0]
 80074ea:	1c5a      	adds	r2, r3, #1
 80074ec:	6022      	str	r2, [r4, #0]
 80074ee:	7019      	strb	r1, [r3, #0]
 80074f0:	3701      	adds	r7, #1
 80074f2:	e7eb      	b.n	80074cc <__fputwc+0x24>
 80074f4:	4632      	mov	r2, r6
 80074f6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80074fa:	a901      	add	r1, sp, #4
 80074fc:	4640      	mov	r0, r8
 80074fe:	f000 f8e1 	bl	80076c4 <_wcrtomb_r>
 8007502:	1c42      	adds	r2, r0, #1
 8007504:	4605      	mov	r5, r0
 8007506:	d1de      	bne.n	80074c6 <__fputwc+0x1e>
 8007508:	4606      	mov	r6, r0
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007510:	81a3      	strh	r3, [r4, #12]
 8007512:	4630      	mov	r0, r6
 8007514:	b003      	add	sp, #12
 8007516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800751a:	4622      	mov	r2, r4
 800751c:	4640      	mov	r0, r8
 800751e:	f000 f873 	bl	8007608 <__swbuf_r>
 8007522:	1c43      	adds	r3, r0, #1
 8007524:	d1e4      	bne.n	80074f0 <__fputwc+0x48>
 8007526:	4606      	mov	r6, r0
 8007528:	e7f3      	b.n	8007512 <__fputwc+0x6a>

0800752a <_fputwc_r>:
 800752a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800752c:	b570      	push	{r4, r5, r6, lr}
 800752e:	07db      	lsls	r3, r3, #31
 8007530:	4605      	mov	r5, r0
 8007532:	460e      	mov	r6, r1
 8007534:	4614      	mov	r4, r2
 8007536:	d405      	bmi.n	8007544 <_fputwc_r+0x1a>
 8007538:	8993      	ldrh	r3, [r2, #12]
 800753a:	0598      	lsls	r0, r3, #22
 800753c:	d402      	bmi.n	8007544 <_fputwc_r+0x1a>
 800753e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8007540:	f7ff f994 	bl	800686c <__retarget_lock_acquire_recursive>
 8007544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007548:	0499      	lsls	r1, r3, #18
 800754a:	d406      	bmi.n	800755a <_fputwc_r+0x30>
 800754c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007550:	81a3      	strh	r3, [r4, #12]
 8007552:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007554:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007558:	6663      	str	r3, [r4, #100]	; 0x64
 800755a:	4622      	mov	r2, r4
 800755c:	4628      	mov	r0, r5
 800755e:	4631      	mov	r1, r6
 8007560:	f7ff ffa2 	bl	80074a8 <__fputwc>
 8007564:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007566:	4605      	mov	r5, r0
 8007568:	07da      	lsls	r2, r3, #31
 800756a:	d405      	bmi.n	8007578 <_fputwc_r+0x4e>
 800756c:	89a3      	ldrh	r3, [r4, #12]
 800756e:	059b      	lsls	r3, r3, #22
 8007570:	d402      	bmi.n	8007578 <_fputwc_r+0x4e>
 8007572:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007574:	f7ff f97b 	bl	800686e <__retarget_lock_release_recursive>
 8007578:	4628      	mov	r0, r5
 800757a:	bd70      	pop	{r4, r5, r6, pc}

0800757c <_fstat_r>:
 800757c:	b538      	push	{r3, r4, r5, lr}
 800757e:	2300      	movs	r3, #0
 8007580:	4c06      	ldr	r4, [pc, #24]	; (800759c <_fstat_r+0x20>)
 8007582:	4605      	mov	r5, r0
 8007584:	4608      	mov	r0, r1
 8007586:	4611      	mov	r1, r2
 8007588:	6023      	str	r3, [r4, #0]
 800758a:	f7fb fe2a 	bl	80031e2 <_fstat>
 800758e:	1c43      	adds	r3, r0, #1
 8007590:	d102      	bne.n	8007598 <_fstat_r+0x1c>
 8007592:	6823      	ldr	r3, [r4, #0]
 8007594:	b103      	cbz	r3, 8007598 <_fstat_r+0x1c>
 8007596:	602b      	str	r3, [r5, #0]
 8007598:	bd38      	pop	{r3, r4, r5, pc}
 800759a:	bf00      	nop
 800759c:	20002854 	.word	0x20002854

080075a0 <_isatty_r>:
 80075a0:	b538      	push	{r3, r4, r5, lr}
 80075a2:	2300      	movs	r3, #0
 80075a4:	4c05      	ldr	r4, [pc, #20]	; (80075bc <_isatty_r+0x1c>)
 80075a6:	4605      	mov	r5, r0
 80075a8:	4608      	mov	r0, r1
 80075aa:	6023      	str	r3, [r4, #0]
 80075ac:	f7fb fe28 	bl	8003200 <_isatty>
 80075b0:	1c43      	adds	r3, r0, #1
 80075b2:	d102      	bne.n	80075ba <_isatty_r+0x1a>
 80075b4:	6823      	ldr	r3, [r4, #0]
 80075b6:	b103      	cbz	r3, 80075ba <_isatty_r+0x1a>
 80075b8:	602b      	str	r3, [r5, #0]
 80075ba:	bd38      	pop	{r3, r4, r5, pc}
 80075bc:	20002854 	.word	0x20002854

080075c0 <_lseek_r>:
 80075c0:	b538      	push	{r3, r4, r5, lr}
 80075c2:	4605      	mov	r5, r0
 80075c4:	4608      	mov	r0, r1
 80075c6:	4611      	mov	r1, r2
 80075c8:	2200      	movs	r2, #0
 80075ca:	4c05      	ldr	r4, [pc, #20]	; (80075e0 <_lseek_r+0x20>)
 80075cc:	6022      	str	r2, [r4, #0]
 80075ce:	461a      	mov	r2, r3
 80075d0:	f7fb fe20 	bl	8003214 <_lseek>
 80075d4:	1c43      	adds	r3, r0, #1
 80075d6:	d102      	bne.n	80075de <_lseek_r+0x1e>
 80075d8:	6823      	ldr	r3, [r4, #0]
 80075da:	b103      	cbz	r3, 80075de <_lseek_r+0x1e>
 80075dc:	602b      	str	r3, [r5, #0]
 80075de:	bd38      	pop	{r3, r4, r5, pc}
 80075e0:	20002854 	.word	0x20002854

080075e4 <_read_r>:
 80075e4:	b538      	push	{r3, r4, r5, lr}
 80075e6:	4605      	mov	r5, r0
 80075e8:	4608      	mov	r0, r1
 80075ea:	4611      	mov	r1, r2
 80075ec:	2200      	movs	r2, #0
 80075ee:	4c05      	ldr	r4, [pc, #20]	; (8007604 <_read_r+0x20>)
 80075f0:	6022      	str	r2, [r4, #0]
 80075f2:	461a      	mov	r2, r3
 80075f4:	f7fc f95c 	bl	80038b0 <_read>
 80075f8:	1c43      	adds	r3, r0, #1
 80075fa:	d102      	bne.n	8007602 <_read_r+0x1e>
 80075fc:	6823      	ldr	r3, [r4, #0]
 80075fe:	b103      	cbz	r3, 8007602 <_read_r+0x1e>
 8007600:	602b      	str	r3, [r5, #0]
 8007602:	bd38      	pop	{r3, r4, r5, pc}
 8007604:	20002854 	.word	0x20002854

08007608 <__swbuf_r>:
 8007608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760a:	460e      	mov	r6, r1
 800760c:	4614      	mov	r4, r2
 800760e:	4605      	mov	r5, r0
 8007610:	b118      	cbz	r0, 800761a <__swbuf_r+0x12>
 8007612:	6983      	ldr	r3, [r0, #24]
 8007614:	b90b      	cbnz	r3, 800761a <__swbuf_r+0x12>
 8007616:	f7fe fe19 	bl	800624c <__sinit>
 800761a:	4b27      	ldr	r3, [pc, #156]	; (80076b8 <__swbuf_r+0xb0>)
 800761c:	429c      	cmp	r4, r3
 800761e:	d12f      	bne.n	8007680 <__swbuf_r+0x78>
 8007620:	686c      	ldr	r4, [r5, #4]
 8007622:	69a3      	ldr	r3, [r4, #24]
 8007624:	60a3      	str	r3, [r4, #8]
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	0719      	lsls	r1, r3, #28
 800762a:	d533      	bpl.n	8007694 <__swbuf_r+0x8c>
 800762c:	6923      	ldr	r3, [r4, #16]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d030      	beq.n	8007694 <__swbuf_r+0x8c>
 8007632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007636:	b2f6      	uxtb	r6, r6
 8007638:	049a      	lsls	r2, r3, #18
 800763a:	4637      	mov	r7, r6
 800763c:	d534      	bpl.n	80076a8 <__swbuf_r+0xa0>
 800763e:	6923      	ldr	r3, [r4, #16]
 8007640:	6820      	ldr	r0, [r4, #0]
 8007642:	1ac0      	subs	r0, r0, r3
 8007644:	6963      	ldr	r3, [r4, #20]
 8007646:	4298      	cmp	r0, r3
 8007648:	db04      	blt.n	8007654 <__swbuf_r+0x4c>
 800764a:	4621      	mov	r1, r4
 800764c:	4628      	mov	r0, r5
 800764e:	f7fe fd69 	bl	8006124 <_fflush_r>
 8007652:	bb28      	cbnz	r0, 80076a0 <__swbuf_r+0x98>
 8007654:	68a3      	ldr	r3, [r4, #8]
 8007656:	3001      	adds	r0, #1
 8007658:	3b01      	subs	r3, #1
 800765a:	60a3      	str	r3, [r4, #8]
 800765c:	6823      	ldr	r3, [r4, #0]
 800765e:	1c5a      	adds	r2, r3, #1
 8007660:	6022      	str	r2, [r4, #0]
 8007662:	701e      	strb	r6, [r3, #0]
 8007664:	6963      	ldr	r3, [r4, #20]
 8007666:	4298      	cmp	r0, r3
 8007668:	d004      	beq.n	8007674 <__swbuf_r+0x6c>
 800766a:	89a3      	ldrh	r3, [r4, #12]
 800766c:	07db      	lsls	r3, r3, #31
 800766e:	d519      	bpl.n	80076a4 <__swbuf_r+0x9c>
 8007670:	2e0a      	cmp	r6, #10
 8007672:	d117      	bne.n	80076a4 <__swbuf_r+0x9c>
 8007674:	4621      	mov	r1, r4
 8007676:	4628      	mov	r0, r5
 8007678:	f7fe fd54 	bl	8006124 <_fflush_r>
 800767c:	b190      	cbz	r0, 80076a4 <__swbuf_r+0x9c>
 800767e:	e00f      	b.n	80076a0 <__swbuf_r+0x98>
 8007680:	4b0e      	ldr	r3, [pc, #56]	; (80076bc <__swbuf_r+0xb4>)
 8007682:	429c      	cmp	r4, r3
 8007684:	d101      	bne.n	800768a <__swbuf_r+0x82>
 8007686:	68ac      	ldr	r4, [r5, #8]
 8007688:	e7cb      	b.n	8007622 <__swbuf_r+0x1a>
 800768a:	4b0d      	ldr	r3, [pc, #52]	; (80076c0 <__swbuf_r+0xb8>)
 800768c:	429c      	cmp	r4, r3
 800768e:	bf08      	it	eq
 8007690:	68ec      	ldreq	r4, [r5, #12]
 8007692:	e7c6      	b.n	8007622 <__swbuf_r+0x1a>
 8007694:	4621      	mov	r1, r4
 8007696:	4628      	mov	r0, r5
 8007698:	f7fd fde2 	bl	8005260 <__swsetup_r>
 800769c:	2800      	cmp	r0, #0
 800769e:	d0c8      	beq.n	8007632 <__swbuf_r+0x2a>
 80076a0:	f04f 37ff 	mov.w	r7, #4294967295
 80076a4:	4638      	mov	r0, r7
 80076a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80076ac:	81a3      	strh	r3, [r4, #12]
 80076ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80076b4:	6663      	str	r3, [r4, #100]	; 0x64
 80076b6:	e7c2      	b.n	800763e <__swbuf_r+0x36>
 80076b8:	08007bf0 	.word	0x08007bf0
 80076bc:	08007c10 	.word	0x08007c10
 80076c0:	08007bd0 	.word	0x08007bd0

080076c4 <_wcrtomb_r>:
 80076c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076c6:	4605      	mov	r5, r0
 80076c8:	b085      	sub	sp, #20
 80076ca:	461e      	mov	r6, r3
 80076cc:	460f      	mov	r7, r1
 80076ce:	4c0f      	ldr	r4, [pc, #60]	; (800770c <_wcrtomb_r+0x48>)
 80076d0:	b991      	cbnz	r1, 80076f8 <_wcrtomb_r+0x34>
 80076d2:	6822      	ldr	r2, [r4, #0]
 80076d4:	490e      	ldr	r1, [pc, #56]	; (8007710 <_wcrtomb_r+0x4c>)
 80076d6:	6a12      	ldr	r2, [r2, #32]
 80076d8:	2a00      	cmp	r2, #0
 80076da:	bf08      	it	eq
 80076dc:	460a      	moveq	r2, r1
 80076de:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80076e2:	463a      	mov	r2, r7
 80076e4:	a901      	add	r1, sp, #4
 80076e6:	47a0      	blx	r4
 80076e8:	1c43      	adds	r3, r0, #1
 80076ea:	bf01      	itttt	eq
 80076ec:	2300      	moveq	r3, #0
 80076ee:	6033      	streq	r3, [r6, #0]
 80076f0:	238a      	moveq	r3, #138	; 0x8a
 80076f2:	602b      	streq	r3, [r5, #0]
 80076f4:	b005      	add	sp, #20
 80076f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076f8:	6824      	ldr	r4, [r4, #0]
 80076fa:	4f05      	ldr	r7, [pc, #20]	; (8007710 <_wcrtomb_r+0x4c>)
 80076fc:	6a24      	ldr	r4, [r4, #32]
 80076fe:	2c00      	cmp	r4, #0
 8007700:	bf08      	it	eq
 8007702:	463c      	moveq	r4, r7
 8007704:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8007708:	e7ed      	b.n	80076e6 <_wcrtomb_r+0x22>
 800770a:	bf00      	nop
 800770c:	200005e4 	.word	0x200005e4
 8007710:	20000068 	.word	0x20000068

08007714 <_init>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	bf00      	nop
 8007718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771a:	bc08      	pop	{r3}
 800771c:	469e      	mov	lr, r3
 800771e:	4770      	bx	lr

08007720 <_fini>:
 8007720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007722:	bf00      	nop
 8007724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007726:	bc08      	pop	{r3}
 8007728:	469e      	mov	lr, r3
 800772a:	4770      	bx	lr
