

================================================================
== Vitis HLS Report for 'operator_mul'
================================================================
* Date:           Wed Feb  9 15:34:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25" [../src/ban_s3.cpp:27]   --->   Operation 14 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [../src/ban_s3.cpp:27]   --->   Operation 15 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %p_read_6" [../src/ban_s3.cpp:27]   --->   Operation 16 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 17 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 18 'partselect' 'trunc_ln27_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %trunc_ln27_s" [../src/ban_s3.cpp:27]   --->   Operation 19 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 20 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln27_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 21 'partselect' 'trunc_ln27_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%icmp_ln27_47 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 22 'icmp' 'icmp_ln27_47' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.05ns)   --->   "%icmp_ln27_48 = icmp_eq  i23 %trunc_ln27_24, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 23 'icmp' 'icmp_ln27_48' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 24 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln27_25 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 25 'partselect' 'trunc_ln27_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln27_18 = bitcast i32 %trunc_ln27_25" [../src/ban_s3.cpp:27]   --->   Operation 26 'bitcast' 'bitcast_ln27_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 27 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln27_26 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 28 'partselect' 'trunc_ln27_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%icmp_ln27_49 = icmp_ne  i8 %tmp_65, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 29 'icmp' 'icmp_ln27_49' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.05ns)   --->   "%icmp_ln27_50 = icmp_eq  i23 %trunc_ln27_26, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 30 'icmp' 'icmp_ln27_50' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (2.78ns)   --->   "%tmp_66 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 31 'fcmp' 'tmp_66' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln27_27 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 32 'partselect' 'trunc_ln27_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln27_19 = bitcast i32 %trunc_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 33 'bitcast' 'bitcast_ln27_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 34 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln27_28 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 35 'partselect' 'trunc_ln27_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln27_51 = icmp_ne  i8 %tmp_67, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27_51' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.05ns)   --->   "%icmp_ln27_52 = icmp_eq  i23 %trunc_ln27_28, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 37 'icmp' 'icmp_ln27_52' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [2/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 38 'fcmp' 'tmp_68' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i128 %p_read" [../src/ban_s3.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln27_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%icmp_ln27_9 = icmp_ne  i32 %trunc_ln27_5, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 40 'icmp' 'icmp_ln27_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln27_29 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 41 'partselect' 'trunc_ln27_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln27_20 = bitcast i32 %trunc_ln27_29" [../src/ban_s3.cpp:27]   --->   Operation 42 'bitcast' 'bitcast_ln27_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 43 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln27_30 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 44 'partselect' 'trunc_ln27_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%icmp_ln27_53 = icmp_ne  i8 %tmp_69, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 45 'icmp' 'icmp_ln27_53' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.05ns)   --->   "%icmp_ln27_54 = icmp_eq  i23 %trunc_ln27_30, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 46 'icmp' 'icmp_ln27_54' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [2/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 47 'fcmp' 'tmp_70' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln27_31 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 48 'partselect' 'trunc_ln27_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln27_21 = bitcast i32 %trunc_ln27_31" [../src/ban_s3.cpp:27]   --->   Operation 49 'bitcast' 'bitcast_ln27_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 50 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln27_32 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 51 'partselect' 'trunc_ln27_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.84ns)   --->   "%icmp_ln27_55 = icmp_ne  i8 %tmp_71, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 52 'icmp' 'icmp_ln27_55' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.05ns)   --->   "%icmp_ln27_56 = icmp_eq  i23 %trunc_ln27_32, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 53 'icmp' 'icmp_ln27_56' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [2/2] (2.78ns)   --->   "%tmp_72 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 54 'fcmp' 'tmp_72' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln27_33 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 55 'partselect' 'trunc_ln27_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln27_22 = bitcast i32 %trunc_ln27_33" [../src/ban_s3.cpp:27]   --->   Operation 56 'bitcast' 'bitcast_ln27_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 57 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln27_34 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 58 'partselect' 'trunc_ln27_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln27_57 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27_57' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.05ns)   --->   "%icmp_ln27_58 = icmp_eq  i23 %trunc_ln27_34, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 60 'icmp' 'icmp_ln27_58' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [2/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 61 'fcmp' 'tmp_73' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [3/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:114]   --->   Operation 62 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:115]   --->   Operation 63 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [3/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:115]   --->   Operation 64 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:116]   --->   Operation 65 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [3/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22" [../src/ban_s3.cpp:116]   --->   Operation 66 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:116]   --->   Operation 67 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.01ns)   --->   "%p = add i32 %trunc_ln27_5, i32 %trunc_ln27" [../src/ban_s3.cpp:123]   --->   Operation 68 'add' 'p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_32)   --->   "%or_ln27 = or i1 %icmp_ln27_48, i1 %icmp_ln27_47" [../src/ban_s3.cpp:27]   --->   Operation 69 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 70 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_32)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_64" [../src/ban_s3.cpp:27]   --->   Operation 71 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%or_ln27_21 = or i1 %icmp_ln27_50, i1 %icmp_ln27_49" [../src/ban_s3.cpp:27]   --->   Operation 72 'or' 'or_ln27_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/2] (2.78ns)   --->   "%tmp_66 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 73 'fcmp' 'tmp_66' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%and_ln27_26 = and i1 %or_ln27_21, i1 %tmp_66" [../src/ban_s3.cpp:27]   --->   Operation 74 'and' 'and_ln27_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%or_ln27_22 = or i1 %icmp_ln27_52, i1 %icmp_ln27_51" [../src/ban_s3.cpp:27]   --->   Operation 75 'or' 'or_ln27_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/2] (2.78ns)   --->   "%tmp_68 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 76 'fcmp' 'tmp_68' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_33)   --->   "%and_ln27_27 = and i1 %or_ln27_22, i1 %tmp_68" [../src/ban_s3.cpp:27]   --->   Operation 77 'and' 'and_ln27_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%or_ln27_23 = or i1 %icmp_ln27_54, i1 %icmp_ln27_53" [../src/ban_s3.cpp:27]   --->   Operation 78 'or' 'or_ln27_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 79 'fcmp' 'tmp_70' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%and_ln27_28 = and i1 %or_ln27_23, i1 %tmp_70" [../src/ban_s3.cpp:27]   --->   Operation 80 'and' 'and_ln27_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%or_ln27_24 = or i1 %icmp_ln27_56, i1 %icmp_ln27_55" [../src/ban_s3.cpp:27]   --->   Operation 81 'or' 'or_ln27_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_72 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 82 'fcmp' 'tmp_72' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_30)   --->   "%and_ln27_29 = and i1 %or_ln27_24, i1 %tmp_72" [../src/ban_s3.cpp:27]   --->   Operation 83 'and' 'and_ln27_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_30 = and i1 %and_ln27_28, i1 %and_ln27_29" [../src/ban_s3.cpp:27]   --->   Operation 84 'and' 'and_ln27_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%xor_ln27 = xor i1 %and_ln27_30, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 85 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%or_ln27_5 = or i1 %icmp_ln27_9, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 86 'or' 'or_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_31)   --->   "%or_ln27_25 = or i1 %icmp_ln27_58, i1 %icmp_ln27_57" [../src/ban_s3.cpp:27]   --->   Operation 87 'or' 'or_ln27_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 88 'fcmp' 'tmp_73' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_31 = and i1 %or_ln27_25, i1 %tmp_73" [../src/ban_s3.cpp:27]   --->   Operation 89 'and' 'and_ln27_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [2/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:114]   --->   Operation 90 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:115]   --->   Operation 91 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [2/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:115]   --->   Operation 92 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:116]   --->   Operation 93 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [2/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22" [../src/ban_s3.cpp:116]   --->   Operation 94 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:116]   --->   Operation 95 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_32 = and i1 %and_ln27, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 96 'and' 'and_ln27_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_33 = and i1 %and_ln27_26, i1 %and_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 97 'and' 'and_ln27_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_34 = and i1 %and_ln27_33, i1 %and_ln27_32" [../src/ban_s3.cpp:27]   --->   Operation 98 'and' 'and_ln27_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%xor_ln27_4 = xor i1 %and_ln27_34, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 99 'xor' 'xor_ln27_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%xor_ln27_5 = xor i1 %and_ln27_31, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 100 'xor' 'xor_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_35)   --->   "%or_ln27_26 = or i1 %or_ln27_5, i1 %xor_ln27_5" [../src/ban_s3.cpp:27]   --->   Operation 101 'or' 'or_ln27_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_35 = and i1 %or_ln27_26, i1 %xor_ln27_4" [../src/ban_s3.cpp:27]   --->   Operation 102 'and' 'and_ln27_35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_27)   --->   "%xor_ln27_6 = xor i1 %icmp_ln27_9, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 103 'xor' 'xor_ln27_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_27)   --->   "%and_ln27_40 = and i1 %and_ln27_30, i1 %xor_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 104 'and' 'and_ln27_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_27)   --->   "%and_ln27_41 = and i1 %and_ln27_31, i1 %and_ln27_40" [../src/ban_s3.cpp:27]   --->   Operation 105 'and' 'and_ln27_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_27 = or i1 %and_ln27_41, i1 %and_ln27_34" [../src/ban_s3.cpp:27]   --->   Operation 106 'or' 'or_ln27_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 107 [1/3] (7.01ns)   --->   "%num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:114]   --->   Operation 107 'fmul' 'num_res' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:115]   --->   Operation 108 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:115]   --->   Operation 109 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20" [../src/ban_s3.cpp:116]   --->   Operation 110 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22" [../src/ban_s3.cpp:116]   --->   Operation 111 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21" [../src/ban_s3.cpp:116]   --->   Operation 112 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 113 [4/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 113 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 114 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 115 [3/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 115 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 116 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 117 [2/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 117 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 118 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 119 [1/4] (6.43ns)   --->   "%num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 119 'fadd' 'num_res_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 120 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 121 [4/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 121 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 122 [3/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 122 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 123 [2/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 123 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 124 [1/4] (6.43ns)   --->   "%num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 124 'fadd' 'num_res_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 125 [2/2] (2.78ns)   --->   "%tmp_75 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 125 'fcmp' 'tmp_75' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/2] (2.78ns)   --->   "%tmp_77 = fcmp_oeq  i32 %num_res_5, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 126 'fcmp' 'tmp_77' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [2/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %num_res_6, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 127 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.54>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %num_res" [../src/ban_s3.cpp:32]   --->   Operation 128 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 129 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 130 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_74, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 131 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (1.05ns)   --->   "%icmp_ln32_4 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 132 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_4, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 133 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/2] (2.78ns)   --->   "%tmp_75 = fcmp_oeq  i32 %num_res, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 134 'fcmp' 'tmp_75' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_75" [../src/ban_s3.cpp:32]   --->   Operation 135 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_31)   --->   "%xor_ln32 = xor i1 %and_ln32, i1 1" [../src/ban_s3.cpp:32]   --->   Operation 136 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %num_res_5" [../src/ban_s3.cpp:35]   --->   Operation 137 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 138 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 139 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_76, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 140 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.05ns)   --->   "%icmp_ln35_4 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 141 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_4, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 142 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/2] (2.78ns)   --->   "%tmp_77 = fcmp_oeq  i32 %num_res_5, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 143 'fcmp' 'tmp_77' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_77" [../src/ban_s3.cpp:35]   --->   Operation 144 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_37)   --->   "%xor_ln35 = xor i1 %and_ln35, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 145 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (1.01ns)   --->   "%c_p_7 = add i32 %p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 146 'add' 'c_p_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %num_res_6" [../src/ban_s3.cpp:43]   --->   Operation 147 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 148 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 149 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_78, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 150 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln43_4 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 151 'icmp' 'icmp_ln43_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%or_ln43 = or i1 %icmp_ln43_4, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 152 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/2] (2.78ns)   --->   "%tmp_79 = fcmp_oeq  i32 %num_res_6, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 153 'fcmp' 'tmp_79' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_79" [../src/ban_s3.cpp:43]   --->   Operation 154 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%xor_ln43 = xor i1 %and_ln43, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 155 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (1.01ns)   --->   "%c_p_8 = add i32 %p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 156 'add' 'c_p_8' <Predicate = (!or_ln27_27)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_37)   --->   "%and_ln27_36 = and i1 %and_ln27_35, i1 %and_ln32" [../src/ban_s3.cpp:27]   --->   Operation 157 'and' 'and_ln27_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_37 = and i1 %and_ln27_36, i1 %xor_ln35" [../src/ban_s3.cpp:27]   --->   Operation 158 'and' 'and_ln27_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node num_res_9)   --->   "%num_res_7 = select i1 %and_ln27_37, i32 %num_res_5, i32 %num_res" [../src/ban_s3.cpp:27]   --->   Operation 159 'select' 'num_res_7' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%and_ln35_4 = and i1 %and_ln35, i1 %and_ln32" [../src/ban_s3.cpp:35]   --->   Operation 160 'and' 'and_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_39)   --->   "%and_ln27_38 = and i1 %and_ln27_35, i1 %and_ln35_4" [../src/ban_s3.cpp:27]   --->   Operation 161 'and' 'and_ln27_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_39 = and i1 %and_ln27_38, i1 %xor_ln43" [../src/ban_s3.cpp:27]   --->   Operation 162 'and' 'and_ln27_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node num_res_9)   --->   "%num_res_8 = select i1 %and_ln27_39, i32 %num_res_6, i32 %num_res_7" [../src/ban_s3.cpp:27]   --->   Operation 163 'select' 'num_res_8' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.44ns) (out node of the LUT)   --->   "%num_res_9 = select i1 %or_ln27_27, i32 0, i32 %num_res_8" [../src/ban_s3.cpp:27]   --->   Operation 164 'select' 'num_res_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node num_res_12)   --->   "%num_res_10 = select i1 %and_ln27_37, i32 %num_res_6, i32 %num_res_5" [../src/ban_s3.cpp:27]   --->   Operation 165 'select' 'num_res_10' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node num_res_12)   --->   "%num_res_11 = select i1 %and_ln27_39, i32 %num_res_5, i32 %num_res_10" [../src/ban_s3.cpp:27]   --->   Operation 166 'select' 'num_res_11' <Predicate = (!or_ln27_27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%num_res_12 = select i1 %or_ln27_27, i32 0, i32 %num_res_11" [../src/ban_s3.cpp:27]   --->   Operation 167 'select' 'num_res_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.28ns)   --->   "%or_ln27_28 = or i1 %or_ln27_27, i1 %and_ln27_39" [../src/ban_s3.cpp:27]   --->   Operation 168 'or' 'or_ln27_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%or_ln27_29 = or i1 %or_ln27_28, i1 %and_ln27_37" [../src/ban_s3.cpp:27]   --->   Operation 169 'or' 'or_ln27_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %or_ln27_29, i32 0, i32 %num_res_6" [../src/ban_s3.cpp:27]   --->   Operation 170 'select' 'select_ln27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_31)   --->   "%and_ln27_42 = and i1 %and_ln27_35, i1 %xor_ln32" [../src/ban_s3.cpp:27]   --->   Operation 171 'and' 'and_ln27_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_3)   --->   "%select_ln27_1 = select i1 %or_ln27_27, i32 0, i32 %c_p_8" [../src/ban_s3.cpp:27]   --->   Operation 172 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_3)   --->   "%select_ln27_2 = select i1 %and_ln27_37, i32 %c_p_7, i32 %p" [../src/ban_s3.cpp:27]   --->   Operation 173 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_31)   --->   "%or_ln27_30 = or i1 %and_ln27_37, i1 %and_ln27_42" [../src/ban_s3.cpp:27]   --->   Operation 174 'or' 'or_ln27_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27_3 = select i1 %or_ln27_28, i32 %select_ln27_1, i32 %select_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 175 'select' 'select_ln27_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_31 = or i1 %or_ln27_28, i1 %or_ln27_30" [../src/ban_s3.cpp:27]   --->   Operation 176 'or' 'or_ln27_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_p = select i1 %or_ln27_31, i32 %select_ln27_3, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 177 'select' 'c_p' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %c_p" [../src/ban_s3.cpp:137]   --->   Operation 178 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %num_res_9" [../src/ban_s3.cpp:137]   --->   Operation 179 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %num_res_12" [../src/ban_s3.cpp:137]   --->   Operation 180 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln27" [../src/ban_s3.cpp:137]   --->   Operation 181 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln137 = ret i128 %mrv_3" [../src/ban_s3.cpp:137]   --->   Operation 182 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.02ns
The critical path consists of the following:
	wire read operation ('p_read', ../src/ban_s3.cpp:27) on port 'p_read25' (../src/ban_s3.cpp:27) [3]  (0 ns)
	'fmul' operation ('num_res', ../src/ban_s3.cpp:114) [66]  (7.02 ns)

 <State 2>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:114) [66]  (7.02 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('num_res', ../src/ban_s3.cpp:114) [66]  (7.02 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [69]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [69]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [69]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:115) [69]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:116) [74]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:116) [74]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:116) [74]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('num_res', ../src/ban_s3.cpp:116) [74]  (6.44 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_75', ../src/ban_s3.cpp:32) [82]  (2.78 ns)

 <State 13>: 4.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_75', ../src/ban_s3.cpp:32) [82]  (2.78 ns)
	'and' operation ('and_ln32', ../src/ban_s3.cpp:32) [83]  (0.287 ns)
	'and' operation ('and_ln35_4', ../src/ban_s3.cpp:35) [115]  (0 ns)
	'and' operation ('and_ln27_38', ../src/ban_s3.cpp:27) [116]  (0 ns)
	'and' operation ('and_ln27_39', ../src/ban_s3.cpp:27) [117]  (0.287 ns)
	'or' operation ('or_ln27_28', ../src/ban_s3.cpp:27) [127]  (0.287 ns)
	'select' operation ('select_ln27_3', ../src/ban_s3.cpp:27) [134]  (0.449 ns)
	'select' operation ('c.p', ../src/ban_s3.cpp:27) [136]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
