
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008c60  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000021c  20400000  00408c60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000006cc  20400220  00408e80  0002021c  2**5
                  ALLOC
  3 .heap         00000204  204008ec  0040954c  0002021c  2**0
                  ALLOC
  4 .stack        00000400  20400af0  00409750  0002021c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
  6 .comment      000000c7  00000000  00000000  0002024a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00034d0a  00000000  00000000  00020311  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000065bb  00000000  00000000  0005501b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000ddb3  00000000  00000000  0005b5d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000fc8  00000000  00000000  00069389  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e68  00000000  00000000  0006a351  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0004be98  00000000  00000000  0006b1b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00025a2c  00000000  00000000  000b7051  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00159908  00000000  00000000  000dca7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000377c  00000000  00000000  00236388  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 0e 40 20 91 18 40 00 8d 18 40 00 8d 18 40 00     ..@ ..@...@...@.
  400010:	8d 18 40 00 8d 18 40 00 8d 18 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	8d 18 40 00 8d 18 40 00 00 00 00 00 8d 18 40 00     ..@...@.......@.
  40003c:	8d 18 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  40004c:	8d 18 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  40005c:	8d 18 40 00 8d 18 40 00 00 00 00 00 2d 2d 40 00     ..@...@.....--@.
  40006c:	21 2d 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     !-@...@...@...@.
  40007c:	8d 18 40 00 15 2d 40 00 8d 18 40 00 8d 18 40 00     ..@..-@...@...@.
  40008c:	8d 18 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  40009c:	51 33 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     Q3@...@...@...@.
  4000ac:	8d 18 40 00 8d 18 40 00 dd 28 40 00 8d 18 40 00     ..@...@..(@...@.
  4000bc:	e1 2e 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  4000cc:	8d 18 40 00 8d 18 40 00 c5 2a 40 00 8d 18 40 00     ..@...@..*@...@.
  4000dc:	8d 18 40 00 f1 28 40 00 8d 18 40 00 8d 18 40 00     ..@..(@...@...@.
  4000ec:	8d 18 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  4000fc:	8d 18 40 00 8d 18 40 00 8d 18 40 00 65 33 40 00     ..@...@...@.e3@.
  40010c:	8d 18 40 00 8d 18 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 8d 18 40 00 8d 18 40 00 c1 36 40 00     ......@...@..6@.
  40012c:	8d 18 40 00 f5 2e 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  40013c:	8d 18 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  40014c:	8d 18 40 00 8d 18 40 00 8d 18 40 00 8d 18 40 00     ..@...@...@...@.
  40015c:	8d 18 40 00 8d 18 40 00 8d 18 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400220 	.word	0x20400220
  400184:	00000000 	.word	0x00000000
  400188:	00408c60 	.word	0x00408c60

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00408c60 	.word	0x00408c60
  4001c8:	20400224 	.word	0x20400224
  4001cc:	00408c60 	.word	0x00408c60
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00401d69 	.word	0x00401d69
  4001e4:	00403a4d 	.word	0x00403a4d

004001e8 <Init_Control>:


int cntrrr = 0;
float control_time;

void Init_Control(void) {
  4001e8:	b570      	push	{r4, r5, r6, lr}
  4001ea:	b082      	sub	sp, #8
	arm_mat_init_f32 (&A,A_rows,A_cols,(float32_t *)A_data);    //MATRIX EXAMPLE
  4001ec:	4b11      	ldr	r3, [pc, #68]	; (400234 <Init_Control+0x4c>)
  4001ee:	2202      	movs	r2, #2
  4001f0:	2103      	movs	r1, #3
  4001f2:	4811      	ldr	r0, [pc, #68]	; (400238 <Init_Control+0x50>)
  4001f4:	4c11      	ldr	r4, [pc, #68]	; (40023c <Init_Control+0x54>)
  4001f6:	47a0      	blx	r4
	arm_mat_init_f32 (&I,I_rows,I_cols,(float32_t *)control_currents);    //create current vector
  4001f8:	4b11      	ldr	r3, [pc, #68]	; (400240 <Init_Control+0x58>)
  4001fa:	2201      	movs	r2, #1
  4001fc:	2103      	movs	r1, #3
  4001fe:	4811      	ldr	r0, [pc, #68]	; (400244 <Init_Control+0x5c>)
  400200:	47a0      	blx	r4
	arm_mat_init_f32 (&PWM,PWM_rows,PWM_cols,(float32_t *)PWM_data);    //create pwm vector
  400202:	4b11      	ldr	r3, [pc, #68]	; (400248 <Init_Control+0x60>)
  400204:	2201      	movs	r2, #1
  400206:	2103      	movs	r1, #3
  400208:	4810      	ldr	r0, [pc, #64]	; (40024c <Init_Control+0x64>)
  40020a:	47a0      	blx	r4
	
	PID_init_cts(&PID_d, PID_d_Kp, PID_d_Ki, PID_d_Kd,(float)1.0/15000.0);		//initialise the PID controller for d and q values
  40020c:	2400      	movs	r4, #0
  40020e:	4e10      	ldr	r6, [pc, #64]	; (400250 <Init_Control+0x68>)
  400210:	9600      	str	r6, [sp, #0]
  400212:	4623      	mov	r3, r4
  400214:	4a0f      	ldr	r2, [pc, #60]	; (400254 <Init_Control+0x6c>)
  400216:	4910      	ldr	r1, [pc, #64]	; (400258 <Init_Control+0x70>)
  400218:	4810      	ldr	r0, [pc, #64]	; (40025c <Init_Control+0x74>)
  40021a:	4d11      	ldr	r5, [pc, #68]	; (400260 <Init_Control+0x78>)
  40021c:	47a8      	blx	r5
	PID_init_cts(&PID_q, PID_q_Kp, PID_q_Ki, PID_q_Kd,(float)1.0/15000.0);
  40021e:	9600      	str	r6, [sp, #0]
  400220:	4623      	mov	r3, r4
  400222:	4a10      	ldr	r2, [pc, #64]	; (400264 <Init_Control+0x7c>)
  400224:	4910      	ldr	r1, [pc, #64]	; (400268 <Init_Control+0x80>)
  400226:	4811      	ldr	r0, [pc, #68]	; (40026c <Init_Control+0x84>)
  400228:	47a8      	blx	r5
	
	oldtorquerequest = 0;
  40022a:	4b11      	ldr	r3, [pc, #68]	; (400270 <Init_Control+0x88>)
  40022c:	601c      	str	r4, [r3, #0]
	
		//do not remove this printf. For some reason it is fixing a linking error where if it isn't here control startup wont work and the program doesnt run. Idk why

	//printf("\n");
}
  40022e:	b002      	add	sp, #8
  400230:	bd70      	pop	{r4, r5, r6, pc}
  400232:	bf00      	nop
  400234:	20400554 	.word	0x20400554
  400238:	20400570 	.word	0x20400570
  40023c:	00405085 	.word	0x00405085
  400240:	20400634 	.word	0x20400634
  400244:	2040060c 	.word	0x2040060c
  400248:	20400618 	.word	0x20400618
  40024c:	204005f4 	.word	0x204005f4
  400250:	388bcf65 	.word	0x388bcf65
  400254:	4107013b 	.word	0x4107013b
  400258:	3bff9724 	.word	0x3bff9724
  40025c:	204005d4 	.word	0x204005d4
  400260:	00400b65 	.word	0x00400b65
  400264:	4106f4f1 	.word	0x4106f4f1
  400268:	3c2a64c3 	.word	0x3c2a64c3
  40026c:	20400594 	.word	0x20400594
  400270:	204005f0 	.word	0x204005f0
  400274:	00000000 	.word	0x00000000

00400278 <getIqId_r>:


void getIqId_r(float torquerequest, float* Iq_r, float* Id_r, float V_dc) {		//Calculates reference currents based on the torque requests 
  400278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40027c:	ed2d 8b02 	vpush	{d8}
  400280:	460f      	mov	r7, r1
  400282:	4690      	mov	r8, r2
	
	//float omega_base_e = V_dc*LST_SQ_OMEGA_BASE_E				//FIELD WEAKENING PART TO FINISH
	//if(omega_e > omega_base_e ){}
		
	float I_m = 2* torquerequest / (3*PP*FLUX_PM);
  400284:	ee07 0a90 	vmov	s15, r0
  400288:	ee77 7aa7 	vadd.f32	s15, s15, s15
  40028c:	ee17 0a90 	vmov	r0, s15
  400290:	4b27      	ldr	r3, [pc, #156]	; (400330 <getIqId_r+0xb8>)
  400292:	4798      	blx	r3
  400294:	a320      	add	r3, pc, #128	; (adr r3, 400318 <getIqId_r+0xa0>)
  400296:	e9d3 2300 	ldrd	r2, r3, [r3]
  40029a:	4c26      	ldr	r4, [pc, #152]	; (400334 <getIqId_r+0xbc>)
  40029c:	47a0      	blx	r4
  40029e:	4b26      	ldr	r3, [pc, #152]	; (400338 <getIqId_r+0xc0>)
  4002a0:	4798      	blx	r3
  4002a2:	ee07 0a90 	vmov	s15, r0
	
	if (I_m > I_MAX){I_m = I_MAX;}
  4002a6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
  4002aa:	eef4 7ac7 	vcmpe.f32	s15, s14
  4002ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4002b2:	dd01      	ble.n	4002b8 <getIqId_r+0x40>
  4002b4:	eef0 7a47 	vmov.f32	s15, s14
	*Id_r = C1 - sqrt(C1_SQR - 0.5*(I_m*I_m));
  4002b8:	ee27 8aa7 	vmul.f32	s16, s15, s15
  4002bc:	4e1c      	ldr	r6, [pc, #112]	; (400330 <getIqId_r+0xb8>)
  4002be:	ee18 0a10 	vmov	r0, s16
  4002c2:	47b0      	blx	r6
  4002c4:	2200      	movs	r2, #0
  4002c6:	4b1d      	ldr	r3, [pc, #116]	; (40033c <getIqId_r+0xc4>)
  4002c8:	4c1d      	ldr	r4, [pc, #116]	; (400340 <getIqId_r+0xc8>)
  4002ca:	47a0      	blx	r4
  4002cc:	4c1d      	ldr	r4, [pc, #116]	; (400344 <getIqId_r+0xcc>)
  4002ce:	4602      	mov	r2, r0
  4002d0:	460b      	mov	r3, r1
  4002d2:	a113      	add	r1, pc, #76	; (adr r1, 400320 <getIqId_r+0xa8>)
  4002d4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4002d8:	47a0      	blx	r4
  4002da:	4d1b      	ldr	r5, [pc, #108]	; (400348 <getIqId_r+0xd0>)
  4002dc:	47a8      	blx	r5
  4002de:	4602      	mov	r2, r0
  4002e0:	460b      	mov	r3, r1
  4002e2:	a111      	add	r1, pc, #68	; (adr r1, 400328 <getIqId_r+0xb0>)
  4002e4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4002e8:	47a0      	blx	r4
  4002ea:	4c13      	ldr	r4, [pc, #76]	; (400338 <getIqId_r+0xc0>)
  4002ec:	47a0      	blx	r4
  4002ee:	ee07 0a90 	vmov	s15, r0
  4002f2:	f8c8 0000 	str.w	r0, [r8]
	
	*Iq_r = sqrt(I_m*I_m - (*Id_r)*(*Id_r));
  4002f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
  4002fa:	ee78 7a67 	vsub.f32	s15, s16, s15
  4002fe:	ee17 0a90 	vmov	r0, s15
  400302:	47b0      	blx	r6
  400304:	47a8      	blx	r5
  400306:	47a0      	blx	r4
  400308:	6038      	str	r0, [r7, #0]
}	
  40030a:	ecbd 8b02 	vpop	{d8}
  40030e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400312:	bf00      	nop
  400314:	f3af 8000 	nop.w
  400318:	47ae147b 	.word	0x47ae147b
  40031c:	3fd87ae1 	.word	0x3fd87ae1
  400320:	00000000 	.word	0x00000000
  400324:	40f06550 	.word	0x40f06550
  400328:	3eab367a 	.word	0x3eab367a
  40032c:	40703257 	.word	0x40703257
  400330:	00405355 	.word	0x00405355
  400334:	00405651 	.word	0x00405651
  400338:	004059ad 	.word	0x004059ad
  40033c:	3fe00000 	.word	0x3fe00000
  400340:	004053fd 	.word	0x004053fd
  400344:	00405095 	.word	0x00405095
  400348:	00403b89 	.word	0x00403b89

0040034c <SVPWM>:
int cntrrar;
void SVPWM(float Va_aim, float Vb_aim, float* PWM, float V_dc) {							//Space Vector Modulation Function
  40034c:	ee07 0a10 	vmov	s14, r0
  400350:	ee07 1a90 	vmov	s15, r1
  400354:	ee06 3a90 	vmov	s13, r3
	float Vc_aim;
	Vc_aim = -Vb_aim - Va_aim;										//Calculates third voltage aim
  400358:	eeb1 6a67 	vneg.f32	s12, s15
  40035c:	ee36 6a47 	vsub.f32	s12, s12, s14
	
	float Va_comp, Vb_comp, Vc_comp;
	Va_comp = (V_dc-Va_aim)/V_dc;									//normalise 
  400360:	ee76 5ac7 	vsub.f32	s11, s13, s14
  400364:	ee85 7aa6 	vdiv.f32	s14, s11, s13
	Vb_comp = (V_dc-Vb_aim)/V_dc;	
  400368:	ee76 5ae7 	vsub.f32	s11, s13, s15
  40036c:	eec5 7aa6 	vdiv.f32	s15, s11, s13
	Vc_comp = (V_dc-Vc_aim)/V_dc;
  400370:	ee36 6ac6 	vsub.f32	s12, s13, s12
  400374:	eec6 5a26 	vdiv.f32	s11, s12, s13
	
	float V_min;
	
	if((Va_comp<Vb_comp)&&(Va_comp<Vc_comp)) {					//Finds minimum 
  400378:	eeb4 7ae7 	vcmpe.f32	s14, s15
  40037c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400380:	d504      	bpl.n	40038c <SVPWM+0x40>
  400382:	eeb4 7ae5 	vcmpe.f32	s14, s11
  400386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40038a:	d423      	bmi.n	4003d4 <SVPWM+0x88>
		V_min = Va_comp;
	}else{
		if(Vb_comp<Vc_comp){
  40038c:	eef4 7ae5 	vcmpe.f32	s15, s11
  400390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400394:	d521      	bpl.n	4003da <SVPWM+0x8e>
			V_min = Vb_comp;
  400396:	eeb0 6a67 	vmov.f32	s12, s15
			V_min = Vc_comp;
		}
	}
	
	float Va_dc, Vb_dc, Vc_dc;					//does down clamping and sets minimum to zero, subtracting minimum from all three
	PWM[0] = 1 - (Va_comp - V_min);
  40039a:	ee37 7a46 	vsub.f32	s14, s14, s12
  40039e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
  4003a2:	ee36 7ac7 	vsub.f32	s14, s13, s14
  4003a6:	ed82 7a00 	vstr	s14, [r2]
	PWM[1] = 1 - (Vb_comp - V_min);
  4003aa:	ee77 7ac6 	vsub.f32	s15, s15, s12
  4003ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
  4003b2:	edc2 7a01 	vstr	s15, [r2, #4]
	PWM[2] = 1 - (Vc_comp - V_min);
  4003b6:	ee75 5ac6 	vsub.f32	s11, s11, s12
  4003ba:	ee76 6ae5 	vsub.f32	s13, s13, s11
  4003be:	edc2 6a02 	vstr	s13, [r2, #8]
	cntrrar++;
  4003c2:	4a09      	ldr	r2, [pc, #36]	; (4003e8 <SVPWM+0x9c>)
  4003c4:	6813      	ldr	r3, [r2, #0]
  4003c6:	3301      	adds	r3, #1
  4003c8:	6013      	str	r3, [r2, #0]
	if(cntrrar == 15000){
  4003ca:	f643 2298 	movw	r2, #15000	; 0x3a98
  4003ce:	4293      	cmp	r3, r2
  4003d0:	d006      	beq.n	4003e0 <SVPWM+0x94>
  4003d2:	4770      	bx	lr
		V_min = Va_comp;
  4003d4:	eeb0 6a47 	vmov.f32	s12, s14
  4003d8:	e7df      	b.n	40039a <SVPWM+0x4e>
			V_min = Vc_comp;
  4003da:	eeb0 6a65 	vmov.f32	s12, s11
  4003de:	e7dc      	b.n	40039a <SVPWM+0x4e>
		cntrrar = 0;
  4003e0:	2200      	movs	r2, #0
  4003e2:	4b01      	ldr	r3, [pc, #4]	; (4003e8 <SVPWM+0x9c>)
  4003e4:	601a      	str	r2, [r3, #0]
		
		//printf("\n PWM A = %f \t PWM B = %f \t PWM C - %f ", PWM[0], PWM[1], PWM[2]);
	}

}
  4003e6:	e7f4      	b.n	4003d2 <SVPWM+0x86>
  4003e8:	20400614 	.word	0x20400614

004003ec <update_PWM>:
	}
}



void update_PWM(float* PWM){
  4003ec:	b570      	push	{r4, r5, r6, lr}
  4003ee:	ed2d 8b02 	vpush	{d8}
  4003f2:	4605      	mov	r5, r0
	pwm_set_duty(PWM_PHASE_A, (int) ((PWM_PERIOD-1) * PWM[0]));
  4003f4:	edd0 7a00 	vldr	s15, [r0]
  4003f8:	ed9f 8a12 	vldr	s16, [pc, #72]	; 400444 <update_PWM+0x58>
  4003fc:	ee67 7a88 	vmul.f32	s15, s15, s16
  400400:	4e11      	ldr	r6, [pc, #68]	; (400448 <update_PWM+0x5c>)
  400402:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400406:	ee17 2a90 	vmov	r2, s15
  40040a:	2100      	movs	r1, #0
  40040c:	4630      	mov	r0, r6
  40040e:	4c0f      	ldr	r4, [pc, #60]	; (40044c <update_PWM+0x60>)
  400410:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_B, (int) ((PWM_PERIOD-1) * PWM[1]));
  400412:	edd5 7a01 	vldr	s15, [r5, #4]
  400416:	ee67 7a88 	vmul.f32	s15, s15, s16
  40041a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40041e:	ee17 2a90 	vmov	r2, s15
  400422:	2102      	movs	r1, #2
  400424:	4630      	mov	r0, r6
  400426:	47a0      	blx	r4
	pwm_set_duty(PWM_PHASE_C, (int) ((PWM_PERIOD-1) * PWM[2]));
  400428:	edd5 7a02 	vldr	s15, [r5, #8]
  40042c:	ee67 7a88 	vmul.f32	s15, s15, s16
  400430:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400434:	ee17 2a90 	vmov	r2, s15
  400438:	2100      	movs	r1, #0
  40043a:	4805      	ldr	r0, [pc, #20]	; (400450 <update_PWM+0x64>)
  40043c:	47a0      	blx	r4
	
  40043e:	ecbd 8b02 	vpop	{d8}
  400442:	bd70      	pop	{r4, r5, r6, pc}
  400444:	4479c000 	.word	0x4479c000
  400448:	204006fc 	.word	0x204006fc
  40044c:	00401835 	.word	0x00401835
  400450:	204008a0 	.word	0x204008a0
  400454:	00000000 	.word	0x00000000

00400458 <Control>:
void Control(float torquerequest, float V_dc, int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle) {
  400458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40045c:	ed2d 8b04 	vpush	{d8-d9}
  400460:	b083      	sub	sp, #12
  400462:	4604      	mov	r4, r0
  400464:	4692      	mov	sl, r2
  400466:	469b      	mov	fp, r3
	ffake_angle =  ffake_angle + 20.00 /(15000.0);
  400468:	4e67      	ldr	r6, [pc, #412]	; (400608 <Control+0x1b0>)
  40046a:	4d68      	ldr	r5, [pc, #416]	; (40060c <Control+0x1b4>)
  40046c:	6830      	ldr	r0, [r6, #0]
  40046e:	47a8      	blx	r5
  400470:	a361      	add	r3, pc, #388	; (adr r3, 4005f8 <Control+0x1a0>)
  400472:	e9d3 2300 	ldrd	r2, r3, [r3]
  400476:	4f66      	ldr	r7, [pc, #408]	; (400610 <Control+0x1b8>)
  400478:	47b8      	blx	r7
  40047a:	4b66      	ldr	r3, [pc, #408]	; (400614 <Control+0x1bc>)
  40047c:	4798      	blx	r3
  40047e:	6030      	str	r0, [r6, #0]
	if (torquerequest - T_RATE_UP > oldtorquerequest){torquerequest = oldtorquerequest + T_RATE_UP;} //Limit Increase Rate
  400480:	4620      	mov	r0, r4
  400482:	47a8      	blx	r5
  400484:	a35e      	add	r3, pc, #376	; (adr r3, 400600 <Control+0x1a8>)
  400486:	e9d3 2300 	ldrd	r2, r3, [r3]
  40048a:	4e63      	ldr	r6, [pc, #396]	; (400618 <Control+0x1c0>)
  40048c:	47b0      	blx	r6
  40048e:	4680      	mov	r8, r0
  400490:	4689      	mov	r9, r1
  400492:	4b62      	ldr	r3, [pc, #392]	; (40061c <Control+0x1c4>)
  400494:	6818      	ldr	r0, [r3, #0]
  400496:	47a8      	blx	r5
  400498:	4606      	mov	r6, r0
  40049a:	460f      	mov	r7, r1
  40049c:	4602      	mov	r2, r0
  40049e:	460b      	mov	r3, r1
  4004a0:	4640      	mov	r0, r8
  4004a2:	4649      	mov	r1, r9
  4004a4:	4d5e      	ldr	r5, [pc, #376]	; (400620 <Control+0x1c8>)
  4004a6:	47a8      	blx	r5
  4004a8:	b148      	cbz	r0, 4004be <Control+0x66>
  4004aa:	a355      	add	r3, pc, #340	; (adr r3, 400600 <Control+0x1a8>)
  4004ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004b0:	4630      	mov	r0, r6
  4004b2:	4639      	mov	r1, r7
  4004b4:	4c56      	ldr	r4, [pc, #344]	; (400610 <Control+0x1b8>)
  4004b6:	47a0      	blx	r4
  4004b8:	4b56      	ldr	r3, [pc, #344]	; (400614 <Control+0x1bc>)
  4004ba:	4798      	blx	r3
  4004bc:	4604      	mov	r4, r0
	if (torquerequest + T_RATE_DOWN < oldtorquerequest){torquerequest = oldtorquerequest - T_RATE_DOWN;} //Limit Decrease Rate
  4004be:	4620      	mov	r0, r4
  4004c0:	4b52      	ldr	r3, [pc, #328]	; (40060c <Control+0x1b4>)
  4004c2:	4798      	blx	r3
  4004c4:	a34e      	add	r3, pc, #312	; (adr r3, 400600 <Control+0x1a8>)
  4004c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004ca:	4d51      	ldr	r5, [pc, #324]	; (400610 <Control+0x1b8>)
  4004cc:	47a8      	blx	r5
  4004ce:	4602      	mov	r2, r0
  4004d0:	460b      	mov	r3, r1
  4004d2:	4630      	mov	r0, r6
  4004d4:	4639      	mov	r1, r7
  4004d6:	4d52      	ldr	r5, [pc, #328]	; (400620 <Control+0x1c8>)
  4004d8:	47a8      	blx	r5
  4004da:	b148      	cbz	r0, 4004f0 <Control+0x98>
  4004dc:	a348      	add	r3, pc, #288	; (adr r3, 400600 <Control+0x1a8>)
  4004de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004e2:	4630      	mov	r0, r6
  4004e4:	4639      	mov	r1, r7
  4004e6:	4c4c      	ldr	r4, [pc, #304]	; (400618 <Control+0x1c0>)
  4004e8:	47a0      	blx	r4
  4004ea:	4b4a      	ldr	r3, [pc, #296]	; (400614 <Control+0x1bc>)
  4004ec:	4798      	blx	r3
  4004ee:	4604      	mov	r4, r0
	oldtorquerequest = torquerequest;	//Update the new old value
  4004f0:	4b4a      	ldr	r3, [pc, #296]	; (40061c <Control+0x1c4>)
  4004f2:	601c      	str	r4, [r3, #0]
	getIqId_r(torquerequest, &Iq_r, &Id_r, V_dc);	//Get the id and iq requested current
  4004f4:	4b4b      	ldr	r3, [pc, #300]	; (400624 <Control+0x1cc>)
  4004f6:	466a      	mov	r2, sp
  4004f8:	a901      	add	r1, sp, #4
  4004fa:	4620      	mov	r0, r4
  4004fc:	4c4a      	ldr	r4, [pc, #296]	; (400628 <Control+0x1d0>)
  4004fe:	47a0      	blx	r4
	theta_e = EstimateTheta(pos_HS_state, pos_HS_t1, pos_HS_dts, pos_ENC_angle);
  400500:	9b11      	ldr	r3, [sp, #68]	; 0x44
  400502:	9a10      	ldr	r2, [sp, #64]	; 0x40
  400504:	4659      	mov	r1, fp
  400506:	4650      	mov	r0, sl
  400508:	4c48      	ldr	r4, [pc, #288]	; (40062c <Control+0x1d4>)
  40050a:	47a0      	blx	r4
  40050c:	4b48      	ldr	r3, [pc, #288]	; (400630 <Control+0x1d8>)
  40050e:	6018      	str	r0, [r3, #0]
	float sintheta_e = sin(theta_e);
  400510:	4b3e      	ldr	r3, [pc, #248]	; (40060c <Control+0x1b4>)
  400512:	4798      	blx	r3
  400514:	4606      	mov	r6, r0
  400516:	460f      	mov	r7, r1
  400518:	4b46      	ldr	r3, [pc, #280]	; (400634 <Control+0x1dc>)
  40051a:	4798      	blx	r3
  40051c:	4c3d      	ldr	r4, [pc, #244]	; (400614 <Control+0x1bc>)
  40051e:	47a0      	blx	r4
  400520:	ee08 0a10 	vmov	s16, r0
	float costheta_e = cos(theta_e);	//(Currently uses fast sin and cosine)
  400524:	4630      	mov	r0, r6
  400526:	4639      	mov	r1, r7
  400528:	4b43      	ldr	r3, [pc, #268]	; (400638 <Control+0x1e0>)
  40052a:	4798      	blx	r3
  40052c:	47a0      	blx	r4
  40052e:	ee09 0a10 	vmov	s18, r0
	arm_clarke_f32(control_currents[0],control_currents[1],&I_alpha,&I_beta); //Does clarke transform
  400532:	4b42      	ldr	r3, [pc, #264]	; (40063c <Control+0x1e4>)
  400534:	ed93 7a00 	vldr	s14, [r3]
  400538:	edd3 6a01 	vldr	s13, [r3, #4]
  {
    /* Calculate pIalpha using the equation, pIalpha = Ia */
    *pIalpha = Ia;

    /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */
    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
  40053c:	eddf 7a40 	vldr	s15, [pc, #256]	; 400640 <Control+0x1e8>
  400540:	ee67 7a27 	vmul.f32	s15, s14, s15
  400544:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 400644 <Control+0x1ec>
  400548:	ee66 6a86 	vmul.f32	s13, s13, s12
  40054c:	ee77 7aa6 	vadd.f32	s15, s15, s13
  float32_t * pIq,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */
    *pId = Ialpha * cosVal + Ibeta * sinVal;
  400550:	ee29 6a07 	vmul.f32	s12, s18, s14
  400554:	ee68 6a27 	vmul.f32	s13, s16, s15

    /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
  400558:	ee27 7a48 	vnmul.f32	s14, s14, s16
  40055c:	ee69 7a27 	vmul.f32	s15, s18, s15
  400560:	ee77 8a27 	vadd.f32	s17, s14, s15
	Vd_aim = runPID(&PID_d, Id_r, I_d);								//PID 
  400564:	ee76 7a26 	vadd.f32	s15, s12, s13
  400568:	ee17 2a90 	vmov	r2, s15
  40056c:	9900      	ldr	r1, [sp, #0]
  40056e:	4836      	ldr	r0, [pc, #216]	; (400648 <Control+0x1f0>)
  400570:	4d36      	ldr	r5, [pc, #216]	; (40064c <Control+0x1f4>)
  400572:	47a8      	blx	r5
  400574:	4c36      	ldr	r4, [pc, #216]	; (400650 <Control+0x1f8>)
  400576:	6020      	str	r0, [r4, #0]
	Vq_aim = runPID(&PID_q, Iq_r, I_q);
  400578:	ee18 2a90 	vmov	r2, s17
  40057c:	9901      	ldr	r1, [sp, #4]
  40057e:	4835      	ldr	r0, [pc, #212]	; (400654 <Control+0x1fc>)
  400580:	47a8      	blx	r5
  400582:	ee07 0a10 	vmov	s14, r0
  400586:	4b34      	ldr	r3, [pc, #208]	; (400658 <Control+0x200>)
  400588:	6018      	str	r0, [r3, #0]
	arm_inv_park_f32(Vd_aim,Vq_aim,&Valpha_aim,&Vbeta_aim,sintheta_e,costheta_e);	//Inverse Park transform
  40058a:	edd4 6a00 	vldr	s13, [r4]
  float32_t * pIbeta,
  float32_t sinVal,
  float32_t cosVal)
  {
    /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */
    *pIalpha = Id * cosVal - Iq * sinVal;
  40058e:	ee69 7a26 	vmul.f32	s15, s18, s13
  400592:	ee28 6a07 	vmul.f32	s12, s16, s14
  400596:	ee77 7ac6 	vsub.f32	s15, s15, s12

    /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */
    *pIbeta = Id * sinVal + Iq * cosVal;
  40059a:	ee28 8a26 	vmul.f32	s16, s16, s13
  40059e:	ee29 9a07 	vmul.f32	s18, s18, s14
  4005a2:	ee38 8a09 	vadd.f32	s16, s16, s18
    *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta;
  4005a6:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
  4005aa:	ee27 7a87 	vmul.f32	s14, s15, s14
  4005ae:	eddf 6a2b 	vldr	s13, [pc, #172]	; 40065c <Control+0x204>
  4005b2:	ee28 8a26 	vmul.f32	s16, s16, s13
	SVPWM(Va_aim, Vb_aim, (float32_t *)PWM_data, V_dc);										//Updates PWM values using space vector PWM
  4005b6:	4c2a      	ldr	r4, [pc, #168]	; (400660 <Control+0x208>)
  4005b8:	4b1a      	ldr	r3, [pc, #104]	; (400624 <Control+0x1cc>)
  4005ba:	4622      	mov	r2, r4
  4005bc:	ee37 7a08 	vadd.f32	s14, s14, s16
  4005c0:	ee17 1a10 	vmov	r1, s14
  4005c4:	ee17 0a90 	vmov	r0, s15
  4005c8:	4d26      	ldr	r5, [pc, #152]	; (400664 <Control+0x20c>)
  4005ca:	47a8      	blx	r5
	update_PWM((float32_t *)PWM_data);
  4005cc:	4620      	mov	r0, r4
  4005ce:	4b26      	ldr	r3, [pc, #152]	; (400668 <Control+0x210>)
  4005d0:	4798      	blx	r3
	control_time = time_get_delta_us();
  4005d2:	4b26      	ldr	r3, [pc, #152]	; (40066c <Control+0x214>)
  4005d4:	4798      	blx	r3
  4005d6:	4b26      	ldr	r3, [pc, #152]	; (400670 <Control+0x218>)
  4005d8:	6018      	str	r0, [r3, #0]
	cntrrr++;
  4005da:	4a26      	ldr	r2, [pc, #152]	; (400674 <Control+0x21c>)
  4005dc:	6813      	ldr	r3, [r2, #0]
  4005de:	3301      	adds	r3, #1
  4005e0:	6013      	str	r3, [r2, #0]
	if(cntrrr == 1){
  4005e2:	2b01      	cmp	r3, #1
  4005e4:	d004      	beq.n	4005f0 <Control+0x198>
}
  4005e6:	b003      	add	sp, #12
  4005e8:	ecbd 8b04 	vpop	{d8-d9}
  4005ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		cntrrr = -15000;
  4005f0:	4a21      	ldr	r2, [pc, #132]	; (400678 <Control+0x220>)
  4005f2:	4b20      	ldr	r3, [pc, #128]	; (400674 <Control+0x21c>)
  4005f4:	601a      	str	r2, [r3, #0]
}
  4005f6:	e7f6      	b.n	4005e6 <Control+0x18e>
  4005f8:	c3ece2a5 	.word	0xc3ece2a5
  4005fc:	3f55d867 	.word	0x3f55d867
  400600:	d2f1a9fc 	.word	0xd2f1a9fc
  400604:	3f50624d 	.word	0x3f50624d
  400608:	20400600 	.word	0x20400600
  40060c:	00405355 	.word	0x00405355
  400610:	00405099 	.word	0x00405099
  400614:	004059ad 	.word	0x004059ad
  400618:	00405095 	.word	0x00405095
  40061c:	204005f0 	.word	0x204005f0
  400620:	0040591d 	.word	0x0040591d
  400624:	41a00000 	.word	0x41a00000
  400628:	00400279 	.word	0x00400279
  40062c:	00400b29 	.word	0x00400b29
  400630:	204005b0 	.word	0x204005b0
  400634:	00403b01 	.word	0x00403b01
  400638:	00403a6d 	.word	0x00403a6d
  40063c:	20400634 	.word	0x20400634
  400640:	3f13cd3a 	.word	0x3f13cd3a
  400644:	3f93cd3a 	.word	0x3f93cd3a
  400648:	204005d4 	.word	0x204005d4
  40064c:	00400b7d 	.word	0x00400b7d
  400650:	20400628 	.word	0x20400628
  400654:	20400594 	.word	0x20400594
  400658:	2040062c 	.word	0x2040062c
  40065c:	3f5db3d7 	.word	0x3f5db3d7
  400660:	20400618 	.word	0x20400618
  400664:	0040034d 	.word	0x0040034d
  400668:	004003ed 	.word	0x004003ed
  40066c:	00401855 	.word	0x00401855
  400670:	204005fc 	.word	0x204005fc
  400674:	2040023c 	.word	0x2040023c
  400678:	ffffc568 	.word	0xffffc568

0040067c <init_LPF>:
#include "Control.h"
#include "Time_Tester.h"

float fake_angle;
// digital low pass filter stuff
void init_LPF(void){
  40067c:	b570      	push	{r4, r5, r6, lr}
	DLPF_Init(&DLPF_Curr_A,2,1500,15000);
  40067e:	4e0c      	ldr	r6, [pc, #48]	; (4006b0 <init_LPF+0x34>)
  400680:	4d0c      	ldr	r5, [pc, #48]	; (4006b4 <init_LPF+0x38>)
  400682:	4633      	mov	r3, r6
  400684:	462a      	mov	r2, r5
  400686:	2102      	movs	r1, #2
  400688:	480b      	ldr	r0, [pc, #44]	; (4006b8 <init_LPF+0x3c>)
  40068a:	4c0c      	ldr	r4, [pc, #48]	; (4006bc <init_LPF+0x40>)
  40068c:	47a0      	blx	r4
	DLPF_Init(&DLPF_Curr_B,2,1500,15000);
  40068e:	4633      	mov	r3, r6
  400690:	462a      	mov	r2, r5
  400692:	2102      	movs	r1, #2
  400694:	480a      	ldr	r0, [pc, #40]	; (4006c0 <init_LPF+0x44>)
  400696:	47a0      	blx	r4
	DLPF_Init(&DLPF_Curr_C,2,1500,15000);
  400698:	4633      	mov	r3, r6
  40069a:	462a      	mov	r2, r5
  40069c:	2102      	movs	r1, #2
  40069e:	4809      	ldr	r0, [pc, #36]	; (4006c4 <init_LPF+0x48>)
  4006a0:	47a0      	blx	r4
	
	//do not remove this printf. For some reason it is fixing a linking error where if it isn't here control startup wont work and the program doesnt run. Idk why
	printf("lpf init");
  4006a2:	4809      	ldr	r0, [pc, #36]	; (4006c8 <init_LPF+0x4c>)
  4006a4:	4b09      	ldr	r3, [pc, #36]	; (4006cc <init_LPF+0x50>)
  4006a6:	4798      	blx	r3
	fake_angle = 0;
  4006a8:	2200      	movs	r2, #0
  4006aa:	4b09      	ldr	r3, [pc, #36]	; (4006d0 <init_LPF+0x54>)
  4006ac:	601a      	str	r2, [r3, #0]
  4006ae:	bd70      	pop	{r4, r5, r6, pc}
  4006b0:	466a6000 	.word	0x466a6000
  4006b4:	44bb8000 	.word	0x44bb8000
  4006b8:	20400640 	.word	0x20400640
  4006bc:	00400815 	.word	0x00400815
  4006c0:	204005b4 	.word	0x204005b4
  4006c4:	20400578 	.word	0x20400578
  4006c8:	00408354 	.word	0x00408354
  4006cc:	004064f1 	.word	0x004064f1
  4006d0:	204006e8 	.word	0x204006e8

004006d4 <gather_control_data>:
}

float gather_data_time, control_dummy_time;

//get position data, timing and torque request
void gather_control_data(void){
  4006d4:	b508      	push	{r3, lr}
	//get torque request
	control_torque_request = 0;
  4006d6:	2200      	movs	r2, #0
  4006d8:	4b07      	ldr	r3, [pc, #28]	; (4006f8 <gather_control_data+0x24>)
  4006da:	601a      	str	r2, [r3, #0]
	
	get_Data_Pos((float *) &control_pos_sens_deltas, &control_pos_sens_sector, &control_pos_sens_time_in_current_sector);
  4006dc:	4a07      	ldr	r2, [pc, #28]	; (4006fc <gather_control_data+0x28>)
  4006de:	4908      	ldr	r1, [pc, #32]	; (400700 <gather_control_data+0x2c>)
  4006e0:	4808      	ldr	r0, [pc, #32]	; (400704 <gather_control_data+0x30>)
  4006e2:	4b09      	ldr	r3, [pc, #36]	; (400708 <gather_control_data+0x34>)
  4006e4:	4798      	blx	r3
	
	
	//do last as this is the most frequently updated data
	encoder_get_angle(& control_encoder_angle);
  4006e6:	4809      	ldr	r0, [pc, #36]	; (40070c <gather_control_data+0x38>)
  4006e8:	4b09      	ldr	r3, [pc, #36]	; (400710 <gather_control_data+0x3c>)
  4006ea:	4798      	blx	r3
	
	gather_data_time = time_get_delta_us();
  4006ec:	4b09      	ldr	r3, [pc, #36]	; (400714 <gather_control_data+0x40>)
  4006ee:	4798      	blx	r3
  4006f0:	4b09      	ldr	r3, [pc, #36]	; (400718 <gather_control_data+0x44>)
  4006f2:	6018      	str	r0, [r3, #0]
  4006f4:	bd08      	pop	{r3, pc}
  4006f6:	bf00      	nop
  4006f8:	20400630 	.word	0x20400630
  4006fc:	20400550 	.word	0x20400550
  400700:	204005d0 	.word	0x204005d0
  400704:	20400604 	.word	0x20400604
  400708:	004011f5 	.word	0x004011f5
  40070c:	2040054c 	.word	0x2040054c
  400710:	00400f35 	.word	0x00400f35
  400714:	00401855 	.word	0x00401855
  400718:	204006bc 	.word	0x204006bc

0040071c <start_control_loop_dummy>:


int control_delay;
//process ADC data and start the control loop
//this is being called from the ADC DMA, so we know that the analog sensor values passed are not going to change, hence use pointers instead of copyin data
void start_control_loop_dummy(int * currentsss, int voltageee){
  40071c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40071e:	b083      	sub	sp, #12
  400720:	4606      	mov	r6, r0
  400722:	460f      	mov	r7, r1
	control_currents[0] = fy_z0;
	
	*/
	
	//store in local variables to prevent data from being overwritten
	control_currents[0] = DLPF_Filter(&DLPF_Curr_A,reconstruct_curr_A( currentsss[0]));
  400724:	6800      	ldr	r0, [r0, #0]
  400726:	4b27      	ldr	r3, [pc, #156]	; (4007c4 <start_control_loop_dummy+0xa8>)
  400728:	4798      	blx	r3
  40072a:	4601      	mov	r1, r0
  40072c:	4826      	ldr	r0, [pc, #152]	; (4007c8 <start_control_loop_dummy+0xac>)
  40072e:	4d27      	ldr	r5, [pc, #156]	; (4007cc <start_control_loop_dummy+0xb0>)
  400730:	47a8      	blx	r5
  400732:	4c27      	ldr	r4, [pc, #156]	; (4007d0 <start_control_loop_dummy+0xb4>)
  400734:	6020      	str	r0, [r4, #0]
	control_currents[1] = DLPF_Filter(&DLPF_Curr_B,reconstruct_curr_B( currentsss[1]));
  400736:	6870      	ldr	r0, [r6, #4]
  400738:	4b26      	ldr	r3, [pc, #152]	; (4007d4 <start_control_loop_dummy+0xb8>)
  40073a:	4798      	blx	r3
  40073c:	4601      	mov	r1, r0
  40073e:	4826      	ldr	r0, [pc, #152]	; (4007d8 <start_control_loop_dummy+0xbc>)
  400740:	47a8      	blx	r5
  400742:	6060      	str	r0, [r4, #4]
	control_currents[2] = DLPF_Filter(&DLPF_Curr_C,reconstruct_curr_C( currentsss[2]));
  400744:	68b0      	ldr	r0, [r6, #8]
  400746:	4b25      	ldr	r3, [pc, #148]	; (4007dc <start_control_loop_dummy+0xc0>)
  400748:	4798      	blx	r3
  40074a:	4601      	mov	r1, r0
  40074c:	4824      	ldr	r0, [pc, #144]	; (4007e0 <start_control_loop_dummy+0xc4>)
  40074e:	47a8      	blx	r5
  400750:	60a0      	str	r0, [r4, #8]
	
	control_supply_voltage = reconstruct_bus_voltage( voltageee);
  400752:	4638      	mov	r0, r7
  400754:	4b23      	ldr	r3, [pc, #140]	; (4007e4 <start_control_loop_dummy+0xc8>)
  400756:	4798      	blx	r3
  400758:	4b23      	ldr	r3, [pc, #140]	; (4007e8 <start_control_loop_dummy+0xcc>)
  40075a:	6018      	str	r0, [r3, #0]
	
	//for testing
	control_torque_request = 1.5;
  40075c:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
  400760:	4b22      	ldr	r3, [pc, #136]	; (4007ec <start_control_loop_dummy+0xd0>)
  400762:	601a      	str	r2, [r3, #0]
// 	if(tcntr > 120000){
// 		tcntr = 0;
// 		control_torque_request = 1.5;
// 	}
	//control_encoder_angle = 3.1416/(2*5*15);
	fake_angle =  fake_angle + 1 /(5*15 * 15000);
  400764:	4b22      	ldr	r3, [pc, #136]	; (4007f0 <start_control_loop_dummy+0xd4>)
  400766:	edd3 7a00 	vldr	s15, [r3]
  40076a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 4007f4 <start_control_loop_dummy+0xd8>
  40076e:	ee77 7a87 	vadd.f32	s15, s15, s14
  400772:	edc3 7a00 	vstr	s15, [r3]
	
	fcntr++;
  400776:	4a20      	ldr	r2, [pc, #128]	; (4007f8 <start_control_loop_dummy+0xdc>)
  400778:	6813      	ldr	r3, [r2, #0]
  40077a:	3301      	adds	r3, #1
  40077c:	6013      	str	r3, [r2, #0]
	if(fcntr == 10000){
  40077e:	f242 7210 	movw	r2, #10000	; 0x2710
  400782:	4293      	cmp	r3, r2
  400784:	d007      	beq.n	400796 <start_control_loop_dummy+0x7a>
// 		DLPF_Print_IO(&DLPF_Curr_B);
// 		printf("LPF C \n");
// 		DLPF_Print_IO(&DLPF_Curr_C);
	}
	
	control_delay++;
  400786:	4a1d      	ldr	r2, [pc, #116]	; (4007fc <start_control_loop_dummy+0xe0>)
  400788:	6813      	ldr	r3, [r2, #0]
  40078a:	3301      	adds	r3, #1
  40078c:	6013      	str	r3, [r2, #0]
	if(control_delay >10){
  40078e:	2b0a      	cmp	r3, #10
  400790:	dc05      	bgt.n	40079e <start_control_loop_dummy+0x82>
		//printf("fake %f \n", fake_angle);
		//start control loop below
		Control(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, (float *) control_pos_sens_deltas, control_encoder_angle);
		//controlV(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, (float *) control_pos_sens_deltas, control_encoder_angle);
	}
  400792:	b003      	add	sp, #12
  400794:	bdf0      	pop	{r4, r5, r6, r7, pc}
		fcntr =0;
  400796:	2200      	movs	r2, #0
  400798:	4b17      	ldr	r3, [pc, #92]	; (4007f8 <start_control_loop_dummy+0xdc>)
  40079a:	601a      	str	r2, [r3, #0]
  40079c:	e7f3      	b.n	400786 <start_control_loop_dummy+0x6a>
		control_delay = 10;
  40079e:	220a      	movs	r2, #10
  4007a0:	4b16      	ldr	r3, [pc, #88]	; (4007fc <start_control_loop_dummy+0xe0>)
  4007a2:	601a      	str	r2, [r3, #0]
		Control(control_torque_request, control_supply_voltage, control_pos_sens_sector, control_pos_sens_time_in_current_sector, (float *) control_pos_sens_deltas, control_encoder_angle);
  4007a4:	4b16      	ldr	r3, [pc, #88]	; (400800 <start_control_loop_dummy+0xe4>)
  4007a6:	681b      	ldr	r3, [r3, #0]
  4007a8:	4a16      	ldr	r2, [pc, #88]	; (400804 <start_control_loop_dummy+0xe8>)
  4007aa:	6812      	ldr	r2, [r2, #0]
  4007ac:	4916      	ldr	r1, [pc, #88]	; (400808 <start_control_loop_dummy+0xec>)
  4007ae:	6809      	ldr	r1, [r1, #0]
  4007b0:	9101      	str	r1, [sp, #4]
  4007b2:	4916      	ldr	r1, [pc, #88]	; (40080c <start_control_loop_dummy+0xf0>)
  4007b4:	9100      	str	r1, [sp, #0]
  4007b6:	4601      	mov	r1, r0
  4007b8:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
  4007bc:	4c14      	ldr	r4, [pc, #80]	; (400810 <start_control_loop_dummy+0xf4>)
  4007be:	47a0      	blx	r4
  4007c0:	e7e7      	b.n	400792 <start_control_loop_dummy+0x76>
  4007c2:	bf00      	nop
  4007c4:	00400c69 	.word	0x00400c69
  4007c8:	20400640 	.word	0x20400640
  4007cc:	00400931 	.word	0x00400931
  4007d0:	20400634 	.word	0x20400634
  4007d4:	00400cb9 	.word	0x00400cb9
  4007d8:	204005b4 	.word	0x204005b4
  4007dc:	00400d09 	.word	0x00400d09
  4007e0:	20400578 	.word	0x20400578
  4007e4:	00400c1d 	.word	0x00400c1d
  4007e8:	20400590 	.word	0x20400590
  4007ec:	20400630 	.word	0x20400630
  4007f0:	204006e8 	.word	0x204006e8
  4007f4:	00000000 	.word	0x00000000
  4007f8:	204006f0 	.word	0x204006f0
  4007fc:	20400658 	.word	0x20400658
  400800:	20400550 	.word	0x20400550
  400804:	204005d0 	.word	0x204005d0
  400808:	2040054c 	.word	0x2040054c
  40080c:	20400604 	.word	0x20400604
  400810:	00400459 	.word	0x00400459

00400814 <DLPF_Init>:
#include <atmel_start.h>
#include "arm_math.h"



void DLPF_Init(struct DLPF* LPF, int order, float cutoff_freq, float sampling_freq){
  400814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400818:	ed2d 8b02 	vpush	{d8}
  40081c:	4604      	mov	r4, r0
  40081e:	460e      	mov	r6, r1
  400820:	ee08 2a10 	vmov	s16, r2
  400824:	ee08 3a90 	vmov	s17, r3
	//index 0 <=> z^-1, index 1 <=> z^-2 etc
	//some of the arrays are one larger than they need to be but that is worth the ease of programming
	LPF->previous_inputs	= (float *) malloc((order+1)*sizeof(float));
  400828:	1c4f      	adds	r7, r1, #1
  40082a:	00bd      	lsls	r5, r7, #2
  40082c:	4628      	mov	r0, r5
  40082e:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 400924 <DLPF_Init+0x110>
  400832:	47c0      	blx	r8
  400834:	60a0      	str	r0, [r4, #8]
	LPF->previous_outputs	= (float *) malloc((order+1)*sizeof(float));
  400836:	4628      	mov	r0, r5
  400838:	47c0      	blx	r8
  40083a:	60e0      	str	r0, [r4, #12]

	LPF->order = order;
  40083c:	6026      	str	r6, [r4, #0]
	LPF->array_size = order + 1;
  40083e:	6067      	str	r7, [r4, #4]
	
	
	
	if (LPF->order == 1){
  400840:	2e01      	cmp	r6, #1
  400842:	d04b      	beq.n	4008dc <DLPF_Init+0xc8>
		LPF->coef_output[0] = 0;
		LPF->coef_output[1] = (temp-1) / (common_denom);
	}
	
	//orders higher than two not supported, but it is possible to input the values manually
	if (LPF->order >= 2){
  400844:	6823      	ldr	r3, [r4, #0]
  400846:	2b01      	cmp	r3, #1
  400848:	dd44      	ble.n	4008d4 <DLPF_Init+0xc0>
		//second order butterworth filter
		LPF->order = 2;
  40084a:	2302      	movs	r3, #2
  40084c:	6023      	str	r3, [r4, #0]
		
		LPF->coef_input			= (float *) malloc((order+1)*sizeof(float));
  40084e:	4628      	mov	r0, r5
  400850:	4f34      	ldr	r7, [pc, #208]	; (400924 <DLPF_Init+0x110>)
  400852:	47b8      	blx	r7
  400854:	4606      	mov	r6, r0
  400856:	6120      	str	r0, [r4, #16]
		LPF->coef_output		= (float *) malloc((order+1)*sizeof(float));
  400858:	4628      	mov	r0, r5
  40085a:	47b8      	blx	r7
  40085c:	6160      	str	r0, [r4, #20]
		
		float temp = sampling_freq / (PI * cutoff_freq);
  40085e:	eddf 7a32 	vldr	s15, [pc, #200]	; 400928 <DLPF_Init+0x114>
  400862:	ee28 8a27 	vmul.f32	s16, s16, s15
  400866:	ee88 7a88 	vdiv.f32	s14, s17, s16
		float zeta = 1.4142;	//sqrt 2
		
		float common_denom = temp*temp + zeta *temp + 1;
  40086a:	ee67 7a07 	vmul.f32	s15, s14, s14
  40086e:	eddf 5a2f 	vldr	s11, [pc, #188]	; 40092c <DLPF_Init+0x118>
  400872:	ee67 5a25 	vmul.f32	s11, s14, s11
  400876:	ee77 6aa5 	vadd.f32	s13, s15, s11
  40087a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
  40087e:	ee76 6a85 	vadd.f32	s13, s13, s10
		LPF->coef_input[0] = 1 / (common_denom);
  400882:	eec5 4a26 	vdiv.f32	s9, s10, s13
  400886:	edc6 4a00 	vstr	s9, [r6]
		LPF->coef_input[1] = 2 / (common_denom);
  40088a:	6923      	ldr	r3, [r4, #16]
  40088c:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
  400890:	ee86 4a26 	vdiv.f32	s8, s12, s13
  400894:	ed83 4a01 	vstr	s8, [r3, #4]
		LPF->coef_input[2] = 1 / (common_denom);
  400898:	6923      	ldr	r3, [r4, #16]
  40089a:	edc3 4a02 	vstr	s9, [r3, #8]
		
		LPF->coef_output[0] = 0;
  40089e:	6963      	ldr	r3, [r4, #20]
  4008a0:	2200      	movs	r2, #0
  4008a2:	601a      	str	r2, [r3, #0]
		LPF->coef_output[1] = - (2 - 2*temp*temp) / (common_denom);
  4008a4:	6963      	ldr	r3, [r4, #20]
  4008a6:	ee77 4a07 	vadd.f32	s9, s14, s14
  4008aa:	ee27 7a24 	vmul.f32	s14, s14, s9
  4008ae:	ee36 7a47 	vsub.f32	s14, s12, s14
  4008b2:	eeb1 7a47 	vneg.f32	s14, s14
  4008b6:	ee87 6a26 	vdiv.f32	s12, s14, s13
  4008ba:	ed83 6a01 	vstr	s12, [r3, #4]
		LPF->coef_output[2] = - (temp*temp - zeta *temp + 1) / (common_denom);
  4008be:	6963      	ldr	r3, [r4, #20]
  4008c0:	ee77 7ae5 	vsub.f32	s15, s15, s11
  4008c4:	ee77 7a85 	vadd.f32	s15, s15, s10
  4008c8:	eef1 7a67 	vneg.f32	s15, s15
  4008cc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4008d0:	ed83 7a02 	vstr	s14, [r3, #8]
	}
	
	//DLPF_Print_Coeff(LPF);
	
}
  4008d4:	ecbd 8b02 	vpop	{d8}
  4008d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LPF->coef_input			= (float *) malloc((order+1)*sizeof(float));
  4008dc:	4628      	mov	r0, r5
  4008de:	47c0      	blx	r8
  4008e0:	4606      	mov	r6, r0
  4008e2:	6120      	str	r0, [r4, #16]
		LPF->coef_output		= (float *) malloc((order+1)*sizeof(float));
  4008e4:	4628      	mov	r0, r5
  4008e6:	47c0      	blx	r8
  4008e8:	6160      	str	r0, [r4, #20]
		float temp = sampling_freq / (PI * cutoff_freq);
  4008ea:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 400928 <DLPF_Init+0x114>
  4008ee:	ee28 7a07 	vmul.f32	s14, s16, s14
  4008f2:	eec8 7a87 	vdiv.f32	s15, s17, s14
		float common_denom = 1+temp;
  4008f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  4008fa:	ee77 6a87 	vadd.f32	s13, s15, s14
		LPF->coef_input[0] = 1 / (common_denom);
  4008fe:	ee87 6a26 	vdiv.f32	s12, s14, s13
  400902:	ed86 6a00 	vstr	s12, [r6]
		LPF->coef_input[1] = 1 / (common_denom);
  400906:	6923      	ldr	r3, [r4, #16]
  400908:	ed83 6a01 	vstr	s12, [r3, #4]
		LPF->coef_output[0] = 0;
  40090c:	6963      	ldr	r3, [r4, #20]
  40090e:	2200      	movs	r2, #0
  400910:	601a      	str	r2, [r3, #0]
		LPF->coef_output[1] = (temp-1) / (common_denom);
  400912:	6963      	ldr	r3, [r4, #20]
  400914:	ee77 7ac7 	vsub.f32	s15, s15, s14
  400918:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  40091c:	ed83 7a01 	vstr	s14, [r3, #4]
  400920:	e790      	b.n	400844 <DLPF_Init+0x30>
  400922:	bf00      	nop
  400924:	00405aa1 	.word	0x00405aa1
  400928:	40490fdb 	.word	0x40490fdb
  40092c:	3fb50481 	.word	0x3fb50481

00400930 <DLPF_Filter>:

float DLPF_Filter(struct DLPF* LPF, float input){
	//there is a more efficient way of doing this whole calculation, but it shouldnt matter in this case
	LPF->previous_inputs[0] = input;
  400930:	6883      	ldr	r3, [r0, #8]
  400932:	6019      	str	r1, [r3, #0]
	
	float output =0;
	for (int i=0;i <= LPF->order;i++){
  400934:	2200      	movs	r2, #0
	float output =0;
  400936:	eddf 7a20 	vldr	s15, [pc, #128]	; 4009b8 <DLPF_Filter+0x88>
	for (int i=0;i <= LPF->order;i++){
  40093a:	e019      	b.n	400970 <DLPF_Filter+0x40>
		output += LPF->previous_inputs[i] * LPF->coef_input[i];
  40093c:	6881      	ldr	r1, [r0, #8]
  40093e:	0093      	lsls	r3, r2, #2
  400940:	4419      	add	r1, r3
  400942:	ed91 7a00 	vldr	s14, [r1]
  400946:	6901      	ldr	r1, [r0, #16]
  400948:	4419      	add	r1, r3
  40094a:	edd1 6a00 	vldr	s13, [r1]
  40094e:	ee27 7a26 	vmul.f32	s14, s14, s13
  400952:	ee77 7a87 	vadd.f32	s15, s15, s14
		output += LPF->previous_outputs[i] * LPF->coef_output[i];
  400956:	68c1      	ldr	r1, [r0, #12]
  400958:	4419      	add	r1, r3
  40095a:	ed91 7a00 	vldr	s14, [r1]
  40095e:	6941      	ldr	r1, [r0, #20]
  400960:	440b      	add	r3, r1
  400962:	edd3 6a00 	vldr	s13, [r3]
  400966:	ee27 7a26 	vmul.f32	s14, s14, s13
  40096a:	ee77 7a87 	vadd.f32	s15, s15, s14
	for (int i=0;i <= LPF->order;i++){
  40096e:	3201      	adds	r2, #1
  400970:	6803      	ldr	r3, [r0, #0]
  400972:	429a      	cmp	r2, r3
  400974:	dde2      	ble.n	40093c <DLPF_Filter+0xc>
	}
	
	LPF->previous_outputs[0] = output;
  400976:	68c3      	ldr	r3, [r0, #12]
  400978:	edc3 7a00 	vstr	s15, [r3]
	
	//shift values back by one z
	for(int i=LPF->array_size-1; i>0; i--){
  40097c:	6842      	ldr	r2, [r0, #4]
  40097e:	3a01      	subs	r2, #1
  400980:	2a00      	cmp	r2, #0
  400982:	dd16      	ble.n	4009b2 <DLPF_Filter+0x82>
float DLPF_Filter(struct DLPF* LPF, float input){
  400984:	b430      	push	{r4, r5}
		LPF->previous_inputs[i] = LPF->previous_inputs[i-1];
  400986:	6884      	ldr	r4, [r0, #8]
  400988:	0091      	lsls	r1, r2, #2
  40098a:	1865      	adds	r5, r4, r1
  40098c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  400990:	4413      	add	r3, r2
  400992:	009b      	lsls	r3, r3, #2
  400994:	441c      	add	r4, r3
  400996:	6824      	ldr	r4, [r4, #0]
  400998:	602c      	str	r4, [r5, #0]
		LPF->previous_outputs[i] = LPF->previous_outputs[i-1];
  40099a:	68c4      	ldr	r4, [r0, #12]
  40099c:	4421      	add	r1, r4
  40099e:	4423      	add	r3, r4
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	600b      	str	r3, [r1, #0]
	for(int i=LPF->array_size-1; i>0; i--){
  4009a4:	3a01      	subs	r2, #1
  4009a6:	2a00      	cmp	r2, #0
  4009a8:	dced      	bgt.n	400986 <DLPF_Filter+0x56>
	}
	
	return output;
}
  4009aa:	ee17 0a90 	vmov	r0, s15
  4009ae:	bc30      	pop	{r4, r5}
  4009b0:	4770      	bx	lr
  4009b2:	ee17 0a90 	vmov	r0, s15
  4009b6:	4770      	bx	lr
	...

004009c0 <EstimateThetaHS>:
// 	}

	return theta_e_ENC;
}

float EstimateThetaHS(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts){
  4009c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009c4:	ed2d 8b06 	vpush	{d8-d10}
	//Estimates angle based on hall sensors. Times are in microseconds, how they are passed is in positionsensors.c
	if(pos_HS_dts[0] == 0 || pos_HS_dts[1] == 0) return 0;
  4009c8:	edd2 8a00 	vldr	s17, [r2]
  4009cc:	eef5 8a40 	vcmp.f32	s17, #0.0
  4009d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4009d4:	f000 8084 	beq.w	400ae0 <EstimateThetaHS+0x120>
  4009d8:	edd2 9a01 	vldr	s19, [r2, #4]
  4009dc:	eef5 9a40 	vcmp.f32	s19, #0.0
  4009e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4009e4:	f000 8084 	beq.w	400af0 <EstimateThetaHS+0x130>
  4009e8:	ee09 1a10 	vmov	s18, r1
	
	float Angle0 = (pos_HS_state - 1.0)*PI_OVER_3;
  4009ec:	4b44      	ldr	r3, [pc, #272]	; (400b00 <EstimateThetaHS+0x140>)
  4009ee:	4798      	blx	r3
  4009f0:	f8df 9130 	ldr.w	r9, [pc, #304]	; 400b24 <EstimateThetaHS+0x164>
  4009f4:	2200      	movs	r2, #0
  4009f6:	4b43      	ldr	r3, [pc, #268]	; (400b04 <EstimateThetaHS+0x144>)
  4009f8:	47c8      	blx	r9
  4009fa:	4d43      	ldr	r5, [pc, #268]	; (400b08 <EstimateThetaHS+0x148>)
  4009fc:	a33e      	add	r3, pc, #248	; (adr r3, 400af8 <EstimateThetaHS+0x138>)
  4009fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a02:	47a8      	blx	r5
  400a04:	4e41      	ldr	r6, [pc, #260]	; (400b0c <EstimateThetaHS+0x14c>)
  400a06:	47b0      	blx	r6
  400a08:	ee0a 0a10 	vmov	s20, r0
	float Angle1 = (pos_HS_t1/pos_HS_dts[0])*PI_OVER_3;
  400a0c:	4c40      	ldr	r4, [pc, #256]	; (400b10 <EstimateThetaHS+0x150>)
  400a0e:	eec9 7a28 	vdiv.f32	s15, s18, s17
  400a12:	ee17 0a90 	vmov	r0, s15
  400a16:	47a0      	blx	r4
  400a18:	a337      	add	r3, pc, #220	; (adr r3, 400af8 <EstimateThetaHS+0x138>)
  400a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a1e:	47a8      	blx	r5
  400a20:	47b0      	blx	r6
  400a22:	ee08 0a10 	vmov	s16, r0
	float Angle2 = ((1.0/pos_HS_dts[1] - 1.0/pos_HS_dts[0])/(pos_HS_dts[0] + pos_HS_dts[1]))*pos_HS_t1*pos_HS_t1*PI_OVER_3;
  400a26:	ee19 0a90 	vmov	r0, s19
  400a2a:	47a0      	blx	r4
  400a2c:	4f39      	ldr	r7, [pc, #228]	; (400b14 <EstimateThetaHS+0x154>)
  400a2e:	4602      	mov	r2, r0
  400a30:	460b      	mov	r3, r1
  400a32:	2000      	movs	r0, #0
  400a34:	4933      	ldr	r1, [pc, #204]	; (400b04 <EstimateThetaHS+0x144>)
  400a36:	47b8      	blx	r7
  400a38:	4682      	mov	sl, r0
  400a3a:	468b      	mov	fp, r1
  400a3c:	ee18 0a90 	vmov	r0, s17
  400a40:	47a0      	blx	r4
  400a42:	4602      	mov	r2, r0
  400a44:	460b      	mov	r3, r1
  400a46:	2000      	movs	r0, #0
  400a48:	492e      	ldr	r1, [pc, #184]	; (400b04 <EstimateThetaHS+0x144>)
  400a4a:	47b8      	blx	r7
  400a4c:	4602      	mov	r2, r0
  400a4e:	460b      	mov	r3, r1
  400a50:	4650      	mov	r0, sl
  400a52:	4659      	mov	r1, fp
  400a54:	47c8      	blx	r9
  400a56:	4680      	mov	r8, r0
  400a58:	4689      	mov	r9, r1
  400a5a:	ee78 7aa9 	vadd.f32	s15, s17, s19
  400a5e:	ee17 0a90 	vmov	r0, s15
  400a62:	47a0      	blx	r4
  400a64:	4602      	mov	r2, r0
  400a66:	460b      	mov	r3, r1
  400a68:	4640      	mov	r0, r8
  400a6a:	4649      	mov	r1, r9
  400a6c:	47b8      	blx	r7
  400a6e:	4680      	mov	r8, r0
  400a70:	4689      	mov	r9, r1
  400a72:	ee19 0a10 	vmov	r0, s18
  400a76:	47a0      	blx	r4
  400a78:	4682      	mov	sl, r0
  400a7a:	468b      	mov	fp, r1
  400a7c:	4602      	mov	r2, r0
  400a7e:	460b      	mov	r3, r1
  400a80:	4640      	mov	r0, r8
  400a82:	4649      	mov	r1, r9
  400a84:	47a8      	blx	r5
  400a86:	4602      	mov	r2, r0
  400a88:	460b      	mov	r3, r1
  400a8a:	4650      	mov	r0, sl
  400a8c:	4659      	mov	r1, fp
  400a8e:	47a8      	blx	r5
  400a90:	a319      	add	r3, pc, #100	; (adr r3, 400af8 <EstimateThetaHS+0x138>)
  400a92:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a96:	47a8      	blx	r5
  400a98:	47b0      	blx	r6
	float Angle = (Angle0 + Angle1 + Angle2);
  400a9a:	ee3a 8a08 	vadd.f32	s16, s20, s16
  400a9e:	ee07 0a90 	vmov	s15, r0
  400aa2:	ee37 8a88 	vadd.f32	s16, s15, s16
	if ((Angle)>(Angle0 + PI_OVER_3))
  400aa6:	ee18 0a10 	vmov	r0, s16
  400aaa:	47a0      	blx	r4
  400aac:	4606      	mov	r6, r0
  400aae:	460f      	mov	r7, r1
  400ab0:	ee1a 0a10 	vmov	r0, s20
  400ab4:	47a0      	blx	r4
  400ab6:	a310      	add	r3, pc, #64	; (adr r3, 400af8 <EstimateThetaHS+0x138>)
  400ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
  400abc:	4c16      	ldr	r4, [pc, #88]	; (400b18 <EstimateThetaHS+0x158>)
  400abe:	47a0      	blx	r4
  400ac0:	4604      	mov	r4, r0
  400ac2:	460d      	mov	r5, r1
  400ac4:	4602      	mov	r2, r0
  400ac6:	460b      	mov	r3, r1
  400ac8:	4630      	mov	r0, r6
  400aca:	4639      	mov	r1, r7
  400acc:	4e13      	ldr	r6, [pc, #76]	; (400b1c <EstimateThetaHS+0x15c>)
  400ace:	47b0      	blx	r6
  400ad0:	b140      	cbz	r0, 400ae4 <EstimateThetaHS+0x124>
	{
		Angle = Angle0 + PI_OVER_3;
  400ad2:	4620      	mov	r0, r4
  400ad4:	4629      	mov	r1, r5
  400ad6:	4b0d      	ldr	r3, [pc, #52]	; (400b0c <EstimateThetaHS+0x14c>)
  400ad8:	4798      	blx	r3
  400ada:	ee08 0a10 	vmov	s16, r0
  400ade:	e001      	b.n	400ae4 <EstimateThetaHS+0x124>
	if(pos_HS_dts[0] == 0 || pos_HS_dts[1] == 0) return 0;
  400ae0:	ed9f 8a0f 	vldr	s16, [pc, #60]	; 400b20 <EstimateThetaHS+0x160>
	}
	//printf("safsd %f \t %f\n",pos_HS_t1 , pos_HS_dts[0]);
	return Angle;
}
  400ae4:	ee18 0a10 	vmov	r0, s16
  400ae8:	ecbd 8b06 	vpop	{d8-d10}
  400aec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(pos_HS_dts[0] == 0 || pos_HS_dts[1] == 0) return 0;
  400af0:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 400b20 <EstimateThetaHS+0x160>
  400af4:	e7f6      	b.n	400ae4 <EstimateThetaHS+0x124>
  400af6:	bf00      	nop
  400af8:	382daf40 	.word	0x382daf40
  400afc:	3ff0c152 	.word	0x3ff0c152
  400b00:	00405331 	.word	0x00405331
  400b04:	3ff00000 	.word	0x3ff00000
  400b08:	004053fd 	.word	0x004053fd
  400b0c:	004059ad 	.word	0x004059ad
  400b10:	00405355 	.word	0x00405355
  400b14:	00405651 	.word	0x00405651
  400b18:	00405099 	.word	0x00405099
  400b1c:	0040591d 	.word	0x0040591d
  400b20:	00000000 	.word	0x00000000
  400b24:	00405095 	.word	0x00405095

00400b28 <EstimateTheta>:
float EstimateTheta(int pos_HS_state, float pos_HS_t1, float *pos_HS_dts, float pos_ENC_angle){
  400b28:	b508      	push	{r3, lr}
  400b2a:	ed2d 8b02 	vpush	{d8}
  400b2e:	ee08 3a10 	vmov	s16, r3
	theta_e_HS = EstimateThetaHS(pos_HS_state, pos_HS_t1, pos_HS_dts);
  400b32:	4b08      	ldr	r3, [pc, #32]	; (400b54 <EstimateTheta+0x2c>)
  400b34:	4798      	blx	r3
  400b36:	4b08      	ldr	r3, [pc, #32]	; (400b58 <EstimateTheta+0x30>)
  400b38:	6018      	str	r0, [r3, #0]
	theta_e_ENC = pos_ENC_angle*(PP*GR);
  400b3a:	eddf 7a08 	vldr	s15, [pc, #32]	; 400b5c <EstimateTheta+0x34>
  400b3e:	ee68 7a27 	vmul.f32	s15, s16, s15
  400b42:	4b07      	ldr	r3, [pc, #28]	; (400b60 <EstimateTheta+0x38>)
  400b44:	edc3 7a00 	vstr	s15, [r3]
}
  400b48:	ee17 0a90 	vmov	r0, s15
  400b4c:	ecbd 8b02 	vpop	{d8}
  400b50:	bd08      	pop	{r3, pc}
  400b52:	bf00      	nop
  400b54:	004009c1 	.word	0x004009c1
  400b58:	20400624 	.word	0x20400624
  400b5c:	42960000 	.word	0x42960000
  400b60:	204005cc 	.word	0x204005cc

00400b64 <PID_init_cts>:




void PID_init_cts(struct PID_instance* PID,float Kp,float Ki,float Kd, float time_step){
	PID->Kd = Kd;
  400b64:	6083      	str	r3, [r0, #8]
	PID->Ki = Ki;
  400b66:	6042      	str	r2, [r0, #4]
	PID->Kp = Kp;							//sets gains
  400b68:	6001      	str	r1, [r0, #0]
	PID->integral_v = 0;
  400b6a:	2300      	movs	r3, #0
  400b6c:	6103      	str	r3, [r0, #16]
	PID->previous_error = 0;
  400b6e:	60c3      	str	r3, [r0, #12]
	PID->is_using_constant_timestep = true;
  400b70:	2301      	movs	r3, #1
  400b72:	7603      	strb	r3, [r0, #24]
	PID->time_step = time_step;
  400b74:	9b00      	ldr	r3, [sp, #0]
  400b76:	6143      	str	r3, [r0, #20]
  400b78:	4770      	bx	lr
	...

00400b7c <runPID>:
	//if(!PID->is_using_constant_timestep){
		//PID->time_step = getTimeStep();
	//}
	
	float Ap, Ad;
	float error = ref - feedback;
  400b7c:	ee07 1a90 	vmov	s15, r1
  400b80:	ee07 2a10 	vmov	s14, r2
  400b84:	ee77 6ac7 	vsub.f32	s13, s15, s14
	
	Ap = error*PID->Kp;
  400b88:	ed90 7a00 	vldr	s14, [r0]
  400b8c:	ee26 7a87 	vmul.f32	s14, s13, s14
	//Ad = PID->Kd*(error - PID->previous_error)/PID->time_step;
	PID->integral_v += PID->Ki*(error*PID->time_step);
  400b90:	edd0 7a01 	vldr	s15, [r0, #4]
  400b94:	ed90 6a05 	vldr	s12, [r0, #20]
  400b98:	ee26 6a86 	vmul.f32	s12, s13, s12
  400b9c:	ee67 7a86 	vmul.f32	s15, s15, s12
  400ba0:	ed90 6a04 	vldr	s12, [r0, #16]
  400ba4:	ee77 7a86 	vadd.f32	s15, s15, s12
  400ba8:	edc0 7a04 	vstr	s15, [r0, #16]
	
	if(PID->integral_v >  20) PID->integral_v = 5;
  400bac:	eeb3 6a04 	vmov.f32	s12, #52	; 0x41a00000  20.0
  400bb0:	eef4 7ac6 	vcmpe.f32	s15, s12
  400bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400bb8:	dd01      	ble.n	400bbe <runPID+0x42>
  400bba:	4b0b      	ldr	r3, [pc, #44]	; (400be8 <runPID+0x6c>)
  400bbc:	6103      	str	r3, [r0, #16]
	if(PID->integral_v < -20) PID->integral_v = -5;
  400bbe:	ed90 6a04 	vldr	s12, [r0, #16]
  400bc2:	eefb 7a04 	vmov.f32	s15, #180	; 0xc1a00000 -20.0
  400bc6:	eeb4 6ae7 	vcmpe.f32	s12, s15
  400bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400bce:	d501      	bpl.n	400bd4 <runPID+0x58>
  400bd0:	4b06      	ldr	r3, [pc, #24]	; (400bec <runPID+0x70>)
  400bd2:	6103      	str	r3, [r0, #16]
	//PID->integral_v =0;
	
	//if( ((Ai>=Ap) & (Ap>=0)) | ((Ai<=Ap) & (Ap<=0)) )   Ai = Ap;		//set anti-windup for integral action
	
	PID->previous_error = error;
  400bd4:	edc0 6a03 	vstr	s13, [r0, #12]
	return (Ap + PID->integral_v);		//+optional Ad
  400bd8:	edd0 7a04 	vldr	s15, [r0, #16]


	
  400bdc:	ee77 7a27 	vadd.f32	s15, s14, s15
  400be0:	ee17 0a90 	vmov	r0, s15
  400be4:	4770      	bx	lr
  400be6:	bf00      	nop
  400be8:	40a00000 	.word	0x40a00000
  400bec:	c0a00000 	.word	0xc0a00000

00400bf0 <calibrate_curr_sensors>:


	//MAKE SURE THE PWMS ARE ENABLED TO DO THE ADC CONVERSION
	
	
	curr_A_offset = 0;
  400bf0:	2300      	movs	r3, #0
  400bf2:	4a05      	ldr	r2, [pc, #20]	; (400c08 <calibrate_curr_sensors+0x18>)
  400bf4:	6013      	str	r3, [r2, #0]
	curr_B_offset = 0;
  400bf6:	4a05      	ldr	r2, [pc, #20]	; (400c0c <calibrate_curr_sensors+0x1c>)
  400bf8:	6013      	str	r3, [r2, #0]
	curr_C_offset = 0;
  400bfa:	4a05      	ldr	r2, [pc, #20]	; (400c10 <calibrate_curr_sensors+0x20>)
  400bfc:	6013      	str	r3, [r2, #0]
	
	
	//tell the adcs to record the data needed
	calibrate_curr_sensors_counter_0 = number_of_averages;
  400bfe:	4b05      	ldr	r3, [pc, #20]	; (400c14 <calibrate_curr_sensors+0x24>)
  400c00:	6018      	str	r0, [r3, #0]
	calibrate_curr_sensors_counter_1 = number_of_averages;
  400c02:	4b05      	ldr	r3, [pc, #20]	; (400c18 <calibrate_curr_sensors+0x28>)
  400c04:	6018      	str	r0, [r3, #0]
  400c06:	4770      	bx	lr
  400c08:	204006b0 	.word	0x204006b0
  400c0c:	204006c4 	.word	0x204006c4
  400c10:	20400684 	.word	0x20400684
  400c14:	204006b8 	.word	0x204006b8
  400c18:	20400698 	.word	0x20400698

00400c1c <reconstruct_bus_voltage>:


float reconstruct_bus_voltage(uint32_t raw_voltage_data){
	
	return 0;
}
  400c1c:	2000      	movs	r0, #0
  400c1e:	4770      	bx	lr

00400c20 <raw_data_to_voltage>:
	
	return 0;
}


float raw_data_to_voltage(uint32_t analog_data){
  400c20:	b510      	push	{r4, lr}
	//12 bit ADCs
	//Vref = 3.3V
	float voltage = (((float) analog_data) / (4096)) * 3.3;
  400c22:	ee07 0a90 	vmov	s15, r0
  400c26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
  400c2a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 400c58 <raw_data_to_voltage+0x38>
  400c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
  400c32:	ee17 0a90 	vmov	r0, s15
  400c36:	4b09      	ldr	r3, [pc, #36]	; (400c5c <raw_data_to_voltage+0x3c>)
  400c38:	4798      	blx	r3
  400c3a:	a305      	add	r3, pc, #20	; (adr r3, 400c50 <raw_data_to_voltage+0x30>)
  400c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c40:	4c07      	ldr	r4, [pc, #28]	; (400c60 <raw_data_to_voltage+0x40>)
  400c42:	47a0      	blx	r4
  400c44:	4b07      	ldr	r3, [pc, #28]	; (400c64 <raw_data_to_voltage+0x44>)
  400c46:	4798      	blx	r3
	//printf("raw data - %i \t voltage - %f \n",(int) analog_data, voltage);
	return voltage;
  400c48:	bd10      	pop	{r4, pc}
  400c4a:	bf00      	nop
  400c4c:	f3af 8000 	nop.w
  400c50:	66666666 	.word	0x66666666
  400c54:	400a6666 	.word	0x400a6666
  400c58:	39800000 	.word	0x39800000
  400c5c:	00405355 	.word	0x00405355
  400c60:	004053fd 	.word	0x004053fd
  400c64:	004059ad 	.word	0x004059ad

00400c68 <reconstruct_curr_A>:
float reconstruct_curr_A(uint32_t raw_current_data){
  400c68:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_A_offset)/CURR_A_SLOPE;
  400c6a:	4b0d      	ldr	r3, [pc, #52]	; (400ca0 <reconstruct_curr_A+0x38>)
  400c6c:	4798      	blx	r3
  400c6e:	4b0d      	ldr	r3, [pc, #52]	; (400ca4 <reconstruct_curr_A+0x3c>)
  400c70:	edd3 7a00 	vldr	s15, [r3]
  400c74:	ee07 0a10 	vmov	s14, r0
  400c78:	ee77 7a67 	vsub.f32	s15, s14, s15
  400c7c:	ee17 0a90 	vmov	r0, s15
  400c80:	4b09      	ldr	r3, [pc, #36]	; (400ca8 <reconstruct_curr_A+0x40>)
  400c82:	4798      	blx	r3
  400c84:	a304      	add	r3, pc, #16	; (adr r3, 400c98 <reconstruct_curr_A+0x30>)
  400c86:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c8a:	4c08      	ldr	r4, [pc, #32]	; (400cac <reconstruct_curr_A+0x44>)
  400c8c:	47a0      	blx	r4
  400c8e:	4b08      	ldr	r3, [pc, #32]	; (400cb0 <reconstruct_curr_A+0x48>)
  400c90:	4798      	blx	r3
}
  400c92:	bd10      	pop	{r4, pc}
  400c94:	f3af 8000 	nop.w
  400c98:	47ae147b 	.word	0x47ae147b
  400c9c:	3f747ae1 	.word	0x3f747ae1
  400ca0:	00400c21 	.word	0x00400c21
  400ca4:	204006b0 	.word	0x204006b0
  400ca8:	00405355 	.word	0x00405355
  400cac:	00405651 	.word	0x00405651
  400cb0:	004059ad 	.word	0x004059ad
  400cb4:	00000000 	.word	0x00000000

00400cb8 <reconstruct_curr_B>:
float reconstruct_curr_B(uint32_t raw_current_data){
  400cb8:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_B_offset)/CURR_B_SLOPE;
  400cba:	4b0d      	ldr	r3, [pc, #52]	; (400cf0 <reconstruct_curr_B+0x38>)
  400cbc:	4798      	blx	r3
  400cbe:	4b0d      	ldr	r3, [pc, #52]	; (400cf4 <reconstruct_curr_B+0x3c>)
  400cc0:	edd3 7a00 	vldr	s15, [r3]
  400cc4:	ee07 0a10 	vmov	s14, r0
  400cc8:	ee77 7a67 	vsub.f32	s15, s14, s15
  400ccc:	ee17 0a90 	vmov	r0, s15
  400cd0:	4b09      	ldr	r3, [pc, #36]	; (400cf8 <reconstruct_curr_B+0x40>)
  400cd2:	4798      	blx	r3
  400cd4:	a304      	add	r3, pc, #16	; (adr r3, 400ce8 <reconstruct_curr_B+0x30>)
  400cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
  400cda:	4c08      	ldr	r4, [pc, #32]	; (400cfc <reconstruct_curr_B+0x44>)
  400cdc:	47a0      	blx	r4
  400cde:	4b08      	ldr	r3, [pc, #32]	; (400d00 <reconstruct_curr_B+0x48>)
  400ce0:	4798      	blx	r3
}
  400ce2:	bd10      	pop	{r4, pc}
  400ce4:	f3af 8000 	nop.w
  400ce8:	47ae147b 	.word	0x47ae147b
  400cec:	3f747ae1 	.word	0x3f747ae1
  400cf0:	00400c21 	.word	0x00400c21
  400cf4:	204006c4 	.word	0x204006c4
  400cf8:	00405355 	.word	0x00405355
  400cfc:	00405651 	.word	0x00405651
  400d00:	004059ad 	.word	0x004059ad
  400d04:	00000000 	.word	0x00000000

00400d08 <reconstruct_curr_C>:
float reconstruct_curr_C(uint32_t raw_current_data){		
  400d08:	b510      	push	{r4, lr}
	float I = (raw_data_to_voltage(raw_current_data)   -   curr_C_offset)/CURR_C_SLOPE;
  400d0a:	4b0d      	ldr	r3, [pc, #52]	; (400d40 <reconstruct_curr_C+0x38>)
  400d0c:	4798      	blx	r3
  400d0e:	4b0d      	ldr	r3, [pc, #52]	; (400d44 <reconstruct_curr_C+0x3c>)
  400d10:	edd3 7a00 	vldr	s15, [r3]
  400d14:	ee07 0a10 	vmov	s14, r0
  400d18:	ee77 7a67 	vsub.f32	s15, s14, s15
  400d1c:	ee17 0a90 	vmov	r0, s15
  400d20:	4b09      	ldr	r3, [pc, #36]	; (400d48 <reconstruct_curr_C+0x40>)
  400d22:	4798      	blx	r3
  400d24:	a304      	add	r3, pc, #16	; (adr r3, 400d38 <reconstruct_curr_C+0x30>)
  400d26:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d2a:	4c08      	ldr	r4, [pc, #32]	; (400d4c <reconstruct_curr_C+0x44>)
  400d2c:	47a0      	blx	r4
  400d2e:	4b08      	ldr	r3, [pc, #32]	; (400d50 <reconstruct_curr_C+0x48>)
  400d30:	4798      	blx	r3
}
  400d32:	bd10      	pop	{r4, pc}
  400d34:	f3af 8000 	nop.w
  400d38:	47ae147b 	.word	0x47ae147b
  400d3c:	3f747ae1 	.word	0x3f747ae1
  400d40:	00400c21 	.word	0x00400c21
  400d44:	20400684 	.word	0x20400684
  400d48:	00405355 	.word	0x00405355
  400d4c:	00405651 	.word	0x00405651
  400d50:	004059ad 	.word	0x004059ad

00400d54 <encoder_init>:
		encoder_num_Z_interrupts ++;
	}
	encoder_last_count = encoder_counter_no_offset;
}

void encoder_init(void){
  400d54:	b508      	push	{r3, lr}
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400d56:	4b56      	ldr	r3, [pc, #344]	; (400eb0 <encoder_init+0x15c>)
  400d58:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400d5a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400d5e:	d103      	bne.n	400d68 <encoder_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400d60:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400d64:	4b52      	ldr	r3, [pc, #328]	; (400eb0 <encoder_init+0x15c>)
  400d66:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400d68:	4b51      	ldr	r3, [pc, #324]	; (400eb0 <encoder_init+0x15c>)
  400d6a:	699b      	ldr	r3, [r3, #24]
  400d6c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400d70:	d103      	bne.n	400d7a <encoder_init+0x26>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400d72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400d76:	4b4e      	ldr	r3, [pc, #312]	; (400eb0 <encoder_init+0x15c>)
  400d78:	611a      	str	r2, [r3, #16]
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400d7a:	4b4d      	ldr	r3, [pc, #308]	; (400eb0 <encoder_init+0x15c>)
  400d7c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400d80:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400d84:	d104      	bne.n	400d90 <encoder_init+0x3c>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400d86:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400d8a:	4b49      	ldr	r3, [pc, #292]	; (400eb0 <encoder_init+0x15c>)
  400d8c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400d90:	4b47      	ldr	r3, [pc, #284]	; (400eb0 <encoder_init+0x15c>)
  400d92:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400d96:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  400d9a:	d104      	bne.n	400da6 <encoder_init+0x52>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400d9c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400da0:	4b43      	ldr	r3, [pc, #268]	; (400eb0 <encoder_init+0x15c>)
  400da2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	_pmc_enable_periph_clock(ID_TC3_CHANNEL1);
	
	
	//enable external interrupt on the Z line 
	ext_irq_register(PIO_PB13_IDX,Encoder_Z_Interrupt);
  400da6:	4943      	ldr	r1, [pc, #268]	; (400eb4 <encoder_init+0x160>)
  400da8:	202d      	movs	r0, #45	; 0x2d
  400daa:	4b43      	ldr	r3, [pc, #268]	; (400eb8 <encoder_init+0x164>)
  400dac:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dae:	4b43      	ldr	r3, [pc, #268]	; (400ebc <encoder_init+0x168>)
  400db0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400db4:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400db6:	2240      	movs	r2, #64	; 0x40
  400db8:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dbc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400dc4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400dc8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dcc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400dd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400dd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400dd8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400ddc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400de0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400de4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400dec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400df0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400df4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400df8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400dfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400e00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e04:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e08:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400e10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400e14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e18:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e1c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400e28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e2c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e30:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e34:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e40:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e44:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e48:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400e4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e54:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e58:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400e60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e68:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e6c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e70:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400e74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e7c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e80:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e84:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400e88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400e8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400e90:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e94:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400e98:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400e9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400ea0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400ea4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400ea8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  400eac:	bd08      	pop	{r3, pc}
  400eae:	bf00      	nop
  400eb0:	400e0600 	.word	0x400e0600
  400eb4:	00400edd 	.word	0x00400edd
  400eb8:	00402161 	.word	0x00402161
  400ebc:	e000e100 	.word	0xe000e100

00400ec0 <encoder_get_counter>:
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV(mask)) >> TC_CV_CV_Pos;
}

static inline hri_tc_cv_reg_t hri_tc_read_CV_CV_bf(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV_Msk) >> TC_CV_CV_Pos;
  400ec0:	4a05      	ldr	r2, [pc, #20]	; (400ed8 <encoder_get_counter+0x18>)
  400ec2:	6913      	ldr	r3, [r2, #16]
  400ec4:	6d10      	ldr	r0, [r2, #80]	; 0x50
	//if starting offset is 0 (which is the case before it was recorded) then it returns the actual counter
	
	
	//get A (first line) and B (second line) counters
	//note that rising and falling edges could be the other way round. It doesn't matter for the current implementation
	int encoder_counter_no_offset =	  ( int) hri_tc_read_CV_CV_bf(TC0,0) + ( int) hri_tc_read_CV_CV_bf(TC0,1) \
  400ec6:	4403      	add	r3, r0
  400ec8:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  400ecc:	6910      	ldr	r0, [r2, #16]
									+ ( int) hri_tc_read_CV_CV_bf(TC3,0) + ( int) hri_tc_read_CV_CV_bf(TC3,1);						
  400ece:	4403      	add	r3, r0
  400ed0:	6d10      	ldr	r0, [r2, #80]	; 0x50
	
	return encoder_counter_no_offset;
}
  400ed2:	4418      	add	r0, r3
  400ed4:	4770      	bx	lr
  400ed6:	bf00      	nop
  400ed8:	4000c000 	.word	0x4000c000

00400edc <Encoder_Z_Interrupt>:
static void Encoder_Z_Interrupt (void){
  400edc:	b538      	push	{r3, r4, r5, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  400ede:	4b11      	ldr	r3, [pc, #68]	; (400f24 <Encoder_Z_Interrupt+0x48>)
  400ee0:	4798      	blx	r3
	if(encoder_counter_no_offset - encoder_last_count > ENCODER_MIN_Z_DELTA || encoder_counter_no_offset - encoder_last_count < -ENCODER_MIN_Z_DELTA){
  400ee2:	4b11      	ldr	r3, [pc, #68]	; (400f28 <Encoder_Z_Interrupt+0x4c>)
  400ee4:	681b      	ldr	r3, [r3, #0]
  400ee6:	1ac3      	subs	r3, r0, r3
  400ee8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  400eec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  400ef0:	d907      	bls.n	400f02 <Encoder_Z_Interrupt+0x26>
		if(encoder_num_Z_interrupts == 0){
  400ef2:	4b0e      	ldr	r3, [pc, #56]	; (400f2c <Encoder_Z_Interrupt+0x50>)
  400ef4:	681b      	ldr	r3, [r3, #0]
  400ef6:	b93b      	cbnz	r3, 400f08 <Encoder_Z_Interrupt+0x2c>
			encoder_Z_offset = encoder_counter_no_offset;
  400ef8:	4a0d      	ldr	r2, [pc, #52]	; (400f30 <Encoder_Z_Interrupt+0x54>)
  400efa:	6010      	str	r0, [r2, #0]
		encoder_num_Z_interrupts ++;
  400efc:	3301      	adds	r3, #1
  400efe:	4a0b      	ldr	r2, [pc, #44]	; (400f2c <Encoder_Z_Interrupt+0x50>)
  400f00:	6013      	str	r3, [r2, #0]
	encoder_last_count = encoder_counter_no_offset;
  400f02:	4b09      	ldr	r3, [pc, #36]	; (400f28 <Encoder_Z_Interrupt+0x4c>)
  400f04:	6018      	str	r0, [r3, #0]
  400f06:	bd38      	pop	{r3, r4, r5, pc}
			unsigned int delta = (encoder_counter_no_offset - encoder_Z_offset) & (ENCODER_STEPS - 1);
  400f08:	4a09      	ldr	r2, [pc, #36]	; (400f30 <Encoder_Z_Interrupt+0x54>)
  400f0a:	6811      	ldr	r1, [r2, #0]
  400f0c:	1a42      	subs	r2, r0, r1
  400f0e:	f3c2 020d 	ubfx	r2, r2, #0, #14
			if( (delta <= ENCODER_MAX_DELTA) || (delta >= ENCODER_STEPS-1 - ENCODER_MAX_DELTA) ){
  400f12:	1f95      	subs	r5, r2, #6
  400f14:	f643 74f3 	movw	r4, #16371	; 0x3ff3
  400f18:	42a5      	cmp	r5, r4
  400f1a:	d8ef      	bhi.n	400efc <Encoder_Z_Interrupt+0x20>
				encoder_Z_offset += delta;
  400f1c:	440a      	add	r2, r1
  400f1e:	4904      	ldr	r1, [pc, #16]	; (400f30 <Encoder_Z_Interrupt+0x54>)
  400f20:	600a      	str	r2, [r1, #0]
  400f22:	e7eb      	b.n	400efc <Encoder_Z_Interrupt+0x20>
  400f24:	00400ec1 	.word	0x00400ec1
  400f28:	204006c8 	.word	0x204006c8
  400f2c:	2040068c 	.word	0x2040068c
  400f30:	2040069c 	.word	0x2040069c

00400f34 <encoder_get_angle>:
void encoder_get_angle(float * angl){
  400f34:	b510      	push	{r4, lr}
  400f36:	4604      	mov	r4, r0
	int encoder_counter_no_offset = encoder_get_counter();
  400f38:	4b0a      	ldr	r3, [pc, #40]	; (400f64 <encoder_get_angle+0x30>)
  400f3a:	4798      	blx	r3
	int current_counter = (encoder_counter_no_offset - encoder_Daxis_offset) & (ENCODER_STEPS - 1);
  400f3c:	4b0a      	ldr	r3, [pc, #40]	; (400f68 <encoder_get_angle+0x34>)
  400f3e:	681b      	ldr	r3, [r3, #0]
  400f40:	1ac0      	subs	r0, r0, r3
  400f42:	f3c0 030d 	ubfx	r3, r0, #0, #14
  400f46:	ee07 3a90 	vmov	s15, r3
	float current_counter_float = (float) current_counter;
  400f4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	*angl  = (2 * PI * current_counter_float / (ENCODER_STEPS));
  400f4e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 400f6c <encoder_get_angle+0x38>
  400f52:	ee67 7a87 	vmul.f32	s15, s15, s14
  400f56:	ed9f 7a06 	vldr	s14, [pc, #24]	; 400f70 <encoder_get_angle+0x3c>
  400f5a:	ee67 7a87 	vmul.f32	s15, s15, s14
  400f5e:	edc4 7a00 	vstr	s15, [r4]
  400f62:	bd10      	pop	{r4, pc}
  400f64:	00400ec1 	.word	0x00400ec1
  400f68:	204006cc 	.word	0x204006cc
  400f6c:	40c90fdb 	.word	0x40c90fdb
  400f70:	38800000 	.word	0x38800000

00400f74 <encoder_record_Daxis_offset>:
	
}



void encoder_record_Daxis_offset(void){
  400f74:	b508      	push	{r3, lr}
	//records the value at which we have a D axis
	encoder_Daxis_offset = encoder_get_counter();
  400f76:	4b02      	ldr	r3, [pc, #8]	; (400f80 <encoder_record_Daxis_offset+0xc>)
  400f78:	4798      	blx	r3
  400f7a:	4b02      	ldr	r3, [pc, #8]	; (400f84 <encoder_record_Daxis_offset+0x10>)
  400f7c:	6018      	str	r0, [r3, #0]
  400f7e:	bd08      	pop	{r3, pc}
  400f80:	00400ec1 	.word	0x00400ec1
  400f84:	204006cc 	.word	0x204006cc

00400f88 <encoder_set_Daxis_offset>:
}


void encoder_set_Daxis_offset(int offsett){
  400f88:	b510      	push	{r4, lr}
  400f8a:	4604      	mov	r4, r0
	//records the value at which we have a D axis and adds an offset
	encoder_Daxis_offset = encoder_get_counter() + offsett;
  400f8c:	4b02      	ldr	r3, [pc, #8]	; (400f98 <encoder_set_Daxis_offset+0x10>)
  400f8e:	4798      	blx	r3
  400f90:	4420      	add	r0, r4
  400f92:	4b02      	ldr	r3, [pc, #8]	; (400f9c <encoder_set_Daxis_offset+0x14>)
  400f94:	6018      	str	r0, [r3, #0]
  400f96:	bd10      	pop	{r4, pc}
  400f98:	00400ec1 	.word	0x00400ec1
  400f9c:	204006cc 	.word	0x204006cc

00400fa0 <Position_1_Interrupt>:
	
	
	
}

static void Position_1_Interrupt (void){
  400fa0:	b538      	push	{r3, r4, r5, lr}
	return tmp;
}

static inline hri_pio_pdsr_reg_t hri_pio_read_PDSR_reg(const void *const hw)
{
	return ((Pio *)hw)->PIO_PDSR;
  400fa2:	4b1d      	ldr	r3, [pc, #116]	; (401018 <Position_1_Interrupt+0x78>)
  400fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 1) encoder_set_Daxis_offset(146);
  400fa6:	f013 0f20 	tst.w	r3, #32
  400faa:	d11f      	bne.n	400fec <Position_1_Interrupt+0x4c>
  400fac:	4b1a      	ldr	r3, [pc, #104]	; (401018 <Position_1_Interrupt+0x78>)
  400fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 0) encoder_set_Daxis_offset(36); //in encoder steps
  400fb0:	f013 0f20 	tst.w	r3, #32
  400fb4:	d01e      	beq.n	400ff4 <Position_1_Interrupt+0x54>
	has_triggered = true;
  400fb6:	2201      	movs	r2, #1
  400fb8:	4b18      	ldr	r3, [pc, #96]	; (40101c <Position_1_Interrupt+0x7c>)
  400fba:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  400fbc:	4b18      	ldr	r3, [pc, #96]	; (401020 <Position_1_Interrupt+0x80>)
  400fbe:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  400fc0:	4b18      	ldr	r3, [pc, #96]	; (401024 <Position_1_Interrupt+0x84>)
  400fc2:	681b      	ldr	r3, [r3, #0]
  400fc4:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400fc6:	2b00      	cmp	r3, #0
  400fc8:	dd18      	ble.n	400ffc <Position_1_Interrupt+0x5c>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400fca:	2201      	movs	r2, #1
  400fcc:	2a00      	cmp	r2, #0
  400fce:	dc18      	bgt.n	401002 <Position_1_Interrupt+0x62>
	pos_sens_deltas [0] = (float) delta / 300;
  400fd0:	ee07 3a90 	vmov	s15, r3
  400fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400fd8:	eddf 6a13 	vldr	s13, [pc, #76]	; 401028 <Position_1_Interrupt+0x88>
  400fdc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400fe0:	4b12      	ldr	r3, [pc, #72]	; (40102c <Position_1_Interrupt+0x8c>)
  400fe2:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400fe6:	4b0f      	ldr	r3, [pc, #60]	; (401024 <Position_1_Interrupt+0x84>)
  400fe8:	6018      	str	r0, [r3, #0]
  400fea:	bd38      	pop	{r3, r4, r5, pc}
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 1) encoder_set_Daxis_offset(146);
  400fec:	2092      	movs	r0, #146	; 0x92
  400fee:	4b10      	ldr	r3, [pc, #64]	; (401030 <Position_1_Interrupt+0x90>)
  400ff0:	4798      	blx	r3
  400ff2:	e7db      	b.n	400fac <Position_1_Interrupt+0xc>
	if(gpio_get_pin_level(PIN_GPIO_POS_1) == 0) encoder_set_Daxis_offset(36); //in encoder steps
  400ff4:	2024      	movs	r0, #36	; 0x24
  400ff6:	4b0e      	ldr	r3, [pc, #56]	; (401030 <Position_1_Interrupt+0x90>)
  400ff8:	4798      	blx	r3
  400ffa:	e7dc      	b.n	400fb6 <Position_1_Interrupt+0x16>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  400ffc:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  401000:	e7e3      	b.n	400fca <Position_1_Interrupt+0x2a>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  401002:	1e54      	subs	r4, r2, #1
  401004:	4909      	ldr	r1, [pc, #36]	; (40102c <Position_1_Interrupt+0x8c>)
  401006:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  40100a:	682d      	ldr	r5, [r5, #0]
  40100c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401010:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  401012:	4622      	mov	r2, r4
  401014:	e7da      	b.n	400fcc <Position_1_Interrupt+0x2c>
  401016:	bf00      	nop
  401018:	400e0e00 	.word	0x400e0e00
  40101c:	20400688 	.word	0x20400688
  401020:	e000e010 	.word	0xe000e010
  401024:	204006a8 	.word	0x204006a8
  401028:	43960000 	.word	0x43960000
  40102c:	204006a0 	.word	0x204006a0
  401030:	00400f89 	.word	0x00400f89

00401034 <Position_2_Interrupt>:
	Position_General_Interrupt();
	//printf("POS 1\n");
}

static void Position_2_Interrupt (void){
  401034:	b538      	push	{r3, r4, r5, lr}
  401036:	4b1c      	ldr	r3, [pc, #112]	; (4010a8 <Position_2_Interrupt+0x74>)
  401038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 1) encoder_record_Daxis_offset();
  40103a:	f013 0f04 	tst.w	r3, #4
  40103e:	d11f      	bne.n	401080 <Position_2_Interrupt+0x4c>
  401040:	4b19      	ldr	r3, [pc, #100]	; (4010a8 <Position_2_Interrupt+0x74>)
  401042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 0) encoder_set_Daxis_offset(109);
  401044:	f013 0f04 	tst.w	r3, #4
  401048:	d01d      	beq.n	401086 <Position_2_Interrupt+0x52>
	has_triggered = true;
  40104a:	2201      	movs	r2, #1
  40104c:	4b17      	ldr	r3, [pc, #92]	; (4010ac <Position_2_Interrupt+0x78>)
  40104e:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  401050:	4b17      	ldr	r3, [pc, #92]	; (4010b0 <Position_2_Interrupt+0x7c>)
  401052:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  401054:	4b17      	ldr	r3, [pc, #92]	; (4010b4 <Position_2_Interrupt+0x80>)
  401056:	681b      	ldr	r3, [r3, #0]
  401058:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40105a:	2b00      	cmp	r3, #0
  40105c:	dd17      	ble.n	40108e <Position_2_Interrupt+0x5a>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  40105e:	2201      	movs	r2, #1
  401060:	2a00      	cmp	r2, #0
  401062:	dc17      	bgt.n	401094 <Position_2_Interrupt+0x60>
	pos_sens_deltas [0] = (float) delta / 300;
  401064:	ee07 3a90 	vmov	s15, r3
  401068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40106c:	eddf 6a12 	vldr	s13, [pc, #72]	; 4010b8 <Position_2_Interrupt+0x84>
  401070:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  401074:	4b11      	ldr	r3, [pc, #68]	; (4010bc <Position_2_Interrupt+0x88>)
  401076:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  40107a:	4b0e      	ldr	r3, [pc, #56]	; (4010b4 <Position_2_Interrupt+0x80>)
  40107c:	6018      	str	r0, [r3, #0]
  40107e:	bd38      	pop	{r3, r4, r5, pc}
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 1) encoder_record_Daxis_offset();
  401080:	4b0f      	ldr	r3, [pc, #60]	; (4010c0 <Position_2_Interrupt+0x8c>)
  401082:	4798      	blx	r3
  401084:	e7dc      	b.n	401040 <Position_2_Interrupt+0xc>
	if(gpio_get_pin_level(PIN_GPIO_POS_2) == 0) encoder_set_Daxis_offset(109);
  401086:	206d      	movs	r0, #109	; 0x6d
  401088:	4b0e      	ldr	r3, [pc, #56]	; (4010c4 <Position_2_Interrupt+0x90>)
  40108a:	4798      	blx	r3
  40108c:	e7dd      	b.n	40104a <Position_2_Interrupt+0x16>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  40108e:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  401092:	e7e4      	b.n	40105e <Position_2_Interrupt+0x2a>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  401094:	1e54      	subs	r4, r2, #1
  401096:	4909      	ldr	r1, [pc, #36]	; (4010bc <Position_2_Interrupt+0x88>)
  401098:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  40109c:	682d      	ldr	r5, [r5, #0]
  40109e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4010a2:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4010a4:	4622      	mov	r2, r4
  4010a6:	e7db      	b.n	401060 <Position_2_Interrupt+0x2c>
  4010a8:	400e0e00 	.word	0x400e0e00
  4010ac:	20400688 	.word	0x20400688
  4010b0:	e000e010 	.word	0xe000e010
  4010b4:	204006a8 	.word	0x204006a8
  4010b8:	43960000 	.word	0x43960000
  4010bc:	204006a0 	.word	0x204006a0
  4010c0:	00400f75 	.word	0x00400f75
  4010c4:	00400f89 	.word	0x00400f89

004010c8 <Position_3_Interrupt>:
	Position_General_Interrupt();
	//printf("POS 2\n");
}
int cntr = 0;
static void Position_3_Interrupt (void){
  4010c8:	b538      	push	{r3, r4, r5, lr}
  4010ca:	4b1d      	ldr	r3, [pc, #116]	; (401140 <Position_3_Interrupt+0x78>)
  4010cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 0) encoder_set_Daxis_offset(182);
  4010ce:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  4010d2:	d01f      	beq.n	401114 <Position_3_Interrupt+0x4c>
  4010d4:	4b1a      	ldr	r3, [pc, #104]	; (401140 <Position_3_Interrupt+0x78>)
  4010d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 1) encoder_set_Daxis_offset(73);
  4010d8:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  4010dc:	d11e      	bne.n	40111c <Position_3_Interrupt+0x54>
	has_triggered = true;
  4010de:	2201      	movs	r2, #1
  4010e0:	4b18      	ldr	r3, [pc, #96]	; (401144 <Position_3_Interrupt+0x7c>)
  4010e2:	701a      	strb	r2, [r3, #0]
	int current_systick = SysTick->VAL;
  4010e4:	4b18      	ldr	r3, [pc, #96]	; (401148 <Position_3_Interrupt+0x80>)
  4010e6:	6898      	ldr	r0, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  4010e8:	4b18      	ldr	r3, [pc, #96]	; (40114c <Position_3_Interrupt+0x84>)
  4010ea:	681b      	ldr	r3, [r3, #0]
  4010ec:	1a1b      	subs	r3, r3, r0
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  4010ee:	2b00      	cmp	r3, #0
  4010f0:	dd18      	ble.n	401124 <Position_3_Interrupt+0x5c>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4010f2:	2201      	movs	r2, #1
  4010f4:	2a00      	cmp	r2, #0
  4010f6:	dc18      	bgt.n	40112a <Position_3_Interrupt+0x62>
	pos_sens_deltas [0] = (float) delta / 300;
  4010f8:	ee07 3a90 	vmov	s15, r3
  4010fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401100:	eddf 6a13 	vldr	s13, [pc, #76]	; 401150 <Position_3_Interrupt+0x88>
  401104:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  401108:	4b12      	ldr	r3, [pc, #72]	; (401154 <Position_3_Interrupt+0x8c>)
  40110a:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  40110e:	4b0f      	ldr	r3, [pc, #60]	; (40114c <Position_3_Interrupt+0x84>)
  401110:	6018      	str	r0, [r3, #0]
  401112:	bd38      	pop	{r3, r4, r5, pc}
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 0) encoder_set_Daxis_offset(182);
  401114:	20b6      	movs	r0, #182	; 0xb6
  401116:	4b10      	ldr	r3, [pc, #64]	; (401158 <Position_3_Interrupt+0x90>)
  401118:	4798      	blx	r3
  40111a:	e7db      	b.n	4010d4 <Position_3_Interrupt+0xc>
	if(gpio_get_pin_level(PIN_GPIO_POS_3) == 1) encoder_set_Daxis_offset(73);
  40111c:	2049      	movs	r0, #73	; 0x49
  40111e:	4b0e      	ldr	r3, [pc, #56]	; (401158 <Position_3_Interrupt+0x90>)
  401120:	4798      	blx	r3
  401122:	e7dc      	b.n	4010de <Position_3_Interrupt+0x16>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  401124:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  401128:	e7e3      	b.n	4010f2 <Position_3_Interrupt+0x2a>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  40112a:	1e54      	subs	r4, r2, #1
  40112c:	4909      	ldr	r1, [pc, #36]	; (401154 <Position_3_Interrupt+0x8c>)
  40112e:	eb01 0584 	add.w	r5, r1, r4, lsl #2
  401132:	682d      	ldr	r5, [r5, #0]
  401134:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401138:	6015      	str	r5, [r2, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  40113a:	4622      	mov	r2, r4
  40113c:	e7da      	b.n	4010f4 <Position_3_Interrupt+0x2c>
  40113e:	bf00      	nop
  401140:	400e1400 	.word	0x400e1400
  401144:	20400688 	.word	0x20400688
  401148:	e000e010 	.word	0xe000e010
  40114c:	204006a8 	.word	0x204006a8
  401150:	43960000 	.word	0x43960000
  401154:	204006a0 	.word	0x204006a0
  401158:	00400f89 	.word	0x00400f89

0040115c <pos_sens_init>:
		}
	}
	*/
}

void pos_sens_init (void){
  40115c:	b510      	push	{r4, lr}
	//set interrupt handlers
	ext_irq_register(PIO_PD19_IDX, Position_3_Interrupt);		//POS 3
  40115e:	491a      	ldr	r1, [pc, #104]	; (4011c8 <pos_sens_init+0x6c>)
  401160:	2073      	movs	r0, #115	; 0x73
  401162:	4c1a      	ldr	r4, [pc, #104]	; (4011cc <pos_sens_init+0x70>)
  401164:	47a0      	blx	r4
	ext_irq_register(PIO_PA2_IDX, Position_2_Interrupt);		//POS 2
  401166:	491a      	ldr	r1, [pc, #104]	; (4011d0 <pos_sens_init+0x74>)
  401168:	2002      	movs	r0, #2
  40116a:	47a0      	blx	r4
	ext_irq_register(PIO_PA5_IDX, Position_1_Interrupt);		//POS 1
  40116c:	4919      	ldr	r1, [pc, #100]	; (4011d4 <pos_sens_init+0x78>)
  40116e:	2005      	movs	r0, #5
  401170:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401172:	4b19      	ldr	r3, [pc, #100]	; (4011d8 <pos_sens_init+0x7c>)
  401174:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401178:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40117a:	2220      	movs	r2, #32
  40117c:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401180:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401184:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401186:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ	(PIOD_IRQn);
	NVIC_SetPriority(PIOD_IRQn, IRQ_PRIORITY_POSITION_SENS);

	
	//SysTick starting from 0
	pos_sens_last_SysTick_count = 0;
  40118a:	2200      	movs	r2, #0
  40118c:	4b13      	ldr	r3, [pc, #76]	; (4011dc <pos_sens_init+0x80>)
  40118e:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0;
  401190:	4b13      	ldr	r3, [pc, #76]	; (4011e0 <pos_sens_init+0x84>)
  401192:	609a      	str	r2, [r3, #8]
	//make the load value max, so that the overflows are as rare as possible
	SysTick->LOAD = (0xFFFFFF);
  401194:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
  401198:	6059      	str	r1, [r3, #4]
	Step 2 <=> second 60 degree sector etc.

	*/

	// sector_lookup_table[POS3][POS2][POS1];
	sector_lookup_table[0][0][1] = 4;
  40119a:	4b12      	ldr	r3, [pc, #72]	; (4011e4 <pos_sens_init+0x88>)
  40119c:	2104      	movs	r1, #4
  40119e:	6059      	str	r1, [r3, #4]
	sector_lookup_table[0][1][1] = 3;
  4011a0:	2103      	movs	r1, #3
  4011a2:	60d9      	str	r1, [r3, #12]
	sector_lookup_table[0][1][0] = 2;
  4011a4:	2102      	movs	r1, #2
  4011a6:	6099      	str	r1, [r3, #8]
	sector_lookup_table[1][1][0] = 1;
  4011a8:	2101      	movs	r1, #1
  4011aa:	6199      	str	r1, [r3, #24]
	sector_lookup_table[1][0][0] = 6;
  4011ac:	2106      	movs	r1, #6
  4011ae:	6119      	str	r1, [r3, #16]
	sector_lookup_table[1][0][1] = 5;
  4011b0:	2105      	movs	r1, #5
  4011b2:	6159      	str	r1, [r3, #20]
	//Error states
	sector_lookup_table[0][0][0] = -1;
  4011b4:	f04f 31ff 	mov.w	r1, #4294967295
  4011b8:	6019      	str	r1, [r3, #0]
	sector_lookup_table[1][1][1] = -1;
  4011ba:	61d9      	str	r1, [r3, #28]
	
	has_triggered = false;
  4011bc:	4b0a      	ldr	r3, [pc, #40]	; (4011e8 <pos_sens_init+0x8c>)
  4011be:	701a      	strb	r2, [r3, #0]
	printf("\n");
  4011c0:	480a      	ldr	r0, [pc, #40]	; (4011ec <pos_sens_init+0x90>)
  4011c2:	4b0b      	ldr	r3, [pc, #44]	; (4011f0 <pos_sens_init+0x94>)
  4011c4:	4798      	blx	r3
  4011c6:	bd10      	pop	{r4, pc}
  4011c8:	004010c9 	.word	0x004010c9
  4011cc:	00402161 	.word	0x00402161
  4011d0:	00401035 	.word	0x00401035
  4011d4:	00400fa1 	.word	0x00400fa1
  4011d8:	e000e100 	.word	0xe000e100
  4011dc:	204006a8 	.word	0x204006a8
  4011e0:	e000e010 	.word	0xe000e010
  4011e4:	20400660 	.word	0x20400660
  4011e8:	20400688 	.word	0x20400688
  4011ec:	00408754 	.word	0x00408754
  4011f0:	004064f1 	.word	0x004064f1

004011f4 <get_Data_Pos>:
}

//returns time spent in previous sectors
// which sector we are at currently (see above for position convention)
// how much time has elapsed since we entered this sector
void get_Data_Pos (float * previous_deltas, int * current_sector, float * time_in_current_sector){
  4011f4:	b570      	push	{r4, r5, r6, lr}
	//null checking variable to see if a write has occurred
	has_triggered = false;
  4011f6:	2400      	movs	r4, #0
  4011f8:	4b1d      	ldr	r3, [pc, #116]	; (401270 <get_Data_Pos+0x7c>)
  4011fa:	701c      	strb	r4, [r3, #0]
	
	
	//get systick value immediately for most accurate result
	int current_systick = SysTick->VAL;
  4011fc:	4b1d      	ldr	r3, [pc, #116]	; (401274 <get_Data_Pos+0x80>)
  4011fe:	689c      	ldr	r4, [r3, #8]
	int delta = pos_sens_last_SysTick_count - current_systick;	//systick decrements
  401200:	4b1d      	ldr	r3, [pc, #116]	; (401278 <get_Data_Pos+0x84>)
  401202:	681b      	ldr	r3, [r3, #0]
  401204:	1b1b      	subs	r3, r3, r4
	
	//if there was an overflow, account for it
	//NB this can only handle one overflow at max <=> if systick frequency < interrupt frequency timing will be very inaccurate
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  401206:	2b00      	cmp	r3, #0
  401208:	dd0b      	ble.n	401222 <get_Data_Pos+0x2e>
	
	//systick clock frequency equals MCU clock at 300MHz
	(*time_in_current_sector) = (float) delta / 300;
  40120a:	ee07 3a90 	vmov	s15, r3
  40120e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401212:	eddf 6a1a 	vldr	s13, [pc, #104]	; 40127c <get_Data_Pos+0x88>
  401216:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  40121a:	ed82 7a00 	vstr	s14, [r2]
	
	
	//copy data over
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  40121e:	2300      	movs	r3, #0
  401220:	e009      	b.n	401236 <get_Data_Pos+0x42>
	if(delta <= 0) delta += (1<<24);	//systick is 24 bit counter
  401222:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  401226:	e7f0      	b.n	40120a <get_Data_Pos+0x16>
		previous_deltas[i] = pos_sens_deltas[i];
  401228:	009d      	lsls	r5, r3, #2
  40122a:	1946      	adds	r6, r0, r5
  40122c:	4c14      	ldr	r4, [pc, #80]	; (401280 <get_Data_Pos+0x8c>)
  40122e:	442c      	add	r4, r5
  401230:	6824      	ldr	r4, [r4, #0]
  401232:	6034      	str	r4, [r6, #0]
	for (int i = 0 ; i < POS_SENS_DELTAS_SIZE; i++){
  401234:	3301      	adds	r3, #1
  401236:	2b01      	cmp	r3, #1
  401238:	ddf6      	ble.n	401228 <get_Data_Pos+0x34>
  40123a:	4b12      	ldr	r3, [pc, #72]	; (401284 <get_Data_Pos+0x90>)
  40123c:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
  40123e:	f3c5 45c0 	ubfx	r5, r5, #19, #1
  401242:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  401246:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  401248:	f3c4 0480 	ubfx	r4, r4, #2, #1
  40124c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40124e:	f3c3 1340 	ubfx	r3, r3, #5, #1
	}
	
	//get which sector we are in
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
											[gpio_get_pin_level(PIN_GPIO_POS_2)]\
											[gpio_get_pin_level(PIN_GPIO_POS_1)];
  401252:	eb04 0445 	add.w	r4, r4, r5, lsl #1
  401256:	eb03 0344 	add.w	r3, r3, r4, lsl #1
  40125a:	4c0b      	ldr	r4, [pc, #44]	; (401288 <get_Data_Pos+0x94>)
  40125c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
	(*current_sector) = sector_lookup_table	[gpio_get_pin_level(PIN_GPIO_POS_3)]\
  401260:	600b      	str	r3, [r1, #0]
											
											
	if(has_triggered){
  401262:	4b03      	ldr	r3, [pc, #12]	; (401270 <get_Data_Pos+0x7c>)
  401264:	781b      	ldrb	r3, [r3, #0]
  401266:	b903      	cbnz	r3, 40126a <get_Data_Pos+0x76>
  401268:	bd70      	pop	{r4, r5, r6, pc}
		// this means the value of has_triggered was modified while we were reading the data <=> retake reading
		// since data writes are rare there is no chance of a long wait on the recursive function
		get_Data_Pos (previous_deltas, current_sector, time_in_current_sector);
  40126a:	f7ff ffc3 	bl	4011f4 <get_Data_Pos>
	}

  40126e:	e7fb      	b.n	401268 <get_Data_Pos+0x74>
  401270:	20400688 	.word	0x20400688
  401274:	e000e010 	.word	0xe000e010
  401278:	204006a8 	.word	0x204006a8
  40127c:	43960000 	.word	0x43960000
  401280:	204006a0 	.word	0x204006a0
  401284:	400e1400 	.word	0x400e1400
  401288:	20400660 	.word	0x20400660

0040128c <enable_control>:



//enables calling the control loop from the DMA
void enable_control(void){
	is_control_enabled = true;
  40128c:	2201      	movs	r2, #1
  40128e:	4b01      	ldr	r3, [pc, #4]	; (401294 <enable_control+0x8>)
  401290:	701a      	strb	r2, [r3, #0]
  401292:	4770      	bx	lr
  401294:	20400680 	.word	0x20400680

00401298 <dma_adc_0_enable_for_one_transaction>:
	
	has_0_triggered = false;
	has_1_triggered = false;
}

void dma_adc_0_enable_for_one_transaction(void){
  401298:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  40129a:	4906      	ldr	r1, [pc, #24]	; (4012b4 <dma_adc_0_enable_for_one_transaction+0x1c>)
  40129c:	2000      	movs	r0, #0
  40129e:	4b06      	ldr	r3, [pc, #24]	; (4012b8 <dma_adc_0_enable_for_one_transaction+0x20>)
  4012a0:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  4012a2:	2118      	movs	r1, #24
  4012a4:	2000      	movs	r0, #0
  4012a6:	4b05      	ldr	r3, [pc, #20]	; (4012bc <dma_adc_0_enable_for_one_transaction+0x24>)
  4012a8:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  4012aa:	2101      	movs	r1, #1
  4012ac:	2000      	movs	r0, #0
  4012ae:	4b04      	ldr	r3, [pc, #16]	; (4012c0 <dma_adc_0_enable_for_one_transaction+0x28>)
  4012b0:	4798      	blx	r3
  4012b2:	bd08      	pop	{r3, pc}
  4012b4:	20400240 	.word	0x20400240
  4012b8:	00403605 	.word	0x00403605
  4012bc:	00403625 	.word	0x00403625
  4012c0:	0040363d 	.word	0x0040363d

004012c4 <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  4012c4:	b538      	push	{r3, r4, r5, lr}
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
    uint32_t op_addr = (uint32_t)addr;
  4012c6:	4a41      	ldr	r2, [pc, #260]	; (4013cc <dma_adc_0_callback+0x108>)
  __ASM volatile ("dsb 0xF":::"memory");
  4012c8:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
  4012cc:	2340      	movs	r3, #64	; 0x40
  4012ce:	e004      	b.n	4012da <dma_adc_0_callback+0x16>
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */

    __DSB();

    while (op_size > 0) {
      SCB->DCIMVAC = op_addr;
  4012d0:	493f      	ldr	r1, [pc, #252]	; (4013d0 <dma_adc_0_callback+0x10c>)
  4012d2:	f8c1 225c 	str.w	r2, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
  4012d6:	3220      	adds	r2, #32
      op_size -=           linesize;
  4012d8:	3b20      	subs	r3, #32
    while (op_size > 0) {
  4012da:	2b00      	cmp	r3, #0
  4012dc:	dcf8      	bgt.n	4012d0 <dma_adc_0_callback+0xc>
  4012de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4012e2:	f3bf 8f6f 	isb	sy
	has_0_triggered = true;
  4012e6:	2201      	movs	r2, #1
  4012e8:	4b3a      	ldr	r3, [pc, #232]	; (4013d4 <dma_adc_0_callback+0x110>)
  4012ea:	701a      	strb	r2, [r3, #0]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4012ec:	2300      	movs	r3, #0
  4012ee:	e00a      	b.n	401306 <dma_adc_0_callback+0x42>
				raw_data = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  4012f0:	b292      	uxth	r2, r2
				currents_int[1]= (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  4012f2:	4939      	ldr	r1, [pc, #228]	; (4013d8 <dma_adc_0_callback+0x114>)
  4012f4:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  4012f6:	4935      	ldr	r1, [pc, #212]	; (4013cc <dma_adc_0_callback+0x108>)
  4012f8:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  4012fc:	f042 0202 	orr.w	r2, r2, #2
  401300:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  401304:	3301      	adds	r3, #1
  401306:	2b05      	cmp	r3, #5
  401308:	dc15      	bgt.n	401336 <dma_adc_0_callback+0x72>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  40130a:	4a30      	ldr	r2, [pc, #192]	; (4013cc <dma_adc_0_callback+0x108>)
  40130c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  401310:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  401314:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  401318:	d0ea      	beq.n	4012f0 <dma_adc_0_callback+0x2c>
  40131a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40131e:	d1f1      	bne.n	401304 <dma_adc_0_callback+0x40>
				currents_int[0]= (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  401320:	b292      	uxth	r2, r2
  401322:	492d      	ldr	r1, [pc, #180]	; (4013d8 <dma_adc_0_callback+0x114>)
  401324:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  401326:	4929      	ldr	r1, [pc, #164]	; (4013cc <dma_adc_0_callback+0x108>)
  401328:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  40132c:	f042 0201 	orr.w	r2, r2, #1
  401330:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
				break;
  401334:	e7e6      	b.n	401304 <dma_adc_0_callback+0x40>
	if(is_dma_adc_0_continuous){
  401336:	4b29      	ldr	r3, [pc, #164]	; (4013dc <dma_adc_0_callback+0x118>)
  401338:	781b      	ldrb	r3, [r3, #0]
  40133a:	bb53      	cbnz	r3, 401392 <dma_adc_0_callback+0xce>
	time_delta_adc_0 = time_get_delta_us();
  40133c:	4b28      	ldr	r3, [pc, #160]	; (4013e0 <dma_adc_0_callback+0x11c>)
  40133e:	4798      	blx	r3
  401340:	4b28      	ldr	r3, [pc, #160]	; (4013e4 <dma_adc_0_callback+0x120>)
  401342:	6018      	str	r0, [r3, #0]
	if(calibrate_curr_sensors_counter_0 > 0){
  401344:	4b28      	ldr	r3, [pc, #160]	; (4013e8 <dma_adc_0_callback+0x124>)
  401346:	681b      	ldr	r3, [r3, #0]
  401348:	2b00      	cmp	r3, #0
  40134a:	dd1c      	ble.n	401386 <dma_adc_0_callback+0xc2>
		calibrate_curr_sensors_counter_0--;
  40134c:	3b01      	subs	r3, #1
  40134e:	4a26      	ldr	r2, [pc, #152]	; (4013e8 <dma_adc_0_callback+0x124>)
  401350:	6013      	str	r3, [r2, #0]
		curr_A_offset += raw_data_to_voltage((uint32_t) currents_int[0]);
  401352:	4d21      	ldr	r5, [pc, #132]	; (4013d8 <dma_adc_0_callback+0x114>)
  401354:	6828      	ldr	r0, [r5, #0]
  401356:	4c25      	ldr	r4, [pc, #148]	; (4013ec <dma_adc_0_callback+0x128>)
  401358:	47a0      	blx	r4
  40135a:	4b25      	ldr	r3, [pc, #148]	; (4013f0 <dma_adc_0_callback+0x12c>)
  40135c:	edd3 7a00 	vldr	s15, [r3]
  401360:	ee07 0a10 	vmov	s14, r0
  401364:	ee77 7a87 	vadd.f32	s15, s15, s14
  401368:	edc3 7a00 	vstr	s15, [r3]
		curr_B_offset += raw_data_to_voltage((uint32_t) currents_int[1]);
  40136c:	6868      	ldr	r0, [r5, #4]
  40136e:	47a0      	blx	r4
  401370:	4b20      	ldr	r3, [pc, #128]	; (4013f4 <dma_adc_0_callback+0x130>)
  401372:	edd3 7a00 	vldr	s15, [r3]
  401376:	ee07 0a10 	vmov	s14, r0
  40137a:	ee77 7a87 	vadd.f32	s15, s15, s14
  40137e:	edc3 7a00 	vstr	s15, [r3]
		dma_adc_0_enable_for_one_transaction();
  401382:	4b1d      	ldr	r3, [pc, #116]	; (4013f8 <dma_adc_0_callback+0x134>)
  401384:	4798      	blx	r3
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  401386:	4b11      	ldr	r3, [pc, #68]	; (4013cc <dma_adc_0_callback+0x108>)
  401388:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
  40138c:	2b0f      	cmp	r3, #15
  40138e:	d003      	beq.n	401398 <dma_adc_0_callback+0xd4>
  401390:	bd38      	pop	{r3, r4, r5, pc}
		dma_adc_0_enable_for_one_transaction();
  401392:	4b19      	ldr	r3, [pc, #100]	; (4013f8 <dma_adc_0_callback+0x134>)
  401394:	4798      	blx	r3
  401396:	e7d1      	b.n	40133c <dma_adc_0_callback+0x78>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  401398:	4b18      	ldr	r3, [pc, #96]	; (4013fc <dma_adc_0_callback+0x138>)
  40139a:	781b      	ldrb	r3, [r3, #0]
  40139c:	2b00      	cmp	r3, #0
  40139e:	d0f7      	beq.n	401390 <dma_adc_0_callback+0xcc>
		adc_cntr++;
  4013a0:	4a17      	ldr	r2, [pc, #92]	; (401400 <dma_adc_0_callback+0x13c>)
  4013a2:	6813      	ldr	r3, [r2, #0]
  4013a4:	3301      	adds	r3, #1
  4013a6:	6013      	str	r3, [r2, #0]
		if(adc_cntr == 12000){
  4013a8:	f642 62e0 	movw	r2, #12000	; 0x2ee0
  4013ac:	4293      	cmp	r3, r2
  4013ae:	d009      	beq.n	4013c4 <dma_adc_0_callback+0x100>
		ready_values = 0;
  4013b0:	2200      	movs	r2, #0
  4013b2:	4b06      	ldr	r3, [pc, #24]	; (4013cc <dma_adc_0_callback+0x108>)
  4013b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		start_control_loop_dummy((int *) &currents_int, voltage_int);
  4013b8:	4b12      	ldr	r3, [pc, #72]	; (401404 <dma_adc_0_callback+0x140>)
  4013ba:	6819      	ldr	r1, [r3, #0]
  4013bc:	4806      	ldr	r0, [pc, #24]	; (4013d8 <dma_adc_0_callback+0x114>)
  4013be:	4b12      	ldr	r3, [pc, #72]	; (401408 <dma_adc_0_callback+0x144>)
  4013c0:	4798      	blx	r3
}
  4013c2:	e7e5      	b.n	401390 <dma_adc_0_callback+0xcc>
			adc_cntr=0;
  4013c4:	2200      	movs	r2, #0
  4013c6:	4b0e      	ldr	r3, [pc, #56]	; (401400 <dma_adc_0_callback+0x13c>)
  4013c8:	601a      	str	r2, [r3, #0]
  4013ca:	e7f1      	b.n	4013b0 <dma_adc_0_callback+0xec>
  4013cc:	20400240 	.word	0x20400240
  4013d0:	e000ed00 	.word	0xe000ed00
  4013d4:	204006b4 	.word	0x204006b4
  4013d8:	204006d0 	.word	0x204006d0
  4013dc:	204006f4 	.word	0x204006f4
  4013e0:	00401855 	.word	0x00401855
  4013e4:	204006ac 	.word	0x204006ac
  4013e8:	204006b8 	.word	0x204006b8
  4013ec:	00400c21 	.word	0x00400c21
  4013f0:	204006b0 	.word	0x204006b0
  4013f4:	204006c4 	.word	0x204006c4
  4013f8:	00401299 	.word	0x00401299
  4013fc:	20400680 	.word	0x20400680
  401400:	204006f8 	.word	0x204006f8
  401404:	204006ec 	.word	0x204006ec
  401408:	0040071d 	.word	0x0040071d

0040140c <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  40140c:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  40140e:	4906      	ldr	r1, [pc, #24]	; (401428 <dma_adc_1_enable_for_one_transaction+0x1c>)
  401410:	2001      	movs	r0, #1
  401412:	4b06      	ldr	r3, [pc, #24]	; (40142c <dma_adc_1_enable_for_one_transaction+0x20>)
  401414:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  401416:	2110      	movs	r1, #16
  401418:	2001      	movs	r0, #1
  40141a:	4b05      	ldr	r3, [pc, #20]	; (401430 <dma_adc_1_enable_for_one_transaction+0x24>)
  40141c:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  40141e:	2101      	movs	r1, #1
  401420:	4608      	mov	r0, r1
  401422:	4b04      	ldr	r3, [pc, #16]	; (401434 <dma_adc_1_enable_for_one_transaction+0x28>)
  401424:	4798      	blx	r3
  401426:	bd08      	pop	{r3, pc}
  401428:	204002a0 	.word	0x204002a0
  40142c:	00403605 	.word	0x00403605
  401430:	00403625 	.word	0x00403625
  401434:	0040363d 	.word	0x0040363d

00401438 <dma_adc_1_callback>:
static void dma_adc_1_callback(struct _dma_resource *resource){
  401438:	b508      	push	{r3, lr}
    uint32_t op_addr = (uint32_t)addr;
  40143a:	4a3a      	ldr	r2, [pc, #232]	; (401524 <dma_adc_1_callback+0xec>)
  __ASM volatile ("dsb 0xF":::"memory");
  40143c:	f3bf 8f4f 	dsb	sy
     int32_t op_size = dsize;
  401440:	2340      	movs	r3, #64	; 0x40
  401442:	e004      	b.n	40144e <dma_adc_1_callback+0x16>
      SCB->DCIMVAC = op_addr;
  401444:	4938      	ldr	r1, [pc, #224]	; (401528 <dma_adc_1_callback+0xf0>)
  401446:	f8c1 225c 	str.w	r2, [r1, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
  40144a:	3220      	adds	r2, #32
      op_size -=           linesize;
  40144c:	3b20      	subs	r3, #32
    while (op_size > 0) {
  40144e:	2b00      	cmp	r3, #0
  401450:	dcf8      	bgt.n	401444 <dma_adc_1_callback+0xc>
  401452:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401456:	f3bf 8f6f 	isb	sy
	has_1_triggered = true;
  40145a:	2201      	movs	r2, #1
  40145c:	4b33      	ldr	r3, [pc, #204]	; (40152c <dma_adc_1_callback+0xf4>)
  40145e:	701a      	strb	r2, [r3, #0]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  401460:	2300      	movs	r3, #0
  401462:	e00a      	b.n	40147a <dma_adc_1_callback+0x42>
				currents_int[2]= (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  401464:	b292      	uxth	r2, r2
  401466:	4932      	ldr	r1, [pc, #200]	; (401530 <dma_adc_1_callback+0xf8>)
  401468:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  40146a:	4932      	ldr	r1, [pc, #200]	; (401534 <dma_adc_1_callback+0xfc>)
  40146c:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  401470:	f042 0204 	orr.w	r2, r2, #4
  401474:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  401478:	3301      	adds	r3, #1
  40147a:	2b03      	cmp	r3, #3
  40147c:	dc13      	bgt.n	4014a6 <dma_adc_1_callback+0x6e>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  40147e:	4a2d      	ldr	r2, [pc, #180]	; (401534 <dma_adc_1_callback+0xfc>)
  401480:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  401484:	6e12      	ldr	r2, [r2, #96]	; 0x60
  401486:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  40148a:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  40148e:	d0e9      	beq.n	401464 <dma_adc_1_callback+0x2c>
  401490:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  401494:	d1f0      	bne.n	401478 <dma_adc_1_callback+0x40>
				ready_values |= (1<<3);
  401496:	4927      	ldr	r1, [pc, #156]	; (401534 <dma_adc_1_callback+0xfc>)
  401498:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
  40149c:	f042 0208 	orr.w	r2, r2, #8
  4014a0:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
				break;
  4014a4:	e7e8      	b.n	401478 <dma_adc_1_callback+0x40>
	if(is_dma_adc_1_continuous){
  4014a6:	4b24      	ldr	r3, [pc, #144]	; (401538 <dma_adc_1_callback+0x100>)
  4014a8:	781b      	ldrb	r3, [r3, #0]
  4014aa:	b9eb      	cbnz	r3, 4014e8 <dma_adc_1_callback+0xb0>
	time_delta_adc_1 = time_get_delta_us();
  4014ac:	4b23      	ldr	r3, [pc, #140]	; (40153c <dma_adc_1_callback+0x104>)
  4014ae:	4798      	blx	r3
  4014b0:	4b23      	ldr	r3, [pc, #140]	; (401540 <dma_adc_1_callback+0x108>)
  4014b2:	6018      	str	r0, [r3, #0]
	if(calibrate_curr_sensors_counter_1 > 0){
  4014b4:	4b23      	ldr	r3, [pc, #140]	; (401544 <dma_adc_1_callback+0x10c>)
  4014b6:	681b      	ldr	r3, [r3, #0]
  4014b8:	2b00      	cmp	r3, #0
  4014ba:	dd0f      	ble.n	4014dc <dma_adc_1_callback+0xa4>
		calibrate_curr_sensors_counter_1--;
  4014bc:	3b01      	subs	r3, #1
  4014be:	4a21      	ldr	r2, [pc, #132]	; (401544 <dma_adc_1_callback+0x10c>)
  4014c0:	6013      	str	r3, [r2, #0]
		curr_C_offset += raw_data_to_voltage((uint32_t) currents_int[2]);
  4014c2:	4b1b      	ldr	r3, [pc, #108]	; (401530 <dma_adc_1_callback+0xf8>)
  4014c4:	6898      	ldr	r0, [r3, #8]
  4014c6:	4b20      	ldr	r3, [pc, #128]	; (401548 <dma_adc_1_callback+0x110>)
  4014c8:	4798      	blx	r3
  4014ca:	4b20      	ldr	r3, [pc, #128]	; (40154c <dma_adc_1_callback+0x114>)
  4014cc:	edd3 7a00 	vldr	s15, [r3]
  4014d0:	ee07 0a10 	vmov	s14, r0
  4014d4:	ee77 7a87 	vadd.f32	s15, s15, s14
  4014d8:	edc3 7a00 	vstr	s15, [r3]
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  4014dc:	4b15      	ldr	r3, [pc, #84]	; (401534 <dma_adc_1_callback+0xfc>)
  4014de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
  4014e2:	2b0f      	cmp	r3, #15
  4014e4:	d003      	beq.n	4014ee <dma_adc_1_callback+0xb6>
  4014e6:	bd08      	pop	{r3, pc}
		dma_adc_1_enable_for_one_transaction();
  4014e8:	4b19      	ldr	r3, [pc, #100]	; (401550 <dma_adc_1_callback+0x118>)
  4014ea:	4798      	blx	r3
  4014ec:	e7de      	b.n	4014ac <dma_adc_1_callback+0x74>
	if(ready_values == ALL_VALUES_READY && is_control_enabled){
  4014ee:	4b19      	ldr	r3, [pc, #100]	; (401554 <dma_adc_1_callback+0x11c>)
  4014f0:	781b      	ldrb	r3, [r3, #0]
  4014f2:	2b00      	cmp	r3, #0
  4014f4:	d0f7      	beq.n	4014e6 <dma_adc_1_callback+0xae>
		adc_cntr++;
  4014f6:	4a18      	ldr	r2, [pc, #96]	; (401558 <dma_adc_1_callback+0x120>)
  4014f8:	6813      	ldr	r3, [r2, #0]
  4014fa:	3301      	adds	r3, #1
  4014fc:	6013      	str	r3, [r2, #0]
		if(adc_cntr == 12000){
  4014fe:	f642 62e0 	movw	r2, #12000	; 0x2ee0
  401502:	4293      	cmp	r3, r2
  401504:	d009      	beq.n	40151a <dma_adc_1_callback+0xe2>
		ready_values = 0;
  401506:	2200      	movs	r2, #0
  401508:	4b0a      	ldr	r3, [pc, #40]	; (401534 <dma_adc_1_callback+0xfc>)
  40150a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		start_control_loop_dummy((int *) &currents_int, voltage_int);
  40150e:	4b13      	ldr	r3, [pc, #76]	; (40155c <dma_adc_1_callback+0x124>)
  401510:	6819      	ldr	r1, [r3, #0]
  401512:	4807      	ldr	r0, [pc, #28]	; (401530 <dma_adc_1_callback+0xf8>)
  401514:	4b12      	ldr	r3, [pc, #72]	; (401560 <dma_adc_1_callback+0x128>)
  401516:	4798      	blx	r3
}
  401518:	e7e5      	b.n	4014e6 <dma_adc_1_callback+0xae>
			adc_cntr=0;
  40151a:	2200      	movs	r2, #0
  40151c:	4b0e      	ldr	r3, [pc, #56]	; (401558 <dma_adc_1_callback+0x120>)
  40151e:	601a      	str	r2, [r3, #0]
  401520:	e7f1      	b.n	401506 <dma_adc_1_callback+0xce>
  401522:	bf00      	nop
  401524:	204002a0 	.word	0x204002a0
  401528:	e000ed00 	.word	0xe000ed00
  40152c:	20400681 	.word	0x20400681
  401530:	204006d0 	.word	0x204006d0
  401534:	20400240 	.word	0x20400240
  401538:	204006e0 	.word	0x204006e0
  40153c:	00401855 	.word	0x00401855
  401540:	204006e4 	.word	0x204006e4
  401544:	20400698 	.word	0x20400698
  401548:	00400c21 	.word	0x00400c21
  40154c:	20400684 	.word	0x20400684
  401550:	0040140d 	.word	0x0040140d
  401554:	20400680 	.word	0x20400680
  401558:	204006f8 	.word	0x204006f8
  40155c:	204006ec 	.word	0x204006ec
  401560:	0040071d 	.word	0x0040071d

00401564 <dma_adc_0_enable_continuously>:
}

void dma_adc_0_enable_continuously(void){
  401564:	b508      	push	{r3, lr}
	is_dma_adc_0_continuous = true;
  401566:	2201      	movs	r2, #1
  401568:	4b02      	ldr	r3, [pc, #8]	; (401574 <dma_adc_0_enable_continuously+0x10>)
  40156a:	701a      	strb	r2, [r3, #0]
	dma_adc_0_enable_for_one_transaction();
  40156c:	4b02      	ldr	r3, [pc, #8]	; (401578 <dma_adc_0_enable_continuously+0x14>)
  40156e:	4798      	blx	r3
  401570:	bd08      	pop	{r3, pc}
  401572:	bf00      	nop
  401574:	204006f4 	.word	0x204006f4
  401578:	00401299 	.word	0x00401299

0040157c <dma_adc_1_enable_continuously>:
}
void dma_adc_1_enable_continuously(void){
  40157c:	b508      	push	{r3, lr}
	is_dma_adc_1_continuous = true;
  40157e:	2201      	movs	r2, #1
  401580:	4b02      	ldr	r3, [pc, #8]	; (40158c <dma_adc_1_enable_continuously+0x10>)
  401582:	701a      	strb	r2, [r3, #0]
	dma_adc_1_enable_for_one_transaction();
  401584:	4b02      	ldr	r3, [pc, #8]	; (401590 <dma_adc_1_enable_continuously+0x14>)
  401586:	4798      	blx	r3
  401588:	bd08      	pop	{r3, pc}
  40158a:	bf00      	nop
  40158c:	204006e0 	.word	0x204006e0
  401590:	0040140d 	.word	0x0040140d

00401594 <dma_adc_0_disable_continuously>:
}

void dma_adc_0_disable_continuously(void){
	is_dma_adc_0_continuous = false;
  401594:	2200      	movs	r2, #0
  401596:	4b01      	ldr	r3, [pc, #4]	; (40159c <dma_adc_0_disable_continuously+0x8>)
  401598:	701a      	strb	r2, [r3, #0]
  40159a:	4770      	bx	lr
  40159c:	204006f4 	.word	0x204006f4

004015a0 <dma_adc_1_disable_continuously>:
}
void dma_adc_1_disable_continuously(void){
	is_dma_adc_1_continuous = false;
  4015a0:	2200      	movs	r2, #0
  4015a2:	4b01      	ldr	r3, [pc, #4]	; (4015a8 <dma_adc_1_disable_continuously+0x8>)
  4015a4:	701a      	strb	r2, [r3, #0]
  4015a6:	4770      	bx	lr
  4015a8:	204006e0 	.word	0x204006e0

004015ac <dma_adc_init>:
void dma_adc_init(void){
  4015ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  4015b0:	492a      	ldr	r1, [pc, #168]	; (40165c <dma_adc_init+0xb0>)
  4015b2:	2000      	movs	r0, #0
  4015b4:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 401690 <dma_adc_init+0xe4>
  4015b8:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  4015ba:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 401694 <dma_adc_init+0xe8>
  4015be:	4641      	mov	r1, r8
  4015c0:	2000      	movs	r0, #0
  4015c2:	4f27      	ldr	r7, [pc, #156]	; (401660 <dma_adc_init+0xb4>)
  4015c4:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  4015c6:	2118      	movs	r1, #24
  4015c8:	2000      	movs	r0, #0
  4015ca:	4d26      	ldr	r5, [pc, #152]	; (401664 <dma_adc_init+0xb8>)
  4015cc:	47a8      	blx	r5
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  4015ce:	2100      	movs	r1, #0
  4015d0:	460c      	mov	r4, r1
  4015d2:	4608      	mov	r0, r1
  4015d4:	4e24      	ldr	r6, [pc, #144]	; (401668 <dma_adc_init+0xbc>)
  4015d6:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  4015d8:	6823      	ldr	r3, [r4, #0]
  4015da:	4a24      	ldr	r2, [pc, #144]	; (40166c <dma_adc_init+0xc0>)
  4015dc:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  4015de:	2201      	movs	r2, #1
  4015e0:	4621      	mov	r1, r4
  4015e2:	4620      	mov	r0, r4
  4015e4:	4c22      	ldr	r4, [pc, #136]	; (401670 <dma_adc_init+0xc4>)
  4015e6:	47a0      	blx	r4
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  4015e8:	4922      	ldr	r1, [pc, #136]	; (401674 <dma_adc_init+0xc8>)
  4015ea:	2001      	movs	r0, #1
  4015ec:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  4015ee:	f108 0160 	add.w	r1, r8, #96	; 0x60
  4015f2:	2001      	movs	r0, #1
  4015f4:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  4015f6:	2110      	movs	r1, #16
  4015f8:	2001      	movs	r0, #1
  4015fa:	47a8      	blx	r5
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  4015fc:	2101      	movs	r1, #1
  4015fe:	2500      	movs	r5, #0
  401600:	4628      	mov	r0, r5
  401602:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  401604:	682b      	ldr	r3, [r5, #0]
  401606:	4a1c      	ldr	r2, [pc, #112]	; (401678 <dma_adc_init+0xcc>)
  401608:	601a      	str	r2, [r3, #0]
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  40160a:	2201      	movs	r2, #1
  40160c:	4629      	mov	r1, r5
  40160e:	4610      	mov	r0, r2
  401610:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401612:	4b1a      	ldr	r3, [pc, #104]	; (40167c <dma_adc_init+0xd0>)
  401614:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401618:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40161a:	2280      	movs	r2, #128	; 0x80
  40161c:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401620:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401624:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  401628:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40162c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401630:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401634:	f44f 7280 	mov.w	r2, #256	; 0x100
  401638:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40163c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401640:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401644:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	dma_adc_0_disable_continuously();
  401648:	4b0d      	ldr	r3, [pc, #52]	; (401680 <dma_adc_init+0xd4>)
  40164a:	4798      	blx	r3
	dma_adc_1_disable_continuously();
  40164c:	4b0d      	ldr	r3, [pc, #52]	; (401684 <dma_adc_init+0xd8>)
  40164e:	4798      	blx	r3
	has_0_triggered = false;
  401650:	4a0d      	ldr	r2, [pc, #52]	; (401688 <dma_adc_init+0xdc>)
  401652:	7015      	strb	r5, [r2, #0]
	has_1_triggered = false;
  401654:	4a0d      	ldr	r2, [pc, #52]	; (40168c <dma_adc_init+0xe0>)
  401656:	7015      	strb	r5, [r2, #0]
  401658:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40165c:	4003c020 	.word	0x4003c020
  401660:	00403605 	.word	0x00403605
  401664:	00403625 	.word	0x00403625
  401668:	00403655 	.word	0x00403655
  40166c:	004012c5 	.word	0x004012c5
  401670:	00403669 	.word	0x00403669
  401674:	40064020 	.word	0x40064020
  401678:	00401439 	.word	0x00401439
  40167c:	e000e100 	.word	0xe000e100
  401680:	00401595 	.word	0x00401595
  401684:	004015a1 	.word	0x004015a1
  401688:	204006b4 	.word	0x204006b4
  40168c:	20400681 	.word	0x20400681
  401690:	00403615 	.word	0x00403615
  401694:	20400240 	.word	0x20400240

00401698 <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  401698:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  40169a:	4d11      	ldr	r5, [pc, #68]	; (4016e0 <adc_enable_all+0x48>)
  40169c:	2108      	movs	r1, #8
  40169e:	4628      	mov	r0, r5
  4016a0:	4c10      	ldr	r4, [pc, #64]	; (4016e4 <adc_enable_all+0x4c>)
  4016a2:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  4016a4:	2102      	movs	r1, #2
  4016a6:	4628      	mov	r0, r5
  4016a8:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  4016aa:	4e0f      	ldr	r6, [pc, #60]	; (4016e8 <adc_enable_all+0x50>)
  4016ac:	2101      	movs	r1, #1
  4016ae:	4630      	mov	r0, r6
  4016b0:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  4016b2:	2106      	movs	r1, #6
  4016b4:	4630      	mov	r0, r6
  4016b6:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  4016b8:	2105      	movs	r1, #5
  4016ba:	4630      	mov	r0, r6
  4016bc:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  4016be:	2106      	movs	r1, #6
  4016c0:	4628      	mov	r0, r5
  4016c2:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  4016c4:	210a      	movs	r1, #10
  4016c6:	4628      	mov	r0, r5
  4016c8:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  4016ca:	2100      	movs	r1, #0
  4016cc:	4630      	mov	r0, r6
  4016ce:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  4016d0:	2105      	movs	r1, #5
  4016d2:	4628      	mov	r0, r5
  4016d4:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  4016d6:	2100      	movs	r1, #0
  4016d8:	4628      	mov	r0, r5
  4016da:	47a0      	blx	r4
  4016dc:	bd70      	pop	{r4, r5, r6, pc}
  4016de:	bf00      	nop
  4016e0:	204007e4 	.word	0x204007e4
  4016e4:	00402059 	.word	0x00402059
  4016e8:	204008bc 	.word	0x204008bc

004016ec <pwm_0_callback>:
#include "Time_Tester.h"
#include "ControlStartup.h"

int counter = 0;

void pwm_0_callback(const struct pwm_descriptor *const descr){
  4016ec:	b508      	push	{r3, lr}
	
	gather_control_data();
  4016ee:	4b02      	ldr	r3, [pc, #8]	; (4016f8 <pwm_0_callback+0xc>)
  4016f0:	4798      	blx	r3
		printf("PWM Interrupt \n");
	}
	*/
	
	//for timing diagram
	time_record_timestamp();
  4016f2:	4b02      	ldr	r3, [pc, #8]	; (4016fc <pwm_0_callback+0x10>)
  4016f4:	4798      	blx	r3
  4016f6:	bd08      	pop	{r3, pc}
  4016f8:	004006d5 	.word	0x004006d5
  4016fc:	00401841 	.word	0x00401841

00401700 <pwm_init_user>:
// 	//for timing diagram
// 	//time_record_timestamp();
// }


void pwm_init_user(void){
  401700:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  401702:	4b2e      	ldr	r3, [pc, #184]	; (4017bc <pwm_init_user+0xbc>)
  401704:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  401708:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40170c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  401710:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  401714:	f042 020a 	orr.w	r2, r2, #10
  401718:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  40171c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  401720:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  401724:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  401728:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  40172c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401730:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  401734:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  401738:	f042 020a 	orr.w	r2, r2, #10
  40173c:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  401740:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  401744:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  401748:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  40174c:	4a1c      	ldr	r2, [pc, #112]	; (4017c0 <pwm_init_user+0xc0>)
  40174e:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  401752:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  401756:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  40175a:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40175e:	f041 010a 	orr.w	r1, r1, #10
  401762:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  401766:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40176a:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  40176e:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
}

static inline void hri_pwm_set_CMPV_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmpv_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV |= mask;
  401772:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
  401776:	f041 0101 	orr.w	r1, r1, #1
  40177a:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  40177e:	f8d2 1130 	ldr.w	r1, [r2, #304]	; 0x130
  401782:	f041 0101 	orr.w	r1, r1, #1
  401786:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  40178a:	2201      	movs	r2, #1
  40178c:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from PWM 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  40178e:	4a0d      	ldr	r2, [pc, #52]	; (4017c4 <pwm_init_user+0xc4>)
  401790:	2100      	movs	r1, #0
  401792:	480d      	ldr	r0, [pc, #52]	; (4017c8 <pwm_init_user+0xc8>)
  401794:	4b0d      	ldr	r3, [pc, #52]	; (4017cc <pwm_init_user+0xcc>)
  401796:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401798:	4b0d      	ldr	r3, [pc, #52]	; (4017d0 <pwm_init_user+0xd0>)
  40179a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40179e:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4017a0:	2260      	movs	r2, #96	; 0x60
  4017a2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4017ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017b2:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017b6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4017ba:	bd08      	pop	{r3, pc}
  4017bc:	40020000 	.word	0x40020000
  4017c0:	4005c000 	.word	0x4005c000
  4017c4:	004016ed 	.word	0x004016ed
  4017c8:	204006fc 	.word	0x204006fc
  4017cc:	00402325 	.word	0x00402325
  4017d0:	e000e100 	.word	0xe000e100

004017d4 <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  4017d4:	b570      	push	{r4, r5, r6, lr}
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM |= mask;
  4017d6:	4a12      	ldr	r2, [pc, #72]	; (401820 <pwm_enable_all+0x4c>)
  4017d8:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4017dc:	f043 0301 	orr.w	r3, r3, #1
  4017e0:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  4017e4:	f502 3270 	add.w	r2, r2, #245760	; 0x3c000
  4017e8:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4017ec:	f043 0301 	orr.w	r3, r3, #1
  4017f0:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
	hri_pwm_set_CMPM_reg(PWM0, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	hri_pwm_set_CMPM_reg(PWM1, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  4017f4:	4c0b      	ldr	r4, [pc, #44]	; (401824 <pwm_enable_all+0x50>)
  4017f6:	4620      	mov	r0, r4
  4017f8:	4e0b      	ldr	r6, [pc, #44]	; (401828 <pwm_enable_all+0x54>)
  4017fa:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  4017fc:	4d0b      	ldr	r5, [pc, #44]	; (40182c <pwm_enable_all+0x58>)
  4017fe:	4628      	mov	r0, r5
  401800:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD-1);
  401802:	f240 32e7 	movw	r2, #999	; 0x3e7
  401806:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  40180a:	4620      	mov	r0, r4
  40180c:	4c08      	ldr	r4, [pc, #32]	; (401830 <pwm_enable_all+0x5c>)
  40180e:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD-1);
  401810:	f240 32e7 	movw	r2, #999	; 0x3e7
  401814:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  401818:	4628      	mov	r0, r5
  40181a:	47a0      	blx	r4
  40181c:	bd70      	pop	{r4, r5, r6, pc}
  40181e:	bf00      	nop
  401820:	40020000 	.word	0x40020000
  401824:	204006fc 	.word	0x204006fc
  401828:	004022e9 	.word	0x004022e9
  40182c:	204008a0 	.word	0x204008a0
  401830:	0040236d 	.word	0x0040236d

00401834 <pwm_set_duty>:
//sets individual channel pwm duty cycle
void pwm_set_duty(struct  pwm_descriptor * const descr, const uint8_t channel, const pwm_period_t duty_cycle){
	// based on available code from <hpl_pwm.h>
	// the default function doesn't allow to set the PWM cycle on individual channels
	
	hri_pwm_write_CDTYUPD_reg(descr->device.hw, channel, duty_cycle);
  401834:	6903      	ldr	r3, [r0, #16]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  401836:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  40183a:	f8c1 2208 	str.w	r2, [r1, #520]	; 0x208
  40183e:	4770      	bx	lr

00401840 <time_record_timestamp>:




inline void time_record_timestamp(void){
	int current_systick = SysTick->VAL;
  401840:	4b02      	ldr	r3, [pc, #8]	; (40184c <time_record_timestamp+0xc>)
  401842:	689a      	ldr	r2, [r3, #8]
	timestamp = current_systick;
  401844:	4b02      	ldr	r3, [pc, #8]	; (401850 <time_record_timestamp+0x10>)
  401846:	601a      	str	r2, [r3, #0]
  401848:	4770      	bx	lr
  40184a:	bf00      	nop
  40184c:	e000e010 	.word	0xe000e010
  401850:	2040056c 	.word	0x2040056c

00401854 <time_get_delta_us>:
}

inline float time_get_delta_us(void){
	int current_systick = SysTick->VAL;
  401854:	4b0a      	ldr	r3, [pc, #40]	; (401880 <time_get_delta_us+0x2c>)
  401856:	689a      	ldr	r2, [r3, #8]
	int delta = timestamp - current_systick;
  401858:	4b0a      	ldr	r3, [pc, #40]	; (401884 <time_get_delta_us+0x30>)
  40185a:	681b      	ldr	r3, [r3, #0]
  40185c:	1a9b      	subs	r3, r3, r2
	if(delta <= 0) delta += (1<<24);
  40185e:	2b00      	cmp	r3, #0
  401860:	dd0a      	ble.n	401878 <time_get_delta_us+0x24>
	//systick clock frequency equals MCU clock at 300MHz
	return (float) delta / 300;
  401862:	ee07 3a90 	vmov	s15, r3
  401866:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40186a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 401888 <time_get_delta_us+0x34>
  40186e:	eec7 6a87 	vdiv.f32	s13, s15, s14
  401872:	ee16 0a90 	vmov	r0, s13
  401876:	4770      	bx	lr
	if(delta <= 0) delta += (1<<24);
  401878:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
  40187c:	e7f1      	b.n	401862 <time_get_delta_us+0xe>
  40187e:	bf00      	nop
  401880:	e000e010 	.word	0xe000e010
  401884:	2040056c 	.word	0x2040056c
  401888:	43960000 	.word	0x43960000

0040188c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40188c:	e7fe      	b.n	40188c <Dummy_Handler>
	...

00401890 <Reset_Handler>:
{
  401890:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  401892:	4b10      	ldr	r3, [pc, #64]	; (4018d4 <Reset_Handler+0x44>)
  401894:	4a10      	ldr	r2, [pc, #64]	; (4018d8 <Reset_Handler+0x48>)
  401896:	429a      	cmp	r2, r3
  401898:	d009      	beq.n	4018ae <Reset_Handler+0x1e>
  40189a:	4b0e      	ldr	r3, [pc, #56]	; (4018d4 <Reset_Handler+0x44>)
  40189c:	4a0e      	ldr	r2, [pc, #56]	; (4018d8 <Reset_Handler+0x48>)
  40189e:	e003      	b.n	4018a8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  4018a0:	6811      	ldr	r1, [r2, #0]
  4018a2:	6019      	str	r1, [r3, #0]
  4018a4:	3304      	adds	r3, #4
  4018a6:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  4018a8:	490c      	ldr	r1, [pc, #48]	; (4018dc <Reset_Handler+0x4c>)
  4018aa:	428b      	cmp	r3, r1
  4018ac:	d3f8      	bcc.n	4018a0 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  4018ae:	4b0c      	ldr	r3, [pc, #48]	; (4018e0 <Reset_Handler+0x50>)
  4018b0:	e002      	b.n	4018b8 <Reset_Handler+0x28>
                *pDest++ = 0;
  4018b2:	2200      	movs	r2, #0
  4018b4:	601a      	str	r2, [r3, #0]
  4018b6:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4018b8:	4a0a      	ldr	r2, [pc, #40]	; (4018e4 <Reset_Handler+0x54>)
  4018ba:	4293      	cmp	r3, r2
  4018bc:	d3f9      	bcc.n	4018b2 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4018be:	4a0a      	ldr	r2, [pc, #40]	; (4018e8 <Reset_Handler+0x58>)
  4018c0:	4b0a      	ldr	r3, [pc, #40]	; (4018ec <Reset_Handler+0x5c>)
  4018c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4018c6:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  4018c8:	4b09      	ldr	r3, [pc, #36]	; (4018f0 <Reset_Handler+0x60>)
  4018ca:	4798      	blx	r3
        main();
  4018cc:	4b09      	ldr	r3, [pc, #36]	; (4018f4 <Reset_Handler+0x64>)
  4018ce:	4798      	blx	r3
  4018d0:	e7fe      	b.n	4018d0 <Reset_Handler+0x40>
  4018d2:	bf00      	nop
  4018d4:	20400000 	.word	0x20400000
  4018d8:	00408c60 	.word	0x00408c60
  4018dc:	2040021c 	.word	0x2040021c
  4018e0:	20400220 	.word	0x20400220
  4018e4:	204008ec 	.word	0x204008ec
  4018e8:	e000ed00 	.word	0xe000ed00
  4018ec:	00400000 	.word	0x00400000
  4018f0:	00405a59 	.word	0x00405a59
  4018f4:	0040372d 	.word	0x0040372d

004018f8 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  4018f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018fa:	b085      	sub	sp, #20
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4018fc:	4b20      	ldr	r3, [pc, #128]	; (401980 <ADC_1_init+0x88>)
  4018fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  401902:	f413 7f80 	tst.w	r3, #256	; 0x100
  401906:	d104      	bne.n	401912 <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401908:	f44f 7280 	mov.w	r2, #256	; 0x100
  40190c:	4b1c      	ldr	r3, [pc, #112]	; (401980 <ADC_1_init+0x88>)
  40190e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  401912:	4d1c      	ldr	r5, [pc, #112]	; (401984 <ADC_1_init+0x8c>)
  401914:	4c1c      	ldr	r4, [pc, #112]	; (401988 <ADC_1_init+0x90>)
  401916:	2600      	movs	r6, #0
  401918:	9602      	str	r6, [sp, #8]
  40191a:	4b1c      	ldr	r3, [pc, #112]	; (40198c <ADC_1_init+0x94>)
  40191c:	9301      	str	r3, [sp, #4]
  40191e:	2304      	movs	r3, #4
  401920:	9300      	str	r3, [sp, #0]
  401922:	2306      	movs	r3, #6
  401924:	462a      	mov	r2, r5
  401926:	491a      	ldr	r1, [pc, #104]	; (401990 <ADC_1_init+0x98>)
  401928:	4620      	mov	r0, r4
  40192a:	4f1a      	ldr	r7, [pc, #104]	; (401994 <ADC_1_init+0x9c>)
  40192c:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  40192e:	2310      	movs	r3, #16
  401930:	f105 0208 	add.w	r2, r5, #8
  401934:	4631      	mov	r1, r6
  401936:	4620      	mov	r0, r4
  401938:	4e17      	ldr	r6, [pc, #92]	; (401998 <ADC_1_init+0xa0>)
  40193a:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  40193c:	2310      	movs	r3, #16
  40193e:	f105 0218 	add.w	r2, r5, #24
  401942:	2101      	movs	r1, #1
  401944:	4620      	mov	r0, r4
  401946:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  401948:	2310      	movs	r3, #16
  40194a:	f105 0228 	add.w	r2, r5, #40	; 0x28
  40194e:	2105      	movs	r1, #5
  401950:	4620      	mov	r0, r4
  401952:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  401954:	2310      	movs	r3, #16
  401956:	f105 0238 	add.w	r2, r5, #56	; 0x38
  40195a:	2106      	movs	r1, #6
  40195c:	4620      	mov	r0, r4
  40195e:	47b0      	blx	r6
	((Pio *)hw)->PIO_PER = mask;
  401960:	2202      	movs	r2, #2
  401962:	4b0e      	ldr	r3, [pc, #56]	; (40199c <ADC_1_init+0xa4>)
  401964:	601a      	str	r2, [r3, #0]
  401966:	f503 7300 	add.w	r3, r3, #512	; 0x200
  40196a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40196e:	601a      	str	r2, [r3, #0]
  401970:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401974:	601a      	str	r2, [r3, #0]
  401976:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40197a:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  40197c:	b005      	add	sp, #20
  40197e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401980:	400e0600 	.word	0x400e0600
  401984:	204002e0 	.word	0x204002e0
  401988:	204008bc 	.word	0x204008bc
  40198c:	2040075c 	.word	0x2040075c
  401990:	40064000 	.word	0x40064000
  401994:	00401ef9 	.word	0x00401ef9
  401998:	00401fa1 	.word	0x00401fa1
  40199c:	400e1000 	.word	0x400e1000

004019a0 <ADC_0_init>:
{
  4019a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4019a4:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4019a6:	4b2a      	ldr	r3, [pc, #168]	; (401a50 <ADC_0_init+0xb0>)
  4019a8:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4019aa:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  4019ae:	d103      	bne.n	4019b8 <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4019b0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4019b4:	4b26      	ldr	r3, [pc, #152]	; (401a50 <ADC_0_init+0xb0>)
  4019b6:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  4019b8:	4d26      	ldr	r5, [pc, #152]	; (401a54 <ADC_0_init+0xb4>)
  4019ba:	4c27      	ldr	r4, [pc, #156]	; (401a58 <ADC_0_init+0xb8>)
  4019bc:	2600      	movs	r6, #0
  4019be:	9602      	str	r6, [sp, #8]
  4019c0:	4b26      	ldr	r3, [pc, #152]	; (401a5c <ADC_0_init+0xbc>)
  4019c2:	9301      	str	r3, [sp, #4]
  4019c4:	2706      	movs	r7, #6
  4019c6:	9700      	str	r7, [sp, #0]
  4019c8:	230a      	movs	r3, #10
  4019ca:	f105 0248 	add.w	r2, r5, #72	; 0x48
  4019ce:	4924      	ldr	r1, [pc, #144]	; (401a60 <ADC_0_init+0xc0>)
  4019d0:	4620      	mov	r0, r4
  4019d2:	f8df 809c 	ldr.w	r8, [pc, #156]	; 401a70 <ADC_0_init+0xd0>
  4019d6:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  4019d8:	2310      	movs	r3, #16
  4019da:	f105 0254 	add.w	r2, r5, #84	; 0x54
  4019de:	4631      	mov	r1, r6
  4019e0:	4620      	mov	r0, r4
  4019e2:	4e20      	ldr	r6, [pc, #128]	; (401a64 <ADC_0_init+0xc4>)
  4019e4:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  4019e6:	2310      	movs	r3, #16
  4019e8:	f105 0264 	add.w	r2, r5, #100	; 0x64
  4019ec:	2102      	movs	r1, #2
  4019ee:	4620      	mov	r0, r4
  4019f0:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  4019f2:	2310      	movs	r3, #16
  4019f4:	f105 0274 	add.w	r2, r5, #116	; 0x74
  4019f8:	2105      	movs	r1, #5
  4019fa:	4620      	mov	r0, r4
  4019fc:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  4019fe:	2310      	movs	r3, #16
  401a00:	f105 0284 	add.w	r2, r5, #132	; 0x84
  401a04:	4639      	mov	r1, r7
  401a06:	4620      	mov	r0, r4
  401a08:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  401a0a:	2310      	movs	r3, #16
  401a0c:	f105 0294 	add.w	r2, r5, #148	; 0x94
  401a10:	2108      	movs	r1, #8
  401a12:	4620      	mov	r0, r4
  401a14:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  401a16:	2310      	movs	r3, #16
  401a18:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  401a1c:	210a      	movs	r1, #10
  401a1e:	4620      	mov	r0, r4
  401a20:	47b0      	blx	r6
  401a22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401a26:	4b10      	ldr	r3, [pc, #64]	; (401a68 <ADC_0_init+0xc8>)
  401a28:	601a      	str	r2, [r3, #0]
  401a2a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  401a2e:	2208      	movs	r2, #8
  401a30:	601a      	str	r2, [r3, #0]
  401a32:	2204      	movs	r2, #4
  401a34:	601a      	str	r2, [r3, #0]
  401a36:	4a0d      	ldr	r2, [pc, #52]	; (401a6c <ADC_0_init+0xcc>)
  401a38:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401a3c:	6011      	str	r1, [r2, #0]
  401a3e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401a42:	6011      	str	r1, [r2, #0]
  401a44:	2201      	movs	r2, #1
  401a46:	601a      	str	r2, [r3, #0]
}
  401a48:	b004      	add	sp, #16
  401a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a4e:	bf00      	nop
  401a50:	400e0600 	.word	0x400e0600
  401a54:	204002e0 	.word	0x204002e0
  401a58:	204007e4 	.word	0x204007e4
  401a5c:	20400810 	.word	0x20400810
  401a60:	4003c000 	.word	0x4003c000
  401a64:	00401fa1 	.word	0x00401fa1
  401a68:	400e1400 	.word	0x400e1400
  401a6c:	400e0e00 	.word	0x400e0e00
  401a70:	00401ef9 	.word	0x00401ef9

00401a74 <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = mask;
  401a74:	4b04      	ldr	r3, [pc, #16]	; (401a88 <EXTERNAL_IRQ_D_init+0x14>)
  401a76:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401a7a:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401a7c:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401a7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401a82:	601a      	str	r2, [r3, #0]
  401a84:	4770      	bx	lr
  401a86:	bf00      	nop
  401a88:	400e1400 	.word	0x400e1400

00401a8c <EXTERNAL_IRQ_B_init>:
	((Pio *)hw)->PIO_ODR = mask;
  401a8c:	4b04      	ldr	r3, [pc, #16]	; (401aa0 <EXTERNAL_IRQ_B_init+0x14>)
  401a8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401a92:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401a94:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401a96:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401a9a:	601a      	str	r2, [r3, #0]
  401a9c:	4770      	bx	lr
  401a9e:	bf00      	nop
  401aa0:	400e1000 	.word	0x400e1000

00401aa4 <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  401aa4:	4b06      	ldr	r3, [pc, #24]	; (401ac0 <EXTERNAL_IRQ_A_init+0x1c>)
  401aa6:	2204      	movs	r2, #4
  401aa8:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401aaa:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401aac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401ab0:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  401ab2:	2220      	movs	r2, #32
  401ab4:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  401ab6:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  401ab8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  401abc:	601a      	str	r2, [r3, #0]
  401abe:	4770      	bx	lr
  401ac0:	400e0e00 	.word	0x400e0e00

00401ac4 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401ac4:	4b16      	ldr	r3, [pc, #88]	; (401b20 <PWM_0_PORT_init+0x5c>)
  401ac6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ac8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  401acc:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401ace:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401ad0:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  401ad4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401ad6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401ada:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401adc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ade:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  401ae2:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401ae4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401ae6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  401aea:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401aec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401af0:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401af2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401af4:	f022 0202 	bic.w	r2, r2, #2
  401af8:	671a      	str	r2, [r3, #112]	; 0x70
  401afa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401afc:	f022 0202 	bic.w	r2, r2, #2
  401b00:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401b02:	2202      	movs	r2, #2
  401b04:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401b06:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b08:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  401b0c:	671a      	str	r2, [r3, #112]	; 0x70
  401b0e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b10:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  401b14:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401b16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401b1a:	605a      	str	r2, [r3, #4]
  401b1c:	4770      	bx	lr
  401b1e:	bf00      	nop
  401b20:	400e0e00 	.word	0x400e0e00

00401b24 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401b24:	4b04      	ldr	r3, [pc, #16]	; (401b38 <PWM_0_CLOCK_init+0x14>)
  401b26:	699b      	ldr	r3, [r3, #24]
  401b28:	2b00      	cmp	r3, #0
  401b2a:	db03      	blt.n	401b34 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401b2c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401b30:	4b01      	ldr	r3, [pc, #4]	; (401b38 <PWM_0_CLOCK_init+0x14>)
  401b32:	611a      	str	r2, [r3, #16]
  401b34:	4770      	bx	lr
  401b36:	bf00      	nop
  401b38:	400e0600 	.word	0x400e0600

00401b3c <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  401b3c:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  401b3e:	4b06      	ldr	r3, [pc, #24]	; (401b58 <PWM_0_init+0x1c>)
  401b40:	4798      	blx	r3
	PWM_0_PORT_init();
  401b42:	4b06      	ldr	r3, [pc, #24]	; (401b5c <PWM_0_init+0x20>)
  401b44:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  401b46:	4b06      	ldr	r3, [pc, #24]	; (401b60 <PWM_0_init+0x24>)
  401b48:	4798      	blx	r3
  401b4a:	4602      	mov	r2, r0
  401b4c:	4905      	ldr	r1, [pc, #20]	; (401b64 <PWM_0_init+0x28>)
  401b4e:	4806      	ldr	r0, [pc, #24]	; (401b68 <PWM_0_init+0x2c>)
  401b50:	4b06      	ldr	r3, [pc, #24]	; (401b6c <PWM_0_init+0x30>)
  401b52:	4798      	blx	r3
  401b54:	bd08      	pop	{r3, pc}
  401b56:	bf00      	nop
  401b58:	00401b25 	.word	0x00401b25
  401b5c:	00401ac5 	.word	0x00401ac5
  401b60:	00403175 	.word	0x00403175
  401b64:	40020000 	.word	0x40020000
  401b68:	204006fc 	.word	0x204006fc
  401b6c:	004022a5 	.word	0x004022a5

00401b70 <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401b70:	4b0c      	ldr	r3, [pc, #48]	; (401ba4 <PWM_1_PORT_init+0x34>)
  401b72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  401b78:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401b7a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b7c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  401b80:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401b82:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401b86:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401b88:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  401b8c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b8e:	f042 0201 	orr.w	r2, r2, #1
  401b92:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401b94:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b96:	f022 0201 	bic.w	r2, r2, #1
  401b9a:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401b9c:	2201      	movs	r2, #1
  401b9e:	605a      	str	r2, [r3, #4]
  401ba0:	4770      	bx	lr
  401ba2:	bf00      	nop
  401ba4:	400e0e00 	.word	0x400e0e00

00401ba8 <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  401ba8:	4b05      	ldr	r3, [pc, #20]	; (401bc0 <PWM_1_CLOCK_init+0x18>)
  401baa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401bae:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  401bb2:	d104      	bne.n	401bbe <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401bb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bb8:	4b01      	ldr	r3, [pc, #4]	; (401bc0 <PWM_1_CLOCK_init+0x18>)
  401bba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  401bbe:	4770      	bx	lr
  401bc0:	400e0600 	.word	0x400e0600

00401bc4 <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  401bc4:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  401bc6:	4b06      	ldr	r3, [pc, #24]	; (401be0 <PWM_1_init+0x1c>)
  401bc8:	4798      	blx	r3
	PWM_1_PORT_init();
  401bca:	4b06      	ldr	r3, [pc, #24]	; (401be4 <PWM_1_init+0x20>)
  401bcc:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  401bce:	4b06      	ldr	r3, [pc, #24]	; (401be8 <PWM_1_init+0x24>)
  401bd0:	4798      	blx	r3
  401bd2:	4602      	mov	r2, r0
  401bd4:	4905      	ldr	r1, [pc, #20]	; (401bec <PWM_1_init+0x28>)
  401bd6:	4806      	ldr	r0, [pc, #24]	; (401bf0 <PWM_1_init+0x2c>)
  401bd8:	4b06      	ldr	r3, [pc, #24]	; (401bf4 <PWM_1_init+0x30>)
  401bda:	4798      	blx	r3
  401bdc:	bd08      	pop	{r3, pc}
  401bde:	bf00      	nop
  401be0:	00401ba9 	.word	0x00401ba9
  401be4:	00401b71 	.word	0x00401b71
  401be8:	00403175 	.word	0x00403175
  401bec:	4005c000 	.word	0x4005c000
  401bf0:	204008a0 	.word	0x204008a0
  401bf4:	004022a5 	.word	0x004022a5

00401bf8 <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401bf8:	4b06      	ldr	r3, [pc, #24]	; (401c14 <ENCODER_A_PORT_init+0x1c>)
  401bfa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bfc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401c00:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401c02:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c04:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  401c08:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401c0a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401c0e:	605a      	str	r2, [r3, #4]
  401c10:	4770      	bx	lr
  401c12:	bf00      	nop
  401c14:	400e0e00 	.word	0x400e0e00

00401c18 <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  401c18:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401c1a:	4b09      	ldr	r3, [pc, #36]	; (401c40 <ENCODER_A_init+0x28>)
  401c1c:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  401c1e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  401c22:	d103      	bne.n	401c2c <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401c24:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401c28:	4b05      	ldr	r3, [pc, #20]	; (401c40 <ENCODER_A_init+0x28>)
  401c2a:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  401c2c:	4b05      	ldr	r3, [pc, #20]	; (401c44 <ENCODER_A_init+0x2c>)
  401c2e:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  401c30:	4b05      	ldr	r3, [pc, #20]	; (401c48 <ENCODER_A_init+0x30>)
  401c32:	4798      	blx	r3
  401c34:	4602      	mov	r2, r0
  401c36:	4905      	ldr	r1, [pc, #20]	; (401c4c <ENCODER_A_init+0x34>)
  401c38:	4805      	ldr	r0, [pc, #20]	; (401c50 <ENCODER_A_init+0x38>)
  401c3a:	4b06      	ldr	r3, [pc, #24]	; (401c54 <ENCODER_A_init+0x3c>)
  401c3c:	4798      	blx	r3
  401c3e:	bd08      	pop	{r3, pc}
  401c40:	400e0600 	.word	0x400e0600
  401c44:	00401bf9 	.word	0x00401bf9
  401c48:	0040334b 	.word	0x0040334b
  401c4c:	4000c000 	.word	0x4000c000
  401c50:	204007c8 	.word	0x204007c8
  401c54:	00402455 	.word	0x00402455

00401c58 <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401c58:	4b06      	ldr	r3, [pc, #24]	; (401c74 <ENCODER_B_PORT_init+0x1c>)
  401c5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401c5c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  401c60:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401c62:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c64:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  401c68:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401c6a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401c6e:	605a      	str	r2, [r3, #4]
  401c70:	4770      	bx	lr
  401c72:	bf00      	nop
  401c74:	400e1400 	.word	0x400e1400

00401c78 <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  401c78:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  401c7a:	4b0a      	ldr	r3, [pc, #40]	; (401ca4 <ENCODER_B_init+0x2c>)
  401c7c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401c80:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  401c84:	d104      	bne.n	401c90 <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401c86:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  401c8a:	4b06      	ldr	r3, [pc, #24]	; (401ca4 <ENCODER_B_init+0x2c>)
  401c8c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  401c90:	4b05      	ldr	r3, [pc, #20]	; (401ca8 <ENCODER_B_init+0x30>)
  401c92:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  401c94:	4b05      	ldr	r3, [pc, #20]	; (401cac <ENCODER_B_init+0x34>)
  401c96:	4798      	blx	r3
  401c98:	4602      	mov	r2, r0
  401c9a:	4905      	ldr	r1, [pc, #20]	; (401cb0 <ENCODER_B_init+0x38>)
  401c9c:	4805      	ldr	r0, [pc, #20]	; (401cb4 <ENCODER_B_init+0x3c>)
  401c9e:	4b06      	ldr	r3, [pc, #24]	; (401cb8 <ENCODER_B_init+0x40>)
  401ca0:	4798      	blx	r3
  401ca2:	bd08      	pop	{r3, pc}
  401ca4:	400e0600 	.word	0x400e0600
  401ca8:	00401c59 	.word	0x00401c59
  401cac:	0040334b 	.word	0x0040334b
  401cb0:	40054000 	.word	0x40054000
  401cb4:	20400718 	.word	0x20400718
  401cb8:	00402455 	.word	0x00402455

00401cbc <delay_driver_init>:
}

void delay_driver_init(void)
{
  401cbc:	b508      	push	{r3, lr}
	delay_init(SysTick);
  401cbe:	4802      	ldr	r0, [pc, #8]	; (401cc8 <delay_driver_init+0xc>)
  401cc0:	4b02      	ldr	r3, [pc, #8]	; (401ccc <delay_driver_init+0x10>)
  401cc2:	4798      	blx	r3
  401cc4:	bd08      	pop	{r3, pc}
  401cc6:	bf00      	nop
  401cc8:	e000e010 	.word	0xe000e010
  401ccc:	004020b5 	.word	0x004020b5

00401cd0 <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  401cd0:	4b0f      	ldr	r3, [pc, #60]	; (401d10 <EDBG_COM_PORT_init+0x40>)
  401cd2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401cd4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  401cd8:	671a      	str	r2, [r3, #112]	; 0x70
  401cda:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401cdc:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  401ce0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401ce2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401ce6:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  401ce8:	4a0a      	ldr	r2, [pc, #40]	; (401d14 <EDBG_COM_PORT_init+0x44>)
  401cea:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  401cee:	f043 0310 	orr.w	r3, r3, #16
  401cf2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  401cf6:	4b08      	ldr	r3, [pc, #32]	; (401d18 <EDBG_COM_PORT_init+0x48>)
  401cf8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401cfa:	f042 0210 	orr.w	r2, r2, #16
  401cfe:	671a      	str	r2, [r3, #112]	; 0x70
  401d00:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401d02:	f042 0210 	orr.w	r2, r2, #16
  401d06:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  401d08:	2210      	movs	r2, #16
  401d0a:	605a      	str	r2, [r3, #4]
  401d0c:	4770      	bx	lr
  401d0e:	bf00      	nop
  401d10:	400e0e00 	.word	0x400e0e00
  401d14:	40088000 	.word	0x40088000
  401d18:	400e1000 	.word	0x400e1000

00401d1c <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401d1c:	4b04      	ldr	r3, [pc, #16]	; (401d30 <EDBG_COM_CLOCK_init+0x14>)
  401d1e:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  401d20:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  401d24:	d103      	bne.n	401d2e <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401d26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  401d2a:	4b01      	ldr	r3, [pc, #4]	; (401d30 <EDBG_COM_CLOCK_init+0x14>)
  401d2c:	611a      	str	r2, [r3, #16]
  401d2e:	4770      	bx	lr
  401d30:	400e0600 	.word	0x400e0600

00401d34 <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  401d34:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  401d36:	4b06      	ldr	r3, [pc, #24]	; (401d50 <EDBG_COM_init+0x1c>)
  401d38:	4798      	blx	r3
	EDBG_COM_PORT_init();
  401d3a:	4b06      	ldr	r3, [pc, #24]	; (401d54 <EDBG_COM_init+0x20>)
  401d3c:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  401d3e:	4b06      	ldr	r3, [pc, #24]	; (401d58 <EDBG_COM_init+0x24>)
  401d40:	4798      	blx	r3
  401d42:	4602      	mov	r2, r0
  401d44:	4905      	ldr	r1, [pc, #20]	; (401d5c <EDBG_COM_init+0x28>)
  401d46:	4806      	ldr	r0, [pc, #24]	; (401d60 <EDBG_COM_init+0x2c>)
  401d48:	4b06      	ldr	r3, [pc, #24]	; (401d64 <EDBG_COM_init+0x30>)
  401d4a:	4798      	blx	r3
  401d4c:	bd08      	pop	{r3, pc}
  401d4e:	bf00      	nop
  401d50:	00401d1d 	.word	0x00401d1d
  401d54:	00401cd1 	.word	0x00401cd1
  401d58:	0040358d 	.word	0x0040358d
  401d5c:	40028000 	.word	0x40028000
  401d60:	204007bc 	.word	0x204007bc
  401d64:	0040259d 	.word	0x0040259d

00401d68 <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  401d68:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  401d6a:	4b37      	ldr	r3, [pc, #220]	; (401e48 <system_init+0xe0>)
  401d6c:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401d6e:	4b37      	ldr	r3, [pc, #220]	; (401e4c <system_init+0xe4>)
  401d70:	699b      	ldr	r3, [r3, #24]
  401d72:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401d76:	d103      	bne.n	401d80 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401d78:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401d7c:	4b33      	ldr	r3, [pc, #204]	; (401e4c <system_init+0xe4>)
  401d7e:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401d80:	4b32      	ldr	r3, [pc, #200]	; (401e4c <system_init+0xe4>)
  401d82:	699b      	ldr	r3, [r3, #24]
  401d84:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401d88:	d103      	bne.n	401d92 <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401d8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401d8e:	4b2f      	ldr	r3, [pc, #188]	; (401e4c <system_init+0xe4>)
  401d90:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401d92:	4b2e      	ldr	r3, [pc, #184]	; (401e4c <system_init+0xe4>)
  401d94:	699b      	ldr	r3, [r3, #24]
  401d96:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  401d9a:	d103      	bne.n	401da4 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401d9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401da0:	4b2a      	ldr	r3, [pc, #168]	; (401e4c <system_init+0xe4>)
  401da2:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  401da4:	4b29      	ldr	r3, [pc, #164]	; (401e4c <system_init+0xe4>)
  401da6:	699b      	ldr	r3, [r3, #24]
  401da8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401dac:	d103      	bne.n	401db6 <system_init+0x4e>
	((Pmc *)hw)->PMC_PCER0 = mask;
  401dae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401db2:	4b26      	ldr	r3, [pc, #152]	; (401e4c <system_init+0xe4>)
  401db4:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  401db6:	4a26      	ldr	r2, [pc, #152]	; (401e50 <system_init+0xe8>)
  401db8:	6853      	ldr	r3, [r2, #4]
  401dba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401dbe:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  401dc0:	4b24      	ldr	r3, [pc, #144]	; (401e54 <system_init+0xec>)
  401dc2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401dc6:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  401dc8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  401dcc:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  401dce:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401dd0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  401dd4:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401dd6:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401dd8:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401dda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401dde:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401de0:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401de2:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401de4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  401de8:	f44f 7080 	mov.w	r0, #256	; 0x100
  401dec:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401dee:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401df0:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401df2:	f44f 7000 	mov.w	r0, #512	; 0x200
  401df6:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401df8:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401dfa:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401dfc:	f503 7300 	add.w	r3, r3, #512	; 0x200
  401e00:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401e02:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401e04:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401e06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401e0a:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401e0c:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401e0e:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  401e10:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  401e12:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  401e14:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  401e16:	4b10      	ldr	r3, [pc, #64]	; (401e58 <system_init+0xf0>)
  401e18:	4798      	blx	r3
	ADC_1_init();
  401e1a:	4b10      	ldr	r3, [pc, #64]	; (401e5c <system_init+0xf4>)
  401e1c:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  401e1e:	4b10      	ldr	r3, [pc, #64]	; (401e60 <system_init+0xf8>)
  401e20:	4798      	blx	r3
	EXTERNAL_IRQ_B_init();
  401e22:	4b10      	ldr	r3, [pc, #64]	; (401e64 <system_init+0xfc>)
  401e24:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  401e26:	4b10      	ldr	r3, [pc, #64]	; (401e68 <system_init+0x100>)
  401e28:	4798      	blx	r3

	PWM_0_init();
  401e2a:	4b10      	ldr	r3, [pc, #64]	; (401e6c <system_init+0x104>)
  401e2c:	4798      	blx	r3

	PWM_1_init();
  401e2e:	4b10      	ldr	r3, [pc, #64]	; (401e70 <system_init+0x108>)
  401e30:	4798      	blx	r3
	ENCODER_A_init();
  401e32:	4b10      	ldr	r3, [pc, #64]	; (401e74 <system_init+0x10c>)
  401e34:	4798      	blx	r3
	ENCODER_B_init();
  401e36:	4b10      	ldr	r3, [pc, #64]	; (401e78 <system_init+0x110>)
  401e38:	4798      	blx	r3

	delay_driver_init();
  401e3a:	4b10      	ldr	r3, [pc, #64]	; (401e7c <system_init+0x114>)
  401e3c:	4798      	blx	r3

	EDBG_COM_init();
  401e3e:	4b10      	ldr	r3, [pc, #64]	; (401e80 <system_init+0x118>)
  401e40:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  401e42:	4b10      	ldr	r3, [pc, #64]	; (401e84 <system_init+0x11c>)
  401e44:	4798      	blx	r3
  401e46:	bd08      	pop	{r3, pc}
  401e48:	004029dd 	.word	0x004029dd
  401e4c:	400e0600 	.word	0x400e0600
  401e50:	400e1850 	.word	0x400e1850
  401e54:	400e0e00 	.word	0x400e0e00
  401e58:	004019a1 	.word	0x004019a1
  401e5c:	004018f9 	.word	0x004018f9
  401e60:	00401a75 	.word	0x00401a75
  401e64:	00401a8d 	.word	0x00401a8d
  401e68:	00401aa5 	.word	0x00401aa5
  401e6c:	00401b3d 	.word	0x00401b3d
  401e70:	00401bc5 	.word	0x00401bc5
  401e74:	00401c19 	.word	0x00401c19
  401e78:	00401c79 	.word	0x00401c79
  401e7c:	00401cbd 	.word	0x00401cbd
  401e80:	00401d35 	.word	0x00401d35
  401e84:	0040212d 	.word	0x0040212d

00401e88 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  401e88:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  401e8a:	6983      	ldr	r3, [r0, #24]
  401e8c:	b103      	cbz	r3, 401e90 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  401e8e:	4798      	blx	r3
  401e90:	bd08      	pop	{r3, pc}

00401e92 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  401e92:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  401e94:	69c3      	ldr	r3, [r0, #28]
  401e96:	b103      	cbz	r3, 401e9a <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  401e98:	4798      	blx	r3
  401e9a:	bd08      	pop	{r3, pc}

00401e9c <adc_async_channel_conversion_done>:
{
  401e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401ea0:	4605      	mov	r5, r0
  401ea2:	4688      	mov	r8, r1
  401ea4:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  401ea6:	6a03      	ldr	r3, [r0, #32]
  401ea8:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  401eaa:	6a87      	ldr	r7, [r0, #40]	; 0x28
  401eac:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  401eb0:	00de      	lsls	r6, r3, #3
  401eb2:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  401eb4:	f104 0a04 	add.w	sl, r4, #4
  401eb8:	b2d1      	uxtb	r1, r2
  401eba:	4650      	mov	r0, sl
  401ebc:	4b0c      	ldr	r3, [pc, #48]	; (401ef0 <adc_async_channel_conversion_done+0x54>)
  401ebe:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  401ec0:	4628      	mov	r0, r5
  401ec2:	4b0c      	ldr	r3, [pc, #48]	; (401ef4 <adc_async_channel_conversion_done+0x58>)
  401ec4:	4798      	blx	r3
  401ec6:	2801      	cmp	r0, #1
  401ec8:	d907      	bls.n	401eda <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  401eca:	ea4f 2119 	mov.w	r1, r9, lsr #8
  401ece:	4650      	mov	r0, sl
  401ed0:	4b07      	ldr	r3, [pc, #28]	; (401ef0 <adc_async_channel_conversion_done+0x54>)
  401ed2:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  401ed4:	8aa3      	ldrh	r3, [r4, #20]
  401ed6:	3301      	adds	r3, #1
  401ed8:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  401eda:	8aa3      	ldrh	r3, [r4, #20]
  401edc:	3301      	adds	r3, #1
  401ede:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  401ee0:	59bb      	ldr	r3, [r7, r6]
  401ee2:	b113      	cbz	r3, 401eea <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  401ee4:	4641      	mov	r1, r8
  401ee6:	4628      	mov	r0, r5
  401ee8:	4798      	blx	r3
  401eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401eee:	bf00      	nop
  401ef0:	004026b5 	.word	0x004026b5
  401ef4:	004029c5 	.word	0x004029c5

00401ef8 <adc_async_init>:
{
  401ef8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401efc:	4616      	mov	r6, r2
  401efe:	461c      	mov	r4, r3
  401f00:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  401f04:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  401f06:	4607      	mov	r7, r0
  401f08:	4689      	mov	r9, r1
  401f0a:	2800      	cmp	r0, #0
  401f0c:	bf18      	it	ne
  401f0e:	2900      	cmpne	r1, #0
  401f10:	d00b      	beq.n	401f2a <adc_async_init+0x32>
  401f12:	1c13      	adds	r3, r2, #0
  401f14:	bf18      	it	ne
  401f16:	2301      	movne	r3, #1
  401f18:	f1b8 0f00 	cmp.w	r8, #0
  401f1c:	d017      	beq.n	401f4e <adc_async_init+0x56>
  401f1e:	b1b3      	cbz	r3, 401f4e <adc_async_init+0x56>
  401f20:	b10d      	cbz	r5, 401f26 <adc_async_init+0x2e>
  401f22:	2001      	movs	r0, #1
  401f24:	e002      	b.n	401f2c <adc_async_init+0x34>
  401f26:	2000      	movs	r0, #0
  401f28:	e000      	b.n	401f2c <adc_async_init+0x34>
  401f2a:	2000      	movs	r0, #0
  401f2c:	f8df b068 	ldr.w	fp, [pc, #104]	; 401f98 <adc_async_init+0xa0>
  401f30:	223f      	movs	r2, #63	; 0x3f
  401f32:	4659      	mov	r1, fp
  401f34:	f8df a064 	ldr.w	sl, [pc, #100]	; 401f9c <adc_async_init+0xa4>
  401f38:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  401f3a:	1c60      	adds	r0, r4, #1
  401f3c:	2240      	movs	r2, #64	; 0x40
  401f3e:	4659      	mov	r1, fp
  401f40:	4580      	cmp	r8, r0
  401f42:	bfcc      	ite	gt
  401f44:	2000      	movgt	r0, #0
  401f46:	2001      	movle	r0, #1
  401f48:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  401f4a:	2300      	movs	r3, #0
  401f4c:	e005      	b.n	401f5a <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  401f4e:	2000      	movs	r0, #0
  401f50:	e7ec      	b.n	401f2c <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  401f52:	22ff      	movs	r2, #255	; 0xff
  401f54:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  401f56:	3301      	adds	r3, #1
  401f58:	b2db      	uxtb	r3, r3
  401f5a:	42a3      	cmp	r3, r4
  401f5c:	d9f9      	bls.n	401f52 <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  401f5e:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  401f60:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  401f64:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  401f68:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  401f6a:	4649      	mov	r1, r9
  401f6c:	4638      	mov	r0, r7
  401f6e:	4b06      	ldr	r3, [pc, #24]	; (401f88 <adc_async_init+0x90>)
  401f70:	4798      	blx	r3
	if (init_status) {
  401f72:	4603      	mov	r3, r0
  401f74:	b928      	cbnz	r0, 401f82 <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  401f76:	4a05      	ldr	r2, [pc, #20]	; (401f8c <adc_async_init+0x94>)
  401f78:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  401f7a:	4a05      	ldr	r2, [pc, #20]	; (401f90 <adc_async_init+0x98>)
  401f7c:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  401f7e:	4a05      	ldr	r2, [pc, #20]	; (401f94 <adc_async_init+0x9c>)
  401f80:	607a      	str	r2, [r7, #4]
}
  401f82:	4618      	mov	r0, r3
  401f84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f88:	00402905 	.word	0x00402905
  401f8c:	00401e9d 	.word	0x00401e9d
  401f90:	00401e89 	.word	0x00401e89
  401f94:	00401e93 	.word	0x00401e93
  401f98:	00408360 	.word	0x00408360
  401f9c:	00402611 	.word	0x00402611

00401fa0 <adc_async_register_channel_buffer>:
{
  401fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401fa4:	460e      	mov	r6, r1
  401fa6:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401fa8:	4605      	mov	r5, r0
  401faa:	4690      	mov	r8, r2
  401fac:	2800      	cmp	r0, #0
  401fae:	bf18      	it	ne
  401fb0:	2a00      	cmpne	r2, #0
  401fb2:	d002      	beq.n	401fba <adc_async_register_channel_buffer+0x1a>
  401fb4:	b9c3      	cbnz	r3, 401fe8 <adc_async_register_channel_buffer+0x48>
  401fb6:	2000      	movs	r0, #0
  401fb8:	e000      	b.n	401fbc <adc_async_register_channel_buffer+0x1c>
  401fba:	2000      	movs	r0, #0
  401fbc:	f8df 9094 	ldr.w	r9, [pc, #148]	; 402054 <adc_async_register_channel_buffer+0xb4>
  401fc0:	2266      	movs	r2, #102	; 0x66
  401fc2:	4649      	mov	r1, r9
  401fc4:	4c21      	ldr	r4, [pc, #132]	; (40204c <adc_async_register_channel_buffer+0xac>)
  401fc6:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  401fc8:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  401fcc:	2267      	movs	r2, #103	; 0x67
  401fce:	4649      	mov	r1, r9
  401fd0:	42b0      	cmp	r0, r6
  401fd2:	bf34      	ite	cc
  401fd4:	2000      	movcc	r0, #0
  401fd6:	2001      	movcs	r0, #1
  401fd8:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  401fda:	6a29      	ldr	r1, [r5, #32]
  401fdc:	5d8b      	ldrb	r3, [r1, r6]
  401fde:	2bff      	cmp	r3, #255	; 0xff
  401fe0:	d12b      	bne.n	40203a <adc_async_register_channel_buffer+0x9a>
  401fe2:	2400      	movs	r4, #0
  401fe4:	4623      	mov	r3, r4
  401fe6:	e003      	b.n	401ff0 <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401fe8:	2001      	movs	r0, #1
  401fea:	e7e7      	b.n	401fbc <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  401fec:	3301      	adds	r3, #1
  401fee:	b2db      	uxtb	r3, r3
  401ff0:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  401ff4:	4293      	cmp	r3, r2
  401ff6:	d805      	bhi.n	402004 <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  401ff8:	5cca      	ldrb	r2, [r1, r3]
  401ffa:	2aff      	cmp	r2, #255	; 0xff
  401ffc:	d0f6      	beq.n	401fec <adc_async_register_channel_buffer+0x4c>
			index++;
  401ffe:	3401      	adds	r4, #1
  402000:	b2e4      	uxtb	r4, r4
  402002:	e7f3      	b.n	401fec <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  402004:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  402008:	429c      	cmp	r4, r3
  40200a:	d819      	bhi.n	402040 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  40200c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  40200e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  402012:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  402016:	4448      	add	r0, r9
  402018:	463a      	mov	r2, r7
  40201a:	4641      	mov	r1, r8
  40201c:	3004      	adds	r0, #4
  40201e:	4b0c      	ldr	r3, [pc, #48]	; (402050 <adc_async_register_channel_buffer+0xb0>)
  402020:	4798      	blx	r3
  402022:	4602      	mov	r2, r0
  402024:	b978      	cbnz	r0, 402046 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  402026:	6a2b      	ldr	r3, [r5, #32]
  402028:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  40202a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40202c:	4499      	add	r9, r3
  40202e:	2300      	movs	r3, #0
  402030:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  402034:	4610      	mov	r0, r2
  402036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  40203a:	f06f 020c 	mvn.w	r2, #12
  40203e:	e7f9      	b.n	402034 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  402040:	f06f 021b 	mvn.w	r2, #27
  402044:	e7f6      	b.n	402034 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  402046:	f06f 020c 	mvn.w	r2, #12
  40204a:	e7f3      	b.n	402034 <adc_async_register_channel_buffer+0x94>
  40204c:	00402611 	.word	0x00402611
  402050:	00402671 	.word	0x00402671
  402054:	00408360 	.word	0x00408360

00402058 <adc_async_enable_channel>:
{
  402058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40205a:	460d      	mov	r5, r1
	ASSERT(descr);
  40205c:	4f0b      	ldr	r7, [pc, #44]	; (40208c <adc_async_enable_channel+0x34>)
  40205e:	4604      	mov	r4, r0
  402060:	2283      	movs	r2, #131	; 0x83
  402062:	4639      	mov	r1, r7
  402064:	3000      	adds	r0, #0
  402066:	bf18      	it	ne
  402068:	2001      	movne	r0, #1
  40206a:	4e09      	ldr	r6, [pc, #36]	; (402090 <adc_async_enable_channel+0x38>)
  40206c:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  40206e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  402072:	2284      	movs	r2, #132	; 0x84
  402074:	4639      	mov	r1, r7
  402076:	42a8      	cmp	r0, r5
  402078:	bf34      	ite	cc
  40207a:	2000      	movcc	r0, #0
  40207c:	2001      	movcs	r0, #1
  40207e:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  402080:	4629      	mov	r1, r5
  402082:	4620      	mov	r0, r4
  402084:	4b03      	ldr	r3, [pc, #12]	; (402094 <adc_async_enable_channel+0x3c>)
  402086:	4798      	blx	r3
}
  402088:	2000      	movs	r0, #0
  40208a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40208c:	00408360 	.word	0x00408360
  402090:	00402611 	.word	0x00402611
  402094:	004029b9 	.word	0x004029b9

00402098 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402098:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  40209c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40209e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4020a0:	f3bf 8f5f 	dmb	sy
  4020a4:	4770      	bx	lr

004020a6 <atomic_leave_critical>:
  4020a6:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  4020aa:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  4020ac:	f383 8810 	msr	PRIMASK, r3
  4020b0:	4770      	bx	lr
	...

004020b4 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  4020b4:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  4020b6:	4b02      	ldr	r3, [pc, #8]	; (4020c0 <delay_init+0xc>)
  4020b8:	6018      	str	r0, [r3, #0]
  4020ba:	4b02      	ldr	r3, [pc, #8]	; (4020c4 <delay_init+0x10>)
  4020bc:	4798      	blx	r3
  4020be:	bd08      	pop	{r3, pc}
  4020c0:	20400394 	.word	0x20400394
  4020c4:	0040318d 	.word	0x0040318d

004020c8 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  4020c8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  4020ca:	4b04      	ldr	r3, [pc, #16]	; (4020dc <delay_ms+0x14>)
  4020cc:	681c      	ldr	r4, [r3, #0]
  4020ce:	4b04      	ldr	r3, [pc, #16]	; (4020e0 <delay_ms+0x18>)
  4020d0:	4798      	blx	r3
  4020d2:	4601      	mov	r1, r0
  4020d4:	4620      	mov	r0, r4
  4020d6:	4b03      	ldr	r3, [pc, #12]	; (4020e4 <delay_ms+0x1c>)
  4020d8:	4798      	blx	r3
  4020da:	bd10      	pop	{r4, pc}
  4020dc:	20400394 	.word	0x20400394
  4020e0:	004029c9 	.word	0x004029c9
  4020e4:	00403199 	.word	0x00403199

004020e8 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  4020e8:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  4020ea:	2504      	movs	r5, #4
  4020ec:	2400      	movs	r4, #0

	while (upper >= lower) {
  4020ee:	e007      	b.n	402100 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  4020f0:	4a0d      	ldr	r2, [pc, #52]	; (402128 <process_ext_irq+0x40>)
  4020f2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  4020f6:	b1b3      	cbz	r3, 402126 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  4020f8:	4798      	blx	r3
  4020fa:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  4020fc:	3a01      	subs	r2, #1
  4020fe:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  402100:	42ac      	cmp	r4, r5
  402102:	d810      	bhi.n	402126 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  402104:	192b      	adds	r3, r5, r4
  402106:	105b      	asrs	r3, r3, #1
  402108:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  40210a:	2a03      	cmp	r2, #3
  40210c:	d80b      	bhi.n	402126 <process_ext_irq+0x3e>
  40210e:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  402110:	4905      	ldr	r1, [pc, #20]	; (402128 <process_ext_irq+0x40>)
  402112:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  402116:	6849      	ldr	r1, [r1, #4]
  402118:	4281      	cmp	r1, r0
  40211a:	d0e9      	beq.n	4020f0 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  40211c:	4281      	cmp	r1, r0
  40211e:	d2ed      	bcs.n	4020fc <process_ext_irq+0x14>
			lower = middle + 1;
  402120:	3201      	adds	r2, #1
  402122:	b2d4      	uxtb	r4, r2
  402124:	e7ec      	b.n	402100 <process_ext_irq+0x18>
  402126:	bd38      	pop	{r3, r4, r5, pc}
  402128:	20400398 	.word	0x20400398

0040212c <ext_irq_init>:
{
  40212c:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  40212e:	2300      	movs	r3, #0
  402130:	e00a      	b.n	402148 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  402132:	4a08      	ldr	r2, [pc, #32]	; (402154 <ext_irq_init+0x28>)
  402134:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  402138:	f04f 30ff 	mov.w	r0, #4294967295
  40213c:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  40213e:	2100      	movs	r1, #0
  402140:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  402144:	3301      	adds	r3, #1
  402146:	b29b      	uxth	r3, r3
  402148:	2b03      	cmp	r3, #3
  40214a:	d9f2      	bls.n	402132 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  40214c:	4802      	ldr	r0, [pc, #8]	; (402158 <ext_irq_init+0x2c>)
  40214e:	4b03      	ldr	r3, [pc, #12]	; (40215c <ext_irq_init+0x30>)
  402150:	4798      	blx	r3
}
  402152:	bd08      	pop	{r3, pc}
  402154:	20400398 	.word	0x20400398
  402158:	004020e9 	.word	0x004020e9
  40215c:	00402d39 	.word	0x00402d39

00402160 <ext_irq_register>:
{
  402160:	b5f0      	push	{r4, r5, r6, r7, lr}
  402162:	b083      	sub	sp, #12
  402164:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  402166:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  402168:	2b03      	cmp	r3, #3
  40216a:	d80e      	bhi.n	40218a <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  40216c:	4618      	mov	r0, r3
  40216e:	4a2e      	ldr	r2, [pc, #184]	; (402228 <ext_irq_register+0xc8>)
  402170:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  402174:	6852      	ldr	r2, [r2, #4]
  402176:	42aa      	cmp	r2, r5
  402178:	d002      	beq.n	402180 <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  40217a:	3301      	adds	r3, #1
  40217c:	b2db      	uxtb	r3, r3
  40217e:	e7f3      	b.n	402168 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  402180:	4b29      	ldr	r3, [pc, #164]	; (402228 <ext_irq_register+0xc8>)
  402182:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  402186:	2701      	movs	r7, #1
			break;
  402188:	e000      	b.n	40218c <ext_irq_register+0x2c>
	bool    found = false;
  40218a:	2700      	movs	r7, #0
	if (NULL == cb) {
  40218c:	b159      	cbz	r1, 4021a6 <ext_irq_register+0x46>
	if (!found) {
  40218e:	2f00      	cmp	r7, #0
  402190:	d13d      	bne.n	40220e <ext_irq_register+0xae>
  402192:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  402194:	2e03      	cmp	r6, #3
  402196:	d813      	bhi.n	4021c0 <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  402198:	4b23      	ldr	r3, [pc, #140]	; (402228 <ext_irq_register+0xc8>)
  40219a:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  40219e:	b143      	cbz	r3, 4021b2 <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4021a0:	3601      	adds	r6, #1
  4021a2:	b2f6      	uxtb	r6, r6
  4021a4:	e7f6      	b.n	402194 <ext_irq_register+0x34>
		if (!found) {
  4021a6:	2f00      	cmp	r7, #0
  4021a8:	d038      	beq.n	40221c <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  4021aa:	4628      	mov	r0, r5
  4021ac:	4b1f      	ldr	r3, [pc, #124]	; (40222c <ext_irq_register+0xcc>)
  4021ae:	4798      	blx	r3
  4021b0:	e032      	b.n	402218 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  4021b2:	4b1d      	ldr	r3, [pc, #116]	; (402228 <ext_irq_register+0xc8>)
  4021b4:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  4021b8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  4021bc:	605d      	str	r5, [r3, #4]
				found           = true;
  4021be:	2701      	movs	r7, #1
  4021c0:	2300      	movs	r3, #0
  4021c2:	e001      	b.n	4021c8 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  4021c4:	3301      	adds	r3, #1
  4021c6:	b2db      	uxtb	r3, r3
  4021c8:	2b03      	cmp	r3, #3
  4021ca:	bf98      	it	ls
  4021cc:	2e03      	cmpls	r6, #3
  4021ce:	d81e      	bhi.n	40220e <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  4021d0:	46b6      	mov	lr, r6
  4021d2:	4a15      	ldr	r2, [pc, #84]	; (402228 <ext_irq_register+0xc8>)
  4021d4:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  4021d8:	6848      	ldr	r0, [r1, #4]
  4021da:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  4021de:	6852      	ldr	r2, [r2, #4]
  4021e0:	4290      	cmp	r0, r2
  4021e2:	d2ef      	bcs.n	4021c4 <ext_irq_register+0x64>
  4021e4:	f1b2 3fff 	cmp.w	r2, #4294967295
  4021e8:	d0ec      	beq.n	4021c4 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  4021ea:	4c0f      	ldr	r4, [pc, #60]	; (402228 <ext_irq_register+0xc8>)
  4021ec:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  4021f0:	e892 0003 	ldmia.w	r2, {r0, r1}
  4021f4:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  4021f8:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  4021fc:	e894 0003 	ldmia.w	r4, {r0, r1}
  402200:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  402204:	e89d 0003 	ldmia.w	sp, {r0, r1}
  402208:	e884 0003 	stmia.w	r4, {r0, r1}
  40220c:	e7da      	b.n	4021c4 <ext_irq_register+0x64>
	if (!found) {
  40220e:	b147      	cbz	r7, 402222 <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  402210:	2101      	movs	r1, #1
  402212:	4628      	mov	r0, r5
  402214:	4b05      	ldr	r3, [pc, #20]	; (40222c <ext_irq_register+0xcc>)
  402216:	4798      	blx	r3
}
  402218:	b003      	add	sp, #12
  40221a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  40221c:	f06f 000c 	mvn.w	r0, #12
  402220:	e7fa      	b.n	402218 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  402222:	f06f 000c 	mvn.w	r0, #12
  402226:	e7f7      	b.n	402218 <ext_irq_register+0xb8>
  402228:	20400398 	.word	0x20400398
  40222c:	00402d69 	.word	0x00402d69

00402230 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  402230:	b570      	push	{r4, r5, r6, lr}
  402232:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  402234:	4604      	mov	r4, r0
  402236:	460d      	mov	r5, r1
  402238:	2800      	cmp	r0, #0
  40223a:	bf18      	it	ne
  40223c:	2900      	cmpne	r1, #0
  40223e:	bf14      	ite	ne
  402240:	2001      	movne	r0, #1
  402242:	2000      	moveq	r0, #0
  402244:	2234      	movs	r2, #52	; 0x34
  402246:	4904      	ldr	r1, [pc, #16]	; (402258 <io_write+0x28>)
  402248:	4b04      	ldr	r3, [pc, #16]	; (40225c <io_write+0x2c>)
  40224a:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  40224c:	6823      	ldr	r3, [r4, #0]
  40224e:	4632      	mov	r2, r6
  402250:	4629      	mov	r1, r5
  402252:	4620      	mov	r0, r4
  402254:	4798      	blx	r3
}
  402256:	bd70      	pop	{r4, r5, r6, pc}
  402258:	0040837c 	.word	0x0040837c
  40225c:	00402611 	.word	0x00402611

00402260 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  402260:	b570      	push	{r4, r5, r6, lr}
  402262:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  402264:	4604      	mov	r4, r0
  402266:	460d      	mov	r5, r1
  402268:	2800      	cmp	r0, #0
  40226a:	bf18      	it	ne
  40226c:	2900      	cmpne	r1, #0
  40226e:	bf14      	ite	ne
  402270:	2001      	movne	r0, #1
  402272:	2000      	moveq	r0, #0
  402274:	223d      	movs	r2, #61	; 0x3d
  402276:	4904      	ldr	r1, [pc, #16]	; (402288 <io_read+0x28>)
  402278:	4b04      	ldr	r3, [pc, #16]	; (40228c <io_read+0x2c>)
  40227a:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  40227c:	6863      	ldr	r3, [r4, #4]
  40227e:	4632      	mov	r2, r6
  402280:	4629      	mov	r1, r5
  402282:	4620      	mov	r0, r4
  402284:	4798      	blx	r3
}
  402286:	bd70      	pop	{r4, r5, r6, pc}
  402288:	0040837c 	.word	0x0040837c
  40228c:	00402611 	.word	0x00402611

00402290 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  402290:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  402292:	6943      	ldr	r3, [r0, #20]
  402294:	b103      	cbz	r3, 402298 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  402296:	4798      	blx	r3
  402298:	bd08      	pop	{r3, pc}

0040229a <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  40229a:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  40229c:	6983      	ldr	r3, [r0, #24]
  40229e:	b103      	cbz	r3, 4022a2 <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  4022a0:	4798      	blx	r3
  4022a2:	bd08      	pop	{r3, pc}

004022a4 <pwm_init>:
{
  4022a4:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  4022a6:	4604      	mov	r4, r0
  4022a8:	460d      	mov	r5, r1
  4022aa:	2800      	cmp	r0, #0
  4022ac:	bf18      	it	ne
  4022ae:	2900      	cmpne	r1, #0
  4022b0:	bf14      	ite	ne
  4022b2:	2001      	movne	r0, #1
  4022b4:	2000      	moveq	r0, #0
  4022b6:	2233      	movs	r2, #51	; 0x33
  4022b8:	4906      	ldr	r1, [pc, #24]	; (4022d4 <pwm_init+0x30>)
  4022ba:	4b07      	ldr	r3, [pc, #28]	; (4022d8 <pwm_init+0x34>)
  4022bc:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  4022be:	4629      	mov	r1, r5
  4022c0:	4620      	mov	r0, r4
  4022c2:	4b06      	ldr	r3, [pc, #24]	; (4022dc <pwm_init+0x38>)
  4022c4:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  4022c6:	4b06      	ldr	r3, [pc, #24]	; (4022e0 <pwm_init+0x3c>)
  4022c8:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  4022ca:	4b06      	ldr	r3, [pc, #24]	; (4022e4 <pwm_init+0x40>)
  4022cc:	6063      	str	r3, [r4, #4]
}
  4022ce:	2000      	movs	r0, #0
  4022d0:	bd38      	pop	{r3, r4, r5, pc}
  4022d2:	bf00      	nop
  4022d4:	00408390 	.word	0x00408390
  4022d8:	00402611 	.word	0x00402611
  4022dc:	00402f09 	.word	0x00402f09
  4022e0:	00402291 	.word	0x00402291
  4022e4:	0040229b 	.word	0x0040229b

004022e8 <pwm_enable>:
{
  4022e8:	b510      	push	{r4, lr}
	ASSERT(descr);
  4022ea:	4604      	mov	r4, r0
  4022ec:	224a      	movs	r2, #74	; 0x4a
  4022ee:	4909      	ldr	r1, [pc, #36]	; (402314 <pwm_enable+0x2c>)
  4022f0:	3000      	adds	r0, #0
  4022f2:	bf18      	it	ne
  4022f4:	2001      	movne	r0, #1
  4022f6:	4b08      	ldr	r3, [pc, #32]	; (402318 <pwm_enable+0x30>)
  4022f8:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  4022fa:	4620      	mov	r0, r4
  4022fc:	4b07      	ldr	r3, [pc, #28]	; (40231c <pwm_enable+0x34>)
  4022fe:	4798      	blx	r3
  402300:	b920      	cbnz	r0, 40230c <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  402302:	4620      	mov	r0, r4
  402304:	4b06      	ldr	r3, [pc, #24]	; (402320 <pwm_enable+0x38>)
  402306:	4798      	blx	r3
	return ERR_NONE;
  402308:	2000      	movs	r0, #0
  40230a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  40230c:	f06f 0010 	mvn.w	r0, #16
}
  402310:	bd10      	pop	{r4, pc}
  402312:	bf00      	nop
  402314:	00408390 	.word	0x00408390
  402318:	00402611 	.word	0x00402611
  40231c:	004030e5 	.word	0x004030e5
  402320:	00403041 	.word	0x00403041

00402324 <pwm_register_callback>:
{
  402324:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  402326:	460d      	mov	r5, r1
  402328:	b121      	cbz	r1, 402334 <pwm_register_callback+0x10>
  40232a:	2901      	cmp	r1, #1
  40232c:	d015      	beq.n	40235a <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  40232e:	f06f 000c 	mvn.w	r0, #12
}
  402332:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  402334:	6142      	str	r2, [r0, #20]
  402336:	4616      	mov	r6, r2
  402338:	4604      	mov	r4, r0
	ASSERT(descr);
  40233a:	2272      	movs	r2, #114	; 0x72
  40233c:	4908      	ldr	r1, [pc, #32]	; (402360 <pwm_register_callback+0x3c>)
  40233e:	3000      	adds	r0, #0
  402340:	bf18      	it	ne
  402342:	2001      	movne	r0, #1
  402344:	4b07      	ldr	r3, [pc, #28]	; (402364 <pwm_register_callback+0x40>)
  402346:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  402348:	1c32      	adds	r2, r6, #0
  40234a:	bf18      	it	ne
  40234c:	2201      	movne	r2, #1
  40234e:	4629      	mov	r1, r5
  402350:	4620      	mov	r0, r4
  402352:	4b05      	ldr	r3, [pc, #20]	; (402368 <pwm_register_callback+0x44>)
  402354:	4798      	blx	r3
	return ERR_NONE;
  402356:	2000      	movs	r0, #0
  402358:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  40235a:	6182      	str	r2, [r0, #24]
		break;
  40235c:	e7eb      	b.n	402336 <pwm_register_callback+0x12>
  40235e:	bf00      	nop
  402360:	00408390 	.word	0x00408390
  402364:	00402611 	.word	0x00402611
  402368:	00403115 	.word	0x00403115

0040236c <pwm_set_parameters>:
{
  40236c:	b570      	push	{r4, r5, r6, lr}
  40236e:	460d      	mov	r5, r1
  402370:	4616      	mov	r6, r2
	ASSERT(descr);
  402372:	4604      	mov	r4, r0
  402374:	227c      	movs	r2, #124	; 0x7c
  402376:	4906      	ldr	r1, [pc, #24]	; (402390 <pwm_set_parameters+0x24>)
  402378:	3000      	adds	r0, #0
  40237a:	bf18      	it	ne
  40237c:	2001      	movne	r0, #1
  40237e:	4b05      	ldr	r3, [pc, #20]	; (402394 <pwm_set_parameters+0x28>)
  402380:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  402382:	4632      	mov	r2, r6
  402384:	4629      	mov	r1, r5
  402386:	4620      	mov	r0, r4
  402388:	4b03      	ldr	r3, [pc, #12]	; (402398 <pwm_set_parameters+0x2c>)
  40238a:	4798      	blx	r3
}
  40238c:	2000      	movs	r0, #0
  40238e:	bd70      	pop	{r4, r5, r6, pc}
  402390:	00408390 	.word	0x00408390
  402394:	00402611 	.word	0x00402611
  402398:	00403085 	.word	0x00403085

0040239c <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  40239c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  40239e:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  4023a0:	b117      	cbz	r7, 4023a8 <timer_add_timer_task+0xc>
  4023a2:	463c      	mov	r4, r7
  4023a4:	2600      	movs	r6, #0
  4023a6:	e00b      	b.n	4023c0 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  4023a8:	4b0e      	ldr	r3, [pc, #56]	; (4023e4 <timer_add_timer_task+0x48>)
  4023aa:	4798      	blx	r3
		return;
  4023ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  4023ae:	68a5      	ldr	r5, [r4, #8]
  4023b0:	442b      	add	r3, r5
  4023b2:	1a9b      	subs	r3, r3, r2
  4023b4:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  4023b6:	688d      	ldr	r5, [r1, #8]
  4023b8:	42ab      	cmp	r3, r5
  4023ba:	d209      	bcs.n	4023d0 <timer_add_timer_task+0x34>
			break;
		prev = it;
  4023bc:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  4023be:	6824      	ldr	r4, [r4, #0]
  4023c0:	b134      	cbz	r4, 4023d0 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  4023c2:	6863      	ldr	r3, [r4, #4]
  4023c4:	4293      	cmp	r3, r2
  4023c6:	d8f2      	bhi.n	4023ae <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  4023c8:	68a5      	ldr	r5, [r4, #8]
  4023ca:	1a9b      	subs	r3, r3, r2
  4023cc:	442b      	add	r3, r5
  4023ce:	e7f2      	b.n	4023b6 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  4023d0:	42bc      	cmp	r4, r7
  4023d2:	d003      	beq.n	4023dc <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  4023d4:	4630      	mov	r0, r6
  4023d6:	4b04      	ldr	r3, [pc, #16]	; (4023e8 <timer_add_timer_task+0x4c>)
  4023d8:	4798      	blx	r3
  4023da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  4023dc:	4b01      	ldr	r3, [pc, #4]	; (4023e4 <timer_add_timer_task+0x48>)
  4023de:	4798      	blx	r3
  4023e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023e2:	bf00      	nop
  4023e4:	0040262d 	.word	0x0040262d
  4023e8:	00402659 	.word	0x00402659

004023ec <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  4023ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4023ee:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  4023f0:	6906      	ldr	r6, [r0, #16]
  4023f2:	3601      	adds	r6, #1
  4023f4:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  4023f6:	7e03      	ldrb	r3, [r0, #24]
  4023f8:	f013 0f01 	tst.w	r3, #1
  4023fc:	d105      	bne.n	40240a <timer_process_counted+0x1e>
  4023fe:	7e03      	ldrb	r3, [r0, #24]
  402400:	f013 0f02 	tst.w	r3, #2
  402404:	d101      	bne.n	40240a <timer_process_counted+0x1e>
  402406:	4605      	mov	r5, r0
  402408:	e009      	b.n	40241e <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  40240a:	7e03      	ldrb	r3, [r0, #24]
  40240c:	f043 0302 	orr.w	r3, r3, #2
  402410:	7603      	strb	r3, [r0, #24]
		return;
  402412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402414:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  402416:	68e3      	ldr	r3, [r4, #12]
  402418:	4620      	mov	r0, r4
  40241a:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  40241c:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  40241e:	b19c      	cbz	r4, 402448 <timer_process_counted+0x5c>
  402420:	6863      	ldr	r3, [r4, #4]
  402422:	1af3      	subs	r3, r6, r3
  402424:	68a2      	ldr	r2, [r4, #8]
  402426:	4293      	cmp	r3, r2
  402428:	d30e      	bcc.n	402448 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  40242a:	f105 0714 	add.w	r7, r5, #20
  40242e:	4638      	mov	r0, r7
  402430:	4b06      	ldr	r3, [pc, #24]	; (40244c <timer_process_counted+0x60>)
  402432:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  402434:	7c23      	ldrb	r3, [r4, #16]
  402436:	2b01      	cmp	r3, #1
  402438:	d1ec      	bne.n	402414 <timer_process_counted+0x28>
			tmp->time_label = time;
  40243a:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  40243c:	4632      	mov	r2, r6
  40243e:	4621      	mov	r1, r4
  402440:	4638      	mov	r0, r7
  402442:	4b03      	ldr	r3, [pc, #12]	; (402450 <timer_process_counted+0x64>)
  402444:	4798      	blx	r3
  402446:	e7e5      	b.n	402414 <timer_process_counted+0x28>
  402448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40244a:	bf00      	nop
  40244c:	00402661 	.word	0x00402661
  402450:	0040239d 	.word	0x0040239d

00402454 <timer_init>:
{
  402454:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  402456:	4604      	mov	r4, r0
  402458:	460d      	mov	r5, r1
  40245a:	2800      	cmp	r0, #0
  40245c:	bf18      	it	ne
  40245e:	2900      	cmpne	r1, #0
  402460:	bf14      	ite	ne
  402462:	2001      	movne	r0, #1
  402464:	2000      	moveq	r0, #0
  402466:	223b      	movs	r2, #59	; 0x3b
  402468:	4905      	ldr	r1, [pc, #20]	; (402480 <timer_init+0x2c>)
  40246a:	4b06      	ldr	r3, [pc, #24]	; (402484 <timer_init+0x30>)
  40246c:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  40246e:	4629      	mov	r1, r5
  402470:	4620      	mov	r0, r4
  402472:	4b05      	ldr	r3, [pc, #20]	; (402488 <timer_init+0x34>)
  402474:	4798      	blx	r3
	descr->time                           = 0;
  402476:	2000      	movs	r0, #0
  402478:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  40247a:	4b04      	ldr	r3, [pc, #16]	; (40248c <timer_init+0x38>)
  40247c:	6023      	str	r3, [r4, #0]
}
  40247e:	bd38      	pop	{r3, r4, r5, pc}
  402480:	004083a8 	.word	0x004083a8
  402484:	00402611 	.word	0x00402611
  402488:	00403251 	.word	0x00403251
  40248c:	004023ed 	.word	0x004023ed

00402490 <timer_start>:
{
  402490:	b510      	push	{r4, lr}
	ASSERT(descr);
  402492:	4604      	mov	r4, r0
  402494:	2253      	movs	r2, #83	; 0x53
  402496:	4909      	ldr	r1, [pc, #36]	; (4024bc <timer_start+0x2c>)
  402498:	3000      	adds	r0, #0
  40249a:	bf18      	it	ne
  40249c:	2001      	movne	r0, #1
  40249e:	4b08      	ldr	r3, [pc, #32]	; (4024c0 <timer_start+0x30>)
  4024a0:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  4024a2:	4620      	mov	r0, r4
  4024a4:	4b07      	ldr	r3, [pc, #28]	; (4024c4 <timer_start+0x34>)
  4024a6:	4798      	blx	r3
  4024a8:	b920      	cbnz	r0, 4024b4 <timer_start+0x24>
	_timer_start(&descr->device);
  4024aa:	4620      	mov	r0, r4
  4024ac:	4b06      	ldr	r3, [pc, #24]	; (4024c8 <timer_start+0x38>)
  4024ae:	4798      	blx	r3
	return ERR_NONE;
  4024b0:	2000      	movs	r0, #0
  4024b2:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  4024b4:	f06f 0010 	mvn.w	r0, #16
}
  4024b8:	bd10      	pop	{r4, pc}
  4024ba:	bf00      	nop
  4024bc:	004083a8 	.word	0x004083a8
  4024c0:	00402611 	.word	0x00402611
  4024c4:	00403339 	.word	0x00403339
  4024c8:	0040332d 	.word	0x0040332d

004024cc <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  4024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4024ce:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  4024d0:	4605      	mov	r5, r0
  4024d2:	460f      	mov	r7, r1
  4024d4:	2800      	cmp	r0, #0
  4024d6:	bf18      	it	ne
  4024d8:	2900      	cmpne	r1, #0
  4024da:	d002      	beq.n	4024e2 <usart_sync_write+0x16>
  4024dc:	bb0a      	cbnz	r2, 402522 <usart_sync_write+0x56>
  4024de:	2000      	movs	r0, #0
  4024e0:	e000      	b.n	4024e4 <usart_sync_write+0x18>
  4024e2:	2000      	movs	r0, #0
  4024e4:	22f1      	movs	r2, #241	; 0xf1
  4024e6:	4910      	ldr	r1, [pc, #64]	; (402528 <usart_sync_write+0x5c>)
  4024e8:	4b10      	ldr	r3, [pc, #64]	; (40252c <usart_sync_write+0x60>)
  4024ea:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  4024ec:	f105 0408 	add.w	r4, r5, #8
  4024f0:	4620      	mov	r0, r4
  4024f2:	4b0f      	ldr	r3, [pc, #60]	; (402530 <usart_sync_write+0x64>)
  4024f4:	4798      	blx	r3
  4024f6:	2800      	cmp	r0, #0
  4024f8:	d0f8      	beq.n	4024ec <usart_sync_write+0x20>
  4024fa:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  4024fc:	5d79      	ldrb	r1, [r7, r5]
  4024fe:	4620      	mov	r0, r4
  402500:	4b0c      	ldr	r3, [pc, #48]	; (402534 <usart_sync_write+0x68>)
  402502:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  402504:	4620      	mov	r0, r4
  402506:	4b0a      	ldr	r3, [pc, #40]	; (402530 <usart_sync_write+0x64>)
  402508:	4798      	blx	r3
  40250a:	2800      	cmp	r0, #0
  40250c:	d0fa      	beq.n	402504 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  40250e:	3501      	adds	r5, #1
  402510:	42b5      	cmp	r5, r6
  402512:	d3f3      	bcc.n	4024fc <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  402514:	4620      	mov	r0, r4
  402516:	4b08      	ldr	r3, [pc, #32]	; (402538 <usart_sync_write+0x6c>)
  402518:	4798      	blx	r3
  40251a:	2800      	cmp	r0, #0
  40251c:	d0fa      	beq.n	402514 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  40251e:	4628      	mov	r0, r5
  402520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  402522:	2001      	movs	r0, #1
  402524:	e7de      	b.n	4024e4 <usart_sync_write+0x18>
  402526:	bf00      	nop
  402528:	004083c0 	.word	0x004083c0
  40252c:	00402611 	.word	0x00402611
  402530:	00403515 	.word	0x00403515
  402534:	004034cd 	.word	0x004034cd
  402538:	0040353d 	.word	0x0040353d

0040253c <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  40253c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402540:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  402542:	4605      	mov	r5, r0
  402544:	4688      	mov	r8, r1
  402546:	2800      	cmp	r0, #0
  402548:	bf18      	it	ne
  40254a:	2900      	cmpne	r1, #0
  40254c:	d002      	beq.n	402554 <usart_sync_read+0x18>
  40254e:	b9d2      	cbnz	r2, 402586 <usart_sync_read+0x4a>
  402550:	2000      	movs	r0, #0
  402552:	e000      	b.n	402556 <usart_sync_read+0x1a>
  402554:	2000      	movs	r0, #0
  402556:	f44f 7286 	mov.w	r2, #268	; 0x10c
  40255a:	490c      	ldr	r1, [pc, #48]	; (40258c <usart_sync_read+0x50>)
  40255c:	4b0c      	ldr	r3, [pc, #48]	; (402590 <usart_sync_read+0x54>)
  40255e:	4798      	blx	r3
	uint32_t                      offset = 0;
  402560:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  402562:	f105 0408 	add.w	r4, r5, #8
  402566:	4620      	mov	r0, r4
  402568:	4b0a      	ldr	r3, [pc, #40]	; (402594 <usart_sync_read+0x58>)
  40256a:	4798      	blx	r3
  40256c:	2800      	cmp	r0, #0
  40256e:	d0f8      	beq.n	402562 <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  402570:	4620      	mov	r0, r4
  402572:	4b09      	ldr	r3, [pc, #36]	; (402598 <usart_sync_read+0x5c>)
  402574:	4798      	blx	r3
  402576:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  40257a:	3601      	adds	r6, #1
  40257c:	42be      	cmp	r6, r7
  40257e:	d3f0      	bcc.n	402562 <usart_sync_read+0x26>

	return (int32_t)offset;
}
  402580:	4630      	mov	r0, r6
  402582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  402586:	2001      	movs	r0, #1
  402588:	e7e5      	b.n	402556 <usart_sync_read+0x1a>
  40258a:	bf00      	nop
  40258c:	004083c0 	.word	0x004083c0
  402590:	00402611 	.word	0x00402611
  402594:	00403565 	.word	0x00403565
  402598:	004034f1 	.word	0x004034f1

0040259c <usart_sync_init>:
{
  40259c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  40259e:	4604      	mov	r4, r0
  4025a0:	460d      	mov	r5, r1
  4025a2:	2800      	cmp	r0, #0
  4025a4:	bf18      	it	ne
  4025a6:	2900      	cmpne	r1, #0
  4025a8:	bf14      	ite	ne
  4025aa:	2001      	movne	r0, #1
  4025ac:	2000      	moveq	r0, #0
  4025ae:	2234      	movs	r2, #52	; 0x34
  4025b0:	4907      	ldr	r1, [pc, #28]	; (4025d0 <usart_sync_init+0x34>)
  4025b2:	4b08      	ldr	r3, [pc, #32]	; (4025d4 <usart_sync_init+0x38>)
  4025b4:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  4025b6:	4629      	mov	r1, r5
  4025b8:	f104 0008 	add.w	r0, r4, #8
  4025bc:	4b06      	ldr	r3, [pc, #24]	; (4025d8 <usart_sync_init+0x3c>)
  4025be:	4798      	blx	r3
	if (init_status) {
  4025c0:	4603      	mov	r3, r0
  4025c2:	b918      	cbnz	r0, 4025cc <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  4025c4:	4a05      	ldr	r2, [pc, #20]	; (4025dc <usart_sync_init+0x40>)
  4025c6:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  4025c8:	4a05      	ldr	r2, [pc, #20]	; (4025e0 <usart_sync_init+0x44>)
  4025ca:	6022      	str	r2, [r4, #0]
}
  4025cc:	4618      	mov	r0, r3
  4025ce:	bd38      	pop	{r3, r4, r5, pc}
  4025d0:	004083c0 	.word	0x004083c0
  4025d4:	00402611 	.word	0x00402611
  4025d8:	00403461 	.word	0x00403461
  4025dc:	0040253d 	.word	0x0040253d
  4025e0:	004024cd 	.word	0x004024cd

004025e4 <usart_sync_enable>:
{
  4025e4:	b510      	push	{r4, lr}
	ASSERT(descr);
  4025e6:	4604      	mov	r4, r0
  4025e8:	2253      	movs	r2, #83	; 0x53
  4025ea:	4906      	ldr	r1, [pc, #24]	; (402604 <usart_sync_enable+0x20>)
  4025ec:	3000      	adds	r0, #0
  4025ee:	bf18      	it	ne
  4025f0:	2001      	movne	r0, #1
  4025f2:	4b05      	ldr	r3, [pc, #20]	; (402608 <usart_sync_enable+0x24>)
  4025f4:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  4025f6:	f104 0008 	add.w	r0, r4, #8
  4025fa:	4b04      	ldr	r3, [pc, #16]	; (40260c <usart_sync_enable+0x28>)
  4025fc:	4798      	blx	r3
}
  4025fe:	2000      	movs	r0, #0
  402600:	bd10      	pop	{r4, pc}
  402602:	bf00      	nop
  402604:	004083c0 	.word	0x004083c0
  402608:	00402611 	.word	0x00402611
  40260c:	00403499 	.word	0x00403499

00402610 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  402610:	b900      	cbnz	r0, 402614 <assert+0x4>
		__asm("BKPT #0");
  402612:	be00      	bkpt	0x0000
  402614:	4770      	bx	lr

00402616 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  402616:	6803      	ldr	r3, [r0, #0]
  402618:	b11b      	cbz	r3, 402622 <is_list_element+0xc>
		if (it == element) {
  40261a:	428b      	cmp	r3, r1
  40261c:	d003      	beq.n	402626 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  40261e:	681b      	ldr	r3, [r3, #0]
  402620:	e7fa      	b.n	402618 <is_list_element+0x2>
			return true;
		}
	}

	return false;
  402622:	2000      	movs	r0, #0
  402624:	4770      	bx	lr
			return true;
  402626:	2001      	movs	r0, #1
}
  402628:	4770      	bx	lr
	...

0040262c <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  40262c:	b538      	push	{r3, r4, r5, lr}
  40262e:	4604      	mov	r4, r0
  402630:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  402632:	4b06      	ldr	r3, [pc, #24]	; (40264c <list_insert_as_head+0x20>)
  402634:	4798      	blx	r3
  402636:	f080 0001 	eor.w	r0, r0, #1
  40263a:	2239      	movs	r2, #57	; 0x39
  40263c:	4904      	ldr	r1, [pc, #16]	; (402650 <list_insert_as_head+0x24>)
  40263e:	b2c0      	uxtb	r0, r0
  402640:	4b04      	ldr	r3, [pc, #16]	; (402654 <list_insert_as_head+0x28>)
  402642:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  402644:	6823      	ldr	r3, [r4, #0]
  402646:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  402648:	6025      	str	r5, [r4, #0]
  40264a:	bd38      	pop	{r3, r4, r5, pc}
  40264c:	00402617 	.word	0x00402617
  402650:	004083dc 	.word	0x004083dc
  402654:	00402611 	.word	0x00402611

00402658 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  402658:	6803      	ldr	r3, [r0, #0]
  40265a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  40265c:	6001      	str	r1, [r0, #0]
  40265e:	4770      	bx	lr

00402660 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  402660:	6803      	ldr	r3, [r0, #0]
  402662:	b11b      	cbz	r3, 40266c <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  402664:	681a      	ldr	r2, [r3, #0]
  402666:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  402668:	4618      	mov	r0, r3
  40266a:	4770      	bx	lr
	}

	return NULL;
  40266c:	2000      	movs	r0, #0
}
  40266e:	4770      	bx	lr

00402670 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  402670:	b570      	push	{r4, r5, r6, lr}
  402672:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  402674:	4604      	mov	r4, r0
  402676:	460e      	mov	r6, r1
  402678:	2800      	cmp	r0, #0
  40267a:	bf18      	it	ne
  40267c:	2900      	cmpne	r1, #0
  40267e:	d002      	beq.n	402686 <ringbuffer_init+0x16>
  402680:	b97a      	cbnz	r2, 4026a2 <ringbuffer_init+0x32>
  402682:	2000      	movs	r0, #0
  402684:	e000      	b.n	402688 <ringbuffer_init+0x18>
  402686:	2000      	movs	r0, #0
  402688:	2228      	movs	r2, #40	; 0x28
  40268a:	4908      	ldr	r1, [pc, #32]	; (4026ac <ringbuffer_init+0x3c>)
  40268c:	4b08      	ldr	r3, [pc, #32]	; (4026b0 <ringbuffer_init+0x40>)
  40268e:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  402690:	1e6b      	subs	r3, r5, #1
  402692:	421d      	tst	r5, r3
  402694:	d107      	bne.n	4026a6 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  402696:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  402698:	2000      	movs	r0, #0
  40269a:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  40269c:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  40269e:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  4026a0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  4026a2:	2001      	movs	r0, #1
  4026a4:	e7f0      	b.n	402688 <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  4026a6:	f06f 000c 	mvn.w	r0, #12
}
  4026aa:	bd70      	pop	{r4, r5, r6, pc}
  4026ac:	004083fc 	.word	0x004083fc
  4026b0:	00402611 	.word	0x00402611

004026b4 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  4026b4:	b538      	push	{r3, r4, r5, lr}
  4026b6:	460d      	mov	r5, r1
	ASSERT(rb);
  4026b8:	4604      	mov	r4, r0
  4026ba:	2251      	movs	r2, #81	; 0x51
  4026bc:	490b      	ldr	r1, [pc, #44]	; (4026ec <ringbuffer_put+0x38>)
  4026be:	3000      	adds	r0, #0
  4026c0:	bf18      	it	ne
  4026c2:	2001      	movne	r0, #1
  4026c4:	4b0a      	ldr	r3, [pc, #40]	; (4026f0 <ringbuffer_put+0x3c>)
  4026c6:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  4026c8:	6822      	ldr	r2, [r4, #0]
  4026ca:	68e3      	ldr	r3, [r4, #12]
  4026cc:	6861      	ldr	r1, [r4, #4]
  4026ce:	400b      	ands	r3, r1
  4026d0:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  4026d2:	68e3      	ldr	r3, [r4, #12]
  4026d4:	68a2      	ldr	r2, [r4, #8]
  4026d6:	1a9a      	subs	r2, r3, r2
  4026d8:	6861      	ldr	r1, [r4, #4]
  4026da:	428a      	cmp	r2, r1
  4026dc:	d901      	bls.n	4026e2 <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  4026de:	1a59      	subs	r1, r3, r1
  4026e0:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  4026e2:	3301      	adds	r3, #1
  4026e4:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  4026e6:	2000      	movs	r0, #0
  4026e8:	bd38      	pop	{r3, r4, r5, pc}
  4026ea:	bf00      	nop
  4026ec:	004083fc 	.word	0x004083fc
  4026f0:	00402611 	.word	0x00402611

004026f4 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  4026f4:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  4026f6:	4a06      	ldr	r2, [pc, #24]	; (402710 <_sbrk+0x1c>)
  4026f8:	6812      	ldr	r2, [r2, #0]
  4026fa:	b122      	cbz	r2, 402706 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4026fc:	4a04      	ldr	r2, [pc, #16]	; (402710 <_sbrk+0x1c>)
  4026fe:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  402700:	4403      	add	r3, r0
  402702:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  402704:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402706:	4903      	ldr	r1, [pc, #12]	; (402714 <_sbrk+0x20>)
  402708:	4a01      	ldr	r2, [pc, #4]	; (402710 <_sbrk+0x1c>)
  40270a:	6011      	str	r1, [r2, #0]
  40270c:	e7f6      	b.n	4026fc <_sbrk+0x8>
  40270e:	bf00      	nop
  402710:	204003b8 	.word	0x204003b8
  402714:	20400ef0 	.word	0x20400ef0

00402718 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  402718:	f04f 30ff 	mov.w	r0, #4294967295
  40271c:	4770      	bx	lr

0040271e <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  40271e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402722:	604b      	str	r3, [r1, #4]

	return 0;
}
  402724:	2000      	movs	r0, #0
  402726:	4770      	bx	lr

00402728 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  402728:	2001      	movs	r0, #1
  40272a:	4770      	bx	lr

0040272c <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  40272c:	2000      	movs	r0, #0
  40272e:	4770      	bx	lr

00402730 <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  402730:	6943      	ldr	r3, [r0, #20]
  402732:	4a07      	ldr	r2, [pc, #28]	; (402750 <_afec_get_irq_num+0x20>)
  402734:	4293      	cmp	r3, r2
  402736:	d005      	beq.n	402744 <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  402738:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  40273c:	4293      	cmp	r3, r2
  40273e:	d103      	bne.n	402748 <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  402740:	2028      	movs	r0, #40	; 0x28
  402742:	4770      	bx	lr
		return AFEC0_IRQn;
  402744:	201d      	movs	r0, #29
  402746:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  402748:	f04f 30ff 	mov.w	r0, #4294967295
}
  40274c:	4770      	bx	lr
  40274e:	bf00      	nop
  402750:	4003c000 	.word	0x4003c000

00402754 <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  402754:	4b06      	ldr	r3, [pc, #24]	; (402770 <_afec_init_irq_param+0x1c>)
  402756:	4298      	cmp	r0, r3
  402758:	d003      	beq.n	402762 <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  40275a:	4b06      	ldr	r3, [pc, #24]	; (402774 <_afec_init_irq_param+0x20>)
  40275c:	4298      	cmp	r0, r3
  40275e:	d003      	beq.n	402768 <_afec_init_irq_param+0x14>
  402760:	4770      	bx	lr
		_afec0_dev = dev;
  402762:	4b05      	ldr	r3, [pc, #20]	; (402778 <_afec_init_irq_param+0x24>)
  402764:	6019      	str	r1, [r3, #0]
  402766:	e7f8      	b.n	40275a <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  402768:	4b03      	ldr	r3, [pc, #12]	; (402778 <_afec_init_irq_param+0x24>)
  40276a:	6059      	str	r1, [r3, #4]
	}
}
  40276c:	e7f8      	b.n	402760 <_afec_init_irq_param+0xc>
  40276e:	bf00      	nop
  402770:	4003c000 	.word	0x4003c000
  402774:	40064000 	.word	0x40064000
  402778:	204003bc 	.word	0x204003bc

0040277c <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  40277c:	2364      	movs	r3, #100	; 0x64
  40277e:	4a1d      	ldr	r2, [pc, #116]	; (4027f4 <_afec_init+0x78>)
  402780:	fb03 2301 	mla	r3, r3, r1, r2
  402784:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  402786:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  402788:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  40278a:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  40278c:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  40278e:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  402790:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  402792:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  402794:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  402796:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  402798:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  40279a:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  40279c:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  40279e:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  4027a0:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  4027a2:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  4027a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  4027a8:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  4027ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  4027ae:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  4027b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  4027b4:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  4027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  4027ba:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  4027be:	2200      	movs	r2, #0
  4027c0:	2a0b      	cmp	r2, #11
  4027c2:	d814      	bhi.n	4027ee <_afec_init+0x72>
{
  4027c4:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  4027c6:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  4027c8:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  4027cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4027d0:	4413      	add	r3, r2
  4027d2:	330c      	adds	r3, #12
  4027d4:	4c07      	ldr	r4, [pc, #28]	; (4027f4 <_afec_init+0x78>)
  4027d6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  4027da:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  4027dc:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  4027de:	3201      	adds	r2, #1
  4027e0:	b2d2      	uxtb	r2, r2
  4027e2:	2a0b      	cmp	r2, #11
  4027e4:	d9ef      	bls.n	4027c6 <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  4027e6:	2000      	movs	r0, #0
  4027e8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4027ec:	4770      	bx	lr
  4027ee:	2000      	movs	r0, #0
  4027f0:	4770      	bx	lr
  4027f2:	bf00      	nop
  4027f4:	00408420 	.word	0x00408420

004027f8 <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  4027f8:	b530      	push	{r4, r5, lr}
  4027fa:	b083      	sub	sp, #12
  4027fc:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  4027fe:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  402800:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  402802:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  402804:	400b      	ands	r3, r1
  402806:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  402808:	9b01      	ldr	r3, [sp, #4]
  40280a:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  40280e:	d10e      	bne.n	40282e <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  402810:	9b01      	ldr	r3, [sp, #4]
  402812:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  402816:	d10e      	bne.n	402836 <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  402818:	9b01      	ldr	r3, [sp, #4]
  40281a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  40281e:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  402820:	9c01      	ldr	r4, [sp, #4]
  402822:	fab4 f484 	clz	r4, r4
  402826:	f1c4 0420 	rsb	r4, r4, #32
  40282a:	b2e4      	uxtb	r4, r4
	while (cnt) {
  40282c:	e01f      	b.n	40286e <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  40282e:	6803      	ldr	r3, [r0, #0]
  402830:	2100      	movs	r1, #0
  402832:	4798      	blx	r3
  402834:	e7ec      	b.n	402810 <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  402836:	686b      	ldr	r3, [r5, #4]
  402838:	2100      	movs	r1, #0
  40283a:	4628      	mov	r0, r5
  40283c:	4798      	blx	r3
  40283e:	e7eb      	b.n	402818 <_afec_interrupt_handler+0x20>
		cnt--;
  402840:	3c01      	subs	r4, #1
  402842:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  402844:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  402846:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  402848:	68ab      	ldr	r3, [r5, #8]
  40284a:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  40284c:	6e92      	ldr	r2, [r2, #104]	; 0x68
  40284e:	b292      	uxth	r2, r2
  402850:	4621      	mov	r1, r4
  402852:	4628      	mov	r0, r5
  402854:	4798      	blx	r3
		status &= ~(1 << cnt);
  402856:	2301      	movs	r3, #1
  402858:	40a3      	lsls	r3, r4
  40285a:	9c01      	ldr	r4, [sp, #4]
  40285c:	ea24 0403 	bic.w	r4, r4, r3
  402860:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  402862:	9c01      	ldr	r4, [sp, #4]
  402864:	fab4 f484 	clz	r4, r4
  402868:	f1c4 0420 	rsb	r4, r4, #32
  40286c:	b2e4      	uxtb	r4, r4
	while (cnt) {
  40286e:	2c00      	cmp	r4, #0
  402870:	d1e6      	bne.n	402840 <_afec_interrupt_handler+0x48>
	}
}
  402872:	b003      	add	sp, #12
  402874:	bd30      	pop	{r4, r5, pc}
	...

00402878 <_afec_get_hardware_index>:
{
  402878:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  40287a:	4b09      	ldr	r3, [pc, #36]	; (4028a0 <_afec_get_hardware_index+0x28>)
  40287c:	4298      	cmp	r0, r3
  40287e:	d00a      	beq.n	402896 <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  402880:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  402884:	4298      	cmp	r0, r3
  402886:	d008      	beq.n	40289a <_afec_get_hardware_index+0x22>
	ASSERT(false);
  402888:	22a7      	movs	r2, #167	; 0xa7
  40288a:	4906      	ldr	r1, [pc, #24]	; (4028a4 <_afec_get_hardware_index+0x2c>)
  40288c:	2000      	movs	r0, #0
  40288e:	4b06      	ldr	r3, [pc, #24]	; (4028a8 <_afec_get_hardware_index+0x30>)
  402890:	4798      	blx	r3
	return 0;
  402892:	2000      	movs	r0, #0
  402894:	bd08      	pop	{r3, pc}
		return 0;
  402896:	2000      	movs	r0, #0
  402898:	bd08      	pop	{r3, pc}
		return 1;
  40289a:	2001      	movs	r0, #1
}
  40289c:	bd08      	pop	{r3, pc}
  40289e:	bf00      	nop
  4028a0:	4003c000 	.word	0x4003c000
  4028a4:	004084e8 	.word	0x004084e8
  4028a8:	00402611 	.word	0x00402611

004028ac <_afec_get_regs>:
{
  4028ac:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  4028ae:	4b09      	ldr	r3, [pc, #36]	; (4028d4 <_afec_get_regs+0x28>)
  4028b0:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  4028b2:	2300      	movs	r3, #0
  4028b4:	2b01      	cmp	r3, #1
  4028b6:	d809      	bhi.n	4028cc <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  4028b8:	2264      	movs	r2, #100	; 0x64
  4028ba:	fb02 f203 	mul.w	r2, r2, r3
  4028be:	4906      	ldr	r1, [pc, #24]	; (4028d8 <_afec_get_regs+0x2c>)
  4028c0:	5c8a      	ldrb	r2, [r1, r2]
  4028c2:	4290      	cmp	r0, r2
  4028c4:	d003      	beq.n	4028ce <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  4028c6:	3301      	adds	r3, #1
  4028c8:	b2db      	uxtb	r3, r3
  4028ca:	e7f3      	b.n	4028b4 <_afec_get_regs+0x8>
	return 0;
  4028cc:	2300      	movs	r3, #0
}
  4028ce:	4618      	mov	r0, r3
  4028d0:	bd08      	pop	{r3, pc}
  4028d2:	bf00      	nop
  4028d4:	00402879 	.word	0x00402879
  4028d8:	00408420 	.word	0x00408420

004028dc <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  4028dc:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  4028de:	4b02      	ldr	r3, [pc, #8]	; (4028e8 <AFEC0_Handler+0xc>)
  4028e0:	6818      	ldr	r0, [r3, #0]
  4028e2:	4b02      	ldr	r3, [pc, #8]	; (4028ec <AFEC0_Handler+0x10>)
  4028e4:	4798      	blx	r3
  4028e6:	bd08      	pop	{r3, pc}
  4028e8:	204003bc 	.word	0x204003bc
  4028ec:	004027f9 	.word	0x004027f9

004028f0 <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  4028f0:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  4028f2:	4b02      	ldr	r3, [pc, #8]	; (4028fc <AFEC1_Handler+0xc>)
  4028f4:	6858      	ldr	r0, [r3, #4]
  4028f6:	4b02      	ldr	r3, [pc, #8]	; (402900 <AFEC1_Handler+0x10>)
  4028f8:	4798      	blx	r3
  4028fa:	bd08      	pop	{r3, pc}
  4028fc:	204003bc 	.word	0x204003bc
  402900:	004027f9 	.word	0x004027f9

00402904 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  402904:	b570      	push	{r4, r5, r6, lr}
  402906:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  402908:	4605      	mov	r5, r0
  40290a:	f44f 72a1 	mov.w	r2, #322	; 0x142
  40290e:	4923      	ldr	r1, [pc, #140]	; (40299c <_adc_async_init+0x98>)
  402910:	3000      	adds	r0, #0
  402912:	bf18      	it	ne
  402914:	2001      	movne	r0, #1
  402916:	4b22      	ldr	r3, [pc, #136]	; (4029a0 <_adc_async_init+0x9c>)
  402918:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  40291a:	4620      	mov	r0, r4
  40291c:	4b21      	ldr	r3, [pc, #132]	; (4029a4 <_adc_async_init+0xa0>)
  40291e:	4798      	blx	r3
  402920:	4601      	mov	r1, r0
  402922:	4620      	mov	r0, r4
  402924:	4b20      	ldr	r3, [pc, #128]	; (4029a8 <_adc_async_init+0xa4>)
  402926:	4798      	blx	r3
	if (init_status) {
  402928:	4606      	mov	r6, r0
  40292a:	b108      	cbz	r0, 402930 <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  40292c:	4630      	mov	r0, r6
  40292e:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  402930:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  402932:	4629      	mov	r1, r5
  402934:	4620      	mov	r0, r4
  402936:	4b1d      	ldr	r3, [pc, #116]	; (4029ac <_adc_async_init+0xa8>)
  402938:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  40293a:	4628      	mov	r0, r5
  40293c:	4b1c      	ldr	r3, [pc, #112]	; (4029b0 <_adc_async_init+0xac>)
  40293e:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  402940:	2800      	cmp	r0, #0
  402942:	db0d      	blt.n	402960 <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402944:	0943      	lsrs	r3, r0, #5
  402946:	f000 001f 	and.w	r0, r0, #31
  40294a:	2201      	movs	r2, #1
  40294c:	fa02 f000 	lsl.w	r0, r2, r0
  402950:	3320      	adds	r3, #32
  402952:	4a18      	ldr	r2, [pc, #96]	; (4029b4 <_adc_async_init+0xb0>)
  402954:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402958:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40295c:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  402960:	4628      	mov	r0, r5
  402962:	4b13      	ldr	r3, [pc, #76]	; (4029b0 <_adc_async_init+0xac>)
  402964:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  402966:	2800      	cmp	r0, #0
  402968:	db09      	blt.n	40297e <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40296a:	0943      	lsrs	r3, r0, #5
  40296c:	f000 001f 	and.w	r0, r0, #31
  402970:	2201      	movs	r2, #1
  402972:	fa02 f000 	lsl.w	r0, r2, r0
  402976:	3360      	adds	r3, #96	; 0x60
  402978:	4a0e      	ldr	r2, [pc, #56]	; (4029b4 <_adc_async_init+0xb0>)
  40297a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  40297e:	4628      	mov	r0, r5
  402980:	4b0b      	ldr	r3, [pc, #44]	; (4029b0 <_adc_async_init+0xac>)
  402982:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  402984:	2800      	cmp	r0, #0
  402986:	dbd1      	blt.n	40292c <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402988:	0942      	lsrs	r2, r0, #5
  40298a:	f000 001f 	and.w	r0, r0, #31
  40298e:	2301      	movs	r3, #1
  402990:	fa03 f000 	lsl.w	r0, r3, r0
  402994:	4b07      	ldr	r3, [pc, #28]	; (4029b4 <_adc_async_init+0xb0>)
  402996:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  40299a:	e7c7      	b.n	40292c <_adc_async_init+0x28>
  40299c:	004084e8 	.word	0x004084e8
  4029a0:	00402611 	.word	0x00402611
  4029a4:	004028ad 	.word	0x004028ad
  4029a8:	0040277d 	.word	0x0040277d
  4029ac:	00402755 	.word	0x00402755
  4029b0:	00402731 	.word	0x00402731
  4029b4:	e000e100 	.word	0xe000e100

004029b8 <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  4029b8:	6942      	ldr	r2, [r0, #20]
  4029ba:	2301      	movs	r3, #1
  4029bc:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  4029c0:	6151      	str	r1, [r2, #20]
  4029c2:	4770      	bx	lr

004029c4 <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  4029c4:	2002      	movs	r0, #2
  4029c6:	4770      	bx	lr

004029c8 <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  4029c8:	f44f 7396 	mov.w	r3, #300	; 0x12c
  4029cc:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  4029d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4029d4:	fb03 f000 	mul.w	r0, r3, r0
  4029d8:	4770      	bx	lr
	...

004029dc <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  4029dc:	b500      	push	{lr}
  4029de:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  4029e0:	a801      	add	r0, sp, #4
  4029e2:	4b14      	ldr	r3, [pc, #80]	; (402a34 <_init_chip+0x58>)
  4029e4:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  4029e6:	4a14      	ldr	r2, [pc, #80]	; (402a38 <_init_chip+0x5c>)
  4029e8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  4029ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4029f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  4029f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4029f8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  4029fc:	a801      	add	r0, sp, #4
  4029fe:	4b0f      	ldr	r3, [pc, #60]	; (402a3c <_init_chip+0x60>)
  402a00:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  402a02:	4a0f      	ldr	r2, [pc, #60]	; (402a40 <_init_chip+0x64>)
  402a04:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  402a06:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  402a0a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  402a0e:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  402a10:	4b0c      	ldr	r3, [pc, #48]	; (402a44 <_init_chip+0x68>)
  402a12:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  402a16:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  402a1a:	d104      	bne.n	402a26 <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  402a1c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402a20:	4b08      	ldr	r3, [pc, #32]	; (402a44 <_init_chip+0x68>)
  402a22:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  402a26:	4b08      	ldr	r3, [pc, #32]	; (402a48 <_init_chip+0x6c>)
  402a28:	4798      	blx	r3

#endif
	_pmc_init();
  402a2a:	4b08      	ldr	r3, [pc, #32]	; (402a4c <_init_chip+0x70>)
  402a2c:	4798      	blx	r3
}
  402a2e:	b003      	add	sp, #12
  402a30:	f85d fb04 	ldr.w	pc, [sp], #4
  402a34:	00402099 	.word	0x00402099
  402a38:	e000ed00 	.word	0xe000ed00
  402a3c:	004020a7 	.word	0x004020a7
  402a40:	400e0c00 	.word	0x400e0c00
  402a44:	400e0600 	.word	0x400e0600
  402a48:	00403591 	.word	0x00403591
  402a4c:	00402e65 	.word	0x00402e65

00402a50 <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  402a50:	b538      	push	{r3, r4, r5, lr}
  402a52:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  402a54:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  402a56:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  402a58:	f014 0f01 	tst.w	r4, #1
  402a5c:	d11a      	bne.n	402a94 <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  402a5e:	f414 7f00 	tst.w	r4, #512	; 0x200
  402a62:	d11a      	bne.n	402a9a <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  402a64:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  402a68:	d11b      	bne.n	402aa2 <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  402a6a:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  402a6e:	d11d      	bne.n	402aac <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  402a70:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  402a74:	d008      	beq.n	402a88 <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  402a76:	68eb      	ldr	r3, [r5, #12]
  402a78:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  402a7a:	6c52      	ldr	r2, [r2, #68]	; 0x44
  402a7c:	f012 0f20 	tst.w	r2, #32
  402a80:	d019      	beq.n	402ab6 <_can_irq_handler+0x66>
  402a82:	2102      	movs	r1, #2
  402a84:	4628      	mov	r0, r5
  402a86:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  402a88:	f014 0f08 	tst.w	r4, #8
  402a8c:	d115      	bne.n	402aba <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  402a8e:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  402a90:	651c      	str	r4, [r3, #80]	; 0x50
  402a92:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  402a94:	6883      	ldr	r3, [r0, #8]
  402a96:	4798      	blx	r3
  402a98:	e7e1      	b.n	402a5e <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  402a9a:	686b      	ldr	r3, [r5, #4]
  402a9c:	4628      	mov	r0, r5
  402a9e:	4798      	blx	r3
  402aa0:	e7e0      	b.n	402a64 <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  402aa2:	68eb      	ldr	r3, [r5, #12]
  402aa4:	2103      	movs	r1, #3
  402aa6:	4628      	mov	r0, r5
  402aa8:	4798      	blx	r3
  402aaa:	e7de      	b.n	402a6a <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  402aac:	68eb      	ldr	r3, [r5, #12]
  402aae:	2100      	movs	r1, #0
  402ab0:	4628      	mov	r0, r5
  402ab2:	4798      	blx	r3
  402ab4:	e7dc      	b.n	402a70 <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  402ab6:	2101      	movs	r1, #1
  402ab8:	e7e4      	b.n	402a84 <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  402aba:	68eb      	ldr	r3, [r5, #12]
  402abc:	2104      	movs	r1, #4
  402abe:	4628      	mov	r0, r5
  402ac0:	4798      	blx	r3
  402ac2:	e7e4      	b.n	402a8e <_can_irq_handler+0x3e>

00402ac4 <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  402ac4:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  402ac6:	4b02      	ldr	r3, [pc, #8]	; (402ad0 <MCAN1_INT0_Handler+0xc>)
  402ac8:	6a98      	ldr	r0, [r3, #40]	; 0x28
  402aca:	4b02      	ldr	r3, [pc, #8]	; (402ad4 <MCAN1_INT0_Handler+0x10>)
  402acc:	4798      	blx	r3
  402ace:	bd08      	pop	{r3, pc}
  402ad0:	204003c4 	.word	0x204003c4
  402ad4:	00402a51 	.word	0x00402a51

00402ad8 <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  402ad8:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  402ada:	2500      	movs	r5, #0
  402adc:	428d      	cmp	r5, r1
  402ade:	d210      	bcs.n	402b02 <_ffs+0x2a>
  402ae0:	2201      	movs	r2, #1
  402ae2:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  402ae4:	2b1f      	cmp	r3, #31
  402ae6:	d80a      	bhi.n	402afe <_ffs+0x26>
			if (v[i] & bit) {
  402ae8:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  402aec:	4222      	tst	r2, r4
  402aee:	d102      	bne.n	402af6 <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  402af0:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  402af2:	3301      	adds	r3, #1
  402af4:	e7f6      	b.n	402ae4 <_ffs+0xc>
				return i * 32 + j;
  402af6:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  402afa:	bc30      	pop	{r4, r5}
  402afc:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  402afe:	3501      	adds	r5, #1
  402b00:	e7ec      	b.n	402adc <_ffs+0x4>
	return -1;
  402b02:	f04f 30ff 	mov.w	r0, #4294967295
  402b06:	e7f8      	b.n	402afa <_ffs+0x22>

00402b08 <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  402b08:	b510      	push	{r4, lr}
  402b0a:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  402b0c:	2300      	movs	r3, #0
  402b0e:	9301      	str	r3, [sp, #4]
  402b10:	9302      	str	r3, [sp, #8]
  402b12:	9303      	str	r3, [sp, #12]
  402b14:	9304      	str	r3, [sp, #16]
  402b16:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  402b18:	4b28      	ldr	r3, [pc, #160]	; (402bbc <_ext_irq_handler+0xb4>)
  402b1a:	6818      	ldr	r0, [r3, #0]
  402b1c:	22f8      	movs	r2, #248	; 0xf8
  402b1e:	4928      	ldr	r1, [pc, #160]	; (402bc0 <_ext_irq_handler+0xb8>)
  402b20:	3000      	adds	r0, #0
  402b22:	bf18      	it	ne
  402b24:	2001      	movne	r0, #1
  402b26:	4b27      	ldr	r3, [pc, #156]	; (402bc4 <_ext_irq_handler+0xbc>)
  402b28:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  402b2a:	4b27      	ldr	r3, [pc, #156]	; (402bc8 <_ext_irq_handler+0xc0>)
  402b2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  402b30:	4013      	ands	r3, r2
  402b32:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  402b34:	4a25      	ldr	r2, [pc, #148]	; (402bcc <_ext_irq_handler+0xc4>)
  402b36:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402b38:	6c92      	ldr	r2, [r2, #72]	; 0x48
	flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	flags[1] = hri_pio_read_ISR_reg(PIOB);
	flags[1] &= hri_pio_read_IMR_reg(PIOB);
  402b3a:	400a      	ands	r2, r1
  402b3c:	9202      	str	r2, [sp, #8]
	flag_total |= flags[1];
  402b3e:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  402b40:	4923      	ldr	r1, [pc, #140]	; (402bd0 <_ext_irq_handler+0xc8>)
  402b42:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402b44:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  402b46:	400a      	ands	r2, r1
  402b48:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  402b4a:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  402b4c:	e02c      	b.n	402ba8 <_ext_irq_handler+0xa0>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  402b4e:	4b1b      	ldr	r3, [pc, #108]	; (402bbc <_ext_irq_handler+0xb4>)
  402b50:	681b      	ldr	r3, [r3, #0]
  402b52:	4620      	mov	r0, r4
  402b54:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  402b56:	1163      	asrs	r3, r4, #5
  402b58:	f004 041f 	and.w	r4, r4, #31
  402b5c:	2201      	movs	r2, #1
  402b5e:	fa02 f404 	lsl.w	r4, r2, r4
  402b62:	aa06      	add	r2, sp, #24
  402b64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402b68:	f853 2c14 	ldr.w	r2, [r3, #-20]
  402b6c:	ea22 0204 	bic.w	r2, r2, r4
  402b70:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  402b74:	2105      	movs	r1, #5
  402b76:	a801      	add	r0, sp, #4
  402b78:	4b16      	ldr	r3, [pc, #88]	; (402bd4 <_ext_irq_handler+0xcc>)
  402b7a:	4798      	blx	r3
  402b7c:	4604      	mov	r4, r0
		while (-1 != pos) {
  402b7e:	f1b4 3fff 	cmp.w	r4, #4294967295
  402b82:	d1e4      	bne.n	402b4e <_ext_irq_handler+0x46>
	return ((Pio *)hw)->PIO_ISR;
  402b84:	4a10      	ldr	r2, [pc, #64]	; (402bc8 <_ext_irq_handler+0xc0>)
  402b86:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402b88:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  402b8a:	400b      	ands	r3, r1
  402b8c:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  402b8e:	490f      	ldr	r1, [pc, #60]	; (402bcc <_ext_irq_handler+0xc4>)
  402b90:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402b92:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
		flags[1] = hri_pio_read_ISR_reg(PIOB);
		flags[1] &= hri_pio_read_IMR_reg(PIOB);
  402b94:	4002      	ands	r2, r0
  402b96:	9202      	str	r2, [sp, #8]
		flag_total |= flags[1];
  402b98:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  402b9a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  402b9e:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  402ba0:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  402ba2:	4002      	ands	r2, r0
  402ba4:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  402ba6:	4313      	orrs	r3, r2
	while (flag_total) {
  402ba8:	b12b      	cbz	r3, 402bb6 <_ext_irq_handler+0xae>
		pos = _ffs(flags, 5);
  402baa:	2105      	movs	r1, #5
  402bac:	a801      	add	r0, sp, #4
  402bae:	4b09      	ldr	r3, [pc, #36]	; (402bd4 <_ext_irq_handler+0xcc>)
  402bb0:	4798      	blx	r3
  402bb2:	4604      	mov	r4, r0
		while (-1 != pos) {
  402bb4:	e7e3      	b.n	402b7e <_ext_irq_handler+0x76>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  402bb6:	b006      	add	sp, #24
  402bb8:	bd10      	pop	{r4, pc}
  402bba:	bf00      	nop
  402bbc:	204003f0 	.word	0x204003f0
  402bc0:	0040855c 	.word	0x0040855c
  402bc4:	00402611 	.word	0x00402611
  402bc8:	400e0e00 	.word	0x400e0e00
  402bcc:	400e1000 	.word	0x400e1000
  402bd0:	400e1400 	.word	0x400e1400
  402bd4:	00402ad9 	.word	0x00402ad9

00402bd8 <_pio_get_hardware_index>:
{
  402bd8:	b510      	push	{r4, lr}
	ASSERT(hw);
  402bda:	4604      	mov	r4, r0
  402bdc:	22d2      	movs	r2, #210	; 0xd2
  402bde:	4905      	ldr	r1, [pc, #20]	; (402bf4 <_pio_get_hardware_index+0x1c>)
  402be0:	3000      	adds	r0, #0
  402be2:	bf18      	it	ne
  402be4:	2001      	movne	r0, #1
  402be6:	4b04      	ldr	r3, [pc, #16]	; (402bf8 <_pio_get_hardware_index+0x20>)
  402be8:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  402bea:	4804      	ldr	r0, [pc, #16]	; (402bfc <_pio_get_hardware_index+0x24>)
  402bec:	4420      	add	r0, r4
}
  402bee:	f3c0 2047 	ubfx	r0, r0, #9, #8
  402bf2:	bd10      	pop	{r4, pc}
  402bf4:	0040855c 	.word	0x0040855c
  402bf8:	00402611 	.word	0x00402611
  402bfc:	bff1f200 	.word	0xbff1f200

00402c00 <_pio_get_index>:
{
  402c00:	b510      	push	{r4, lr}
	ASSERT(hw);
  402c02:	4604      	mov	r4, r0
  402c04:	22e0      	movs	r2, #224	; 0xe0
  402c06:	490d      	ldr	r1, [pc, #52]	; (402c3c <_pio_get_index+0x3c>)
  402c08:	3000      	adds	r0, #0
  402c0a:	bf18      	it	ne
  402c0c:	2001      	movne	r0, #1
  402c0e:	4b0c      	ldr	r3, [pc, #48]	; (402c40 <_pio_get_index+0x40>)
  402c10:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  402c12:	4620      	mov	r0, r4
  402c14:	4b0b      	ldr	r3, [pc, #44]	; (402c44 <_pio_get_index+0x44>)
  402c16:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  402c18:	2300      	movs	r3, #0
  402c1a:	2b02      	cmp	r3, #2
  402c1c:	d80b      	bhi.n	402c36 <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  402c1e:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  402c22:	008a      	lsls	r2, r1, #2
  402c24:	4908      	ldr	r1, [pc, #32]	; (402c48 <_pio_get_index+0x48>)
  402c26:	5c8a      	ldrb	r2, [r1, r2]
  402c28:	4290      	cmp	r0, r2
  402c2a:	d002      	beq.n	402c32 <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  402c2c:	3301      	adds	r3, #1
  402c2e:	b2db      	uxtb	r3, r3
  402c30:	e7f3      	b.n	402c1a <_pio_get_index+0x1a>
			return i;
  402c32:	b258      	sxtb	r0, r3
  402c34:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  402c36:	f04f 30ff 	mov.w	r0, #4294967295
}
  402c3a:	bd10      	pop	{r4, pc}
  402c3c:	0040855c 	.word	0x0040855c
  402c40:	00402611 	.word	0x00402611
  402c44:	00402bd9 	.word	0x00402bd9
  402c48:	00408500 	.word	0x00408500

00402c4c <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  402c4c:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  402c4e:	4604      	mov	r4, r0
  402c50:	f44f 72af 	mov.w	r2, #350	; 0x15e
  402c54:	4929      	ldr	r1, [pc, #164]	; (402cfc <_pio_init+0xb0>)
  402c56:	3000      	adds	r0, #0
  402c58:	bf18      	it	ne
  402c5a:	2001      	movne	r0, #1
  402c5c:	4b28      	ldr	r3, [pc, #160]	; (402d00 <_pio_init+0xb4>)
  402c5e:	4798      	blx	r3

	i = _pio_get_index(hw);
  402c60:	4620      	mov	r0, r4
  402c62:	4b28      	ldr	r3, [pc, #160]	; (402d04 <_pio_init+0xb8>)
  402c64:	4798      	blx	r3
	if (i < 0) {
  402c66:	2800      	cmp	r0, #0
  402c68:	db43      	blt.n	402cf2 <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  402c6a:	4d27      	ldr	r5, [pc, #156]	; (402d08 <_pio_init+0xbc>)
  402c6c:	00c2      	lsls	r2, r0, #3
  402c6e:	1a11      	subs	r1, r2, r0
  402c70:	008b      	lsls	r3, r1, #2
  402c72:	442b      	add	r3, r5
  402c74:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  402c76:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  402c7a:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  402c7c:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  402c80:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  402c82:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  402c86:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  402c88:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  402c8c:	1a10      	subs	r0, r2, r0
  402c8e:	0083      	lsls	r3, r0, #2
  402c90:	442b      	add	r3, r5
  402c92:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  402c94:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  402c98:	4620      	mov	r0, r4
  402c9a:	4b1c      	ldr	r3, [pc, #112]	; (402d0c <_pio_init+0xc0>)
  402c9c:	4798      	blx	r3
  402c9e:	4428      	add	r0, r5
  402ca0:	f990 3054 	ldrsb.w	r3, [r0, #84]	; 0x54
  if ((int32_t)(IRQn) >= 0)
  402ca4:	2b00      	cmp	r3, #0
  402ca6:	db0c      	blt.n	402cc2 <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402ca8:	095a      	lsrs	r2, r3, #5
  402caa:	f003 001f 	and.w	r0, r3, #31
  402cae:	2101      	movs	r1, #1
  402cb0:	4081      	lsls	r1, r0
  402cb2:	3220      	adds	r2, #32
  402cb4:	4816      	ldr	r0, [pc, #88]	; (402d10 <_pio_init+0xc4>)
  402cb6:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402cba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402cbe:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  402cc2:	2b00      	cmp	r3, #0
  402cc4:	db08      	blt.n	402cd8 <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402cc6:	095a      	lsrs	r2, r3, #5
  402cc8:	f003 001f 	and.w	r0, r3, #31
  402ccc:	2101      	movs	r1, #1
  402cce:	4081      	lsls	r1, r0
  402cd0:	3260      	adds	r2, #96	; 0x60
  402cd2:	480f      	ldr	r0, [pc, #60]	; (402d10 <_pio_init+0xc4>)
  402cd4:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  402cd8:	2b00      	cmp	r3, #0
  402cda:	db0d      	blt.n	402cf8 <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402cdc:	0959      	lsrs	r1, r3, #5
  402cde:	f003 031f 	and.w	r3, r3, #31
  402ce2:	2201      	movs	r2, #1
  402ce4:	fa02 f303 	lsl.w	r3, r2, r3
  402ce8:	4a09      	ldr	r2, [pc, #36]	; (402d10 <_pio_init+0xc4>)
  402cea:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  402cee:	2000      	movs	r0, #0
  402cf0:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  402cf2:	f06f 0010 	mvn.w	r0, #16
  402cf6:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  402cf8:	2000      	movs	r0, #0
}
  402cfa:	bd38      	pop	{r3, r4, r5, pc}
  402cfc:	0040855c 	.word	0x0040855c
  402d00:	00402611 	.word	0x00402611
  402d04:	00402c01 	.word	0x00402c01
  402d08:	00408500 	.word	0x00408500
  402d0c:	00402bd9 	.word	0x00402bd9
  402d10:	e000e100 	.word	0xe000e100

00402d14 <PIOD_Handler>:
{
  402d14:	b508      	push	{r3, lr}
	_ext_irq_handler();
  402d16:	4b01      	ldr	r3, [pc, #4]	; (402d1c <PIOD_Handler+0x8>)
  402d18:	4798      	blx	r3
  402d1a:	bd08      	pop	{r3, pc}
  402d1c:	00402b09 	.word	0x00402b09

00402d20 <PIOB_Handler>:
{
  402d20:	b508      	push	{r3, lr}
	_ext_irq_handler();
  402d22:	4b01      	ldr	r3, [pc, #4]	; (402d28 <PIOB_Handler+0x8>)
  402d24:	4798      	blx	r3
  402d26:	bd08      	pop	{r3, pc}
  402d28:	00402b09 	.word	0x00402b09

00402d2c <PIOA_Handler>:
{
  402d2c:	b508      	push	{r3, lr}
	_ext_irq_handler();
  402d2e:	4b01      	ldr	r3, [pc, #4]	; (402d34 <PIOA_Handler+0x8>)
  402d30:	4798      	blx	r3
  402d32:	bd08      	pop	{r3, pc}
  402d34:	00402b09 	.word	0x00402b09

00402d38 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  402d38:	b538      	push	{r3, r4, r5, lr}
  402d3a:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  402d3c:	4805      	ldr	r0, [pc, #20]	; (402d54 <_ext_irq_init+0x1c>)
  402d3e:	4c06      	ldr	r4, [pc, #24]	; (402d58 <_ext_irq_init+0x20>)
  402d40:	47a0      	blx	r4
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	_pio_init(PIOB);
  402d42:	4806      	ldr	r0, [pc, #24]	; (402d5c <_ext_irq_init+0x24>)
  402d44:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  402d46:	4806      	ldr	r0, [pc, #24]	; (402d60 <_ext_irq_init+0x28>)
  402d48:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  402d4a:	4b06      	ldr	r3, [pc, #24]	; (402d64 <_ext_irq_init+0x2c>)
  402d4c:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  402d4e:	2000      	movs	r0, #0
  402d50:	bd38      	pop	{r3, r4, r5, pc}
  402d52:	bf00      	nop
  402d54:	400e0e00 	.word	0x400e0e00
  402d58:	00402c4d 	.word	0x00402c4d
  402d5c:	400e1000 	.word	0x400e1000
  402d60:	400e1400 	.word	0x400e1400
  402d64:	204003f0 	.word	0x204003f0

00402d68 <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  402d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402d6c:	4604      	mov	r4, r0
  402d6e:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  402d70:	f8df 8050 	ldr.w	r8, [pc, #80]	; 402dc4 <_ext_irq_enable+0x5c>
  402d74:	f240 12ab 	movw	r2, #427	; 0x1ab
  402d78:	4641      	mov	r1, r8
  402d7a:	289f      	cmp	r0, #159	; 0x9f
  402d7c:	bf8c      	ite	hi
  402d7e:	2000      	movhi	r0, #0
  402d80:	2001      	movls	r0, #1
  402d82:	4e0e      	ldr	r6, [pc, #56]	; (402dbc <_ext_irq_enable+0x54>)
  402d84:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  402d86:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  402d88:	22c3      	movs	r2, #195	; 0xc3
  402d8a:	4641      	mov	r1, r8
  402d8c:	2d9f      	cmp	r5, #159	; 0x9f
  402d8e:	bf8c      	ite	hi
  402d90:	2000      	movhi	r0, #0
  402d92:	2001      	movls	r0, #1
  402d94:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  402d96:	096d      	lsrs	r5, r5, #5
  402d98:	4b09      	ldr	r3, [pc, #36]	; (402dc0 <_ext_irq_enable+0x58>)
  402d9a:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  402d9e:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  402da2:	b937      	cbnz	r7, 402db2 <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  402da4:	2301      	movs	r3, #1
  402da6:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  402daa:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  402dac:	2000      	movs	r0, #0
  402dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  402db2:	2301      	movs	r3, #1
  402db4:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  402db8:	642c      	str	r4, [r5, #64]	; 0x40
  402dba:	e7f7      	b.n	402dac <_ext_irq_enable+0x44>
  402dbc:	00402611 	.word	0x00402611
  402dc0:	400e0e00 	.word	0x400e0e00
  402dc4:	0040855c 	.word	0x0040855c

00402dc8 <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  402dc8:	490e      	ldr	r1, [pc, #56]	; (402e04 <_pmc_init_sources+0x3c>)
  402dca:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  402dcc:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  402dd0:	4b0d      	ldr	r3, [pc, #52]	; (402e08 <_pmc_init_sources+0x40>)
  402dd2:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  402dd4:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  402dd6:	4b0b      	ldr	r3, [pc, #44]	; (402e04 <_pmc_init_sources+0x3c>)
  402dd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  402dda:	f013 0f01 	tst.w	r3, #1
  402dde:	d0fa      	beq.n	402dd6 <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  402de0:	4b08      	ldr	r3, [pc, #32]	; (402e04 <_pmc_init_sources+0x3c>)
  402de2:	6a19      	ldr	r1, [r3, #32]
  402de4:	4a09      	ldr	r2, [pc, #36]	; (402e0c <_pmc_init_sources+0x44>)
  402de6:	430a      	orrs	r2, r1
  402de8:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  402dea:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  402dec:	4a08      	ldr	r2, [pc, #32]	; (402e10 <_pmc_init_sources+0x48>)
  402dee:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  402df0:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  402df2:	4a08      	ldr	r2, [pc, #32]	; (402e14 <_pmc_init_sources+0x4c>)
  402df4:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  402df6:	4b03      	ldr	r3, [pc, #12]	; (402e04 <_pmc_init_sources+0x3c>)
  402df8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  402dfa:	f013 0f02 	tst.w	r3, #2
  402dfe:	d0fa      	beq.n	402df6 <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  402e00:	4770      	bx	lr
  402e02:	bf00      	nop
  402e04:	400e0600 	.word	0x400e0600
  402e08:	00373e01 	.word	0x00373e01
  402e0c:	01370000 	.word	0x01370000
  402e10:	f800ffff 	.word	0xf800ffff
  402e14:	20183f01 	.word	0x20183f01

00402e18 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  402e18:	4a11      	ldr	r2, [pc, #68]	; (402e60 <_pmc_init_master_clock+0x48>)
  402e1a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  402e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  402e20:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  402e22:	4b0f      	ldr	r3, [pc, #60]	; (402e60 <_pmc_init_master_clock+0x48>)
  402e24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  402e26:	f013 0f08 	tst.w	r3, #8
  402e2a:	d0fa      	beq.n	402e22 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  402e2c:	4a0c      	ldr	r2, [pc, #48]	; (402e60 <_pmc_init_master_clock+0x48>)
  402e2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  402e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  402e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  402e38:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  402e3a:	4b09      	ldr	r3, [pc, #36]	; (402e60 <_pmc_init_master_clock+0x48>)
  402e3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  402e3e:	f013 0f08 	tst.w	r3, #8
  402e42:	d0fa      	beq.n	402e3a <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  402e44:	4a06      	ldr	r2, [pc, #24]	; (402e60 <_pmc_init_master_clock+0x48>)
  402e46:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  402e48:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  402e4c:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  402e50:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  402e52:	4b03      	ldr	r3, [pc, #12]	; (402e60 <_pmc_init_master_clock+0x48>)
  402e54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  402e56:	f013 0f08 	tst.w	r3, #8
  402e5a:	d0fa      	beq.n	402e52 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  402e5c:	4770      	bx	lr
  402e5e:	bf00      	nop
  402e60:	400e0600 	.word	0x400e0600

00402e64 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  402e64:	b508      	push	{r3, lr}
	_pmc_init_sources();
  402e66:	4b02      	ldr	r3, [pc, #8]	; (402e70 <_pmc_init+0xc>)
  402e68:	4798      	blx	r3
	_pmc_init_master_clock();
  402e6a:	4b02      	ldr	r3, [pc, #8]	; (402e74 <_pmc_init+0x10>)
  402e6c:	4798      	blx	r3
  402e6e:	bd08      	pop	{r3, pc}
  402e70:	00402dc9 	.word	0x00402dc9
  402e74:	00402e19 	.word	0x00402e19

00402e78 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402e78:	2300      	movs	r3, #0
  402e7a:	2b01      	cmp	r3, #1
  402e7c:	d80f      	bhi.n	402e9e <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  402e7e:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  402e82:	008a      	lsls	r2, r1, #2
  402e84:	4907      	ldr	r1, [pc, #28]	; (402ea4 <_pwm_get_cfg+0x2c>)
  402e86:	588a      	ldr	r2, [r1, r2]
  402e88:	4282      	cmp	r2, r0
  402e8a:	d002      	beq.n	402e92 <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  402e8c:	3301      	adds	r3, #1
  402e8e:	b2db      	uxtb	r3, r3
  402e90:	e7f3      	b.n	402e7a <_pwm_get_cfg+0x2>
			return (_pwms + i);
  402e92:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  402e96:	009a      	lsls	r2, r3, #2
  402e98:	4608      	mov	r0, r1
  402e9a:	4410      	add	r0, r2
  402e9c:	4770      	bx	lr
		}
	}

	return NULL;
  402e9e:	2000      	movs	r0, #0
}
  402ea0:	4770      	bx	lr
  402ea2:	bf00      	nop
  402ea4:	00408578 	.word	0x00408578

00402ea8 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  402ea8:	4b06      	ldr	r3, [pc, #24]	; (402ec4 <_pwm_init_irq_param+0x1c>)
  402eaa:	4298      	cmp	r0, r3
  402eac:	d003      	beq.n	402eb6 <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  402eae:	4b06      	ldr	r3, [pc, #24]	; (402ec8 <_pwm_init_irq_param+0x20>)
  402eb0:	4298      	cmp	r0, r3
  402eb2:	d003      	beq.n	402ebc <_pwm_init_irq_param+0x14>
  402eb4:	4770      	bx	lr
		_pwm0_dev = dev;
  402eb6:	4b05      	ldr	r3, [pc, #20]	; (402ecc <_pwm_init_irq_param+0x24>)
  402eb8:	6019      	str	r1, [r3, #0]
  402eba:	e7f8      	b.n	402eae <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  402ebc:	4b03      	ldr	r3, [pc, #12]	; (402ecc <_pwm_init_irq_param+0x24>)
  402ebe:	6059      	str	r1, [r3, #4]
	}
}
  402ec0:	e7f8      	b.n	402eb4 <_pwm_init_irq_param+0xc>
  402ec2:	bf00      	nop
  402ec4:	40020000 	.word	0x40020000
  402ec8:	4005c000 	.word	0x4005c000
  402ecc:	204003f4 	.word	0x204003f4

00402ed0 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  402ed0:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  402ed2:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  402ed4:	69db      	ldr	r3, [r3, #28]
  402ed6:	b113      	cbz	r3, 402ede <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  402ed8:	6803      	ldr	r3, [r0, #0]
  402eda:	b103      	cbz	r3, 402ede <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  402edc:	4798      	blx	r3
  402ede:	bd08      	pop	{r3, pc}

00402ee0 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  402ee0:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  402ee2:	4b02      	ldr	r3, [pc, #8]	; (402eec <PWM0_Handler+0xc>)
  402ee4:	6818      	ldr	r0, [r3, #0]
  402ee6:	4b02      	ldr	r3, [pc, #8]	; (402ef0 <PWM0_Handler+0x10>)
  402ee8:	4798      	blx	r3
  402eea:	bd08      	pop	{r3, pc}
  402eec:	204003f4 	.word	0x204003f4
  402ef0:	00402ed1 	.word	0x00402ed1

00402ef4 <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  402ef4:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  402ef6:	4b02      	ldr	r3, [pc, #8]	; (402f00 <PWM1_Handler+0xc>)
  402ef8:	6858      	ldr	r0, [r3, #4]
  402efa:	4b02      	ldr	r3, [pc, #8]	; (402f04 <PWM1_Handler+0x10>)
  402efc:	4798      	blx	r3
  402efe:	bd08      	pop	{r3, pc}
  402f00:	204003f4 	.word	0x204003f4
  402f04:	00402ed1 	.word	0x00402ed1

00402f08 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  402f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402f0a:	4606      	mov	r6, r0
	ASSERT(hw);
  402f0c:	460c      	mov	r4, r1
  402f0e:	1c08      	adds	r0, r1, #0
  402f10:	bf18      	it	ne
  402f12:	2001      	movne	r0, #1
  402f14:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  402f18:	4944      	ldr	r1, [pc, #272]	; (40302c <_pwm_init+0x124>)
  402f1a:	4b45      	ldr	r3, [pc, #276]	; (403030 <_pwm_init+0x128>)
  402f1c:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  402f1e:	4620      	mov	r0, r4
  402f20:	4b44      	ldr	r3, [pc, #272]	; (403034 <_pwm_init+0x12c>)
  402f22:	4798      	blx	r3
  402f24:	4605      	mov	r5, r0

	device->hw = hw;
  402f26:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  402f28:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  402f2a:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  402f2c:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  402f2e:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  402f30:	6903      	ldr	r3, [r0, #16]
  402f32:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  402f36:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  402f38:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  402f3a:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  402f3c:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  402f3e:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  402f40:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  402f44:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  402f46:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  402f48:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  402f4a:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  402f4e:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  402f50:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  402f54:	2300      	movs	r3, #0
  402f56:	e019      	b.n	402f8c <_pwm_init+0x84>
		ch = cfg->ch + i;
  402f58:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  402f5a:	0118      	lsls	r0, r3, #4
  402f5c:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  402f60:	5c3a      	ldrb	r2, [r7, r0]
  402f62:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  402f66:	3210      	adds	r2, #16
  402f68:	0152      	lsls	r2, r2, #5
  402f6a:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  402f6c:	5c3a      	ldrb	r2, [r7, r0]
  402f6e:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  402f72:	3210      	adds	r2, #16
  402f74:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402f78:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  402f7a:	5c3a      	ldrb	r2, [r7, r0]
  402f7c:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  402f80:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402f84:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  402f88:	3301      	adds	r3, #1
  402f8a:	b25b      	sxtb	r3, r3
  402f8c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402f8e:	4293      	cmp	r3, r2
  402f90:	d3e2      	bcc.n	402f58 <_pwm_init+0x50>
  402f92:	2300      	movs	r3, #0
  402f94:	e014      	b.n	402fc0 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  402f96:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  402f98:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  402f9c:	0082      	lsls	r2, r0, #2
  402f9e:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  402fa2:	5c88      	ldrb	r0, [r1, r2]
  402fa4:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  402fa8:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  402fac:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  402fb0:	5c8a      	ldrb	r2, [r1, r2]
  402fb2:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  402fb6:	3213      	adds	r2, #19
  402fb8:	0112      	lsls	r2, r2, #4
  402fba:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  402fbc:	3301      	adds	r3, #1
  402fbe:	b25b      	sxtb	r3, r3
  402fc0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  402fc2:	4293      	cmp	r3, r2
  402fc4:	d3e7      	bcc.n	402f96 <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  402fc6:	4631      	mov	r1, r6
  402fc8:	4620      	mov	r0, r4
  402fca:	4b1b      	ldr	r3, [pc, #108]	; (403038 <_pwm_init+0x130>)
  402fcc:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  402fce:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402fd2:	2b00      	cmp	r3, #0
  402fd4:	db0d      	blt.n	402ff2 <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402fd6:	095a      	lsrs	r2, r3, #5
  402fd8:	f003 031f 	and.w	r3, r3, #31
  402fdc:	2101      	movs	r1, #1
  402fde:	fa01 f303 	lsl.w	r3, r1, r3
  402fe2:	3220      	adds	r2, #32
  402fe4:	4915      	ldr	r1, [pc, #84]	; (40303c <_pwm_init+0x134>)
  402fe6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402fea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402fee:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  402ff2:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402ff6:	2b00      	cmp	r3, #0
  402ff8:	db09      	blt.n	40300e <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402ffa:	095a      	lsrs	r2, r3, #5
  402ffc:	f003 031f 	and.w	r3, r3, #31
  403000:	2101      	movs	r1, #1
  403002:	fa01 f303 	lsl.w	r3, r1, r3
  403006:	3260      	adds	r2, #96	; 0x60
  403008:	490c      	ldr	r1, [pc, #48]	; (40303c <_pwm_init+0x134>)
  40300a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  40300e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  403012:	2b00      	cmp	r3, #0
  403014:	db08      	blt.n	403028 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  403016:	0959      	lsrs	r1, r3, #5
  403018:	f003 031f 	and.w	r3, r3, #31
  40301c:	2201      	movs	r2, #1
  40301e:	fa02 f303 	lsl.w	r3, r2, r3
  403022:	4a06      	ldr	r2, [pc, #24]	; (40303c <_pwm_init+0x134>)
  403024:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  403028:	2000      	movs	r0, #0
  40302a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40302c:	00408620 	.word	0x00408620
  403030:	00402611 	.word	0x00402611
  403034:	00402e79 	.word	0x00402e79
  403038:	00402ea9 	.word	0x00402ea9
  40303c:	e000e100 	.word	0xe000e100

00403040 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  403040:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  403042:	4604      	mov	r4, r0
  403044:	f240 12b5 	movw	r2, #437	; 0x1b5
  403048:	490b      	ldr	r1, [pc, #44]	; (403078 <_pwm_enable+0x38>)
  40304a:	3000      	adds	r0, #0
  40304c:	bf18      	it	ne
  40304e:	2001      	movne	r0, #1
  403050:	4b0a      	ldr	r3, [pc, #40]	; (40307c <_pwm_enable+0x3c>)
  403052:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  403054:	6920      	ldr	r0, [r4, #16]
  403056:	4b0a      	ldr	r3, [pc, #40]	; (403080 <_pwm_enable+0x40>)
  403058:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  40305a:	2300      	movs	r3, #0
  40305c:	e008      	b.n	403070 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  40305e:	6921      	ldr	r1, [r4, #16]
  403060:	6b05      	ldr	r5, [r0, #48]	; 0x30
  403062:	011a      	lsls	r2, r3, #4
  403064:	5cad      	ldrb	r5, [r5, r2]
  403066:	2201      	movs	r2, #1
  403068:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  40306a:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  40306c:	3301      	adds	r3, #1
  40306e:	b25b      	sxtb	r3, r3
  403070:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  403072:	4293      	cmp	r3, r2
  403074:	d3f3      	bcc.n	40305e <_pwm_enable+0x1e>
	}
}
  403076:	bd38      	pop	{r3, r4, r5, pc}
  403078:	00408620 	.word	0x00408620
  40307c:	00402611 	.word	0x00402611
  403080:	00402e79 	.word	0x00402e79

00403084 <_pwm_set_param>:
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
	}
}

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  403084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403086:	460d      	mov	r5, r1
  403088:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  40308a:	4604      	mov	r4, r0
  40308c:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  403090:	4911      	ldr	r1, [pc, #68]	; (4030d8 <_pwm_set_param+0x54>)
  403092:	2800      	cmp	r0, #0
  403094:	bf18      	it	ne
  403096:	42ae      	cmpne	r6, r5
  403098:	bf34      	ite	cc
  40309a:	2001      	movcc	r0, #1
  40309c:	2000      	movcs	r0, #0
  40309e:	4b0f      	ldr	r3, [pc, #60]	; (4030dc <_pwm_set_param+0x58>)
  4030a0:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  4030a2:	6920      	ldr	r0, [r4, #16]
  4030a4:	4b0e      	ldr	r3, [pc, #56]	; (4030e0 <_pwm_set_param+0x5c>)
  4030a6:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  4030a8:	2300      	movs	r3, #0
  4030aa:	e010      	b.n	4030ce <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  4030ac:	6922      	ldr	r2, [r4, #16]
  4030ae:	6b07      	ldr	r7, [r0, #48]	; 0x30
  4030b0:	0119      	lsls	r1, r3, #4
  4030b2:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  4030b4:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  4030b8:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  4030bc:	6922      	ldr	r2, [r4, #16]
  4030be:	6b07      	ldr	r7, [r0, #48]	; 0x30
  4030c0:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  4030c2:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  4030c6:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  4030ca:	3301      	adds	r3, #1
  4030cc:	b2db      	uxtb	r3, r3
  4030ce:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4030d0:	4293      	cmp	r3, r2
  4030d2:	d3eb      	bcc.n	4030ac <_pwm_set_param+0x28>
	}
}
  4030d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4030d6:	bf00      	nop
  4030d8:	00408620 	.word	0x00408620
  4030dc:	00402611 	.word	0x00402611
  4030e0:	00402e79 	.word	0x00402e79

004030e4 <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  4030e4:	b510      	push	{r4, lr}
	ASSERT(device);
  4030e6:	4604      	mov	r4, r0
  4030e8:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4030ec:	4907      	ldr	r1, [pc, #28]	; (40310c <_pwm_is_enabled+0x28>)
  4030ee:	3000      	adds	r0, #0
  4030f0:	bf18      	it	ne
  4030f2:	2001      	movne	r0, #1
  4030f4:	4b06      	ldr	r3, [pc, #24]	; (403110 <_pwm_is_enabled+0x2c>)
  4030f6:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  4030f8:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  4030fa:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  4030fc:	f013 0f0f 	tst.w	r3, #15
  403100:	d001      	beq.n	403106 <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  403102:	2001      	movs	r0, #1
	}
}
  403104:	bd10      	pop	{r4, pc}
		return false;
  403106:	2000      	movs	r0, #0
  403108:	bd10      	pop	{r4, pc}
  40310a:	bf00      	nop
  40310c:	00408620 	.word	0x00408620
  403110:	00402611 	.word	0x00402611

00403114 <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  403114:	b538      	push	{r3, r4, r5, lr}
  403116:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  403118:	4604      	mov	r4, r0
  40311a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40311e:	4912      	ldr	r1, [pc, #72]	; (403168 <_pwm_set_irq_state+0x54>)
  403120:	3000      	adds	r0, #0
  403122:	bf18      	it	ne
  403124:	2001      	movne	r0, #1
  403126:	4b11      	ldr	r3, [pc, #68]	; (40316c <_pwm_set_irq_state+0x58>)
  403128:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  40312a:	6920      	ldr	r0, [r4, #16]
  40312c:	4b10      	ldr	r3, [pc, #64]	; (403170 <_pwm_set_irq_state+0x5c>)
  40312e:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  403130:	b18d      	cbz	r5, 403156 <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  403132:	2d01      	cmp	r5, #1
  403134:	d011      	beq.n	40315a <_pwm_set_irq_state+0x46>
  403136:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  403138:	6921      	ldr	r1, [r4, #16]
  40313a:	6b05      	ldr	r5, [r0, #48]	; 0x30
  40313c:	0113      	lsls	r3, r2, #4
  40313e:	5ced      	ldrb	r5, [r5, r3]
  403140:	2301      	movs	r3, #1
  403142:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  403144:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  403146:	43db      	mvns	r3, r3
  403148:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  40314a:	3201      	adds	r2, #1
  40314c:	b2d2      	uxtb	r2, r2
  40314e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  403150:	429a      	cmp	r2, r3
  403152:	d3f1      	bcc.n	403138 <_pwm_set_irq_state+0x24>
  403154:	bd38      	pop	{r3, r4, r5, pc}
  403156:	2200      	movs	r2, #0
  403158:	e7f9      	b.n	40314e <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  40315a:	f240 2209 	movw	r2, #521	; 0x209
  40315e:	4902      	ldr	r1, [pc, #8]	; (403168 <_pwm_set_irq_state+0x54>)
  403160:	2000      	movs	r0, #0
  403162:	4b02      	ldr	r3, [pc, #8]	; (40316c <_pwm_set_irq_state+0x58>)
  403164:	4798      	blx	r3
	}
}
  403166:	e7e6      	b.n	403136 <_pwm_set_irq_state+0x22>
  403168:	00408620 	.word	0x00408620
  40316c:	00402611 	.word	0x00402611
  403170:	00402e79 	.word	0x00402e79

00403174 <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  403174:	2000      	movs	r0, #0
  403176:	4770      	bx	lr

00403178 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  403178:	4b03      	ldr	r3, [pc, #12]	; (403188 <_system_time_init+0x10>)
  40317a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40317e:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  403180:	2205      	movs	r2, #5
  403182:	601a      	str	r2, [r3, #0]
  403184:	4770      	bx	lr
  403186:	bf00      	nop
  403188:	e000e010 	.word	0xe000e010

0040318c <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  40318c:	b508      	push	{r3, lr}
	_system_time_init(hw);
  40318e:	4b01      	ldr	r3, [pc, #4]	; (403194 <_delay_init+0x8>)
  403190:	4798      	blx	r3
  403192:	bd08      	pop	{r3, pc}
  403194:	00403179 	.word	0x00403179

00403198 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  403198:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  40319a:	e00d      	b.n	4031b8 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  40319c:	4b0d      	ldr	r3, [pc, #52]	; (4031d4 <_delay_cycles+0x3c>)
  40319e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4031a2:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  4031a4:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  4031a6:	4b0b      	ldr	r3, [pc, #44]	; (4031d4 <_delay_cycles+0x3c>)
  4031a8:	681b      	ldr	r3, [r3, #0]
  4031aa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4031ae:	d0fa      	beq.n	4031a6 <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  4031b0:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  4031b4:	3101      	adds	r1, #1
	while (n--) {
  4031b6:	4610      	mov	r0, r2
  4031b8:	1e43      	subs	r3, r0, #1
  4031ba:	b2da      	uxtb	r2, r3
  4031bc:	2800      	cmp	r0, #0
  4031be:	d1ed      	bne.n	40319c <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  4031c0:	4b04      	ldr	r3, [pc, #16]	; (4031d4 <_delay_cycles+0x3c>)
  4031c2:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  4031c4:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  4031c6:	4b03      	ldr	r3, [pc, #12]	; (4031d4 <_delay_cycles+0x3c>)
  4031c8:	681b      	ldr	r3, [r3, #0]
  4031ca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4031ce:	d0fa      	beq.n	4031c6 <_delay_cycles+0x2e>
		;
}
  4031d0:	4770      	bx	lr
  4031d2:	bf00      	nop
  4031d4:	e000e010 	.word	0xe000e010

004031d8 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  4031d8:	2300      	movs	r3, #0
  4031da:	2b01      	cmp	r3, #1
  4031dc:	d815      	bhi.n	40320a <get_cfg+0x32>
{
  4031de:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  4031e0:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  4031e4:	008a      	lsls	r2, r1, #2
  4031e6:	490a      	ldr	r1, [pc, #40]	; (403210 <get_cfg+0x38>)
  4031e8:	588a      	ldr	r2, [r1, r2]
  4031ea:	4282      	cmp	r2, r0
  4031ec:	d007      	beq.n	4031fe <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  4031ee:	3301      	adds	r3, #1
  4031f0:	b2db      	uxtb	r3, r3
  4031f2:	2b01      	cmp	r3, #1
  4031f4:	d9f4      	bls.n	4031e0 <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  4031f6:	2000      	movs	r0, #0
}
  4031f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4031fc:	4770      	bx	lr
			return &(_tcs[i]);
  4031fe:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  403202:	00a3      	lsls	r3, r4, #2
  403204:	4608      	mov	r0, r1
  403206:	4418      	add	r0, r3
  403208:	e7f6      	b.n	4031f8 <get_cfg+0x20>
	return NULL;
  40320a:	2000      	movs	r0, #0
  40320c:	4770      	bx	lr
  40320e:	bf00      	nop
  403210:	20400000 	.word	0x20400000

00403214 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  403214:	4b06      	ldr	r3, [pc, #24]	; (403230 <_tc_init_irq_param+0x1c>)
  403216:	4298      	cmp	r0, r3
  403218:	d003      	beq.n	403222 <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  40321a:	4b06      	ldr	r3, [pc, #24]	; (403234 <_tc_init_irq_param+0x20>)
  40321c:	4298      	cmp	r0, r3
  40321e:	d003      	beq.n	403228 <_tc_init_irq_param+0x14>
  403220:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  403222:	4b05      	ldr	r3, [pc, #20]	; (403238 <_tc_init_irq_param+0x24>)
  403224:	6019      	str	r1, [r3, #0]
  403226:	e7f8      	b.n	40321a <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  403228:	4b03      	ldr	r3, [pc, #12]	; (403238 <_tc_init_irq_param+0x24>)
  40322a:	6059      	str	r1, [r3, #4]
	}
}
  40322c:	e7f8      	b.n	403220 <_tc_init_irq_param+0xc>
  40322e:	bf00      	nop
  403230:	4000c000 	.word	0x4000c000
  403234:	40054000 	.word	0x40054000
  403238:	20400414 	.word	0x20400414

0040323c <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  40323c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  40323e:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  403240:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  403242:	f013 0f10 	tst.w	r3, #16
  403246:	d100      	bne.n	40324a <tc_interrupt_handler+0xe>
  403248:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  40324a:	6803      	ldr	r3, [r0, #0]
  40324c:	4798      	blx	r3
	}
}
  40324e:	e7fb      	b.n	403248 <tc_interrupt_handler+0xc>

00403250 <_timer_init>:
{
  403250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403254:	4606      	mov	r6, r0
  403256:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  403258:	4608      	mov	r0, r1
  40325a:	4b2f      	ldr	r3, [pc, #188]	; (403318 <_timer_init+0xc8>)
  40325c:	4798      	blx	r3
  40325e:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  403260:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  403264:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  403268:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  40326a:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  40326e:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  403270:	22c3      	movs	r2, #195	; 0xc3
  403272:	492a      	ldr	r1, [pc, #168]	; (40331c <_timer_init+0xcc>)
  403274:	2001      	movs	r0, #1
  403276:	4b2a      	ldr	r3, [pc, #168]	; (403320 <_timer_init+0xd0>)
  403278:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  40327a:	f248 0307 	movw	r3, #32775	; 0x8007
  40327e:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  403280:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  403284:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  403288:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  40328c:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  40328e:	2300      	movs	r3, #0
  403290:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  403292:	f248 020f 	movw	r2, #32783	; 0x800f
  403296:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  403298:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  40329c:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  4032a0:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  4032a4:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  4032a6:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  4032a8:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  4032aa:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  4032ae:	4631      	mov	r1, r6
  4032b0:	4620      	mov	r0, r4
  4032b2:	4b1c      	ldr	r3, [pc, #112]	; (403324 <_timer_init+0xd4>)
  4032b4:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  4032b6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4032ba:	2b00      	cmp	r3, #0
  4032bc:	db0d      	blt.n	4032da <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4032be:	095a      	lsrs	r2, r3, #5
  4032c0:	f003 031f 	and.w	r3, r3, #31
  4032c4:	2101      	movs	r1, #1
  4032c6:	fa01 f303 	lsl.w	r3, r1, r3
  4032ca:	3220      	adds	r2, #32
  4032cc:	4916      	ldr	r1, [pc, #88]	; (403328 <_timer_init+0xd8>)
  4032ce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4032d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4032d6:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  4032da:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4032de:	2b00      	cmp	r3, #0
  4032e0:	db09      	blt.n	4032f6 <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4032e2:	095a      	lsrs	r2, r3, #5
  4032e4:	f003 031f 	and.w	r3, r3, #31
  4032e8:	2101      	movs	r1, #1
  4032ea:	fa01 f303 	lsl.w	r3, r1, r3
  4032ee:	3260      	adds	r2, #96	; 0x60
  4032f0:	490d      	ldr	r1, [pc, #52]	; (403328 <_timer_init+0xd8>)
  4032f2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  4032f6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4032fa:	2b00      	cmp	r3, #0
  4032fc:	db08      	blt.n	403310 <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4032fe:	0959      	lsrs	r1, r3, #5
  403300:	f003 031f 	and.w	r3, r3, #31
  403304:	2201      	movs	r2, #1
  403306:	fa02 f303 	lsl.w	r3, r2, r3
  40330a:	4a07      	ldr	r2, [pc, #28]	; (403328 <_timer_init+0xd8>)
  40330c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  403310:	2000      	movs	r0, #0
  403312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403316:	bf00      	nop
  403318:	004031d9 	.word	0x004031d9
  40331c:	00408638 	.word	0x00408638
  403320:	00402611 	.word	0x00402611
  403324:	00403215 	.word	0x00403215
  403328:	e000e100 	.word	0xe000e100

0040332c <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  40332c:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  40332e:	2305      	movs	r3, #5
  403330:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  403332:	68c2      	ldr	r2, [r0, #12]
  403334:	6413      	str	r3, [r2, #64]	; 0x40
  403336:	4770      	bx	lr

00403338 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  403338:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  40333a:	6a13      	ldr	r3, [r2, #32]
  40333c:	f3c3 4300 	ubfx	r3, r3, #16, #1
  403340:	6e10      	ldr	r0, [r2, #96]	; 0x60
  403342:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  403346:	4318      	orrs	r0, r3
  403348:	4770      	bx	lr

0040334a <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  40334a:	2000      	movs	r0, #0
  40334c:	4770      	bx	lr
	...

00403350 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  403350:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  403352:	4b02      	ldr	r3, [pc, #8]	; (40335c <TC0_Handler+0xc>)
  403354:	6818      	ldr	r0, [r3, #0]
  403356:	4b02      	ldr	r3, [pc, #8]	; (403360 <TC0_Handler+0x10>)
  403358:	4798      	blx	r3
  40335a:	bd08      	pop	{r3, pc}
  40335c:	20400414 	.word	0x20400414
  403360:	0040323d 	.word	0x0040323d

00403364 <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  403364:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  403366:	4b02      	ldr	r3, [pc, #8]	; (403370 <TC9_Handler+0xc>)
  403368:	6858      	ldr	r0, [r3, #4]
  40336a:	4b02      	ldr	r3, [pc, #8]	; (403374 <TC9_Handler+0x10>)
  40336c:	4798      	blx	r3
  40336e:	bd08      	pop	{r3, pc}
  403370:	20400414 	.word	0x20400414
  403374:	0040323d 	.word	0x0040323d

00403378 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  403378:	b510      	push	{r4, lr}
	ASSERT(hw);
  40337a:	4604      	mov	r4, r0
  40337c:	f240 222b 	movw	r2, #555	; 0x22b
  403380:	4905      	ldr	r1, [pc, #20]	; (403398 <_usart_get_hardware_index+0x20>)
  403382:	3000      	adds	r0, #0
  403384:	bf18      	it	ne
  403386:	2001      	movne	r0, #1
  403388:	4b04      	ldr	r3, [pc, #16]	; (40339c <_usart_get_hardware_index+0x24>)
  40338a:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  40338c:	4804      	ldr	r0, [pc, #16]	; (4033a0 <_usart_get_hardware_index+0x28>)
  40338e:	4420      	add	r0, r4
}
  403390:	f3c0 3087 	ubfx	r0, r0, #14, #8
  403394:	bd10      	pop	{r4, pc}
  403396:	bf00      	nop
  403398:	00408658 	.word	0x00408658
  40339c:	00402611 	.word	0x00402611
  4033a0:	bffdc000 	.word	0xbffdc000

004033a4 <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  4033a4:	b510      	push	{r4, lr}
	ASSERT(hw);
  4033a6:	4604      	mov	r4, r0
  4033a8:	f240 2287 	movw	r2, #647	; 0x287
  4033ac:	490e      	ldr	r1, [pc, #56]	; (4033e8 <_get_usart_index+0x44>)
  4033ae:	3000      	adds	r0, #0
  4033b0:	bf18      	it	ne
  4033b2:	2001      	movne	r0, #1
  4033b4:	4b0d      	ldr	r3, [pc, #52]	; (4033ec <_get_usart_index+0x48>)
  4033b6:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  4033b8:	4620      	mov	r0, r4
  4033ba:	4b0d      	ldr	r3, [pc, #52]	; (4033f0 <_get_usart_index+0x4c>)
  4033bc:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  4033be:	2300      	movs	r3, #0
  4033c0:	b143      	cbz	r3, 4033d4 <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  4033c2:	f240 2291 	movw	r2, #657	; 0x291
  4033c6:	4908      	ldr	r1, [pc, #32]	; (4033e8 <_get_usart_index+0x44>)
  4033c8:	2000      	movs	r0, #0
  4033ca:	4b08      	ldr	r3, [pc, #32]	; (4033ec <_get_usart_index+0x48>)
  4033cc:	4798      	blx	r3
	return 0;
  4033ce:	2300      	movs	r3, #0
}
  4033d0:	4618      	mov	r0, r3
  4033d2:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  4033d4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  4033d8:	008a      	lsls	r2, r1, #2
  4033da:	4906      	ldr	r1, [pc, #24]	; (4033f4 <_get_usart_index+0x50>)
  4033dc:	5c8a      	ldrb	r2, [r1, r2]
  4033de:	4290      	cmp	r0, r2
  4033e0:	d0f6      	beq.n	4033d0 <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  4033e2:	3301      	adds	r3, #1
  4033e4:	b2db      	uxtb	r3, r3
  4033e6:	e7eb      	b.n	4033c0 <_get_usart_index+0x1c>
  4033e8:	00408658 	.word	0x00408658
  4033ec:	00402611 	.word	0x00402611
  4033f0:	00403379 	.word	0x00403379
  4033f4:	0040864c 	.word	0x0040864c

004033f8 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  4033f8:	b510      	push	{r4, lr}
	ASSERT(hw);
  4033fa:	4604      	mov	r4, r0
  4033fc:	f240 229e 	movw	r2, #670	; 0x29e
  403400:	4911      	ldr	r1, [pc, #68]	; (403448 <_usart_init+0x50>)
  403402:	3000      	adds	r0, #0
  403404:	bf18      	it	ne
  403406:	2001      	movne	r0, #1
  403408:	4b10      	ldr	r3, [pc, #64]	; (40344c <_usart_init+0x54>)
  40340a:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  40340c:	4620      	mov	r0, r4
  40340e:	4b10      	ldr	r3, [pc, #64]	; (403450 <_usart_init+0x58>)
  403410:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  403412:	4b10      	ldr	r3, [pc, #64]	; (403454 <_usart_init+0x5c>)
  403414:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  403418:	2300      	movs	r3, #0
  40341a:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  40341c:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  40341e:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  403420:	22ac      	movs	r2, #172	; 0xac
  403422:	6022      	str	r2, [r4, #0]
  403424:	f44f 7280 	mov.w	r2, #256	; 0x100
  403428:	6022      	str	r2, [r4, #0]
  40342a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40342e:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  403430:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  403434:	0081      	lsls	r1, r0, #2
  403436:	4a08      	ldr	r2, [pc, #32]	; (403458 <_usart_init+0x60>)
  403438:	440a      	add	r2, r1
  40343a:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  40343c:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  40343e:	4a07      	ldr	r2, [pc, #28]	; (40345c <_usart_init+0x64>)
  403440:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  403442:	4618      	mov	r0, r3
  403444:	bd10      	pop	{r4, pc}
  403446:	bf00      	nop
  403448:	00408658 	.word	0x00408658
  40344c:	00402611 	.word	0x00402611
  403450:	004033a5 	.word	0x004033a5
  403454:	55534100 	.word	0x55534100
  403458:	0040864c 	.word	0x0040864c
  40345c:	000100f4 	.word	0x000100f4

00403460 <_usart_sync_init>:
{
  403460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403462:	460c      	mov	r4, r1
	ASSERT(device);
  403464:	4e09      	ldr	r6, [pc, #36]	; (40348c <_usart_sync_init+0x2c>)
  403466:	4607      	mov	r7, r0
  403468:	22bd      	movs	r2, #189	; 0xbd
  40346a:	4631      	mov	r1, r6
  40346c:	3000      	adds	r0, #0
  40346e:	bf18      	it	ne
  403470:	2001      	movne	r0, #1
  403472:	4d07      	ldr	r5, [pc, #28]	; (403490 <_usart_sync_init+0x30>)
  403474:	47a8      	blx	r5
	ASSERT(hw);
  403476:	22be      	movs	r2, #190	; 0xbe
  403478:	4631      	mov	r1, r6
  40347a:	1c20      	adds	r0, r4, #0
  40347c:	bf18      	it	ne
  40347e:	2001      	movne	r0, #1
  403480:	47a8      	blx	r5
	device->hw = hw;
  403482:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  403484:	4620      	mov	r0, r4
  403486:	4b03      	ldr	r3, [pc, #12]	; (403494 <_usart_sync_init+0x34>)
  403488:	4798      	blx	r3
}
  40348a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40348c:	00408658 	.word	0x00408658
  403490:	00402611 	.word	0x00402611
  403494:	004033f9 	.word	0x004033f9

00403498 <_usart_sync_enable>:
{
  403498:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  40349a:	4e0a      	ldr	r6, [pc, #40]	; (4034c4 <_usart_sync_enable+0x2c>)
  40349c:	4604      	mov	r4, r0
  40349e:	f240 1205 	movw	r2, #261	; 0x105
  4034a2:	4631      	mov	r1, r6
  4034a4:	3000      	adds	r0, #0
  4034a6:	bf18      	it	ne
  4034a8:	2001      	movne	r0, #1
  4034aa:	4d07      	ldr	r5, [pc, #28]	; (4034c8 <_usart_sync_enable+0x30>)
  4034ac:	47a8      	blx	r5
	_usart_enable(device->hw);
  4034ae:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  4034b0:	f240 22c7 	movw	r2, #711	; 0x2c7
  4034b4:	4631      	mov	r1, r6
  4034b6:	1c20      	adds	r0, r4, #0
  4034b8:	bf18      	it	ne
  4034ba:	2001      	movne	r0, #1
  4034bc:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  4034be:	2350      	movs	r3, #80	; 0x50
  4034c0:	6023      	str	r3, [r4, #0]
  4034c2:	bd70      	pop	{r4, r5, r6, pc}
  4034c4:	00408658 	.word	0x00408658
  4034c8:	00402611 	.word	0x00402611

004034cc <_usart_sync_write_byte>:
{
  4034cc:	b538      	push	{r3, r4, r5, lr}
  4034ce:	460c      	mov	r4, r1
	ASSERT(device);
  4034d0:	4605      	mov	r5, r0
  4034d2:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  4034d6:	4904      	ldr	r1, [pc, #16]	; (4034e8 <_usart_sync_write_byte+0x1c>)
  4034d8:	3000      	adds	r0, #0
  4034da:	bf18      	it	ne
  4034dc:	2001      	movne	r0, #1
  4034de:	4b03      	ldr	r3, [pc, #12]	; (4034ec <_usart_sync_write_byte+0x20>)
  4034e0:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  4034e2:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  4034e4:	61dc      	str	r4, [r3, #28]
  4034e6:	bd38      	pop	{r3, r4, r5, pc}
  4034e8:	00408658 	.word	0x00408658
  4034ec:	00402611 	.word	0x00402611

004034f0 <_usart_sync_read_byte>:
{
  4034f0:	b510      	push	{r4, lr}
	ASSERT(device);
  4034f2:	4604      	mov	r4, r0
  4034f4:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  4034f8:	4904      	ldr	r1, [pc, #16]	; (40350c <_usart_sync_read_byte+0x1c>)
  4034fa:	3000      	adds	r0, #0
  4034fc:	bf18      	it	ne
  4034fe:	2001      	movne	r0, #1
  403500:	4b03      	ldr	r3, [pc, #12]	; (403510 <_usart_sync_read_byte+0x20>)
  403502:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  403504:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  403506:	6998      	ldr	r0, [r3, #24]
}
  403508:	b2c0      	uxtb	r0, r0
  40350a:	bd10      	pop	{r4, pc}
  40350c:	00408658 	.word	0x00408658
  403510:	00402611 	.word	0x00402611

00403514 <_usart_sync_is_ready_to_send>:
{
  403514:	b510      	push	{r4, lr}
	ASSERT(device);
  403516:	4604      	mov	r4, r0
  403518:	f240 12c3 	movw	r2, #451	; 0x1c3
  40351c:	4905      	ldr	r1, [pc, #20]	; (403534 <_usart_sync_is_ready_to_send+0x20>)
  40351e:	3000      	adds	r0, #0
  403520:	bf18      	it	ne
  403522:	2001      	movne	r0, #1
  403524:	4b04      	ldr	r3, [pc, #16]	; (403538 <_usart_sync_is_ready_to_send+0x24>)
  403526:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  403528:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  40352a:	6958      	ldr	r0, [r3, #20]
}
  40352c:	f3c0 0040 	ubfx	r0, r0, #1, #1
  403530:	bd10      	pop	{r4, pc}
  403532:	bf00      	nop
  403534:	00408658 	.word	0x00408658
  403538:	00402611 	.word	0x00402611

0040353c <_usart_sync_is_transmit_done>:
{
  40353c:	b510      	push	{r4, lr}
	ASSERT(device);
  40353e:	4604      	mov	r4, r0
  403540:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  403544:	4905      	ldr	r1, [pc, #20]	; (40355c <_usart_sync_is_transmit_done+0x20>)
  403546:	3000      	adds	r0, #0
  403548:	bf18      	it	ne
  40354a:	2001      	movne	r0, #1
  40354c:	4b04      	ldr	r3, [pc, #16]	; (403560 <_usart_sync_is_transmit_done+0x24>)
  40354e:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  403550:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  403552:	6958      	ldr	r0, [r3, #20]
}
  403554:	f3c0 2040 	ubfx	r0, r0, #9, #1
  403558:	bd10      	pop	{r4, pc}
  40355a:	bf00      	nop
  40355c:	00408658 	.word	0x00408658
  403560:	00402611 	.word	0x00402611

00403564 <_usart_sync_is_byte_received>:
{
  403564:	b510      	push	{r4, lr}
	ASSERT(device);
  403566:	4604      	mov	r4, r0
  403568:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  40356c:	4905      	ldr	r1, [pc, #20]	; (403584 <_usart_sync_is_byte_received+0x20>)
  40356e:	3000      	adds	r0, #0
  403570:	bf18      	it	ne
  403572:	2001      	movne	r0, #1
  403574:	4b04      	ldr	r3, [pc, #16]	; (403588 <_usart_sync_is_byte_received+0x24>)
  403576:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  403578:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  40357a:	6958      	ldr	r0, [r3, #20]
  40357c:	f000 0001 	and.w	r0, r0, #1
}
  403580:	bd10      	pop	{r4, pc}
  403582:	bf00      	nop
  403584:	00408658 	.word	0x00408658
  403588:	00402611 	.word	0x00402611

0040358c <_usart_get_usart_sync>:
}
  40358c:	2000      	movs	r0, #0
  40358e:	4770      	bx	lr

00403590 <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  403590:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  403592:	2300      	movs	r3, #0
  403594:	e004      	b.n	4035a0 <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  403596:	0199      	lsls	r1, r3, #6
  403598:	4a16      	ldr	r2, [pc, #88]	; (4035f4 <_dma_init+0x64>)
  40359a:	5852      	ldr	r2, [r2, r1]
  40359c:	3301      	adds	r3, #1
  40359e:	b2db      	uxtb	r3, r3
  4035a0:	2b17      	cmp	r3, #23
  4035a2:	d9f8      	bls.n	403596 <_dma_init+0x6>
  4035a4:	2300      	movs	r3, #0
  4035a6:	e014      	b.n	4035d2 <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  4035a8:	4c13      	ldr	r4, [pc, #76]	; (4035f8 <_dma_init+0x68>)
  4035aa:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  4035ae:	2100      	movs	r1, #0
  4035b0:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  4035b2:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  4035b4:	1c98      	adds	r0, r3, #2
  4035b6:	0180      	lsls	r0, r0, #6
  4035b8:	1825      	adds	r5, r4, r0
  4035ba:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  4035bc:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  4035be:	490f      	ldr	r1, [pc, #60]	; (4035fc <_dma_init+0x6c>)
  4035c0:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  4035c4:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  4035c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4035ca:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  4035cc:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  4035ce:	3301      	adds	r3, #1
  4035d0:	b2db      	uxtb	r3, r3
  4035d2:	2b17      	cmp	r3, #23
  4035d4:	d9e8      	bls.n	4035a8 <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4035d6:	4b0a      	ldr	r3, [pc, #40]	; (403600 <_dma_init+0x70>)
  4035d8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4035dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4035e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4035e4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4035e8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4035ec:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  4035ee:	2000      	movs	r0, #0
  4035f0:	bc30      	pop	{r4, r5}
  4035f2:	4770      	bx	lr
  4035f4:	4007805c 	.word	0x4007805c
  4035f8:	40078000 	.word	0x40078000
  4035fc:	00408674 	.word	0x00408674
  403600:	e000e100 	.word	0xe000e100

00403604 <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  403604:	0180      	lsls	r0, r0, #6
  403606:	4b02      	ldr	r3, [pc, #8]	; (403610 <_dma_set_destination_address+0xc>)
  403608:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  40360a:	2000      	movs	r0, #0
  40360c:	4770      	bx	lr
  40360e:	bf00      	nop
  403610:	40078064 	.word	0x40078064

00403614 <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  403614:	0180      	lsls	r0, r0, #6
  403616:	4b02      	ldr	r3, [pc, #8]	; (403620 <_dma_set_source_address+0xc>)
  403618:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  40361a:	2000      	movs	r0, #0
  40361c:	4770      	bx	lr
  40361e:	bf00      	nop
  403620:	40078060 	.word	0x40078060

00403624 <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  403624:	0180      	lsls	r0, r0, #6
  403626:	4a04      	ldr	r2, [pc, #16]	; (403638 <_dma_set_data_amount+0x14>)
  403628:	4402      	add	r2, r0
  40362a:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  40362c:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  403630:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  403632:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  403634:	2000      	movs	r0, #0
  403636:	4770      	bx	lr
  403638:	40078000 	.word	0x40078000

0040363c <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  40363c:	2301      	movs	r3, #1
  40363e:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  403642:	4b03      	ldr	r3, [pc, #12]	; (403650 <_dma_enable_transaction+0x14>)
  403644:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  403646:	b101      	cbz	r1, 40364a <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  403648:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  40364a:	2000      	movs	r0, #0
  40364c:	4770      	bx	lr
  40364e:	bf00      	nop
  403650:	40078000 	.word	0x40078000

00403654 <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  403654:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  403658:	008a      	lsls	r2, r1, #2
  40365a:	4b02      	ldr	r3, [pc, #8]	; (403664 <_dma_get_channel_resource+0x10>)
  40365c:	4413      	add	r3, r2
  40365e:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  403660:	2000      	movs	r0, #0
  403662:	4770      	bx	lr
  403664:	2040041c 	.word	0x2040041c

00403668 <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  403668:	b19a      	cbz	r2, 403692 <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  40366a:	b951      	cbnz	r1, 403682 <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  40366c:	0182      	lsls	r2, r0, #6
  40366e:	4b13      	ldr	r3, [pc, #76]	; (4036bc <_dma_set_irq_state+0x54>)
  403670:	4413      	add	r3, r2
  403672:	2201      	movs	r2, #1
  403674:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  403676:	2301      	movs	r3, #1
  403678:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  40367c:	4b0f      	ldr	r3, [pc, #60]	; (4036bc <_dma_set_irq_state+0x54>)
  40367e:	60d8      	str	r0, [r3, #12]
  403680:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  403682:	2901      	cmp	r1, #1
  403684:	d1f7      	bne.n	403676 <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  403686:	0182      	lsls	r2, r0, #6
  403688:	4b0c      	ldr	r3, [pc, #48]	; (4036bc <_dma_set_irq_state+0x54>)
  40368a:	4413      	add	r3, r2
  40368c:	2270      	movs	r2, #112	; 0x70
  40368e:	651a      	str	r2, [r3, #80]	; 0x50
  403690:	e7f1      	b.n	403676 <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  403692:	b951      	cbnz	r1, 4036aa <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  403694:	0182      	lsls	r2, r0, #6
  403696:	4b09      	ldr	r3, [pc, #36]	; (4036bc <_dma_set_irq_state+0x54>)
  403698:	4413      	add	r3, r2
  40369a:	2201      	movs	r2, #1
  40369c:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  40369e:	2301      	movs	r3, #1
  4036a0:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  4036a4:	4b05      	ldr	r3, [pc, #20]	; (4036bc <_dma_set_irq_state+0x54>)
  4036a6:	6118      	str	r0, [r3, #16]
  4036a8:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  4036aa:	2901      	cmp	r1, #1
  4036ac:	d1f7      	bne.n	40369e <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  4036ae:	0182      	lsls	r2, r0, #6
  4036b0:	4b02      	ldr	r3, [pc, #8]	; (4036bc <_dma_set_irq_state+0x54>)
  4036b2:	4413      	add	r3, r2
  4036b4:	2270      	movs	r2, #112	; 0x70
  4036b6:	655a      	str	r2, [r3, #84]	; 0x54
  4036b8:	e7f1      	b.n	40369e <_dma_set_irq_state+0x36>
  4036ba:	bf00      	nop
  4036bc:	40078000 	.word	0x40078000

004036c0 <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  4036c0:	4b17      	ldr	r3, [pc, #92]	; (403720 <XDMAC_Handler+0x60>)
  4036c2:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  4036c4:	2300      	movs	r3, #0
  4036c6:	2b17      	cmp	r3, #23
  4036c8:	d81b      	bhi.n	403702 <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  4036ca:	fa21 f203 	lsr.w	r2, r1, r3
  4036ce:	f012 0f01 	tst.w	r2, #1
  4036d2:	d102      	bne.n	4036da <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  4036d4:	3301      	adds	r3, #1
  4036d6:	b2db      	uxtb	r3, r3
  4036d8:	e7f5      	b.n	4036c6 <XDMAC_Handler+0x6>
			channel = i;
  4036da:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  4036dc:	2b00      	cmp	r3, #0
  4036de:	db1d      	blt.n	40371c <XDMAC_Handler+0x5c>
{
  4036e0:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  4036e2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  4036e6:	0090      	lsls	r0, r2, #2
  4036e8:	4a0e      	ldr	r2, [pc, #56]	; (403724 <XDMAC_Handler+0x64>)
  4036ea:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  4036ec:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  4036ee:	0189      	lsls	r1, r1, #6
  4036f0:	4a0d      	ldr	r2, [pc, #52]	; (403728 <XDMAC_Handler+0x68>)
  4036f2:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  4036f4:	f012 0f70 	tst.w	r2, #112	; 0x70
  4036f8:	d106      	bne.n	403708 <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  4036fa:	f012 0f01 	tst.w	r2, #1
  4036fe:	d106      	bne.n	40370e <XDMAC_Handler+0x4e>
  403700:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  403702:	f04f 33ff 	mov.w	r3, #4294967295
  403706:	e7e9      	b.n	4036dc <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  403708:	6843      	ldr	r3, [r0, #4]
  40370a:	4798      	blx	r3
  40370c:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  40370e:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  403712:	00a3      	lsls	r3, r4, #2
  403714:	4a03      	ldr	r2, [pc, #12]	; (403724 <XDMAC_Handler+0x64>)
  403716:	58d3      	ldr	r3, [r2, r3]
  403718:	4798      	blx	r3
  40371a:	e7f1      	b.n	403700 <XDMAC_Handler+0x40>
  40371c:	4770      	bx	lr
  40371e:	bf00      	nop
  403720:	40078000 	.word	0x40078000
  403724:	2040041c 	.word	0x2040041c
  403728:	4007805c 	.word	0x4007805c

0040372c <main>:
	// (reenabling it will halt the system)
	return;
}
*/
int main(void)
{
  40372c:	b580      	push	{r7, lr}
  40372e:	b084      	sub	sp, #16
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  403730:	4b72      	ldr	r3, [pc, #456]	; (4038fc <main+0x1d0>)
  403732:	4798      	blx	r3
	REG_CPACR |= (0xFu << 20);
  403734:	4a72      	ldr	r2, [pc, #456]	; (403900 <main+0x1d4>)
  403736:	6813      	ldr	r3, [r2, #0]
  403738:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40373c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  40373e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  403742:	f3bf 8f6f 	isb	sy
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	//enable performance optimising features
	fpu_enable();
	if(SCB->CCR & (uint32_t)SCB_CCR_DC_Msk){
  403746:	4b6f      	ldr	r3, [pc, #444]	; (403904 <main+0x1d8>)
  403748:	695b      	ldr	r3, [r3, #20]
  40374a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40374e:	f000 80ab 	beq.w	4038a8 <main+0x17c>
  __ASM volatile ("dsb 0xF":::"memory");
  403752:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  403756:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  40375a:	4b6a      	ldr	r3, [pc, #424]	; (403904 <main+0x1d8>)
  40375c:	2700      	movs	r7, #0
  40375e:	f8c3 7250 	str.w	r7, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  403762:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  403766:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  40376a:	695a      	ldr	r2, [r3, #20]
  40376c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  403770:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  403772:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  403776:	f3bf 8f6f 	isb	sy
	SCB_EnableICache();
	
	
	
	/* Additional User initialisation */
	dma_adc_init();
  40377a:	4b63      	ldr	r3, [pc, #396]	; (403908 <main+0x1dc>)
  40377c:	4798      	blx	r3
	pwm_init_user();
  40377e:	4b63      	ldr	r3, [pc, #396]	; (40390c <main+0x1e0>)
  403780:	4798      	blx	r3
	encoder_init();
  403782:	4b63      	ldr	r3, [pc, #396]	; (403910 <main+0x1e4>)
  403784:	4798      	blx	r3
	pos_sens_init();
  403786:	4b63      	ldr	r3, [pc, #396]	; (403914 <main+0x1e8>)
  403788:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  40378a:	4b63      	ldr	r3, [pc, #396]	; (403918 <main+0x1ec>)
  40378c:	4798      	blx	r3
	adc_enable_all();
  40378e:	4b63      	ldr	r3, [pc, #396]	; (40391c <main+0x1f0>)
  403790:	4798      	blx	r3
	

	calibrate_curr_sensors(10);	//both PWM and ADC need to be enabled to calibrate the current sensors
  403792:	200a      	movs	r0, #10
  403794:	4b62      	ldr	r3, [pc, #392]	; (403920 <main+0x1f4>)
  403796:	4798      	blx	r3
	//enable the dma to get the offset. It will re enable itself for the other data points
	dma_adc_0_enable_for_one_transaction();
  403798:	4b62      	ldr	r3, [pc, #392]	; (403924 <main+0x1f8>)
  40379a:	4798      	blx	r3
	//dma_adc_1_enable_for_one_transaction();
	delay_ms(100);		//some time to get the data
  40379c:	2064      	movs	r0, #100	; 0x64
  40379e:	4c62      	ldr	r4, [pc, #392]	; (403928 <main+0x1fc>)
  4037a0:	47a0      	blx	r4
	curr_A_offset = curr_A_offset/10;
  4037a2:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 403984 <main+0x258>
  4037a6:	ed98 7a00 	vldr	s14, [r8]
  4037aa:	eeb2 8a04 	vmov.f32	s16, #36	; 0x41200000  10.0
  4037ae:	eec7 7a08 	vdiv.f32	s15, s14, s16
  4037b2:	edc8 7a00 	vstr	s15, [r8]
	curr_B_offset = curr_B_offset/10;
  4037b6:	4e5d      	ldr	r6, [pc, #372]	; (40392c <main+0x200>)
  4037b8:	ed96 7a00 	vldr	s14, [r6]
  4037bc:	eec7 7a08 	vdiv.f32	s15, s14, s16
  4037c0:	edc6 7a00 	vstr	s15, [r6]
	
	dma_adc_1_enable_for_one_transaction();
  4037c4:	4d5a      	ldr	r5, [pc, #360]	; (403930 <main+0x204>)
  4037c6:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037c8:	2001      	movs	r0, #1
  4037ca:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037cc:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037ce:	2001      	movs	r0, #1
  4037d0:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037d2:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037d4:	2001      	movs	r0, #1
  4037d6:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037d8:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037da:	2001      	movs	r0, #1
  4037dc:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037de:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037e0:	2001      	movs	r0, #1
  4037e2:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037e4:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037e6:	2001      	movs	r0, #1
  4037e8:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037ea:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037ec:	2001      	movs	r0, #1
  4037ee:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037f0:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037f2:	2001      	movs	r0, #1
  4037f4:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037f6:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037f8:	2001      	movs	r0, #1
  4037fa:	47a0      	blx	r4
	dma_adc_1_enable_for_one_transaction();
  4037fc:	47a8      	blx	r5
	delay_ms(1);		//some time to get the data
  4037fe:	2001      	movs	r0, #1
  403800:	47a0      	blx	r4
	
	
	curr_C_offset = curr_C_offset/10;
  403802:	4b4c      	ldr	r3, [pc, #304]	; (403934 <main+0x208>)
  403804:	edd3 7a00 	vldr	s15, [r3]
  403808:	eec7 8a88 	vdiv.f32	s17, s15, s16
  40380c:	edc3 8a00 	vstr	s17, [r3]
	printf("offset A %f \t B %f \t C %f \n",curr_A_offset,curr_B_offset,curr_C_offset);
  403810:	4d49      	ldr	r5, [pc, #292]	; (403938 <main+0x20c>)
  403812:	f8d8 0000 	ldr.w	r0, [r8]
  403816:	47a8      	blx	r5
  403818:	4680      	mov	r8, r0
  40381a:	4689      	mov	r9, r1
  40381c:	ee18 0a90 	vmov	r0, s17
  403820:	47a8      	blx	r5
  403822:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403826:	6830      	ldr	r0, [r6, #0]
  403828:	47a8      	blx	r5
  40382a:	e9cd 0100 	strd	r0, r1, [sp]
  40382e:	4642      	mov	r2, r8
  403830:	464b      	mov	r3, r9
  403832:	4842      	ldr	r0, [pc, #264]	; (40393c <main+0x210>)
  403834:	4d42      	ldr	r5, [pc, #264]	; (403940 <main+0x214>)
  403836:	47a8      	blx	r5
	((Pio *)hw)->PIO_SODR = mask;
  403838:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  40383c:	4b41      	ldr	r3, [pc, #260]	; (403944 <main+0x218>)
  40383e:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  403840:	4841      	ldr	r0, [pc, #260]	; (403948 <main+0x21c>)
  403842:	4e42      	ldr	r6, [pc, #264]	; (40394c <main+0x220>)
  403844:	47b0      	blx	r6
	timer_start(&ENCODER_B);
  403846:	4842      	ldr	r0, [pc, #264]	; (403950 <main+0x224>)
  403848:	47b0      	blx	r6
	
	dma_adc_0_enable_continuously();
  40384a:	4b42      	ldr	r3, [pc, #264]	; (403954 <main+0x228>)
  40384c:	4798      	blx	r3
	dma_adc_1_enable_continuously();
  40384e:	4b42      	ldr	r3, [pc, #264]	; (403958 <main+0x22c>)
  403850:	4798      	blx	r3
	
	delay_ms(100);
  403852:	2064      	movs	r0, #100	; 0x64
  403854:	47a0      	blx	r4
	printf("asdf\n");
  403856:	4841      	ldr	r0, [pc, #260]	; (40395c <main+0x230>)
  403858:	47a8      	blx	r5
	
	Init_Control();
  40385a:	4b41      	ldr	r3, [pc, #260]	; (403960 <main+0x234>)
  40385c:	4798      	blx	r3
	init_LPF();
  40385e:	4b41      	ldr	r3, [pc, #260]	; (403964 <main+0x238>)
  403860:	4798      	blx	r3
	//enable_control();
	//----------------------------------------End of Startup Code--------------------------------------------------
	
	//Current_Offset_And_Timing_Test();
	
	delay_ms(500);
  403862:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  403866:	47a0      	blx	r4
	printf("Initiated \n");
  403868:	483f      	ldr	r0, [pc, #252]	; (403968 <main+0x23c>)
  40386a:	47a8      	blx	r5
	//first_slow_spin();
	//while(1){}
		
	printf("Starting D axis alignment \n");
  40386c:	483f      	ldr	r0, [pc, #252]	; (40396c <main+0x240>)
  40386e:	47a8      	blx	r5
	
	pwm_set_duty(PWM_PHASE_A, 500);
  403870:	f8df 8114 	ldr.w	r8, [pc, #276]	; 403988 <main+0x25c>
  403874:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  403878:	4639      	mov	r1, r7
  40387a:	4640      	mov	r0, r8
  40387c:	4e3c      	ldr	r6, [pc, #240]	; (403970 <main+0x244>)
  40387e:	47b0      	blx	r6
	pwm_set_duty(PWM_PHASE_B, (PWM_PERIOD-1));
  403880:	f240 32e7 	movw	r2, #999	; 0x3e7
  403884:	2102      	movs	r1, #2
  403886:	4640      	mov	r0, r8
  403888:	47b0      	blx	r6
	pwm_set_duty(PWM_PHASE_C, (PWM_PERIOD-1));
  40388a:	f240 32e7 	movw	r2, #999	; 0x3e7
  40388e:	4639      	mov	r1, r7
  403890:	4838      	ldr	r0, [pc, #224]	; (403974 <main+0x248>)
  403892:	47b0      	blx	r6
	delay_ms(2000);
  403894:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  403898:	47a0      	blx	r4

	
	
	
	
	encoder_record_Daxis_offset();
  40389a:	4b37      	ldr	r3, [pc, #220]	; (403978 <main+0x24c>)
  40389c:	4798      	blx	r3
	printf("Finished D axis alignment \n");
  40389e:	4837      	ldr	r0, [pc, #220]	; (40397c <main+0x250>)
  4038a0:	47a8      	blx	r5
		Vq_aim +=0.1;
		delay_us(100);
	}
	printf("Vq aim - %f \n",Vq_aim);
	*/
	enable_control();
  4038a2:	4b37      	ldr	r3, [pc, #220]	; (403980 <main+0x254>)
  4038a4:	4798      	blx	r3
  4038a6:	e7fe      	b.n	4038a6 <main+0x17a>
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  4038a8:	4b16      	ldr	r3, [pc, #88]	; (403904 <main+0x1d8>)
  4038aa:	2200      	movs	r2, #0
  4038ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4038b0:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
  4038b4:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  4038b8:	f3c4 314e 	ubfx	r1, r4, #13, #15
  4038bc:	e00f      	b.n	4038de <main+0x1b2>
      } while (ways-- != 0U);
  4038be:	461a      	mov	r2, r3
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  4038c0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
  4038c4:	ea03 1341 	and.w	r3, r3, r1, lsl #5
  4038c8:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
  4038cc:	480d      	ldr	r0, [pc, #52]	; (403904 <main+0x1d8>)
  4038ce:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways-- != 0U);
  4038d2:	1e53      	subs	r3, r2, #1
  4038d4:	2a00      	cmp	r2, #0
  4038d6:	d1f2      	bne.n	4038be <main+0x192>
    } while(sets-- != 0U);
  4038d8:	1e4b      	subs	r3, r1, #1
  4038da:	b119      	cbz	r1, 4038e4 <main+0x1b8>
  4038dc:	4619      	mov	r1, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  4038de:	f3c4 02c9 	ubfx	r2, r4, #3, #10
  4038e2:	e7ed      	b.n	4038c0 <main+0x194>
  4038e4:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  4038e8:	6943      	ldr	r3, [r0, #20]
  4038ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4038ee:	6143      	str	r3, [r0, #20]
  4038f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4038f4:	f3bf 8f6f 	isb	sy
  4038f8:	e72b      	b.n	403752 <main+0x26>
  4038fa:	bf00      	nop
  4038fc:	004001d5 	.word	0x004001d5
  403900:	e000ed88 	.word	0xe000ed88
  403904:	e000ed00 	.word	0xe000ed00
  403908:	004015ad 	.word	0x004015ad
  40390c:	00401701 	.word	0x00401701
  403910:	00400d55 	.word	0x00400d55
  403914:	0040115d 	.word	0x0040115d
  403918:	004017d5 	.word	0x004017d5
  40391c:	00401699 	.word	0x00401699
  403920:	00400bf1 	.word	0x00400bf1
  403924:	00401299 	.word	0x00401299
  403928:	004020c9 	.word	0x004020c9
  40392c:	204006c4 	.word	0x204006c4
  403930:	0040140d 	.word	0x0040140d
  403934:	20400684 	.word	0x20400684
  403938:	00405355 	.word	0x00405355
  40393c:	00408734 	.word	0x00408734
  403940:	004064f1 	.word	0x004064f1
  403944:	400e0e00 	.word	0x400e0e00
  403948:	204007c8 	.word	0x204007c8
  40394c:	00402491 	.word	0x00402491
  403950:	20400718 	.word	0x20400718
  403954:	00401565 	.word	0x00401565
  403958:	0040157d 	.word	0x0040157d
  40395c:	00408750 	.word	0x00408750
  403960:	004001e9 	.word	0x004001e9
  403964:	0040067d 	.word	0x0040067d
  403968:	00408758 	.word	0x00408758
  40396c:	00408764 	.word	0x00408764
  403970:	00401835 	.word	0x00401835
  403974:	204008a0 	.word	0x204008a0
  403978:	00400f75 	.word	0x00400f75
  40397c:	00408780 	.word	0x00408780
  403980:	0040128d 	.word	0x0040128d
  403984:	204006b0 	.word	0x204006b0
  403988:	204006fc 	.word	0x204006fc

0040398c <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  40398c:	b958      	cbnz	r0, 4039a6 <_read+0x1a>
{
  40398e:	b508      	push	{r3, lr}
  403990:	460b      	mov	r3, r1
  403992:	4611      	mov	r1, r2
  403994:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  403996:	4b05      	ldr	r3, [pc, #20]	; (4039ac <_read+0x20>)
  403998:	4798      	blx	r3
	if (n < 0) {
  40399a:	2800      	cmp	r0, #0
  40399c:	db00      	blt.n	4039a0 <_read+0x14>
		return -1;
	}

	return n;
}
  40399e:	bd08      	pop	{r3, pc}
		return -1;
  4039a0:	f04f 30ff 	mov.w	r0, #4294967295
  4039a4:	bd08      	pop	{r3, pc}
		return -1;
  4039a6:	f04f 30ff 	mov.w	r0, #4294967295
  4039aa:	4770      	bx	lr
  4039ac:	00403a05 	.word	0x00403a05

004039b0 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  4039b0:	3801      	subs	r0, #1
  4039b2:	2802      	cmp	r0, #2
  4039b4:	d80b      	bhi.n	4039ce <_write+0x1e>
{
  4039b6:	b508      	push	{r3, lr}
  4039b8:	460b      	mov	r3, r1
  4039ba:	4611      	mov	r1, r2
  4039bc:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  4039be:	4b05      	ldr	r3, [pc, #20]	; (4039d4 <_write+0x24>)
  4039c0:	4798      	blx	r3
	if (n < 0) {
  4039c2:	2800      	cmp	r0, #0
  4039c4:	db00      	blt.n	4039c8 <_write+0x18>
		return -1;
	}

	return n;
}
  4039c6:	bd08      	pop	{r3, pc}
		return -1;
  4039c8:	f04f 30ff 	mov.w	r0, #4294967295
  4039cc:	bd08      	pop	{r3, pc}
		return -1;
  4039ce:	f04f 30ff 	mov.w	r0, #4294967295
  4039d2:	4770      	bx	lr
  4039d4:	00403a29 	.word	0x00403a29

004039d8 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  4039d8:	b570      	push	{r4, r5, r6, lr}
  4039da:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  4039dc:	4d06      	ldr	r5, [pc, #24]	; (4039f8 <stdio_io_init+0x20>)
  4039de:	682b      	ldr	r3, [r5, #0]
  4039e0:	2100      	movs	r1, #0
  4039e2:	6898      	ldr	r0, [r3, #8]
  4039e4:	4c05      	ldr	r4, [pc, #20]	; (4039fc <stdio_io_init+0x24>)
  4039e6:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4039e8:	682b      	ldr	r3, [r5, #0]
  4039ea:	2100      	movs	r1, #0
  4039ec:	6858      	ldr	r0, [r3, #4]
  4039ee:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  4039f0:	4b03      	ldr	r3, [pc, #12]	; (403a00 <stdio_io_init+0x28>)
  4039f2:	601e      	str	r6, [r3, #0]
  4039f4:	bd70      	pop	{r4, r5, r6, pc}
  4039f6:	bf00      	nop
  4039f8:	2040004c 	.word	0x2040004c
  4039fc:	00406541 	.word	0x00406541
  403a00:	2040053c 	.word	0x2040053c

00403a04 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  403a04:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  403a06:	4b06      	ldr	r3, [pc, #24]	; (403a20 <stdio_io_read+0x1c>)
  403a08:	681b      	ldr	r3, [r3, #0]
  403a0a:	b133      	cbz	r3, 403a1a <stdio_io_read+0x16>
  403a0c:	460a      	mov	r2, r1
  403a0e:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  403a10:	b292      	uxth	r2, r2
  403a12:	4618      	mov	r0, r3
  403a14:	4b03      	ldr	r3, [pc, #12]	; (403a24 <stdio_io_read+0x20>)
  403a16:	4798      	blx	r3
  403a18:	bd08      	pop	{r3, pc}
		return 0;
  403a1a:	2000      	movs	r0, #0
}
  403a1c:	bd08      	pop	{r3, pc}
  403a1e:	bf00      	nop
  403a20:	2040053c 	.word	0x2040053c
  403a24:	00402261 	.word	0x00402261

00403a28 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  403a28:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  403a2a:	4b06      	ldr	r3, [pc, #24]	; (403a44 <stdio_io_write+0x1c>)
  403a2c:	681b      	ldr	r3, [r3, #0]
  403a2e:	b133      	cbz	r3, 403a3e <stdio_io_write+0x16>
  403a30:	460a      	mov	r2, r1
  403a32:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  403a34:	b292      	uxth	r2, r2
  403a36:	4618      	mov	r0, r3
  403a38:	4b03      	ldr	r3, [pc, #12]	; (403a48 <stdio_io_write+0x20>)
  403a3a:	4798      	blx	r3
  403a3c:	bd08      	pop	{r3, pc}
		return 0;
  403a3e:	2000      	movs	r0, #0
}
  403a40:	bd08      	pop	{r3, pc}
  403a42:	bf00      	nop
  403a44:	2040053c 	.word	0x2040053c
  403a48:	00402231 	.word	0x00402231

00403a4c <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  403a4c:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  403a4e:	4c04      	ldr	r4, [pc, #16]	; (403a60 <stdio_redirect_init+0x14>)
  403a50:	4620      	mov	r0, r4
  403a52:	4b04      	ldr	r3, [pc, #16]	; (403a64 <stdio_redirect_init+0x18>)
  403a54:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  403a56:	4620      	mov	r0, r4
  403a58:	4b03      	ldr	r3, [pc, #12]	; (403a68 <stdio_redirect_init+0x1c>)
  403a5a:	4798      	blx	r3
  403a5c:	bd10      	pop	{r4, pc}
  403a5e:	bf00      	nop
  403a60:	204007bc 	.word	0x204007bc
  403a64:	004025e5 	.word	0x004025e5
  403a68:	004039d9 	.word	0x004039d9

00403a6c <cos>:
  403a6c:	b530      	push	{r4, r5, lr}
  403a6e:	4a22      	ldr	r2, [pc, #136]	; (403af8 <cos+0x8c>)
  403a70:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403a74:	4293      	cmp	r3, r2
  403a76:	b087      	sub	sp, #28
  403a78:	dd1b      	ble.n	403ab2 <cos+0x46>
  403a7a:	4a20      	ldr	r2, [pc, #128]	; (403afc <cos+0x90>)
  403a7c:	4293      	cmp	r3, r2
  403a7e:	dd05      	ble.n	403a8c <cos+0x20>
  403a80:	4602      	mov	r2, r0
  403a82:	460b      	mov	r3, r1
  403a84:	f001 fb06 	bl	405094 <__aeabi_dsub>
  403a88:	b007      	add	sp, #28
  403a8a:	bd30      	pop	{r4, r5, pc}
  403a8c:	aa02      	add	r2, sp, #8
  403a8e:	f000 f8db 	bl	403c48 <__ieee754_rem_pio2>
  403a92:	f000 0303 	and.w	r3, r0, #3
  403a96:	2b01      	cmp	r3, #1
  403a98:	d01a      	beq.n	403ad0 <cos+0x64>
  403a9a:	2b02      	cmp	r3, #2
  403a9c:	d00f      	beq.n	403abe <cos+0x52>
  403a9e:	b31b      	cbz	r3, 403ae8 <cos+0x7c>
  403aa0:	2401      	movs	r4, #1
  403aa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403aaa:	9400      	str	r4, [sp, #0]
  403aac:	f001 f918 	bl	404ce0 <__kernel_sin>
  403ab0:	e7ea      	b.n	403a88 <cos+0x1c>
  403ab2:	2200      	movs	r2, #0
  403ab4:	2300      	movs	r3, #0
  403ab6:	f000 fba7 	bl	404208 <__kernel_cos>
  403aba:	b007      	add	sp, #28
  403abc:	bd30      	pop	{r4, r5, pc}
  403abe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403ac2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ac6:	f000 fb9f 	bl	404208 <__kernel_cos>
  403aca:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403ace:	e7db      	b.n	403a88 <cos+0x1c>
  403ad0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  403ad4:	9300      	str	r3, [sp, #0]
  403ad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ada:	4622      	mov	r2, r4
  403adc:	462b      	mov	r3, r5
  403ade:	f001 f8ff 	bl	404ce0 <__kernel_sin>
  403ae2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403ae6:	e7cf      	b.n	403a88 <cos+0x1c>
  403ae8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403aec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403af0:	f000 fb8a 	bl	404208 <__kernel_cos>
  403af4:	e7c8      	b.n	403a88 <cos+0x1c>
  403af6:	bf00      	nop
  403af8:	3fe921fb 	.word	0x3fe921fb
  403afc:	7fefffff 	.word	0x7fefffff

00403b00 <sin>:
  403b00:	b530      	push	{r4, r5, lr}
  403b02:	4a1f      	ldr	r2, [pc, #124]	; (403b80 <sin+0x80>)
  403b04:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403b08:	4293      	cmp	r3, r2
  403b0a:	b087      	sub	sp, #28
  403b0c:	dd1b      	ble.n	403b46 <sin+0x46>
  403b0e:	4a1d      	ldr	r2, [pc, #116]	; (403b84 <sin+0x84>)
  403b10:	4293      	cmp	r3, r2
  403b12:	dd05      	ble.n	403b20 <sin+0x20>
  403b14:	4602      	mov	r2, r0
  403b16:	460b      	mov	r3, r1
  403b18:	f001 fabc 	bl	405094 <__aeabi_dsub>
  403b1c:	b007      	add	sp, #28
  403b1e:	bd30      	pop	{r4, r5, pc}
  403b20:	aa02      	add	r2, sp, #8
  403b22:	f000 f891 	bl	403c48 <__ieee754_rem_pio2>
  403b26:	f000 0003 	and.w	r0, r0, #3
  403b2a:	2801      	cmp	r0, #1
  403b2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403b30:	d01a      	beq.n	403b68 <sin+0x68>
  403b32:	2802      	cmp	r0, #2
  403b34:	d00f      	beq.n	403b56 <sin+0x56>
  403b36:	b1e0      	cbz	r0, 403b72 <sin+0x72>
  403b38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b3c:	f000 fb64 	bl	404208 <__kernel_cos>
  403b40:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403b44:	e7ea      	b.n	403b1c <sin+0x1c>
  403b46:	2300      	movs	r3, #0
  403b48:	9300      	str	r3, [sp, #0]
  403b4a:	2200      	movs	r2, #0
  403b4c:	2300      	movs	r3, #0
  403b4e:	f001 f8c7 	bl	404ce0 <__kernel_sin>
  403b52:	b007      	add	sp, #28
  403b54:	bd30      	pop	{r4, r5, pc}
  403b56:	2401      	movs	r4, #1
  403b58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b5c:	9400      	str	r4, [sp, #0]
  403b5e:	f001 f8bf 	bl	404ce0 <__kernel_sin>
  403b62:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403b66:	e7d9      	b.n	403b1c <sin+0x1c>
  403b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b6c:	f000 fb4c 	bl	404208 <__kernel_cos>
  403b70:	e7d4      	b.n	403b1c <sin+0x1c>
  403b72:	2401      	movs	r4, #1
  403b74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b78:	9400      	str	r4, [sp, #0]
  403b7a:	f001 f8b1 	bl	404ce0 <__kernel_sin>
  403b7e:	e7cd      	b.n	403b1c <sin+0x1c>
  403b80:	3fe921fb 	.word	0x3fe921fb
  403b84:	7fefffff 	.word	0x7fefffff

00403b88 <sqrt>:
  403b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b8c:	b08b      	sub	sp, #44	; 0x2c
  403b8e:	4604      	mov	r4, r0
  403b90:	460d      	mov	r5, r1
  403b92:	f000 fa7b 	bl	40408c <__ieee754_sqrt>
  403b96:	4b29      	ldr	r3, [pc, #164]	; (403c3c <sqrt+0xb4>)
  403b98:	f993 a000 	ldrsb.w	sl, [r3]
  403b9c:	f1ba 3fff 	cmp.w	sl, #4294967295
  403ba0:	4606      	mov	r6, r0
  403ba2:	460f      	mov	r7, r1
  403ba4:	d012      	beq.n	403bcc <sqrt+0x44>
  403ba6:	4622      	mov	r2, r4
  403ba8:	462b      	mov	r3, r5
  403baa:	4620      	mov	r0, r4
  403bac:	4629      	mov	r1, r5
  403bae:	f001 febf 	bl	405930 <__aeabi_dcmpun>
  403bb2:	4683      	mov	fp, r0
  403bb4:	b950      	cbnz	r0, 403bcc <sqrt+0x44>
  403bb6:	f04f 0800 	mov.w	r8, #0
  403bba:	f04f 0900 	mov.w	r9, #0
  403bbe:	4642      	mov	r2, r8
  403bc0:	464b      	mov	r3, r9
  403bc2:	4620      	mov	r0, r4
  403bc4:	4629      	mov	r1, r5
  403bc6:	f001 fe8b 	bl	4058e0 <__aeabi_dcmplt>
  403bca:	b920      	cbnz	r0, 403bd6 <sqrt+0x4e>
  403bcc:	4630      	mov	r0, r6
  403bce:	4639      	mov	r1, r7
  403bd0:	b00b      	add	sp, #44	; 0x2c
  403bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bd6:	4b1a      	ldr	r3, [pc, #104]	; (403c40 <sqrt+0xb8>)
  403bd8:	f8cd b020 	str.w	fp, [sp, #32]
  403bdc:	2201      	movs	r2, #1
  403bde:	e9cd 4504 	strd	r4, r5, [sp, #16]
  403be2:	e9cd 4502 	strd	r4, r5, [sp, #8]
  403be6:	e88d 000c 	stmia.w	sp, {r2, r3}
  403bea:	f1ba 0f00 	cmp.w	sl, #0
  403bee:	d017      	beq.n	403c20 <sqrt+0x98>
  403bf0:	4642      	mov	r2, r8
  403bf2:	464b      	mov	r3, r9
  403bf4:	4640      	mov	r0, r8
  403bf6:	4649      	mov	r1, r9
  403bf8:	f001 fd2a 	bl	405650 <__aeabi_ddiv>
  403bfc:	f1ba 0f02 	cmp.w	sl, #2
  403c00:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403c04:	d10e      	bne.n	403c24 <sqrt+0x9c>
  403c06:	f001 ff21 	bl	405a4c <__errno>
  403c0a:	2321      	movs	r3, #33	; 0x21
  403c0c:	6003      	str	r3, [r0, #0]
  403c0e:	9b08      	ldr	r3, [sp, #32]
  403c10:	b973      	cbnz	r3, 403c30 <sqrt+0xa8>
  403c12:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  403c16:	4630      	mov	r0, r6
  403c18:	4639      	mov	r1, r7
  403c1a:	b00b      	add	sp, #44	; 0x2c
  403c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c20:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403c24:	4668      	mov	r0, sp
  403c26:	f001 f9a3 	bl	404f70 <matherr>
  403c2a:	2800      	cmp	r0, #0
  403c2c:	d1ef      	bne.n	403c0e <sqrt+0x86>
  403c2e:	e7ea      	b.n	403c06 <sqrt+0x7e>
  403c30:	f001 ff0c 	bl	405a4c <__errno>
  403c34:	9b08      	ldr	r3, [sp, #32]
  403c36:	6003      	str	r3, [r0, #0]
  403c38:	e7eb      	b.n	403c12 <sqrt+0x8a>
  403c3a:	bf00      	nop
  403c3c:	20400048 	.word	0x20400048
  403c40:	0040879c 	.word	0x0040879c
  403c44:	00000000 	.word	0x00000000

00403c48 <__ieee754_rem_pio2>:
  403c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c4c:	4e9a      	ldr	r6, [pc, #616]	; (403eb8 <__ieee754_rem_pio2+0x270>)
  403c4e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  403c52:	42b7      	cmp	r7, r6
  403c54:	b091      	sub	sp, #68	; 0x44
  403c56:	f340 808e 	ble.w	403d76 <__ieee754_rem_pio2+0x12e>
  403c5a:	4692      	mov	sl, r2
  403c5c:	4a97      	ldr	r2, [pc, #604]	; (403ebc <__ieee754_rem_pio2+0x274>)
  403c5e:	4297      	cmp	r7, r2
  403c60:	460c      	mov	r4, r1
  403c62:	dc26      	bgt.n	403cb2 <__ieee754_rem_pio2+0x6a>
  403c64:	2900      	cmp	r1, #0
  403c66:	a38a      	add	r3, pc, #552	; (adr r3, 403e90 <__ieee754_rem_pio2+0x248>)
  403c68:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c6c:	f340 81b4 	ble.w	403fd8 <__ieee754_rem_pio2+0x390>
  403c70:	f001 fa10 	bl	405094 <__aeabi_dsub>
  403c74:	4b92      	ldr	r3, [pc, #584]	; (403ec0 <__ieee754_rem_pio2+0x278>)
  403c76:	429f      	cmp	r7, r3
  403c78:	4604      	mov	r4, r0
  403c7a:	460d      	mov	r5, r1
  403c7c:	f000 8090 	beq.w	403da0 <__ieee754_rem_pio2+0x158>
  403c80:	a385      	add	r3, pc, #532	; (adr r3, 403e98 <__ieee754_rem_pio2+0x250>)
  403c82:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c86:	f001 fa05 	bl	405094 <__aeabi_dsub>
  403c8a:	4602      	mov	r2, r0
  403c8c:	460b      	mov	r3, r1
  403c8e:	e9ca 2300 	strd	r2, r3, [sl]
  403c92:	4620      	mov	r0, r4
  403c94:	4629      	mov	r1, r5
  403c96:	f001 f9fd 	bl	405094 <__aeabi_dsub>
  403c9a:	a37f      	add	r3, pc, #508	; (adr r3, 403e98 <__ieee754_rem_pio2+0x250>)
  403c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ca0:	f001 f9f8 	bl	405094 <__aeabi_dsub>
  403ca4:	2501      	movs	r5, #1
  403ca6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403caa:	4628      	mov	r0, r5
  403cac:	b011      	add	sp, #68	; 0x44
  403cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cb2:	4a84      	ldr	r2, [pc, #528]	; (403ec4 <__ieee754_rem_pio2+0x27c>)
  403cb4:	4297      	cmp	r7, r2
  403cb6:	f340 8090 	ble.w	403dda <__ieee754_rem_pio2+0x192>
  403cba:	4a83      	ldr	r2, [pc, #524]	; (403ec8 <__ieee754_rem_pio2+0x280>)
  403cbc:	4297      	cmp	r7, r2
  403cbe:	dc65      	bgt.n	403d8c <__ieee754_rem_pio2+0x144>
  403cc0:	153d      	asrs	r5, r7, #20
  403cc2:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  403cc6:	eba7 5305 	sub.w	r3, r7, r5, lsl #20
  403cca:	4619      	mov	r1, r3
  403ccc:	461f      	mov	r7, r3
  403cce:	4606      	mov	r6, r0
  403cd0:	f001 fe44 	bl	40595c <__aeabi_d2iz>
  403cd4:	f001 fb2c 	bl	405330 <__aeabi_i2d>
  403cd8:	4680      	mov	r8, r0
  403cda:	4689      	mov	r9, r1
  403cdc:	4602      	mov	r2, r0
  403cde:	460b      	mov	r3, r1
  403ce0:	4630      	mov	r0, r6
  403ce2:	4639      	mov	r1, r7
  403ce4:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  403ce8:	f001 f9d4 	bl	405094 <__aeabi_dsub>
  403cec:	2200      	movs	r2, #0
  403cee:	4b77      	ldr	r3, [pc, #476]	; (403ecc <__ieee754_rem_pio2+0x284>)
  403cf0:	f001 fb84 	bl	4053fc <__aeabi_dmul>
  403cf4:	4689      	mov	r9, r1
  403cf6:	4680      	mov	r8, r0
  403cf8:	f001 fe30 	bl	40595c <__aeabi_d2iz>
  403cfc:	f001 fb18 	bl	405330 <__aeabi_i2d>
  403d00:	4602      	mov	r2, r0
  403d02:	460b      	mov	r3, r1
  403d04:	4606      	mov	r6, r0
  403d06:	460f      	mov	r7, r1
  403d08:	4640      	mov	r0, r8
  403d0a:	4649      	mov	r1, r9
  403d0c:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
  403d10:	f001 f9c0 	bl	405094 <__aeabi_dsub>
  403d14:	2200      	movs	r2, #0
  403d16:	4b6d      	ldr	r3, [pc, #436]	; (403ecc <__ieee754_rem_pio2+0x284>)
  403d18:	f001 fb70 	bl	4053fc <__aeabi_dmul>
  403d1c:	2200      	movs	r2, #0
  403d1e:	2300      	movs	r3, #0
  403d20:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  403d24:	f001 fdd2 	bl	4058cc <__aeabi_dcmpeq>
  403d28:	2800      	cmp	r0, #0
  403d2a:	f000 8173 	beq.w	404014 <__ieee754_rem_pio2+0x3cc>
  403d2e:	2300      	movs	r3, #0
  403d30:	4630      	mov	r0, r6
  403d32:	4639      	mov	r1, r7
  403d34:	2200      	movs	r2, #0
  403d36:	f001 fdc9 	bl	4058cc <__aeabi_dcmpeq>
  403d3a:	2800      	cmp	r0, #0
  403d3c:	bf14      	ite	ne
  403d3e:	2301      	movne	r3, #1
  403d40:	2302      	moveq	r3, #2
  403d42:	4a63      	ldr	r2, [pc, #396]	; (403ed0 <__ieee754_rem_pio2+0x288>)
  403d44:	9201      	str	r2, [sp, #4]
  403d46:	2102      	movs	r1, #2
  403d48:	462a      	mov	r2, r5
  403d4a:	9100      	str	r1, [sp, #0]
  403d4c:	a80a      	add	r0, sp, #40	; 0x28
  403d4e:	4651      	mov	r1, sl
  403d50:	f000 fb7e 	bl	404450 <__kernel_rem_pio2>
  403d54:	2c00      	cmp	r4, #0
  403d56:	4605      	mov	r5, r0
  403d58:	da14      	bge.n	403d84 <__ieee754_rem_pio2+0x13c>
  403d5a:	f8da 2004 	ldr.w	r2, [sl, #4]
  403d5e:	f8da 300c 	ldr.w	r3, [sl, #12]
  403d62:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403d66:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403d6a:	4245      	negs	r5, r0
  403d6c:	f8ca 2004 	str.w	r2, [sl, #4]
  403d70:	f8ca 300c 	str.w	r3, [sl, #12]
  403d74:	e006      	b.n	403d84 <__ieee754_rem_pio2+0x13c>
  403d76:	e9c2 0100 	strd	r0, r1, [r2]
  403d7a:	2500      	movs	r5, #0
  403d7c:	2400      	movs	r4, #0
  403d7e:	e9c2 4502 	strd	r4, r5, [r2, #8]
  403d82:	2500      	movs	r5, #0
  403d84:	4628      	mov	r0, r5
  403d86:	b011      	add	sp, #68	; 0x44
  403d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d8c:	4602      	mov	r2, r0
  403d8e:	460b      	mov	r3, r1
  403d90:	f001 f980 	bl	405094 <__aeabi_dsub>
  403d94:	2500      	movs	r5, #0
  403d96:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403d9a:	e9ca 0100 	strd	r0, r1, [sl]
  403d9e:	e7f1      	b.n	403d84 <__ieee754_rem_pio2+0x13c>
  403da0:	a33f      	add	r3, pc, #252	; (adr r3, 403ea0 <__ieee754_rem_pio2+0x258>)
  403da2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403da6:	f001 f975 	bl	405094 <__aeabi_dsub>
  403daa:	a33f      	add	r3, pc, #252	; (adr r3, 403ea8 <__ieee754_rem_pio2+0x260>)
  403dac:	e9d3 2300 	ldrd	r2, r3, [r3]
  403db0:	460d      	mov	r5, r1
  403db2:	4604      	mov	r4, r0
  403db4:	f001 f96e 	bl	405094 <__aeabi_dsub>
  403db8:	4602      	mov	r2, r0
  403dba:	460b      	mov	r3, r1
  403dbc:	e9ca 2300 	strd	r2, r3, [sl]
  403dc0:	4629      	mov	r1, r5
  403dc2:	4620      	mov	r0, r4
  403dc4:	f001 f966 	bl	405094 <__aeabi_dsub>
  403dc8:	a337      	add	r3, pc, #220	; (adr r3, 403ea8 <__ieee754_rem_pio2+0x260>)
  403dca:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dce:	f001 f961 	bl	405094 <__aeabi_dsub>
  403dd2:	2501      	movs	r5, #1
  403dd4:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403dd8:	e7d4      	b.n	403d84 <__ieee754_rem_pio2+0x13c>
  403dda:	f001 f837 	bl	404e4c <fabs>
  403dde:	a334      	add	r3, pc, #208	; (adr r3, 403eb0 <__ieee754_rem_pio2+0x268>)
  403de0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403de4:	4680      	mov	r8, r0
  403de6:	4689      	mov	r9, r1
  403de8:	f001 fb08 	bl	4053fc <__aeabi_dmul>
  403dec:	2200      	movs	r2, #0
  403dee:	4b39      	ldr	r3, [pc, #228]	; (403ed4 <__ieee754_rem_pio2+0x28c>)
  403df0:	f001 f952 	bl	405098 <__adddf3>
  403df4:	f001 fdb2 	bl	40595c <__aeabi_d2iz>
  403df8:	4605      	mov	r5, r0
  403dfa:	f001 fa99 	bl	405330 <__aeabi_i2d>
  403dfe:	a324      	add	r3, pc, #144	; (adr r3, 403e90 <__ieee754_rem_pio2+0x248>)
  403e00:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e04:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403e08:	f001 faf8 	bl	4053fc <__aeabi_dmul>
  403e0c:	4602      	mov	r2, r0
  403e0e:	460b      	mov	r3, r1
  403e10:	4640      	mov	r0, r8
  403e12:	4649      	mov	r1, r9
  403e14:	f001 f93e 	bl	405094 <__aeabi_dsub>
  403e18:	a31f      	add	r3, pc, #124	; (adr r3, 403e98 <__ieee754_rem_pio2+0x250>)
  403e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e1e:	4680      	mov	r8, r0
  403e20:	4689      	mov	r9, r1
  403e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403e26:	f001 fae9 	bl	4053fc <__aeabi_dmul>
  403e2a:	2d1f      	cmp	r5, #31
  403e2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e30:	dc54      	bgt.n	403edc <__ieee754_rem_pio2+0x294>
  403e32:	4b29      	ldr	r3, [pc, #164]	; (403ed8 <__ieee754_rem_pio2+0x290>)
  403e34:	1e6a      	subs	r2, r5, #1
  403e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403e3a:	429f      	cmp	r7, r3
  403e3c:	d04e      	beq.n	403edc <__ieee754_rem_pio2+0x294>
  403e3e:	4602      	mov	r2, r0
  403e40:	460b      	mov	r3, r1
  403e42:	4640      	mov	r0, r8
  403e44:	4649      	mov	r1, r9
  403e46:	f001 f925 	bl	405094 <__aeabi_dsub>
  403e4a:	4602      	mov	r2, r0
  403e4c:	460b      	mov	r3, r1
  403e4e:	e9ca 2300 	strd	r2, r3, [sl]
  403e52:	4683      	mov	fp, r0
  403e54:	460e      	mov	r6, r1
  403e56:	465a      	mov	r2, fp
  403e58:	4633      	mov	r3, r6
  403e5a:	4640      	mov	r0, r8
  403e5c:	4649      	mov	r1, r9
  403e5e:	f001 f919 	bl	405094 <__aeabi_dsub>
  403e62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e66:	f001 f915 	bl	405094 <__aeabi_dsub>
  403e6a:	2c00      	cmp	r4, #0
  403e6c:	4602      	mov	r2, r0
  403e6e:	460b      	mov	r3, r1
  403e70:	e9ca 2302 	strd	r2, r3, [sl, #8]
  403e74:	da86      	bge.n	403d84 <__ieee754_rem_pio2+0x13c>
  403e76:	465b      	mov	r3, fp
  403e78:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  403e7c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403e80:	e88a 0048 	stmia.w	sl, {r3, r6}
  403e84:	f8ca 100c 	str.w	r1, [sl, #12]
  403e88:	f8ca 0008 	str.w	r0, [sl, #8]
  403e8c:	426d      	negs	r5, r5
  403e8e:	e779      	b.n	403d84 <__ieee754_rem_pio2+0x13c>
  403e90:	54400000 	.word	0x54400000
  403e94:	3ff921fb 	.word	0x3ff921fb
  403e98:	1a626331 	.word	0x1a626331
  403e9c:	3dd0b461 	.word	0x3dd0b461
  403ea0:	1a600000 	.word	0x1a600000
  403ea4:	3dd0b461 	.word	0x3dd0b461
  403ea8:	2e037073 	.word	0x2e037073
  403eac:	3ba3198a 	.word	0x3ba3198a
  403eb0:	6dc9c883 	.word	0x6dc9c883
  403eb4:	3fe45f30 	.word	0x3fe45f30
  403eb8:	3fe921fb 	.word	0x3fe921fb
  403ebc:	4002d97b 	.word	0x4002d97b
  403ec0:	3ff921fb 	.word	0x3ff921fb
  403ec4:	413921fb 	.word	0x413921fb
  403ec8:	7fefffff 	.word	0x7fefffff
  403ecc:	41700000 	.word	0x41700000
  403ed0:	00408824 	.word	0x00408824
  403ed4:	3fe00000 	.word	0x3fe00000
  403ed8:	004087a4 	.word	0x004087a4
  403edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ee0:	4640      	mov	r0, r8
  403ee2:	4649      	mov	r1, r9
  403ee4:	f001 f8d6 	bl	405094 <__aeabi_dsub>
  403ee8:	153a      	asrs	r2, r7, #20
  403eea:	f3c1 530a 	ubfx	r3, r1, #20, #11
  403eee:	1ad3      	subs	r3, r2, r3
  403ef0:	2b10      	cmp	r3, #16
  403ef2:	4683      	mov	fp, r0
  403ef4:	460e      	mov	r6, r1
  403ef6:	9209      	str	r2, [sp, #36]	; 0x24
  403ef8:	e9ca 0100 	strd	r0, r1, [sl]
  403efc:	ddab      	ble.n	403e56 <__ieee754_rem_pio2+0x20e>
  403efe:	a358      	add	r3, pc, #352	; (adr r3, 404060 <__ieee754_rem_pio2+0x418>)
  403f00:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f08:	f001 fa78 	bl	4053fc <__aeabi_dmul>
  403f0c:	4606      	mov	r6, r0
  403f0e:	460f      	mov	r7, r1
  403f10:	4602      	mov	r2, r0
  403f12:	460b      	mov	r3, r1
  403f14:	4640      	mov	r0, r8
  403f16:	4649      	mov	r1, r9
  403f18:	f001 f8bc 	bl	405094 <__aeabi_dsub>
  403f1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403f20:	4602      	mov	r2, r0
  403f22:	460b      	mov	r3, r1
  403f24:	4640      	mov	r0, r8
  403f26:	4649      	mov	r1, r9
  403f28:	f001 f8b4 	bl	405094 <__aeabi_dsub>
  403f2c:	4632      	mov	r2, r6
  403f2e:	463b      	mov	r3, r7
  403f30:	f001 f8b0 	bl	405094 <__aeabi_dsub>
  403f34:	a34c      	add	r3, pc, #304	; (adr r3, 404068 <__ieee754_rem_pio2+0x420>)
  403f36:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f3a:	4606      	mov	r6, r0
  403f3c:	460f      	mov	r7, r1
  403f3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f42:	f001 fa5b 	bl	4053fc <__aeabi_dmul>
  403f46:	4632      	mov	r2, r6
  403f48:	463b      	mov	r3, r7
  403f4a:	f001 f8a3 	bl	405094 <__aeabi_dsub>
  403f4e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  403f52:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f56:	4602      	mov	r2, r0
  403f58:	460b      	mov	r3, r1
  403f5a:	4640      	mov	r0, r8
  403f5c:	4649      	mov	r1, r9
  403f5e:	f001 f899 	bl	405094 <__aeabi_dsub>
  403f62:	460b      	mov	r3, r1
  403f64:	f3c1 570a 	ubfx	r7, r1, #20, #11
  403f68:	460e      	mov	r6, r1
  403f6a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403f6c:	1bcf      	subs	r7, r1, r7
  403f6e:	4602      	mov	r2, r0
  403f70:	2f31      	cmp	r7, #49	; 0x31
  403f72:	4683      	mov	fp, r0
  403f74:	e9ca 2300 	strd	r2, r3, [sl]
  403f78:	dd6c      	ble.n	404054 <__ieee754_rem_pio2+0x40c>
  403f7a:	a33d      	add	r3, pc, #244	; (adr r3, 404070 <__ieee754_rem_pio2+0x428>)
  403f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403f84:	f001 fa3a 	bl	4053fc <__aeabi_dmul>
  403f88:	4606      	mov	r6, r0
  403f8a:	460f      	mov	r7, r1
  403f8c:	4602      	mov	r2, r0
  403f8e:	460b      	mov	r3, r1
  403f90:	4640      	mov	r0, r8
  403f92:	4649      	mov	r1, r9
  403f94:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403f98:	f001 f87c 	bl	405094 <__aeabi_dsub>
  403f9c:	4602      	mov	r2, r0
  403f9e:	460b      	mov	r3, r1
  403fa0:	4680      	mov	r8, r0
  403fa2:	4689      	mov	r9, r1
  403fa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403fa8:	f001 f874 	bl	405094 <__aeabi_dsub>
  403fac:	4632      	mov	r2, r6
  403fae:	463b      	mov	r3, r7
  403fb0:	f001 f870 	bl	405094 <__aeabi_dsub>
  403fb4:	a330      	add	r3, pc, #192	; (adr r3, 404078 <__ieee754_rem_pio2+0x430>)
  403fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fba:	4606      	mov	r6, r0
  403fbc:	460f      	mov	r7, r1
  403fbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403fc2:	f001 fa1b 	bl	4053fc <__aeabi_dmul>
  403fc6:	4632      	mov	r2, r6
  403fc8:	463b      	mov	r3, r7
  403fca:	f001 f863 	bl	405094 <__aeabi_dsub>
  403fce:	4602      	mov	r2, r0
  403fd0:	460b      	mov	r3, r1
  403fd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403fd6:	e734      	b.n	403e42 <__ieee754_rem_pio2+0x1fa>
  403fd8:	f001 f85e 	bl	405098 <__adddf3>
  403fdc:	4b2a      	ldr	r3, [pc, #168]	; (404088 <__ieee754_rem_pio2+0x440>)
  403fde:	429f      	cmp	r7, r3
  403fe0:	4604      	mov	r4, r0
  403fe2:	460d      	mov	r5, r1
  403fe4:	d018      	beq.n	404018 <__ieee754_rem_pio2+0x3d0>
  403fe6:	a326      	add	r3, pc, #152	; (adr r3, 404080 <__ieee754_rem_pio2+0x438>)
  403fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fec:	f001 f854 	bl	405098 <__adddf3>
  403ff0:	4602      	mov	r2, r0
  403ff2:	460b      	mov	r3, r1
  403ff4:	e9ca 2300 	strd	r2, r3, [sl]
  403ff8:	4629      	mov	r1, r5
  403ffa:	4620      	mov	r0, r4
  403ffc:	f001 f84a 	bl	405094 <__aeabi_dsub>
  404000:	a31f      	add	r3, pc, #124	; (adr r3, 404080 <__ieee754_rem_pio2+0x438>)
  404002:	e9d3 2300 	ldrd	r2, r3, [r3]
  404006:	f001 f847 	bl	405098 <__adddf3>
  40400a:	f04f 35ff 	mov.w	r5, #4294967295
  40400e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  404012:	e6b7      	b.n	403d84 <__ieee754_rem_pio2+0x13c>
  404014:	2303      	movs	r3, #3
  404016:	e694      	b.n	403d42 <__ieee754_rem_pio2+0xfa>
  404018:	a311      	add	r3, pc, #68	; (adr r3, 404060 <__ieee754_rem_pio2+0x418>)
  40401a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40401e:	f001 f83b 	bl	405098 <__adddf3>
  404022:	a311      	add	r3, pc, #68	; (adr r3, 404068 <__ieee754_rem_pio2+0x420>)
  404024:	e9d3 2300 	ldrd	r2, r3, [r3]
  404028:	460d      	mov	r5, r1
  40402a:	4604      	mov	r4, r0
  40402c:	f001 f834 	bl	405098 <__adddf3>
  404030:	4602      	mov	r2, r0
  404032:	460b      	mov	r3, r1
  404034:	e9ca 2300 	strd	r2, r3, [sl]
  404038:	4629      	mov	r1, r5
  40403a:	4620      	mov	r0, r4
  40403c:	f001 f82a 	bl	405094 <__aeabi_dsub>
  404040:	a309      	add	r3, pc, #36	; (adr r3, 404068 <__ieee754_rem_pio2+0x420>)
  404042:	e9d3 2300 	ldrd	r2, r3, [r3]
  404046:	f001 f827 	bl	405098 <__adddf3>
  40404a:	f04f 35ff 	mov.w	r5, #4294967295
  40404e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  404052:	e697      	b.n	403d84 <__ieee754_rem_pio2+0x13c>
  404054:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  404058:	e6fd      	b.n	403e56 <__ieee754_rem_pio2+0x20e>
  40405a:	bf00      	nop
  40405c:	f3af 8000 	nop.w
  404060:	1a600000 	.word	0x1a600000
  404064:	3dd0b461 	.word	0x3dd0b461
  404068:	2e037073 	.word	0x2e037073
  40406c:	3ba3198a 	.word	0x3ba3198a
  404070:	2e000000 	.word	0x2e000000
  404074:	3ba3198a 	.word	0x3ba3198a
  404078:	252049c1 	.word	0x252049c1
  40407c:	397b839a 	.word	0x397b839a
  404080:	1a626331 	.word	0x1a626331
  404084:	3dd0b461 	.word	0x3dd0b461
  404088:	3ff921fb 	.word	0x3ff921fb

0040408c <__ieee754_sqrt>:
  40408c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404090:	4f5b      	ldr	r7, [pc, #364]	; (404200 <__ieee754_sqrt+0x174>)
  404092:	438f      	bics	r7, r1
  404094:	4605      	mov	r5, r0
  404096:	460c      	mov	r4, r1
  404098:	f000 8092 	beq.w	4041c0 <__ieee754_sqrt+0x134>
  40409c:	2900      	cmp	r1, #0
  40409e:	460b      	mov	r3, r1
  4040a0:	4602      	mov	r2, r0
  4040a2:	dd6f      	ble.n	404184 <__ieee754_sqrt+0xf8>
  4040a4:	150f      	asrs	r7, r1, #20
  4040a6:	d07b      	beq.n	4041a0 <__ieee754_sqrt+0x114>
  4040a8:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  4040ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4040b0:	07f8      	lsls	r0, r7, #31
  4040b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4040b6:	d45c      	bmi.n	404172 <__ieee754_sqrt+0xe6>
  4040b8:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  4040bc:	2600      	movs	r6, #0
  4040be:	440b      	add	r3, r1
  4040c0:	107f      	asrs	r7, r7, #1
  4040c2:	0052      	lsls	r2, r2, #1
  4040c4:	46b6      	mov	lr, r6
  4040c6:	2016      	movs	r0, #22
  4040c8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4040cc:	eb0e 0401 	add.w	r4, lr, r1
  4040d0:	429c      	cmp	r4, r3
  4040d2:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  4040d6:	ea4f 0242 	mov.w	r2, r2, lsl #1
  4040da:	dc03      	bgt.n	4040e4 <__ieee754_sqrt+0x58>
  4040dc:	1b1b      	subs	r3, r3, r4
  4040de:	eb04 0e01 	add.w	lr, r4, r1
  4040e2:	440e      	add	r6, r1
  4040e4:	3801      	subs	r0, #1
  4040e6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  4040ea:	ea4f 0151 	mov.w	r1, r1, lsr #1
  4040ee:	d1ed      	bne.n	4040cc <__ieee754_sqrt+0x40>
  4040f0:	4684      	mov	ip, r0
  4040f2:	2420      	movs	r4, #32
  4040f4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4040f8:	e009      	b.n	40410e <__ieee754_sqrt+0x82>
  4040fa:	d020      	beq.n	40413e <__ieee754_sqrt+0xb2>
  4040fc:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  404100:	3c01      	subs	r4, #1
  404102:	ea4f 0151 	mov.w	r1, r1, lsr #1
  404106:	442b      	add	r3, r5
  404108:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40410c:	d020      	beq.n	404150 <__ieee754_sqrt+0xc4>
  40410e:	4573      	cmp	r3, lr
  404110:	eb01 050c 	add.w	r5, r1, ip
  404114:	ddf1      	ble.n	4040fa <__ieee754_sqrt+0x6e>
  404116:	2d00      	cmp	r5, #0
  404118:	eb05 0c01 	add.w	ip, r5, r1
  40411c:	db09      	blt.n	404132 <__ieee754_sqrt+0xa6>
  40411e:	46f0      	mov	r8, lr
  404120:	4295      	cmp	r5, r2
  404122:	eba3 030e 	sub.w	r3, r3, lr
  404126:	d900      	bls.n	40412a <__ieee754_sqrt+0x9e>
  404128:	3b01      	subs	r3, #1
  40412a:	1b52      	subs	r2, r2, r5
  40412c:	4408      	add	r0, r1
  40412e:	46c6      	mov	lr, r8
  404130:	e7e4      	b.n	4040fc <__ieee754_sqrt+0x70>
  404132:	f1bc 0f00 	cmp.w	ip, #0
  404136:	dbf2      	blt.n	40411e <__ieee754_sqrt+0x92>
  404138:	f10e 0801 	add.w	r8, lr, #1
  40413c:	e7f0      	b.n	404120 <__ieee754_sqrt+0x94>
  40413e:	4295      	cmp	r5, r2
  404140:	d8dc      	bhi.n	4040fc <__ieee754_sqrt+0x70>
  404142:	2d00      	cmp	r5, #0
  404144:	eb05 0c01 	add.w	ip, r5, r1
  404148:	db44      	blt.n	4041d4 <__ieee754_sqrt+0x148>
  40414a:	4698      	mov	r8, r3
  40414c:	2300      	movs	r3, #0
  40414e:	e7ec      	b.n	40412a <__ieee754_sqrt+0x9e>
  404150:	4313      	orrs	r3, r2
  404152:	d113      	bne.n	40417c <__ieee754_sqrt+0xf0>
  404154:	0840      	lsrs	r0, r0, #1
  404156:	1073      	asrs	r3, r6, #1
  404158:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  40415c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404160:	07f2      	lsls	r2, r6, #31
  404162:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  404166:	bf48      	it	mi
  404168:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  40416c:	4649      	mov	r1, r9
  40416e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404172:	005b      	lsls	r3, r3, #1
  404174:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  404178:	0052      	lsls	r2, r2, #1
  40417a:	e79d      	b.n	4040b8 <__ieee754_sqrt+0x2c>
  40417c:	1c41      	adds	r1, r0, #1
  40417e:	d02d      	beq.n	4041dc <__ieee754_sqrt+0x150>
  404180:	3001      	adds	r0, #1
  404182:	e7e7      	b.n	404154 <__ieee754_sqrt+0xc8>
  404184:	4606      	mov	r6, r0
  404186:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  40418a:	433e      	orrs	r6, r7
  40418c:	d0ef      	beq.n	40416e <__ieee754_sqrt+0xe2>
  40418e:	bb69      	cbnz	r1, 4041ec <__ieee754_sqrt+0x160>
  404190:	460f      	mov	r7, r1
  404192:	0ad3      	lsrs	r3, r2, #11
  404194:	3f15      	subs	r7, #21
  404196:	0552      	lsls	r2, r2, #21
  404198:	2b00      	cmp	r3, #0
  40419a:	d0fa      	beq.n	404192 <__ieee754_sqrt+0x106>
  40419c:	02de      	lsls	r6, r3, #11
  40419e:	d420      	bmi.n	4041e2 <__ieee754_sqrt+0x156>
  4041a0:	2400      	movs	r4, #0
  4041a2:	e000      	b.n	4041a6 <__ieee754_sqrt+0x11a>
  4041a4:	4604      	mov	r4, r0
  4041a6:	005b      	lsls	r3, r3, #1
  4041a8:	02dd      	lsls	r5, r3, #11
  4041aa:	f104 0001 	add.w	r0, r4, #1
  4041ae:	d5f9      	bpl.n	4041a4 <__ieee754_sqrt+0x118>
  4041b0:	f1c0 0120 	rsb	r1, r0, #32
  4041b4:	fa22 f101 	lsr.w	r1, r2, r1
  4041b8:	430b      	orrs	r3, r1
  4041ba:	1b3f      	subs	r7, r7, r4
  4041bc:	4082      	lsls	r2, r0
  4041be:	e773      	b.n	4040a8 <__ieee754_sqrt+0x1c>
  4041c0:	4602      	mov	r2, r0
  4041c2:	460b      	mov	r3, r1
  4041c4:	f001 f91a 	bl	4053fc <__aeabi_dmul>
  4041c8:	462a      	mov	r2, r5
  4041ca:	4623      	mov	r3, r4
  4041cc:	f000 ff64 	bl	405098 <__adddf3>
  4041d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4041d4:	f1bc 0f00 	cmp.w	ip, #0
  4041d8:	daae      	bge.n	404138 <__ieee754_sqrt+0xac>
  4041da:	e7b6      	b.n	40414a <__ieee754_sqrt+0xbe>
  4041dc:	3601      	adds	r6, #1
  4041de:	4620      	mov	r0, r4
  4041e0:	e7b9      	b.n	404156 <__ieee754_sqrt+0xca>
  4041e2:	2000      	movs	r0, #0
  4041e4:	2120      	movs	r1, #32
  4041e6:	f04f 34ff 	mov.w	r4, #4294967295
  4041ea:	e7e3      	b.n	4041b4 <__ieee754_sqrt+0x128>
  4041ec:	4602      	mov	r2, r0
  4041ee:	460b      	mov	r3, r1
  4041f0:	f000 ff50 	bl	405094 <__aeabi_dsub>
  4041f4:	4602      	mov	r2, r0
  4041f6:	460b      	mov	r3, r1
  4041f8:	f001 fa2a 	bl	405650 <__aeabi_ddiv>
  4041fc:	e7b7      	b.n	40416e <__ieee754_sqrt+0xe2>
  4041fe:	bf00      	nop
  404200:	7ff00000 	.word	0x7ff00000
  404204:	00000000 	.word	0x00000000

00404208 <__kernel_cos>:
  404208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40420c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  404210:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  404214:	b085      	sub	sp, #20
  404216:	460c      	mov	r4, r1
  404218:	4692      	mov	sl, r2
  40421a:	469b      	mov	fp, r3
  40421c:	4605      	mov	r5, r0
  40421e:	da6b      	bge.n	4042f8 <__kernel_cos+0xf0>
  404220:	f001 fb9c 	bl	40595c <__aeabi_d2iz>
  404224:	2800      	cmp	r0, #0
  404226:	f000 80e8 	beq.w	4043fa <__kernel_cos+0x1f2>
  40422a:	462a      	mov	r2, r5
  40422c:	4623      	mov	r3, r4
  40422e:	4628      	mov	r0, r5
  404230:	4621      	mov	r1, r4
  404232:	f001 f8e3 	bl	4053fc <__aeabi_dmul>
  404236:	a374      	add	r3, pc, #464	; (adr r3, 404408 <__kernel_cos+0x200>)
  404238:	e9d3 2300 	ldrd	r2, r3, [r3]
  40423c:	4680      	mov	r8, r0
  40423e:	4689      	mov	r9, r1
  404240:	f001 f8dc 	bl	4053fc <__aeabi_dmul>
  404244:	a372      	add	r3, pc, #456	; (adr r3, 404410 <__kernel_cos+0x208>)
  404246:	e9d3 2300 	ldrd	r2, r3, [r3]
  40424a:	f000 ff25 	bl	405098 <__adddf3>
  40424e:	4642      	mov	r2, r8
  404250:	464b      	mov	r3, r9
  404252:	f001 f8d3 	bl	4053fc <__aeabi_dmul>
  404256:	a370      	add	r3, pc, #448	; (adr r3, 404418 <__kernel_cos+0x210>)
  404258:	e9d3 2300 	ldrd	r2, r3, [r3]
  40425c:	f000 ff1a 	bl	405094 <__aeabi_dsub>
  404260:	4642      	mov	r2, r8
  404262:	464b      	mov	r3, r9
  404264:	f001 f8ca 	bl	4053fc <__aeabi_dmul>
  404268:	a36d      	add	r3, pc, #436	; (adr r3, 404420 <__kernel_cos+0x218>)
  40426a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40426e:	f000 ff13 	bl	405098 <__adddf3>
  404272:	4642      	mov	r2, r8
  404274:	464b      	mov	r3, r9
  404276:	f001 f8c1 	bl	4053fc <__aeabi_dmul>
  40427a:	a36b      	add	r3, pc, #428	; (adr r3, 404428 <__kernel_cos+0x220>)
  40427c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404280:	f000 ff08 	bl	405094 <__aeabi_dsub>
  404284:	4642      	mov	r2, r8
  404286:	464b      	mov	r3, r9
  404288:	f001 f8b8 	bl	4053fc <__aeabi_dmul>
  40428c:	a368      	add	r3, pc, #416	; (adr r3, 404430 <__kernel_cos+0x228>)
  40428e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404292:	f000 ff01 	bl	405098 <__adddf3>
  404296:	4642      	mov	r2, r8
  404298:	464b      	mov	r3, r9
  40429a:	f001 f8af 	bl	4053fc <__aeabi_dmul>
  40429e:	e9cd 0100 	strd	r0, r1, [sp]
  4042a2:	2200      	movs	r2, #0
  4042a4:	4b64      	ldr	r3, [pc, #400]	; (404438 <__kernel_cos+0x230>)
  4042a6:	4640      	mov	r0, r8
  4042a8:	4649      	mov	r1, r9
  4042aa:	f001 f8a7 	bl	4053fc <__aeabi_dmul>
  4042ae:	e9dd 2300 	ldrd	r2, r3, [sp]
  4042b2:	4606      	mov	r6, r0
  4042b4:	460f      	mov	r7, r1
  4042b6:	4640      	mov	r0, r8
  4042b8:	4649      	mov	r1, r9
  4042ba:	f001 f89f 	bl	4053fc <__aeabi_dmul>
  4042be:	4652      	mov	r2, sl
  4042c0:	4680      	mov	r8, r0
  4042c2:	4689      	mov	r9, r1
  4042c4:	465b      	mov	r3, fp
  4042c6:	4628      	mov	r0, r5
  4042c8:	4621      	mov	r1, r4
  4042ca:	f001 f897 	bl	4053fc <__aeabi_dmul>
  4042ce:	4602      	mov	r2, r0
  4042d0:	460b      	mov	r3, r1
  4042d2:	4640      	mov	r0, r8
  4042d4:	4649      	mov	r1, r9
  4042d6:	f000 fedd 	bl	405094 <__aeabi_dsub>
  4042da:	4602      	mov	r2, r0
  4042dc:	460b      	mov	r3, r1
  4042de:	4630      	mov	r0, r6
  4042e0:	4639      	mov	r1, r7
  4042e2:	f000 fed7 	bl	405094 <__aeabi_dsub>
  4042e6:	4602      	mov	r2, r0
  4042e8:	460b      	mov	r3, r1
  4042ea:	2000      	movs	r0, #0
  4042ec:	4953      	ldr	r1, [pc, #332]	; (40443c <__kernel_cos+0x234>)
  4042ee:	f000 fed1 	bl	405094 <__aeabi_dsub>
  4042f2:	b005      	add	sp, #20
  4042f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042f8:	4602      	mov	r2, r0
  4042fa:	460b      	mov	r3, r1
  4042fc:	f001 f87e 	bl	4053fc <__aeabi_dmul>
  404300:	a341      	add	r3, pc, #260	; (adr r3, 404408 <__kernel_cos+0x200>)
  404302:	e9d3 2300 	ldrd	r2, r3, [r3]
  404306:	4680      	mov	r8, r0
  404308:	4689      	mov	r9, r1
  40430a:	f001 f877 	bl	4053fc <__aeabi_dmul>
  40430e:	a340      	add	r3, pc, #256	; (adr r3, 404410 <__kernel_cos+0x208>)
  404310:	e9d3 2300 	ldrd	r2, r3, [r3]
  404314:	f000 fec0 	bl	405098 <__adddf3>
  404318:	4642      	mov	r2, r8
  40431a:	464b      	mov	r3, r9
  40431c:	f001 f86e 	bl	4053fc <__aeabi_dmul>
  404320:	a33d      	add	r3, pc, #244	; (adr r3, 404418 <__kernel_cos+0x210>)
  404322:	e9d3 2300 	ldrd	r2, r3, [r3]
  404326:	f000 feb5 	bl	405094 <__aeabi_dsub>
  40432a:	4642      	mov	r2, r8
  40432c:	464b      	mov	r3, r9
  40432e:	f001 f865 	bl	4053fc <__aeabi_dmul>
  404332:	a33b      	add	r3, pc, #236	; (adr r3, 404420 <__kernel_cos+0x218>)
  404334:	e9d3 2300 	ldrd	r2, r3, [r3]
  404338:	f000 feae 	bl	405098 <__adddf3>
  40433c:	4642      	mov	r2, r8
  40433e:	464b      	mov	r3, r9
  404340:	f001 f85c 	bl	4053fc <__aeabi_dmul>
  404344:	a338      	add	r3, pc, #224	; (adr r3, 404428 <__kernel_cos+0x220>)
  404346:	e9d3 2300 	ldrd	r2, r3, [r3]
  40434a:	f000 fea3 	bl	405094 <__aeabi_dsub>
  40434e:	4642      	mov	r2, r8
  404350:	464b      	mov	r3, r9
  404352:	f001 f853 	bl	4053fc <__aeabi_dmul>
  404356:	a336      	add	r3, pc, #216	; (adr r3, 404430 <__kernel_cos+0x228>)
  404358:	e9d3 2300 	ldrd	r2, r3, [r3]
  40435c:	f000 fe9c 	bl	405098 <__adddf3>
  404360:	464b      	mov	r3, r9
  404362:	4642      	mov	r2, r8
  404364:	f001 f84a 	bl	4053fc <__aeabi_dmul>
  404368:	4b35      	ldr	r3, [pc, #212]	; (404440 <__kernel_cos+0x238>)
  40436a:	429e      	cmp	r6, r3
  40436c:	e9cd 0100 	strd	r0, r1, [sp]
  404370:	dd97      	ble.n	4042a2 <__kernel_cos+0x9a>
  404372:	4b34      	ldr	r3, [pc, #208]	; (404444 <__kernel_cos+0x23c>)
  404374:	429e      	cmp	r6, r3
  404376:	f04f 0200 	mov.w	r2, #0
  40437a:	dc38      	bgt.n	4043ee <__kernel_cos+0x1e6>
  40437c:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
  404380:	2000      	movs	r0, #0
  404382:	492e      	ldr	r1, [pc, #184]	; (40443c <__kernel_cos+0x234>)
  404384:	4616      	mov	r6, r2
  404386:	461f      	mov	r7, r3
  404388:	f000 fe84 	bl	405094 <__aeabi_dsub>
  40438c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404390:	2200      	movs	r2, #0
  404392:	4b29      	ldr	r3, [pc, #164]	; (404438 <__kernel_cos+0x230>)
  404394:	4640      	mov	r0, r8
  404396:	4649      	mov	r1, r9
  404398:	f001 f830 	bl	4053fc <__aeabi_dmul>
  40439c:	4632      	mov	r2, r6
  40439e:	463b      	mov	r3, r7
  4043a0:	f000 fe78 	bl	405094 <__aeabi_dsub>
  4043a4:	e9dd 2300 	ldrd	r2, r3, [sp]
  4043a8:	4606      	mov	r6, r0
  4043aa:	460f      	mov	r7, r1
  4043ac:	4640      	mov	r0, r8
  4043ae:	4649      	mov	r1, r9
  4043b0:	f001 f824 	bl	4053fc <__aeabi_dmul>
  4043b4:	4652      	mov	r2, sl
  4043b6:	4680      	mov	r8, r0
  4043b8:	4689      	mov	r9, r1
  4043ba:	465b      	mov	r3, fp
  4043bc:	4628      	mov	r0, r5
  4043be:	4621      	mov	r1, r4
  4043c0:	f001 f81c 	bl	4053fc <__aeabi_dmul>
  4043c4:	4602      	mov	r2, r0
  4043c6:	460b      	mov	r3, r1
  4043c8:	4640      	mov	r0, r8
  4043ca:	4649      	mov	r1, r9
  4043cc:	f000 fe62 	bl	405094 <__aeabi_dsub>
  4043d0:	4602      	mov	r2, r0
  4043d2:	460b      	mov	r3, r1
  4043d4:	4630      	mov	r0, r6
  4043d6:	4639      	mov	r1, r7
  4043d8:	f000 fe5c 	bl	405094 <__aeabi_dsub>
  4043dc:	4602      	mov	r2, r0
  4043de:	460b      	mov	r3, r1
  4043e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043e4:	f000 fe56 	bl	405094 <__aeabi_dsub>
  4043e8:	b005      	add	sp, #20
  4043ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ee:	4b16      	ldr	r3, [pc, #88]	; (404448 <__kernel_cos+0x240>)
  4043f0:	4f16      	ldr	r7, [pc, #88]	; (40444c <__kernel_cos+0x244>)
  4043f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4043f6:	2600      	movs	r6, #0
  4043f8:	e7ca      	b.n	404390 <__kernel_cos+0x188>
  4043fa:	4910      	ldr	r1, [pc, #64]	; (40443c <__kernel_cos+0x234>)
  4043fc:	2000      	movs	r0, #0
  4043fe:	b005      	add	sp, #20
  404400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404404:	f3af 8000 	nop.w
  404408:	be8838d4 	.word	0xbe8838d4
  40440c:	bda8fae9 	.word	0xbda8fae9
  404410:	bdb4b1c4 	.word	0xbdb4b1c4
  404414:	3e21ee9e 	.word	0x3e21ee9e
  404418:	809c52ad 	.word	0x809c52ad
  40441c:	3e927e4f 	.word	0x3e927e4f
  404420:	19cb1590 	.word	0x19cb1590
  404424:	3efa01a0 	.word	0x3efa01a0
  404428:	16c15177 	.word	0x16c15177
  40442c:	3f56c16c 	.word	0x3f56c16c
  404430:	5555554c 	.word	0x5555554c
  404434:	3fa55555 	.word	0x3fa55555
  404438:	3fe00000 	.word	0x3fe00000
  40443c:	3ff00000 	.word	0x3ff00000
  404440:	3fd33332 	.word	0x3fd33332
  404444:	3fe90000 	.word	0x3fe90000
  404448:	3fe70000 	.word	0x3fe70000
  40444c:	3fd20000 	.word	0x3fd20000

00404450 <__kernel_rem_pio2>:
  404450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404454:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
  404458:	4c9c      	ldr	r4, [pc, #624]	; (4046cc <__kernel_rem_pio2+0x27c>)
  40445a:	9ea2      	ldr	r6, [sp, #648]	; 0x288
  40445c:	4d9c      	ldr	r5, [pc, #624]	; (4046d0 <__kernel_rem_pio2+0x280>)
  40445e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  404462:	9405      	str	r4, [sp, #20]
  404464:	4626      	mov	r6, r4
  404466:	1ed4      	subs	r4, r2, #3
  404468:	fb85 7504 	smull	r7, r5, r5, r4
  40446c:	17e4      	asrs	r4, r4, #31
  40446e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  404472:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  404476:	461d      	mov	r5, r3
  404478:	9308      	str	r3, [sp, #32]
  40447a:	1c63      	adds	r3, r4, #1
  40447c:	eba3 0383 	sub.w	r3, r3, r3, lsl #2
  404480:	3d01      	subs	r5, #1
  404482:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404486:	9304      	str	r3, [sp, #16]
  404488:	462b      	mov	r3, r5
  40448a:	9409      	str	r4, [sp, #36]	; 0x24
  40448c:	9502      	str	r5, [sp, #8]
  40448e:	1b65      	subs	r5, r4, r5
  404490:	18f4      	adds	r4, r6, r3
  404492:	9003      	str	r0, [sp, #12]
  404494:	9106      	str	r1, [sp, #24]
  404496:	d41a      	bmi.n	4044ce <__kernel_rem_pio2+0x7e>
  404498:	442c      	add	r4, r5
  40449a:	3401      	adds	r4, #1
  40449c:	f10d 0878 	add.w	r8, sp, #120	; 0x78
  4044a0:	2600      	movs	r6, #0
  4044a2:	2700      	movs	r7, #0
  4044a4:	f8dd 928c 	ldr.w	r9, [sp, #652]	; 0x28c
  4044a8:	e008      	b.n	4044bc <__kernel_rem_pio2+0x6c>
  4044aa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
  4044ae:	f000 ff3f 	bl	405330 <__aeabi_i2d>
  4044b2:	3501      	adds	r5, #1
  4044b4:	42a5      	cmp	r5, r4
  4044b6:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4044ba:	d008      	beq.n	4044ce <__kernel_rem_pio2+0x7e>
  4044bc:	2d00      	cmp	r5, #0
  4044be:	daf4      	bge.n	4044aa <__kernel_rem_pio2+0x5a>
  4044c0:	3501      	adds	r5, #1
  4044c2:	4630      	mov	r0, r6
  4044c4:	4639      	mov	r1, r7
  4044c6:	42a5      	cmp	r5, r4
  4044c8:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  4044cc:	d1f6      	bne.n	4044bc <__kernel_rem_pio2+0x6c>
  4044ce:	9b05      	ldr	r3, [sp, #20]
  4044d0:	2b00      	cmp	r3, #0
  4044d2:	db2e      	blt.n	404532 <__kernel_rem_pio2+0xe2>
  4044d4:	9b08      	ldr	r3, [sp, #32]
  4044d6:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  4044da:	9b03      	ldr	r3, [sp, #12]
  4044dc:	f1a9 0808 	sub.w	r8, r9, #8
  4044e0:	4498      	add	r8, r3
  4044e2:	ab20      	add	r3, sp, #128	; 0x80
  4044e4:	4499      	add	r9, r3
  4044e6:	9b05      	ldr	r3, [sp, #20]
  4044e8:	aa70      	add	r2, sp, #448	; 0x1c0
  4044ea:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
  4044ee:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  4044f2:	9b02      	ldr	r3, [sp, #8]
  4044f4:	2b00      	cmp	r3, #0
  4044f6:	f2c0 830f 	blt.w	404b18 <__kernel_rem_pio2+0x6c8>
  4044fa:	9b03      	ldr	r3, [sp, #12]
  4044fc:	464d      	mov	r5, r9
  4044fe:	f1a3 0408 	sub.w	r4, r3, #8
  404502:	2600      	movs	r6, #0
  404504:	2700      	movs	r7, #0
  404506:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  40450a:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  40450e:	f000 ff75 	bl	4053fc <__aeabi_dmul>
  404512:	4602      	mov	r2, r0
  404514:	460b      	mov	r3, r1
  404516:	4630      	mov	r0, r6
  404518:	4639      	mov	r1, r7
  40451a:	f000 fdbd 	bl	405098 <__adddf3>
  40451e:	4544      	cmp	r4, r8
  404520:	4606      	mov	r6, r0
  404522:	460f      	mov	r7, r1
  404524:	d1ef      	bne.n	404506 <__kernel_rem_pio2+0xb6>
  404526:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  40452a:	45da      	cmp	sl, fp
  40452c:	f109 0908 	add.w	r9, r9, #8
  404530:	d1df      	bne.n	4044f2 <__kernel_rem_pio2+0xa2>
  404532:	9805      	ldr	r0, [sp, #20]
  404534:	9a08      	ldr	r2, [sp, #32]
  404536:	9000      	str	r0, [sp, #0]
  404538:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  40453c:	3b01      	subs	r3, #1
  40453e:	009b      	lsls	r3, r3, #2
  404540:	ac0c      	add	r4, sp, #48	; 0x30
  404542:	1f19      	subs	r1, r3, #4
  404544:	4423      	add	r3, r4
  404546:	f102 5200 	add.w	r2, r2, #536870912	; 0x20000000
  40454a:	930b      	str	r3, [sp, #44]	; 0x2c
  40454c:	9b03      	ldr	r3, [sp, #12]
  40454e:	3a01      	subs	r2, #1
  404550:	4421      	add	r1, r4
  404552:	910a      	str	r1, [sp, #40]	; 0x28
  404554:	eb03 0bc2 	add.w	fp, r3, r2, lsl #3
  404558:	9a00      	ldr	r2, [sp, #0]
  40455a:	a998      	add	r1, sp, #608	; 0x260
  40455c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  404560:	2a00      	cmp	r2, #0
  404562:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  404566:	4613      	mov	r3, r2
  404568:	dd2b      	ble.n	4045c2 <__kernel_rem_pio2+0x172>
  40456a:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  40456e:	f1a8 08a8 	sub.w	r8, r8, #168	; 0xa8
  404572:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  404576:	f50d 7adc 	add.w	sl, sp, #440	; 0x1b8
  40457a:	2200      	movs	r2, #0
  40457c:	4b55      	ldr	r3, [pc, #340]	; (4046d4 <__kernel_rem_pio2+0x284>)
  40457e:	4620      	mov	r0, r4
  404580:	4629      	mov	r1, r5
  404582:	f000 ff3b 	bl	4053fc <__aeabi_dmul>
  404586:	f001 f9e9 	bl	40595c <__aeabi_d2iz>
  40458a:	f000 fed1 	bl	405330 <__aeabi_i2d>
  40458e:	2200      	movs	r2, #0
  404590:	4b51      	ldr	r3, [pc, #324]	; (4046d8 <__kernel_rem_pio2+0x288>)
  404592:	4606      	mov	r6, r0
  404594:	460f      	mov	r7, r1
  404596:	f000 ff31 	bl	4053fc <__aeabi_dmul>
  40459a:	4602      	mov	r2, r0
  40459c:	460b      	mov	r3, r1
  40459e:	4620      	mov	r0, r4
  4045a0:	4629      	mov	r1, r5
  4045a2:	f000 fd77 	bl	405094 <__aeabi_dsub>
  4045a6:	f001 f9d9 	bl	40595c <__aeabi_d2iz>
  4045aa:	e878 2302 	ldrd	r2, r3, [r8], #-8
  4045ae:	f849 0f04 	str.w	r0, [r9, #4]!
  4045b2:	4639      	mov	r1, r7
  4045b4:	4630      	mov	r0, r6
  4045b6:	f000 fd6f 	bl	405098 <__adddf3>
  4045ba:	45d0      	cmp	r8, sl
  4045bc:	4604      	mov	r4, r0
  4045be:	460d      	mov	r5, r1
  4045c0:	d1db      	bne.n	40457a <__kernel_rem_pio2+0x12a>
  4045c2:	f8dd 9010 	ldr.w	r9, [sp, #16]
  4045c6:	4620      	mov	r0, r4
  4045c8:	4629      	mov	r1, r5
  4045ca:	464a      	mov	r2, r9
  4045cc:	f000 fcd4 	bl	404f78 <scalbn>
  4045d0:	2200      	movs	r2, #0
  4045d2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  4045d6:	4604      	mov	r4, r0
  4045d8:	460d      	mov	r5, r1
  4045da:	f000 ff0f 	bl	4053fc <__aeabi_dmul>
  4045de:	f000 fc3b 	bl	404e58 <floor>
  4045e2:	2200      	movs	r2, #0
  4045e4:	4b3d      	ldr	r3, [pc, #244]	; (4046dc <__kernel_rem_pio2+0x28c>)
  4045e6:	f000 ff09 	bl	4053fc <__aeabi_dmul>
  4045ea:	4602      	mov	r2, r0
  4045ec:	460b      	mov	r3, r1
  4045ee:	4620      	mov	r0, r4
  4045f0:	4629      	mov	r1, r5
  4045f2:	f000 fd4f 	bl	405094 <__aeabi_dsub>
  4045f6:	460d      	mov	r5, r1
  4045f8:	4604      	mov	r4, r0
  4045fa:	f001 f9af 	bl	40595c <__aeabi_d2iz>
  4045fe:	4680      	mov	r8, r0
  404600:	f000 fe96 	bl	405330 <__aeabi_i2d>
  404604:	460b      	mov	r3, r1
  404606:	4602      	mov	r2, r0
  404608:	4629      	mov	r1, r5
  40460a:	4620      	mov	r0, r4
  40460c:	f000 fd42 	bl	405094 <__aeabi_dsub>
  404610:	464b      	mov	r3, r9
  404612:	2b00      	cmp	r3, #0
  404614:	4606      	mov	r6, r0
  404616:	460f      	mov	r7, r1
  404618:	f340 80f7 	ble.w	40480a <__kernel_rem_pio2+0x3ba>
  40461c:	9a00      	ldr	r2, [sp, #0]
  40461e:	a90c      	add	r1, sp, #48	; 0x30
  404620:	3a01      	subs	r2, #1
  404622:	f1c9 0318 	rsb	r3, r9, #24
  404626:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  40462a:	fa45 f103 	asr.w	r1, r5, r3
  40462e:	fa01 f303 	lsl.w	r3, r1, r3
  404632:	a80c      	add	r0, sp, #48	; 0x30
  404634:	1aeb      	subs	r3, r5, r3
  404636:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  40463a:	f1c9 0517 	rsb	r5, r9, #23
  40463e:	4488      	add	r8, r1
  404640:	fa43 f505 	asr.w	r5, r3, r5
  404644:	2d00      	cmp	r5, #0
  404646:	dd63      	ble.n	404710 <__kernel_rem_pio2+0x2c0>
  404648:	9b00      	ldr	r3, [sp, #0]
  40464a:	2b00      	cmp	r3, #0
  40464c:	f108 0801 	add.w	r8, r8, #1
  404650:	f340 8281 	ble.w	404b56 <__kernel_rem_pio2+0x706>
  404654:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404656:	2c00      	cmp	r4, #0
  404658:	f000 8318 	beq.w	404c8c <__kernel_rem_pio2+0x83c>
  40465c:	2001      	movs	r0, #1
  40465e:	2300      	movs	r3, #0
  404660:	aa0c      	add	r2, sp, #48	; 0x30
  404662:	f1c4 7480 	rsb	r4, r4, #16777216	; 0x1000000
  404666:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  40466a:	9a00      	ldr	r2, [sp, #0]
  40466c:	4282      	cmp	r2, r0
  40466e:	dd19      	ble.n	4046a4 <__kernel_rem_pio2+0x254>
  404670:	aa0c      	add	r2, sp, #48	; 0x30
  404672:	ac0c      	add	r4, sp, #48	; 0x30
  404674:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
  404678:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40467c:	1a51      	subs	r1, r2, r1
  40467e:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
  404682:	9900      	ldr	r1, [sp, #0]
  404684:	3302      	adds	r3, #2
  404686:	4299      	cmp	r1, r3
  404688:	dd0c      	ble.n	4046a4 <__kernel_rem_pio2+0x254>
  40468a:	4610      	mov	r0, r2
  40468c:	9a00      	ldr	r2, [sp, #0]
  40468e:	a90c      	add	r1, sp, #48	; 0x30
  404690:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  404694:	eb01 0182 	add.w	r1, r1, r2, lsl #2
  404698:	681a      	ldr	r2, [r3, #0]
  40469a:	1a82      	subs	r2, r0, r2
  40469c:	f843 2b04 	str.w	r2, [r3], #4
  4046a0:	428b      	cmp	r3, r1
  4046a2:	d1f9      	bne.n	404698 <__kernel_rem_pio2+0x248>
  4046a4:	9b04      	ldr	r3, [sp, #16]
  4046a6:	2b00      	cmp	r3, #0
  4046a8:	dd1a      	ble.n	4046e0 <__kernel_rem_pio2+0x290>
  4046aa:	9b04      	ldr	r3, [sp, #16]
  4046ac:	2b01      	cmp	r3, #1
  4046ae:	f04f 0401 	mov.w	r4, #1
  4046b2:	f040 8258 	bne.w	404b66 <__kernel_rem_pio2+0x716>
  4046b6:	9b00      	ldr	r3, [sp, #0]
  4046b8:	1e5a      	subs	r2, r3, #1
  4046ba:	ab0c      	add	r3, sp, #48	; 0x30
  4046bc:	a90c      	add	r1, sp, #48	; 0x30
  4046be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4046c2:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4046c6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4046ca:	e258      	b.n	404b7e <__kernel_rem_pio2+0x72e>
  4046cc:	00408970 	.word	0x00408970
  4046d0:	2aaaaaab 	.word	0x2aaaaaab
  4046d4:	3e700000 	.word	0x3e700000
  4046d8:	41700000 	.word	0x41700000
  4046dc:	40200000 	.word	0x40200000
  4046e0:	2d02      	cmp	r5, #2
  4046e2:	d115      	bne.n	404710 <__kernel_rem_pio2+0x2c0>
  4046e4:	4632      	mov	r2, r6
  4046e6:	463b      	mov	r3, r7
  4046e8:	2000      	movs	r0, #0
  4046ea:	4997      	ldr	r1, [pc, #604]	; (404948 <__kernel_rem_pio2+0x4f8>)
  4046ec:	f000 fcd2 	bl	405094 <__aeabi_dsub>
  4046f0:	4606      	mov	r6, r0
  4046f2:	460f      	mov	r7, r1
  4046f4:	9a04      	ldr	r2, [sp, #16]
  4046f6:	4994      	ldr	r1, [pc, #592]	; (404948 <__kernel_rem_pio2+0x4f8>)
  4046f8:	2000      	movs	r0, #0
  4046fa:	f000 fc3d 	bl	404f78 <scalbn>
  4046fe:	4602      	mov	r2, r0
  404700:	460b      	mov	r3, r1
  404702:	4630      	mov	r0, r6
  404704:	4639      	mov	r1, r7
  404706:	f000 fcc5 	bl	405094 <__aeabi_dsub>
  40470a:	2502      	movs	r5, #2
  40470c:	4606      	mov	r6, r0
  40470e:	460f      	mov	r7, r1
  404710:	2200      	movs	r2, #0
  404712:	2300      	movs	r3, #0
  404714:	4630      	mov	r0, r6
  404716:	4639      	mov	r1, r7
  404718:	f001 f8d8 	bl	4058cc <__aeabi_dcmpeq>
  40471c:	2800      	cmp	r0, #0
  40471e:	f000 8252 	beq.w	404bc6 <__kernel_rem_pio2+0x776>
  404722:	9a00      	ldr	r2, [sp, #0]
  404724:	9b05      	ldr	r3, [sp, #20]
  404726:	1e50      	subs	r0, r2, #1
  404728:	4283      	cmp	r3, r0
  40472a:	dc0f      	bgt.n	40474c <__kernel_rem_pio2+0x2fc>
  40472c:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
  404730:	3b01      	subs	r3, #1
  404732:	aa0c      	add	r2, sp, #48	; 0x30
  404734:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404736:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40473a:	2200      	movs	r2, #0
  40473c:	f853 1904 	ldr.w	r1, [r3], #-4
  404740:	42a3      	cmp	r3, r4
  404742:	ea42 0201 	orr.w	r2, r2, r1
  404746:	d1f9      	bne.n	40473c <__kernel_rem_pio2+0x2ec>
  404748:	2a00      	cmp	r2, #0
  40474a:	d16f      	bne.n	40482c <__kernel_rem_pio2+0x3dc>
  40474c:	9b05      	ldr	r3, [sp, #20]
  40474e:	aa0c      	add	r2, sp, #48	; 0x30
  404750:	3b01      	subs	r3, #1
  404752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  404756:	2b00      	cmp	r3, #0
  404758:	f040 8233 	bne.w	404bc2 <__kernel_rem_pio2+0x772>
  40475c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40475e:	2301      	movs	r3, #1
  404760:	f852 1904 	ldr.w	r1, [r2], #-4
  404764:	3301      	adds	r3, #1
  404766:	2900      	cmp	r1, #0
  404768:	d0fa      	beq.n	404760 <__kernel_rem_pio2+0x310>
  40476a:	9a00      	ldr	r2, [sp, #0]
  40476c:	18d3      	adds	r3, r2, r3
  40476e:	f102 0a01 	add.w	sl, r2, #1
  404772:	459a      	cmp	sl, r3
  404774:	9307      	str	r3, [sp, #28]
  404776:	dc3d      	bgt.n	4047f4 <__kernel_rem_pio2+0x3a4>
  404778:	9b00      	ldr	r3, [sp, #0]
  40477a:	9908      	ldr	r1, [sp, #32]
  40477c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40477e:	440b      	add	r3, r1
  404780:	9907      	ldr	r1, [sp, #28]
  404782:	eb0a 0802 	add.w	r8, sl, r2
  404786:	4699      	mov	r9, r3
  404788:	ab20      	add	r3, sp, #128	; 0x80
  40478a:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
  40478e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
  404792:	188b      	adds	r3, r1, r2
  404794:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  404796:	f108 38ff 	add.w	r8, r8, #4294967295
  40479a:	eb02 0888 	add.w	r8, r2, r8, lsl #2
  40479e:	aa70      	add	r2, sp, #448	; 0x1c0
  4047a0:	eb02 0aca 	add.w	sl, r2, sl, lsl #3
  4047a4:	9aa3      	ldr	r2, [sp, #652]	; 0x28c
  4047a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4047aa:	9300      	str	r3, [sp, #0]
  4047ac:	f858 0f04 	ldr.w	r0, [r8, #4]!
  4047b0:	f000 fdbe 	bl	405330 <__aeabi_i2d>
  4047b4:	9b02      	ldr	r3, [sp, #8]
  4047b6:	2b00      	cmp	r3, #0
  4047b8:	e8e9 0102 	strd	r0, r1, [r9], #8
  4047bc:	db1d      	blt.n	4047fa <__kernel_rem_pio2+0x3aa>
  4047be:	9b03      	ldr	r3, [sp, #12]
  4047c0:	464d      	mov	r5, r9
  4047c2:	f1a3 0408 	sub.w	r4, r3, #8
  4047c6:	2600      	movs	r6, #0
  4047c8:	2700      	movs	r7, #0
  4047ca:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
  4047ce:	e9f4 0102 	ldrd	r0, r1, [r4, #8]!
  4047d2:	f000 fe13 	bl	4053fc <__aeabi_dmul>
  4047d6:	4602      	mov	r2, r0
  4047d8:	460b      	mov	r3, r1
  4047da:	4630      	mov	r0, r6
  4047dc:	4639      	mov	r1, r7
  4047de:	f000 fc5b 	bl	405098 <__adddf3>
  4047e2:	455c      	cmp	r4, fp
  4047e4:	4606      	mov	r6, r0
  4047e6:	460f      	mov	r7, r1
  4047e8:	d1ef      	bne.n	4047ca <__kernel_rem_pio2+0x37a>
  4047ea:	9b00      	ldr	r3, [sp, #0]
  4047ec:	4598      	cmp	r8, r3
  4047ee:	e8ea 6702 	strd	r6, r7, [sl], #8
  4047f2:	d1db      	bne.n	4047ac <__kernel_rem_pio2+0x35c>
  4047f4:	9b07      	ldr	r3, [sp, #28]
  4047f6:	9300      	str	r3, [sp, #0]
  4047f8:	e6ae      	b.n	404558 <__kernel_rem_pio2+0x108>
  4047fa:	9b00      	ldr	r3, [sp, #0]
  4047fc:	2600      	movs	r6, #0
  4047fe:	2700      	movs	r7, #0
  404800:	4598      	cmp	r8, r3
  404802:	e8ea 6702 	strd	r6, r7, [sl], #8
  404806:	d1d1      	bne.n	4047ac <__kernel_rem_pio2+0x35c>
  404808:	e7f4      	b.n	4047f4 <__kernel_rem_pio2+0x3a4>
  40480a:	d106      	bne.n	40481a <__kernel_rem_pio2+0x3ca>
  40480c:	9b00      	ldr	r3, [sp, #0]
  40480e:	aa0c      	add	r2, sp, #48	; 0x30
  404810:	3b01      	subs	r3, #1
  404812:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  404816:	15ed      	asrs	r5, r5, #23
  404818:	e714      	b.n	404644 <__kernel_rem_pio2+0x1f4>
  40481a:	2200      	movs	r2, #0
  40481c:	4b4b      	ldr	r3, [pc, #300]	; (40494c <__kernel_rem_pio2+0x4fc>)
  40481e:	f001 f873 	bl	405908 <__aeabi_dcmpge>
  404822:	2800      	cmp	r0, #0
  404824:	f040 8182 	bne.w	404b2c <__kernel_rem_pio2+0x6dc>
  404828:	4605      	mov	r5, r0
  40482a:	e771      	b.n	404710 <__kernel_rem_pio2+0x2c0>
  40482c:	a90c      	add	r1, sp, #48	; 0x30
  40482e:	9502      	str	r5, [sp, #8]
  404830:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  404834:	9904      	ldr	r1, [sp, #16]
  404836:	f8cd 801c 	str.w	r8, [sp, #28]
  40483a:	3918      	subs	r1, #24
  40483c:	4602      	mov	r2, r0
  40483e:	9000      	str	r0, [sp, #0]
  404840:	9104      	str	r1, [sp, #16]
  404842:	b96b      	cbnz	r3, 404860 <__kernel_rem_pio2+0x410>
  404844:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
  404848:	3b01      	subs	r3, #1
  40484a:	a80c      	add	r0, sp, #48	; 0x30
  40484c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  404850:	f853 0904 	ldr.w	r0, [r3], #-4
  404854:	3a01      	subs	r2, #1
  404856:	3918      	subs	r1, #24
  404858:	2800      	cmp	r0, #0
  40485a:	d0f9      	beq.n	404850 <__kernel_rem_pio2+0x400>
  40485c:	9200      	str	r2, [sp, #0]
  40485e:	9104      	str	r1, [sp, #16]
  404860:	9a04      	ldr	r2, [sp, #16]
  404862:	4939      	ldr	r1, [pc, #228]	; (404948 <__kernel_rem_pio2+0x4f8>)
  404864:	2000      	movs	r0, #0
  404866:	f000 fb87 	bl	404f78 <scalbn>
  40486a:	9b00      	ldr	r3, [sp, #0]
  40486c:	2b00      	cmp	r3, #0
  40486e:	4604      	mov	r4, r0
  404870:	460d      	mov	r5, r1
  404872:	f2c0 8203 	blt.w	404c7c <__kernel_rem_pio2+0x82c>
  404876:	00da      	lsls	r2, r3, #3
  404878:	a970      	add	r1, sp, #448	; 0x1c0
  40487a:	eb01 0b02 	add.w	fp, r1, r2
  40487e:	9204      	str	r2, [sp, #16]
  404880:	aa0c      	add	r2, sp, #48	; 0x30
  404882:	eb02 0683 	add.w	r6, r2, r3, lsl #2
  404886:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 404950 <__kernel_rem_pio2+0x500>
  40488a:	f10b 0708 	add.w	r7, fp, #8
  40488e:	3604      	adds	r6, #4
  404890:	f04f 0800 	mov.w	r8, #0
  404894:	f856 0d04 	ldr.w	r0, [r6, #-4]!
  404898:	f000 fd4a 	bl	405330 <__aeabi_i2d>
  40489c:	4622      	mov	r2, r4
  40489e:	462b      	mov	r3, r5
  4048a0:	f000 fdac 	bl	4053fc <__aeabi_dmul>
  4048a4:	464b      	mov	r3, r9
  4048a6:	e967 0102 	strd	r0, r1, [r7, #-8]!
  4048aa:	4642      	mov	r2, r8
  4048ac:	4620      	mov	r0, r4
  4048ae:	4629      	mov	r1, r5
  4048b0:	f000 fda4 	bl	4053fc <__aeabi_dmul>
  4048b4:	ab0c      	add	r3, sp, #48	; 0x30
  4048b6:	429e      	cmp	r6, r3
  4048b8:	4604      	mov	r4, r0
  4048ba:	460d      	mov	r5, r1
  4048bc:	d1ea      	bne.n	404894 <__kernel_rem_pio2+0x444>
  4048be:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  4048c2:	f8cd a00c 	str.w	sl, [sp, #12]
  4048c6:	f8dd a014 	ldr.w	sl, [sp, #20]
  4048ca:	f04f 0900 	mov.w	r9, #0
  4048ce:	f1ba 0f00 	cmp.w	sl, #0
  4048d2:	f2c0 813d 	blt.w	404b50 <__kernel_rem_pio2+0x700>
  4048d6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 404954 <__kernel_rem_pio2+0x504>
  4048da:	465d      	mov	r5, fp
  4048dc:	a118      	add	r1, pc, #96	; (adr r1, 404940 <__kernel_rem_pio2+0x4f0>)
  4048de:	e9d1 0100 	ldrd	r0, r1, [r1]
  4048e2:	2600      	movs	r6, #0
  4048e4:	2700      	movs	r7, #0
  4048e6:	2400      	movs	r4, #0
  4048e8:	e003      	b.n	4048f2 <__kernel_rem_pio2+0x4a2>
  4048ea:	454c      	cmp	r4, r9
  4048ec:	dc10      	bgt.n	404910 <__kernel_rem_pio2+0x4c0>
  4048ee:	e8f8 0102 	ldrd	r0, r1, [r8], #8
  4048f2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
  4048f6:	f000 fd81 	bl	4053fc <__aeabi_dmul>
  4048fa:	4602      	mov	r2, r0
  4048fc:	460b      	mov	r3, r1
  4048fe:	4630      	mov	r0, r6
  404900:	4639      	mov	r1, r7
  404902:	f000 fbc9 	bl	405098 <__adddf3>
  404906:	3401      	adds	r4, #1
  404908:	45a2      	cmp	sl, r4
  40490a:	4606      	mov	r6, r0
  40490c:	460f      	mov	r7, r1
  40490e:	daec      	bge.n	4048ea <__kernel_rem_pio2+0x49a>
  404910:	9b03      	ldr	r3, [sp, #12]
  404912:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404916:	f1ab 0b08 	sub.w	fp, fp, #8
  40491a:	e9c3 6700 	strd	r6, r7, [r3]
  40491e:	ab6e      	add	r3, sp, #440	; 0x1b8
  404920:	455b      	cmp	r3, fp
  404922:	f109 0901 	add.w	r9, r9, #1
  404926:	d1d2      	bne.n	4048ce <__kernel_rem_pio2+0x47e>
  404928:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  40492a:	f8dd a00c 	ldr.w	sl, [sp, #12]
  40492e:	2b03      	cmp	r3, #3
  404930:	f200 808b 	bhi.w	404a4a <__kernel_rem_pio2+0x5fa>
  404934:	e8df f013 	tbh	[pc, r3, lsl #1]
  404938:	009000d1 	.word	0x009000d1
  40493c:	00100090 	.word	0x00100090
  404940:	40000000 	.word	0x40000000
  404944:	3ff921fb 	.word	0x3ff921fb
  404948:	3ff00000 	.word	0x3ff00000
  40494c:	3fe00000 	.word	0x3fe00000
  404950:	3e700000 	.word	0x3e700000
  404954:	00408938 	.word	0x00408938
  404958:	9b00      	ldr	r3, [sp, #0]
  40495a:	2b00      	cmp	r3, #0
  40495c:	f340 81a4 	ble.w	404ca8 <__kernel_rem_pio2+0x858>
  404960:	9b04      	ldr	r3, [sp, #16]
  404962:	eb0a 0803 	add.w	r8, sl, r3
  404966:	e9d8 6700 	ldrd	r6, r7, [r8]
  40496a:	46d3      	mov	fp, sl
  40496c:	e958 9a02 	ldrd	r9, sl, [r8, #-8]
  404970:	4632      	mov	r2, r6
  404972:	463b      	mov	r3, r7
  404974:	4648      	mov	r0, r9
  404976:	4651      	mov	r1, sl
  404978:	f000 fb8e 	bl	405098 <__adddf3>
  40497c:	4604      	mov	r4, r0
  40497e:	460d      	mov	r5, r1
  404980:	4602      	mov	r2, r0
  404982:	460b      	mov	r3, r1
  404984:	4648      	mov	r0, r9
  404986:	4651      	mov	r1, sl
  404988:	f000 fb84 	bl	405094 <__aeabi_dsub>
  40498c:	4632      	mov	r2, r6
  40498e:	463b      	mov	r3, r7
  404990:	f000 fb82 	bl	405098 <__adddf3>
  404994:	e9c8 0100 	strd	r0, r1, [r8]
  404998:	e968 4502 	strd	r4, r5, [r8, #-8]!
  40499c:	45c3      	cmp	fp, r8
  40499e:	4626      	mov	r6, r4
  4049a0:	462f      	mov	r7, r5
  4049a2:	d1e3      	bne.n	40496c <__kernel_rem_pio2+0x51c>
  4049a4:	9b00      	ldr	r3, [sp, #0]
  4049a6:	2b01      	cmp	r3, #1
  4049a8:	46da      	mov	sl, fp
  4049aa:	f340 817d 	ble.w	404ca8 <__kernel_rem_pio2+0x858>
  4049ae:	9b04      	ldr	r3, [sp, #16]
  4049b0:	445b      	add	r3, fp
  4049b2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4049b6:	4698      	mov	r8, r3
  4049b8:	4699      	mov	r9, r3
  4049ba:	f50d 7b94 	add.w	fp, sp, #296	; 0x128
  4049be:	e959 3402 	ldrd	r3, r4, [r9, #-8]
  4049c2:	4632      	mov	r2, r6
  4049c4:	4618      	mov	r0, r3
  4049c6:	4621      	mov	r1, r4
  4049c8:	463b      	mov	r3, r7
  4049ca:	e9cd 0100 	strd	r0, r1, [sp]
  4049ce:	f000 fb63 	bl	405098 <__adddf3>
  4049d2:	4604      	mov	r4, r0
  4049d4:	460d      	mov	r5, r1
  4049d6:	4602      	mov	r2, r0
  4049d8:	460b      	mov	r3, r1
  4049da:	e9dd 0100 	ldrd	r0, r1, [sp]
  4049de:	f000 fb59 	bl	405094 <__aeabi_dsub>
  4049e2:	4632      	mov	r2, r6
  4049e4:	463b      	mov	r3, r7
  4049e6:	f000 fb57 	bl	405098 <__adddf3>
  4049ea:	e9c9 0100 	strd	r0, r1, [r9]
  4049ee:	e969 4502 	strd	r4, r5, [r9, #-8]!
  4049f2:	45cb      	cmp	fp, r9
  4049f4:	4626      	mov	r6, r4
  4049f6:	462f      	mov	r7, r5
  4049f8:	d1e1      	bne.n	4049be <__kernel_rem_pio2+0x56e>
  4049fa:	2300      	movs	r3, #0
  4049fc:	f108 0808 	add.w	r8, r8, #8
  404a00:	461d      	mov	r5, r3
  404a02:	ac4c      	add	r4, sp, #304	; 0x130
  404a04:	4618      	mov	r0, r3
  404a06:	4629      	mov	r1, r5
  404a08:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
  404a0c:	f000 fb44 	bl	405098 <__adddf3>
  404a10:	4544      	cmp	r4, r8
  404a12:	4603      	mov	r3, r0
  404a14:	460d      	mov	r5, r1
  404a16:	d1f5      	bne.n	404a04 <__kernel_rem_pio2+0x5b4>
  404a18:	9a02      	ldr	r2, [sp, #8]
  404a1a:	2a00      	cmp	r2, #0
  404a1c:	f000 8120 	beq.w	404c60 <__kernel_rem_pio2+0x810>
  404a20:	f8da 4004 	ldr.w	r4, [sl, #4]
  404a24:	f8da 200c 	ldr.w	r2, [sl, #12]
  404a28:	9f06      	ldr	r7, [sp, #24]
  404a2a:	f8da 1000 	ldr.w	r1, [sl]
  404a2e:	f8da 0008 	ldr.w	r0, [sl, #8]
  404a32:	613b      	str	r3, [r7, #16]
  404a34:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  404a38:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  404a3c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  404a40:	617d      	str	r5, [r7, #20]
  404a42:	607c      	str	r4, [r7, #4]
  404a44:	60fa      	str	r2, [r7, #12]
  404a46:	6039      	str	r1, [r7, #0]
  404a48:	60b8      	str	r0, [r7, #8]
  404a4a:	9b07      	ldr	r3, [sp, #28]
  404a4c:	f003 0007 	and.w	r0, r3, #7
  404a50:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a58:	9c04      	ldr	r4, [sp, #16]
  404a5a:	2600      	movs	r6, #0
  404a5c:	3408      	adds	r4, #8
  404a5e:	4454      	add	r4, sl
  404a60:	4633      	mov	r3, r6
  404a62:	4630      	mov	r0, r6
  404a64:	4619      	mov	r1, r3
  404a66:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  404a6a:	f000 fb15 	bl	405098 <__adddf3>
  404a6e:	4554      	cmp	r4, sl
  404a70:	4606      	mov	r6, r0
  404a72:	460b      	mov	r3, r1
  404a74:	d1f5      	bne.n	404a62 <__kernel_rem_pio2+0x612>
  404a76:	9a02      	ldr	r2, [sp, #8]
  404a78:	4630      	mov	r0, r6
  404a7a:	4619      	mov	r1, r3
  404a7c:	2a00      	cmp	r2, #0
  404a7e:	f000 80da 	beq.w	404c36 <__kernel_rem_pio2+0x7e6>
  404a82:	9806      	ldr	r0, [sp, #24]
  404a84:	f103 4400 	add.w	r4, r3, #2147483648	; 0x80000000
  404a88:	4632      	mov	r2, r6
  404a8a:	6044      	str	r4, [r0, #4]
  404a8c:	6006      	str	r6, [r0, #0]
  404a8e:	e9da 0100 	ldrd	r0, r1, [sl]
  404a92:	f000 faff 	bl	405094 <__aeabi_dsub>
  404a96:	460b      	mov	r3, r1
  404a98:	9900      	ldr	r1, [sp, #0]
  404a9a:	2900      	cmp	r1, #0
  404a9c:	4602      	mov	r2, r0
  404a9e:	dd0e      	ble.n	404abe <__kernel_rem_pio2+0x66e>
  404aa0:	2401      	movs	r4, #1
  404aa2:	4610      	mov	r0, r2
  404aa4:	4619      	mov	r1, r3
  404aa6:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  404aaa:	f000 faf5 	bl	405098 <__adddf3>
  404aae:	460b      	mov	r3, r1
  404ab0:	9900      	ldr	r1, [sp, #0]
  404ab2:	3401      	adds	r4, #1
  404ab4:	42a1      	cmp	r1, r4
  404ab6:	4602      	mov	r2, r0
  404ab8:	daf3      	bge.n	404aa2 <__kernel_rem_pio2+0x652>
  404aba:	9902      	ldr	r1, [sp, #8]
  404abc:	b109      	cbz	r1, 404ac2 <__kernel_rem_pio2+0x672>
  404abe:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404ac2:	4619      	mov	r1, r3
  404ac4:	9b06      	ldr	r3, [sp, #24]
  404ac6:	4610      	mov	r0, r2
  404ac8:	e9c3 0102 	strd	r0, r1, [r3, #8]
  404acc:	9b07      	ldr	r3, [sp, #28]
  404ace:	f003 0007 	and.w	r0, r3, #7
  404ad2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ada:	9c04      	ldr	r4, [sp, #16]
  404adc:	2200      	movs	r2, #0
  404ade:	3408      	adds	r4, #8
  404ae0:	4454      	add	r4, sl
  404ae2:	4613      	mov	r3, r2
  404ae4:	4610      	mov	r0, r2
  404ae6:	4619      	mov	r1, r3
  404ae8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  404aec:	f000 fad4 	bl	405098 <__adddf3>
  404af0:	45a2      	cmp	sl, r4
  404af2:	4602      	mov	r2, r0
  404af4:	460b      	mov	r3, r1
  404af6:	d1f5      	bne.n	404ae4 <__kernel_rem_pio2+0x694>
  404af8:	9902      	ldr	r1, [sp, #8]
  404afa:	b109      	cbz	r1, 404b00 <__kernel_rem_pio2+0x6b0>
  404afc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404b00:	4619      	mov	r1, r3
  404b02:	9b06      	ldr	r3, [sp, #24]
  404b04:	4610      	mov	r0, r2
  404b06:	e9c3 0100 	strd	r0, r1, [r3]
  404b0a:	9b07      	ldr	r3, [sp, #28]
  404b0c:	f003 0007 	and.w	r0, r3, #7
  404b10:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
  404b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b18:	2600      	movs	r6, #0
  404b1a:	2700      	movs	r7, #0
  404b1c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  404b20:	45da      	cmp	sl, fp
  404b22:	f109 0908 	add.w	r9, r9, #8
  404b26:	f47f ace4 	bne.w	4044f2 <__kernel_rem_pio2+0xa2>
  404b2a:	e502      	b.n	404532 <__kernel_rem_pio2+0xe2>
  404b2c:	9b00      	ldr	r3, [sp, #0]
  404b2e:	2b00      	cmp	r3, #0
  404b30:	f108 0801 	add.w	r8, r8, #1
  404b34:	bfc8      	it	gt
  404b36:	2502      	movgt	r5, #2
  404b38:	f73f ad8c 	bgt.w	404654 <__kernel_rem_pio2+0x204>
  404b3c:	4632      	mov	r2, r6
  404b3e:	463b      	mov	r3, r7
  404b40:	2000      	movs	r0, #0
  404b42:	4963      	ldr	r1, [pc, #396]	; (404cd0 <__kernel_rem_pio2+0x880>)
  404b44:	f000 faa6 	bl	405094 <__aeabi_dsub>
  404b48:	2502      	movs	r5, #2
  404b4a:	4606      	mov	r6, r0
  404b4c:	460f      	mov	r7, r1
  404b4e:	e5df      	b.n	404710 <__kernel_rem_pio2+0x2c0>
  404b50:	2600      	movs	r6, #0
  404b52:	2700      	movs	r7, #0
  404b54:	e6dc      	b.n	404910 <__kernel_rem_pio2+0x4c0>
  404b56:	9b04      	ldr	r3, [sp, #16]
  404b58:	2b00      	cmp	r3, #0
  404b5a:	dd26      	ble.n	404baa <__kernel_rem_pio2+0x75a>
  404b5c:	2400      	movs	r4, #0
  404b5e:	9b04      	ldr	r3, [sp, #16]
  404b60:	2b01      	cmp	r3, #1
  404b62:	f43f ada8 	beq.w	4046b6 <__kernel_rem_pio2+0x266>
  404b66:	2b02      	cmp	r3, #2
  404b68:	d109      	bne.n	404b7e <__kernel_rem_pio2+0x72e>
  404b6a:	9b00      	ldr	r3, [sp, #0]
  404b6c:	1e5a      	subs	r2, r3, #1
  404b6e:	ab0c      	add	r3, sp, #48	; 0x30
  404b70:	a90c      	add	r1, sp, #48	; 0x30
  404b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404b76:	f3c3 0315 	ubfx	r3, r3, #0, #22
  404b7a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  404b7e:	2d02      	cmp	r5, #2
  404b80:	f47f adc6 	bne.w	404710 <__kernel_rem_pio2+0x2c0>
  404b84:	4632      	mov	r2, r6
  404b86:	463b      	mov	r3, r7
  404b88:	2000      	movs	r0, #0
  404b8a:	4951      	ldr	r1, [pc, #324]	; (404cd0 <__kernel_rem_pio2+0x880>)
  404b8c:	f000 fa82 	bl	405094 <__aeabi_dsub>
  404b90:	4606      	mov	r6, r0
  404b92:	460f      	mov	r7, r1
  404b94:	2c00      	cmp	r4, #0
  404b96:	f43f adbb 	beq.w	404710 <__kernel_rem_pio2+0x2c0>
  404b9a:	e5ab      	b.n	4046f4 <__kernel_rem_pio2+0x2a4>
  404b9c:	9900      	ldr	r1, [sp, #0]
  404b9e:	3301      	adds	r3, #1
  404ba0:	4299      	cmp	r1, r3
  404ba2:	d178      	bne.n	404c96 <__kernel_rem_pio2+0x846>
  404ba4:	9b04      	ldr	r3, [sp, #16]
  404ba6:	2b00      	cmp	r3, #0
  404ba8:	dcd9      	bgt.n	404b5e <__kernel_rem_pio2+0x70e>
  404baa:	2d02      	cmp	r5, #2
  404bac:	f47f adb0 	bne.w	404710 <__kernel_rem_pio2+0x2c0>
  404bb0:	4632      	mov	r2, r6
  404bb2:	463b      	mov	r3, r7
  404bb4:	2000      	movs	r0, #0
  404bb6:	4946      	ldr	r1, [pc, #280]	; (404cd0 <__kernel_rem_pio2+0x880>)
  404bb8:	f000 fa6c 	bl	405094 <__aeabi_dsub>
  404bbc:	4606      	mov	r6, r0
  404bbe:	460f      	mov	r7, r1
  404bc0:	e5a6      	b.n	404710 <__kernel_rem_pio2+0x2c0>
  404bc2:	2301      	movs	r3, #1
  404bc4:	e5d1      	b.n	40476a <__kernel_rem_pio2+0x31a>
  404bc6:	4639      	mov	r1, r7
  404bc8:	9f04      	ldr	r7, [sp, #16]
  404bca:	9502      	str	r5, [sp, #8]
  404bcc:	427a      	negs	r2, r7
  404bce:	4630      	mov	r0, r6
  404bd0:	f8cd 801c 	str.w	r8, [sp, #28]
  404bd4:	f000 f9d0 	bl	404f78 <scalbn>
  404bd8:	2200      	movs	r2, #0
  404bda:	4b3e      	ldr	r3, [pc, #248]	; (404cd4 <__kernel_rem_pio2+0x884>)
  404bdc:	4604      	mov	r4, r0
  404bde:	460d      	mov	r5, r1
  404be0:	f000 fe92 	bl	405908 <__aeabi_dcmpge>
  404be4:	2800      	cmp	r0, #0
  404be6:	d062      	beq.n	404cae <__kernel_rem_pio2+0x85e>
  404be8:	2200      	movs	r2, #0
  404bea:	4b3b      	ldr	r3, [pc, #236]	; (404cd8 <__kernel_rem_pio2+0x888>)
  404bec:	4620      	mov	r0, r4
  404bee:	4629      	mov	r1, r5
  404bf0:	f000 fc04 	bl	4053fc <__aeabi_dmul>
  404bf4:	f000 feb2 	bl	40595c <__aeabi_d2iz>
  404bf8:	4606      	mov	r6, r0
  404bfa:	f000 fb99 	bl	405330 <__aeabi_i2d>
  404bfe:	2200      	movs	r2, #0
  404c00:	4b34      	ldr	r3, [pc, #208]	; (404cd4 <__kernel_rem_pio2+0x884>)
  404c02:	f000 fbfb 	bl	4053fc <__aeabi_dmul>
  404c06:	4602      	mov	r2, r0
  404c08:	460b      	mov	r3, r1
  404c0a:	4620      	mov	r0, r4
  404c0c:	4629      	mov	r1, r5
  404c0e:	f000 fa41 	bl	405094 <__aeabi_dsub>
  404c12:	f000 fea3 	bl	40595c <__aeabi_d2iz>
  404c16:	9900      	ldr	r1, [sp, #0]
  404c18:	460b      	mov	r3, r1
  404c1a:	3301      	adds	r3, #1
  404c1c:	461a      	mov	r2, r3
  404c1e:	9300      	str	r3, [sp, #0]
  404c20:	463b      	mov	r3, r7
  404c22:	3318      	adds	r3, #24
  404c24:	9304      	str	r3, [sp, #16]
  404c26:	460b      	mov	r3, r1
  404c28:	a90c      	add	r1, sp, #48	; 0x30
  404c2a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  404c2e:	4613      	mov	r3, r2
  404c30:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
  404c34:	e614      	b.n	404860 <__kernel_rem_pio2+0x410>
  404c36:	9b06      	ldr	r3, [sp, #24]
  404c38:	4632      	mov	r2, r6
  404c3a:	e9c3 0100 	strd	r0, r1, [r3]
  404c3e:	460b      	mov	r3, r1
  404c40:	e9da 0100 	ldrd	r0, r1, [sl]
  404c44:	f000 fa26 	bl	405094 <__aeabi_dsub>
  404c48:	460b      	mov	r3, r1
  404c4a:	9900      	ldr	r1, [sp, #0]
  404c4c:	2900      	cmp	r1, #0
  404c4e:	4602      	mov	r2, r0
  404c50:	f73f af26 	bgt.w	404aa0 <__kernel_rem_pio2+0x650>
  404c54:	4619      	mov	r1, r3
  404c56:	9b06      	ldr	r3, [sp, #24]
  404c58:	4610      	mov	r0, r2
  404c5a:	e9c3 0102 	strd	r0, r1, [r3, #8]
  404c5e:	e735      	b.n	404acc <__kernel_rem_pio2+0x67c>
  404c60:	4618      	mov	r0, r3
  404c62:	4629      	mov	r1, r5
  404c64:	e9da 2300 	ldrd	r2, r3, [sl]
  404c68:	e9da 4502 	ldrd	r4, r5, [sl, #8]
  404c6c:	9f06      	ldr	r7, [sp, #24]
  404c6e:	e9c7 0104 	strd	r0, r1, [r7, #16]
  404c72:	e9c7 2300 	strd	r2, r3, [r7]
  404c76:	e9c7 4502 	strd	r4, r5, [r7, #8]
  404c7a:	e6e6      	b.n	404a4a <__kernel_rem_pio2+0x5fa>
  404c7c:	9ba2      	ldr	r3, [sp, #648]	; 0x288
  404c7e:	2b03      	cmp	r3, #3
  404c80:	f63f aee3 	bhi.w	404a4a <__kernel_rem_pio2+0x5fa>
  404c84:	e8df f003 	tbb	[pc, r3]
  404c88:	0e1c1c21 	.word	0x0e1c1c21
  404c8c:	9b00      	ldr	r3, [sp, #0]
  404c8e:	2b01      	cmp	r3, #1
  404c90:	dd88      	ble.n	404ba4 <__kernel_rem_pio2+0x754>
  404c92:	aa0c      	add	r2, sp, #48	; 0x30
  404c94:	2301      	movs	r3, #1
  404c96:	f852 4f04 	ldr.w	r4, [r2, #4]!
  404c9a:	2c00      	cmp	r4, #0
  404c9c:	f43f af7e 	beq.w	404b9c <__kernel_rem_pio2+0x74c>
  404ca0:	1c58      	adds	r0, r3, #1
  404ca2:	e4dd      	b.n	404660 <__kernel_rem_pio2+0x210>
  404ca4:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  404ca8:	2300      	movs	r3, #0
  404caa:	461d      	mov	r5, r3
  404cac:	e6b4      	b.n	404a18 <__kernel_rem_pio2+0x5c8>
  404cae:	4629      	mov	r1, r5
  404cb0:	4620      	mov	r0, r4
  404cb2:	f000 fe53 	bl	40595c <__aeabi_d2iz>
  404cb6:	9a00      	ldr	r2, [sp, #0]
  404cb8:	a90c      	add	r1, sp, #48	; 0x30
  404cba:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
  404cbe:	e5cf      	b.n	404860 <__kernel_rem_pio2+0x410>
  404cc0:	2600      	movs	r6, #0
  404cc2:	4633      	mov	r3, r6
  404cc4:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
  404cc8:	e6d5      	b.n	404a76 <__kernel_rem_pio2+0x626>
  404cca:	2200      	movs	r2, #0
  404ccc:	4613      	mov	r3, r2
  404cce:	e713      	b.n	404af8 <__kernel_rem_pio2+0x6a8>
  404cd0:	3ff00000 	.word	0x3ff00000
  404cd4:	41700000 	.word	0x41700000
  404cd8:	3e700000 	.word	0x3e700000
  404cdc:	00000000 	.word	0x00000000

00404ce0 <__kernel_sin>:
  404ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ce4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  404ce8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  404cec:	b085      	sub	sp, #20
  404cee:	460c      	mov	r4, r1
  404cf0:	4690      	mov	r8, r2
  404cf2:	4699      	mov	r9, r3
  404cf4:	4605      	mov	r5, r0
  404cf6:	da04      	bge.n	404d02 <__kernel_sin+0x22>
  404cf8:	f000 fe30 	bl	40595c <__aeabi_d2iz>
  404cfc:	2800      	cmp	r0, #0
  404cfe:	f000 8085 	beq.w	404e0c <__kernel_sin+0x12c>
  404d02:	462a      	mov	r2, r5
  404d04:	4623      	mov	r3, r4
  404d06:	4628      	mov	r0, r5
  404d08:	4621      	mov	r1, r4
  404d0a:	f000 fb77 	bl	4053fc <__aeabi_dmul>
  404d0e:	4606      	mov	r6, r0
  404d10:	460f      	mov	r7, r1
  404d12:	4602      	mov	r2, r0
  404d14:	460b      	mov	r3, r1
  404d16:	4628      	mov	r0, r5
  404d18:	4621      	mov	r1, r4
  404d1a:	f000 fb6f 	bl	4053fc <__aeabi_dmul>
  404d1e:	a33e      	add	r3, pc, #248	; (adr r3, 404e18 <__kernel_sin+0x138>)
  404d20:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d24:	4682      	mov	sl, r0
  404d26:	468b      	mov	fp, r1
  404d28:	4630      	mov	r0, r6
  404d2a:	4639      	mov	r1, r7
  404d2c:	f000 fb66 	bl	4053fc <__aeabi_dmul>
  404d30:	a33b      	add	r3, pc, #236	; (adr r3, 404e20 <__kernel_sin+0x140>)
  404d32:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d36:	f000 f9ad 	bl	405094 <__aeabi_dsub>
  404d3a:	4632      	mov	r2, r6
  404d3c:	463b      	mov	r3, r7
  404d3e:	f000 fb5d 	bl	4053fc <__aeabi_dmul>
  404d42:	a339      	add	r3, pc, #228	; (adr r3, 404e28 <__kernel_sin+0x148>)
  404d44:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d48:	f000 f9a6 	bl	405098 <__adddf3>
  404d4c:	4632      	mov	r2, r6
  404d4e:	463b      	mov	r3, r7
  404d50:	f000 fb54 	bl	4053fc <__aeabi_dmul>
  404d54:	a336      	add	r3, pc, #216	; (adr r3, 404e30 <__kernel_sin+0x150>)
  404d56:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d5a:	f000 f99b 	bl	405094 <__aeabi_dsub>
  404d5e:	4632      	mov	r2, r6
  404d60:	463b      	mov	r3, r7
  404d62:	f000 fb4b 	bl	4053fc <__aeabi_dmul>
  404d66:	a334      	add	r3, pc, #208	; (adr r3, 404e38 <__kernel_sin+0x158>)
  404d68:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d6c:	f000 f994 	bl	405098 <__adddf3>
  404d70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d72:	e9cd 0100 	strd	r0, r1, [sp]
  404d76:	b39b      	cbz	r3, 404de0 <__kernel_sin+0x100>
  404d78:	2200      	movs	r2, #0
  404d7a:	4b33      	ldr	r3, [pc, #204]	; (404e48 <__kernel_sin+0x168>)
  404d7c:	4640      	mov	r0, r8
  404d7e:	4649      	mov	r1, r9
  404d80:	f000 fb3c 	bl	4053fc <__aeabi_dmul>
  404d84:	e9dd 2300 	ldrd	r2, r3, [sp]
  404d88:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404d8c:	4650      	mov	r0, sl
  404d8e:	4659      	mov	r1, fp
  404d90:	f000 fb34 	bl	4053fc <__aeabi_dmul>
  404d94:	4602      	mov	r2, r0
  404d96:	460b      	mov	r3, r1
  404d98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404d9c:	f000 f97a 	bl	405094 <__aeabi_dsub>
  404da0:	4632      	mov	r2, r6
  404da2:	463b      	mov	r3, r7
  404da4:	f000 fb2a 	bl	4053fc <__aeabi_dmul>
  404da8:	4642      	mov	r2, r8
  404daa:	464b      	mov	r3, r9
  404dac:	f000 f972 	bl	405094 <__aeabi_dsub>
  404db0:	a323      	add	r3, pc, #140	; (adr r3, 404e40 <__kernel_sin+0x160>)
  404db2:	e9d3 2300 	ldrd	r2, r3, [r3]
  404db6:	4606      	mov	r6, r0
  404db8:	460f      	mov	r7, r1
  404dba:	4650      	mov	r0, sl
  404dbc:	4659      	mov	r1, fp
  404dbe:	f000 fb1d 	bl	4053fc <__aeabi_dmul>
  404dc2:	4602      	mov	r2, r0
  404dc4:	460b      	mov	r3, r1
  404dc6:	4630      	mov	r0, r6
  404dc8:	4639      	mov	r1, r7
  404dca:	f000 f965 	bl	405098 <__adddf3>
  404dce:	4602      	mov	r2, r0
  404dd0:	460b      	mov	r3, r1
  404dd2:	4628      	mov	r0, r5
  404dd4:	4621      	mov	r1, r4
  404dd6:	f000 f95d 	bl	405094 <__aeabi_dsub>
  404dda:	b005      	add	sp, #20
  404ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404de0:	4602      	mov	r2, r0
  404de2:	460b      	mov	r3, r1
  404de4:	4630      	mov	r0, r6
  404de6:	4639      	mov	r1, r7
  404de8:	f000 fb08 	bl	4053fc <__aeabi_dmul>
  404dec:	a314      	add	r3, pc, #80	; (adr r3, 404e40 <__kernel_sin+0x160>)
  404dee:	e9d3 2300 	ldrd	r2, r3, [r3]
  404df2:	f000 f94f 	bl	405094 <__aeabi_dsub>
  404df6:	4652      	mov	r2, sl
  404df8:	465b      	mov	r3, fp
  404dfa:	f000 faff 	bl	4053fc <__aeabi_dmul>
  404dfe:	462a      	mov	r2, r5
  404e00:	4623      	mov	r3, r4
  404e02:	f000 f949 	bl	405098 <__adddf3>
  404e06:	b005      	add	sp, #20
  404e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e0c:	4628      	mov	r0, r5
  404e0e:	4621      	mov	r1, r4
  404e10:	b005      	add	sp, #20
  404e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e16:	bf00      	nop
  404e18:	5acfd57c 	.word	0x5acfd57c
  404e1c:	3de5d93a 	.word	0x3de5d93a
  404e20:	8a2b9ceb 	.word	0x8a2b9ceb
  404e24:	3e5ae5e6 	.word	0x3e5ae5e6
  404e28:	57b1fe7d 	.word	0x57b1fe7d
  404e2c:	3ec71de3 	.word	0x3ec71de3
  404e30:	19c161d5 	.word	0x19c161d5
  404e34:	3f2a01a0 	.word	0x3f2a01a0
  404e38:	1110f8a6 	.word	0x1110f8a6
  404e3c:	3f811111 	.word	0x3f811111
  404e40:	55555549 	.word	0x55555549
  404e44:	3fc55555 	.word	0x3fc55555
  404e48:	3fe00000 	.word	0x3fe00000

00404e4c <fabs>:
  404e4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404e50:	4770      	bx	lr
  404e52:	bf00      	nop
  404e54:	0000      	movs	r0, r0
	...

00404e58 <floor>:
  404e58:	f3c1 520a 	ubfx	r2, r1, #20, #11
  404e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e60:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
  404e64:	2e13      	cmp	r6, #19
  404e66:	460b      	mov	r3, r1
  404e68:	460d      	mov	r5, r1
  404e6a:	4604      	mov	r4, r0
  404e6c:	4688      	mov	r8, r1
  404e6e:	4607      	mov	r7, r0
  404e70:	dc1d      	bgt.n	404eae <floor+0x56>
  404e72:	2e00      	cmp	r6, #0
  404e74:	db40      	blt.n	404ef8 <floor+0xa0>
  404e76:	4a3c      	ldr	r2, [pc, #240]	; (404f68 <floor+0x110>)
  404e78:	fa42 f906 	asr.w	r9, r2, r6
  404e7c:	ea01 0209 	and.w	r2, r1, r9
  404e80:	4302      	orrs	r2, r0
  404e82:	4686      	mov	lr, r0
  404e84:	d018      	beq.n	404eb8 <floor+0x60>
  404e86:	a336      	add	r3, pc, #216	; (adr r3, 404f60 <floor+0x108>)
  404e88:	e9d3 2300 	ldrd	r2, r3, [r3]
  404e8c:	f000 f904 	bl	405098 <__adddf3>
  404e90:	2200      	movs	r2, #0
  404e92:	2300      	movs	r3, #0
  404e94:	f000 fd42 	bl	40591c <__aeabi_dcmpgt>
  404e98:	b120      	cbz	r0, 404ea4 <floor+0x4c>
  404e9a:	2d00      	cmp	r5, #0
  404e9c:	db42      	blt.n	404f24 <floor+0xcc>
  404e9e:	ea28 0509 	bic.w	r5, r8, r9
  404ea2:	2700      	movs	r7, #0
  404ea4:	463c      	mov	r4, r7
  404ea6:	4629      	mov	r1, r5
  404ea8:	4620      	mov	r0, r4
  404eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404eae:	2e33      	cmp	r6, #51	; 0x33
  404eb0:	dd06      	ble.n	404ec0 <floor+0x68>
  404eb2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  404eb6:	d02f      	beq.n	404f18 <floor+0xc0>
  404eb8:	4619      	mov	r1, r3
  404eba:	4620      	mov	r0, r4
  404ebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ec0:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
  404ec4:	f04f 39ff 	mov.w	r9, #4294967295
  404ec8:	fa29 f902 	lsr.w	r9, r9, r2
  404ecc:	ea10 0f09 	tst.w	r0, r9
  404ed0:	d0f2      	beq.n	404eb8 <floor+0x60>
  404ed2:	a323      	add	r3, pc, #140	; (adr r3, 404f60 <floor+0x108>)
  404ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ed8:	f000 f8de 	bl	405098 <__adddf3>
  404edc:	2200      	movs	r2, #0
  404ede:	2300      	movs	r3, #0
  404ee0:	f000 fd1c 	bl	40591c <__aeabi_dcmpgt>
  404ee4:	2800      	cmp	r0, #0
  404ee6:	d0dd      	beq.n	404ea4 <floor+0x4c>
  404ee8:	2d00      	cmp	r5, #0
  404eea:	db21      	blt.n	404f30 <floor+0xd8>
  404eec:	4645      	mov	r5, r8
  404eee:	ea27 0709 	bic.w	r7, r7, r9
  404ef2:	463c      	mov	r4, r7
  404ef4:	4629      	mov	r1, r5
  404ef6:	e7d7      	b.n	404ea8 <floor+0x50>
  404ef8:	a319      	add	r3, pc, #100	; (adr r3, 404f60 <floor+0x108>)
  404efa:	e9d3 2300 	ldrd	r2, r3, [r3]
  404efe:	f000 f8cb 	bl	405098 <__adddf3>
  404f02:	2200      	movs	r2, #0
  404f04:	2300      	movs	r3, #0
  404f06:	f000 fd09 	bl	40591c <__aeabi_dcmpgt>
  404f0a:	2800      	cmp	r0, #0
  404f0c:	d0ca      	beq.n	404ea4 <floor+0x4c>
  404f0e:	2d00      	cmp	r5, #0
  404f10:	db19      	blt.n	404f46 <floor+0xee>
  404f12:	2700      	movs	r7, #0
  404f14:	463d      	mov	r5, r7
  404f16:	e7c5      	b.n	404ea4 <floor+0x4c>
  404f18:	4602      	mov	r2, r0
  404f1a:	460b      	mov	r3, r1
  404f1c:	f000 f8bc 	bl	405098 <__adddf3>
  404f20:	4604      	mov	r4, r0
  404f22:	e7ca      	b.n	404eba <floor+0x62>
  404f24:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  404f28:	fa43 f606 	asr.w	r6, r3, r6
  404f2c:	44b0      	add	r8, r6
  404f2e:	e7b6      	b.n	404e9e <floor+0x46>
  404f30:	2e14      	cmp	r6, #20
  404f32:	d010      	beq.n	404f56 <floor+0xfe>
  404f34:	2301      	movs	r3, #1
  404f36:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
  404f3a:	fa03 f606 	lsl.w	r6, r3, r6
  404f3e:	1937      	adds	r7, r6, r4
  404f40:	bf28      	it	cs
  404f42:	4498      	addcs	r8, r3
  404f44:	e7d2      	b.n	404eec <floor+0x94>
  404f46:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  404f4a:	4b08      	ldr	r3, [pc, #32]	; (404f6c <floor+0x114>)
  404f4c:	4322      	orrs	r2, r4
  404f4e:	bf18      	it	ne
  404f50:	461d      	movne	r5, r3
  404f52:	2700      	movs	r7, #0
  404f54:	e7a6      	b.n	404ea4 <floor+0x4c>
  404f56:	f105 0801 	add.w	r8, r5, #1
  404f5a:	e7c7      	b.n	404eec <floor+0x94>
  404f5c:	f3af 8000 	nop.w
  404f60:	8800759c 	.word	0x8800759c
  404f64:	7e37e43c 	.word	0x7e37e43c
  404f68:	000fffff 	.word	0x000fffff
  404f6c:	bff00000 	.word	0xbff00000

00404f70 <matherr>:
  404f70:	2000      	movs	r0, #0
  404f72:	4770      	bx	lr
  404f74:	0000      	movs	r0, r0
	...

00404f78 <scalbn>:
  404f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f7a:	f3c1 560a 	ubfx	r6, r1, #20, #11
  404f7e:	4604      	mov	r4, r0
  404f80:	460d      	mov	r5, r1
  404f82:	460b      	mov	r3, r1
  404f84:	4617      	mov	r7, r2
  404f86:	bb0e      	cbnz	r6, 404fcc <scalbn+0x54>
  404f88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  404f8c:	4303      	orrs	r3, r0
  404f8e:	4686      	mov	lr, r0
  404f90:	d025      	beq.n	404fde <scalbn+0x66>
  404f92:	2200      	movs	r2, #0
  404f94:	4b34      	ldr	r3, [pc, #208]	; (405068 <scalbn+0xf0>)
  404f96:	f000 fa31 	bl	4053fc <__aeabi_dmul>
  404f9a:	4a34      	ldr	r2, [pc, #208]	; (40506c <scalbn+0xf4>)
  404f9c:	4297      	cmp	r7, r2
  404f9e:	4604      	mov	r4, r0
  404fa0:	460d      	mov	r5, r1
  404fa2:	460b      	mov	r3, r1
  404fa4:	db2a      	blt.n	404ffc <scalbn+0x84>
  404fa6:	f3c1 560a 	ubfx	r6, r1, #20, #11
  404faa:	3e36      	subs	r6, #54	; 0x36
  404fac:	443e      	add	r6, r7
  404fae:	f240 72fe 	movw	r2, #2046	; 0x7fe
  404fb2:	4296      	cmp	r6, r2
  404fb4:	dc28      	bgt.n	405008 <scalbn+0x90>
  404fb6:	2e00      	cmp	r6, #0
  404fb8:	dd12      	ble.n	404fe0 <scalbn+0x68>
  404fba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  404fbe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  404fc2:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  404fc6:	4620      	mov	r0, r4
  404fc8:	4629      	mov	r1, r5
  404fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fcc:	f240 72ff 	movw	r2, #2047	; 0x7ff
  404fd0:	4296      	cmp	r6, r2
  404fd2:	d1eb      	bne.n	404fac <scalbn+0x34>
  404fd4:	4602      	mov	r2, r0
  404fd6:	460b      	mov	r3, r1
  404fd8:	f000 f85e 	bl	405098 <__adddf3>
  404fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fe0:	f116 0f35 	cmn.w	r6, #53	; 0x35
  404fe4:	da1d      	bge.n	405022 <scalbn+0xaa>
  404fe6:	f24c 3350 	movw	r3, #50000	; 0xc350
  404fea:	429f      	cmp	r7, r3
  404fec:	4622      	mov	r2, r4
  404fee:	462b      	mov	r3, r5
  404ff0:	dc25      	bgt.n	40503e <scalbn+0xc6>
  404ff2:	a119      	add	r1, pc, #100	; (adr r1, 405058 <scalbn+0xe0>)
  404ff4:	e9d1 0100 	ldrd	r0, r1, [r1]
  404ff8:	f000 f83c 	bl	405074 <copysign>
  404ffc:	a316      	add	r3, pc, #88	; (adr r3, 405058 <scalbn+0xe0>)
  404ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405002:	f000 f9fb 	bl	4053fc <__aeabi_dmul>
  405006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405008:	4622      	mov	r2, r4
  40500a:	462b      	mov	r3, r5
  40500c:	a114      	add	r1, pc, #80	; (adr r1, 405060 <scalbn+0xe8>)
  40500e:	e9d1 0100 	ldrd	r0, r1, [r1]
  405012:	f000 f82f 	bl	405074 <copysign>
  405016:	a312      	add	r3, pc, #72	; (adr r3, 405060 <scalbn+0xe8>)
  405018:	e9d3 2300 	ldrd	r2, r3, [r3]
  40501c:	f000 f9ee 	bl	4053fc <__aeabi_dmul>
  405020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405022:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  405026:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40502a:	3636      	adds	r6, #54	; 0x36
  40502c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  405030:	4620      	mov	r0, r4
  405032:	4629      	mov	r1, r5
  405034:	2200      	movs	r2, #0
  405036:	4b0e      	ldr	r3, [pc, #56]	; (405070 <scalbn+0xf8>)
  405038:	f000 f9e0 	bl	4053fc <__aeabi_dmul>
  40503c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40503e:	a108      	add	r1, pc, #32	; (adr r1, 405060 <scalbn+0xe8>)
  405040:	e9d1 0100 	ldrd	r0, r1, [r1]
  405044:	f000 f816 	bl	405074 <copysign>
  405048:	a305      	add	r3, pc, #20	; (adr r3, 405060 <scalbn+0xe8>)
  40504a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40504e:	f000 f9d5 	bl	4053fc <__aeabi_dmul>
  405052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405054:	f3af 8000 	nop.w
  405058:	c2f8f359 	.word	0xc2f8f359
  40505c:	01a56e1f 	.word	0x01a56e1f
  405060:	8800759c 	.word	0x8800759c
  405064:	7e37e43c 	.word	0x7e37e43c
  405068:	43500000 	.word	0x43500000
  40506c:	ffff3cb0 	.word	0xffff3cb0
  405070:	3c900000 	.word	0x3c900000

00405074 <copysign>:
  405074:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  405078:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  40507c:	ea42 0103 	orr.w	r1, r2, r3
  405080:	4770      	bx	lr
  405082:	bf00      	nop

00405084 <arm_mat_init_f32>:
  405084:	8001      	strh	r1, [r0, #0]
  405086:	8042      	strh	r2, [r0, #2]
  405088:	6043      	str	r3, [r0, #4]
  40508a:	4770      	bx	lr

0040508c <__aeabi_drsub>:
  40508c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405090:	e002      	b.n	405098 <__adddf3>
  405092:	bf00      	nop

00405094 <__aeabi_dsub>:
  405094:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405098 <__adddf3>:
  405098:	b530      	push	{r4, r5, lr}
  40509a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40509e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4050a2:	ea94 0f05 	teq	r4, r5
  4050a6:	bf08      	it	eq
  4050a8:	ea90 0f02 	teqeq	r0, r2
  4050ac:	bf1f      	itttt	ne
  4050ae:	ea54 0c00 	orrsne.w	ip, r4, r0
  4050b2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4050b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4050ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4050be:	f000 80e2 	beq.w	405286 <__adddf3+0x1ee>
  4050c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4050c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4050ca:	bfb8      	it	lt
  4050cc:	426d      	neglt	r5, r5
  4050ce:	dd0c      	ble.n	4050ea <__adddf3+0x52>
  4050d0:	442c      	add	r4, r5
  4050d2:	ea80 0202 	eor.w	r2, r0, r2
  4050d6:	ea81 0303 	eor.w	r3, r1, r3
  4050da:	ea82 0000 	eor.w	r0, r2, r0
  4050de:	ea83 0101 	eor.w	r1, r3, r1
  4050e2:	ea80 0202 	eor.w	r2, r0, r2
  4050e6:	ea81 0303 	eor.w	r3, r1, r3
  4050ea:	2d36      	cmp	r5, #54	; 0x36
  4050ec:	bf88      	it	hi
  4050ee:	bd30      	pophi	{r4, r5, pc}
  4050f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4050f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4050f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4050fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405100:	d002      	beq.n	405108 <__adddf3+0x70>
  405102:	4240      	negs	r0, r0
  405104:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405108:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40510c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405110:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405114:	d002      	beq.n	40511c <__adddf3+0x84>
  405116:	4252      	negs	r2, r2
  405118:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40511c:	ea94 0f05 	teq	r4, r5
  405120:	f000 80a7 	beq.w	405272 <__adddf3+0x1da>
  405124:	f1a4 0401 	sub.w	r4, r4, #1
  405128:	f1d5 0e20 	rsbs	lr, r5, #32
  40512c:	db0d      	blt.n	40514a <__adddf3+0xb2>
  40512e:	fa02 fc0e 	lsl.w	ip, r2, lr
  405132:	fa22 f205 	lsr.w	r2, r2, r5
  405136:	1880      	adds	r0, r0, r2
  405138:	f141 0100 	adc.w	r1, r1, #0
  40513c:	fa03 f20e 	lsl.w	r2, r3, lr
  405140:	1880      	adds	r0, r0, r2
  405142:	fa43 f305 	asr.w	r3, r3, r5
  405146:	4159      	adcs	r1, r3
  405148:	e00e      	b.n	405168 <__adddf3+0xd0>
  40514a:	f1a5 0520 	sub.w	r5, r5, #32
  40514e:	f10e 0e20 	add.w	lr, lr, #32
  405152:	2a01      	cmp	r2, #1
  405154:	fa03 fc0e 	lsl.w	ip, r3, lr
  405158:	bf28      	it	cs
  40515a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40515e:	fa43 f305 	asr.w	r3, r3, r5
  405162:	18c0      	adds	r0, r0, r3
  405164:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405168:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40516c:	d507      	bpl.n	40517e <__adddf3+0xe6>
  40516e:	f04f 0e00 	mov.w	lr, #0
  405172:	f1dc 0c00 	rsbs	ip, ip, #0
  405176:	eb7e 0000 	sbcs.w	r0, lr, r0
  40517a:	eb6e 0101 	sbc.w	r1, lr, r1
  40517e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405182:	d31b      	bcc.n	4051bc <__adddf3+0x124>
  405184:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405188:	d30c      	bcc.n	4051a4 <__adddf3+0x10c>
  40518a:	0849      	lsrs	r1, r1, #1
  40518c:	ea5f 0030 	movs.w	r0, r0, rrx
  405190:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405194:	f104 0401 	add.w	r4, r4, #1
  405198:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40519c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4051a0:	f080 809a 	bcs.w	4052d8 <__adddf3+0x240>
  4051a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4051a8:	bf08      	it	eq
  4051aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4051ae:	f150 0000 	adcs.w	r0, r0, #0
  4051b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4051b6:	ea41 0105 	orr.w	r1, r1, r5
  4051ba:	bd30      	pop	{r4, r5, pc}
  4051bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4051c0:	4140      	adcs	r0, r0
  4051c2:	eb41 0101 	adc.w	r1, r1, r1
  4051c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4051ca:	f1a4 0401 	sub.w	r4, r4, #1
  4051ce:	d1e9      	bne.n	4051a4 <__adddf3+0x10c>
  4051d0:	f091 0f00 	teq	r1, #0
  4051d4:	bf04      	itt	eq
  4051d6:	4601      	moveq	r1, r0
  4051d8:	2000      	moveq	r0, #0
  4051da:	fab1 f381 	clz	r3, r1
  4051de:	bf08      	it	eq
  4051e0:	3320      	addeq	r3, #32
  4051e2:	f1a3 030b 	sub.w	r3, r3, #11
  4051e6:	f1b3 0220 	subs.w	r2, r3, #32
  4051ea:	da0c      	bge.n	405206 <__adddf3+0x16e>
  4051ec:	320c      	adds	r2, #12
  4051ee:	dd08      	ble.n	405202 <__adddf3+0x16a>
  4051f0:	f102 0c14 	add.w	ip, r2, #20
  4051f4:	f1c2 020c 	rsb	r2, r2, #12
  4051f8:	fa01 f00c 	lsl.w	r0, r1, ip
  4051fc:	fa21 f102 	lsr.w	r1, r1, r2
  405200:	e00c      	b.n	40521c <__adddf3+0x184>
  405202:	f102 0214 	add.w	r2, r2, #20
  405206:	bfd8      	it	le
  405208:	f1c2 0c20 	rsble	ip, r2, #32
  40520c:	fa01 f102 	lsl.w	r1, r1, r2
  405210:	fa20 fc0c 	lsr.w	ip, r0, ip
  405214:	bfdc      	itt	le
  405216:	ea41 010c 	orrle.w	r1, r1, ip
  40521a:	4090      	lslle	r0, r2
  40521c:	1ae4      	subs	r4, r4, r3
  40521e:	bfa2      	ittt	ge
  405220:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405224:	4329      	orrge	r1, r5
  405226:	bd30      	popge	{r4, r5, pc}
  405228:	ea6f 0404 	mvn.w	r4, r4
  40522c:	3c1f      	subs	r4, #31
  40522e:	da1c      	bge.n	40526a <__adddf3+0x1d2>
  405230:	340c      	adds	r4, #12
  405232:	dc0e      	bgt.n	405252 <__adddf3+0x1ba>
  405234:	f104 0414 	add.w	r4, r4, #20
  405238:	f1c4 0220 	rsb	r2, r4, #32
  40523c:	fa20 f004 	lsr.w	r0, r0, r4
  405240:	fa01 f302 	lsl.w	r3, r1, r2
  405244:	ea40 0003 	orr.w	r0, r0, r3
  405248:	fa21 f304 	lsr.w	r3, r1, r4
  40524c:	ea45 0103 	orr.w	r1, r5, r3
  405250:	bd30      	pop	{r4, r5, pc}
  405252:	f1c4 040c 	rsb	r4, r4, #12
  405256:	f1c4 0220 	rsb	r2, r4, #32
  40525a:	fa20 f002 	lsr.w	r0, r0, r2
  40525e:	fa01 f304 	lsl.w	r3, r1, r4
  405262:	ea40 0003 	orr.w	r0, r0, r3
  405266:	4629      	mov	r1, r5
  405268:	bd30      	pop	{r4, r5, pc}
  40526a:	fa21 f004 	lsr.w	r0, r1, r4
  40526e:	4629      	mov	r1, r5
  405270:	bd30      	pop	{r4, r5, pc}
  405272:	f094 0f00 	teq	r4, #0
  405276:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40527a:	bf06      	itte	eq
  40527c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405280:	3401      	addeq	r4, #1
  405282:	3d01      	subne	r5, #1
  405284:	e74e      	b.n	405124 <__adddf3+0x8c>
  405286:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40528a:	bf18      	it	ne
  40528c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405290:	d029      	beq.n	4052e6 <__adddf3+0x24e>
  405292:	ea94 0f05 	teq	r4, r5
  405296:	bf08      	it	eq
  405298:	ea90 0f02 	teqeq	r0, r2
  40529c:	d005      	beq.n	4052aa <__adddf3+0x212>
  40529e:	ea54 0c00 	orrs.w	ip, r4, r0
  4052a2:	bf04      	itt	eq
  4052a4:	4619      	moveq	r1, r3
  4052a6:	4610      	moveq	r0, r2
  4052a8:	bd30      	pop	{r4, r5, pc}
  4052aa:	ea91 0f03 	teq	r1, r3
  4052ae:	bf1e      	ittt	ne
  4052b0:	2100      	movne	r1, #0
  4052b2:	2000      	movne	r0, #0
  4052b4:	bd30      	popne	{r4, r5, pc}
  4052b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4052ba:	d105      	bne.n	4052c8 <__adddf3+0x230>
  4052bc:	0040      	lsls	r0, r0, #1
  4052be:	4149      	adcs	r1, r1
  4052c0:	bf28      	it	cs
  4052c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4052c6:	bd30      	pop	{r4, r5, pc}
  4052c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4052cc:	bf3c      	itt	cc
  4052ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4052d2:	bd30      	popcc	{r4, r5, pc}
  4052d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4052d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4052dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4052e0:	f04f 0000 	mov.w	r0, #0
  4052e4:	bd30      	pop	{r4, r5, pc}
  4052e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4052ea:	bf1a      	itte	ne
  4052ec:	4619      	movne	r1, r3
  4052ee:	4610      	movne	r0, r2
  4052f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4052f4:	bf1c      	itt	ne
  4052f6:	460b      	movne	r3, r1
  4052f8:	4602      	movne	r2, r0
  4052fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4052fe:	bf06      	itte	eq
  405300:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405304:	ea91 0f03 	teqeq	r1, r3
  405308:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40530c:	bd30      	pop	{r4, r5, pc}
  40530e:	bf00      	nop

00405310 <__aeabi_ui2d>:
  405310:	f090 0f00 	teq	r0, #0
  405314:	bf04      	itt	eq
  405316:	2100      	moveq	r1, #0
  405318:	4770      	bxeq	lr
  40531a:	b530      	push	{r4, r5, lr}
  40531c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405320:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405324:	f04f 0500 	mov.w	r5, #0
  405328:	f04f 0100 	mov.w	r1, #0
  40532c:	e750      	b.n	4051d0 <__adddf3+0x138>
  40532e:	bf00      	nop

00405330 <__aeabi_i2d>:
  405330:	f090 0f00 	teq	r0, #0
  405334:	bf04      	itt	eq
  405336:	2100      	moveq	r1, #0
  405338:	4770      	bxeq	lr
  40533a:	b530      	push	{r4, r5, lr}
  40533c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405340:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405344:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405348:	bf48      	it	mi
  40534a:	4240      	negmi	r0, r0
  40534c:	f04f 0100 	mov.w	r1, #0
  405350:	e73e      	b.n	4051d0 <__adddf3+0x138>
  405352:	bf00      	nop

00405354 <__aeabi_f2d>:
  405354:	0042      	lsls	r2, r0, #1
  405356:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40535a:	ea4f 0131 	mov.w	r1, r1, rrx
  40535e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405362:	bf1f      	itttt	ne
  405364:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405368:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40536c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405370:	4770      	bxne	lr
  405372:	f092 0f00 	teq	r2, #0
  405376:	bf14      	ite	ne
  405378:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40537c:	4770      	bxeq	lr
  40537e:	b530      	push	{r4, r5, lr}
  405380:	f44f 7460 	mov.w	r4, #896	; 0x380
  405384:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405388:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40538c:	e720      	b.n	4051d0 <__adddf3+0x138>
  40538e:	bf00      	nop

00405390 <__aeabi_ul2d>:
  405390:	ea50 0201 	orrs.w	r2, r0, r1
  405394:	bf08      	it	eq
  405396:	4770      	bxeq	lr
  405398:	b530      	push	{r4, r5, lr}
  40539a:	f04f 0500 	mov.w	r5, #0
  40539e:	e00a      	b.n	4053b6 <__aeabi_l2d+0x16>

004053a0 <__aeabi_l2d>:
  4053a0:	ea50 0201 	orrs.w	r2, r0, r1
  4053a4:	bf08      	it	eq
  4053a6:	4770      	bxeq	lr
  4053a8:	b530      	push	{r4, r5, lr}
  4053aa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4053ae:	d502      	bpl.n	4053b6 <__aeabi_l2d+0x16>
  4053b0:	4240      	negs	r0, r0
  4053b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4053b6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4053ba:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4053be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4053c2:	f43f aedc 	beq.w	40517e <__adddf3+0xe6>
  4053c6:	f04f 0203 	mov.w	r2, #3
  4053ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4053ce:	bf18      	it	ne
  4053d0:	3203      	addne	r2, #3
  4053d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4053d6:	bf18      	it	ne
  4053d8:	3203      	addne	r2, #3
  4053da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4053de:	f1c2 0320 	rsb	r3, r2, #32
  4053e2:	fa00 fc03 	lsl.w	ip, r0, r3
  4053e6:	fa20 f002 	lsr.w	r0, r0, r2
  4053ea:	fa01 fe03 	lsl.w	lr, r1, r3
  4053ee:	ea40 000e 	orr.w	r0, r0, lr
  4053f2:	fa21 f102 	lsr.w	r1, r1, r2
  4053f6:	4414      	add	r4, r2
  4053f8:	e6c1      	b.n	40517e <__adddf3+0xe6>
  4053fa:	bf00      	nop

004053fc <__aeabi_dmul>:
  4053fc:	b570      	push	{r4, r5, r6, lr}
  4053fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405402:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405406:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40540a:	bf1d      	ittte	ne
  40540c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405410:	ea94 0f0c 	teqne	r4, ip
  405414:	ea95 0f0c 	teqne	r5, ip
  405418:	f000 f8de 	bleq	4055d8 <__aeabi_dmul+0x1dc>
  40541c:	442c      	add	r4, r5
  40541e:	ea81 0603 	eor.w	r6, r1, r3
  405422:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405426:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40542a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40542e:	bf18      	it	ne
  405430:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405434:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405438:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40543c:	d038      	beq.n	4054b0 <__aeabi_dmul+0xb4>
  40543e:	fba0 ce02 	umull	ip, lr, r0, r2
  405442:	f04f 0500 	mov.w	r5, #0
  405446:	fbe1 e502 	umlal	lr, r5, r1, r2
  40544a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40544e:	fbe0 e503 	umlal	lr, r5, r0, r3
  405452:	f04f 0600 	mov.w	r6, #0
  405456:	fbe1 5603 	umlal	r5, r6, r1, r3
  40545a:	f09c 0f00 	teq	ip, #0
  40545e:	bf18      	it	ne
  405460:	f04e 0e01 	orrne.w	lr, lr, #1
  405464:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405468:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40546c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405470:	d204      	bcs.n	40547c <__aeabi_dmul+0x80>
  405472:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405476:	416d      	adcs	r5, r5
  405478:	eb46 0606 	adc.w	r6, r6, r6
  40547c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405480:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405484:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405488:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40548c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405490:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405494:	bf88      	it	hi
  405496:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40549a:	d81e      	bhi.n	4054da <__aeabi_dmul+0xde>
  40549c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4054a0:	bf08      	it	eq
  4054a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4054a6:	f150 0000 	adcs.w	r0, r0, #0
  4054aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4054ae:	bd70      	pop	{r4, r5, r6, pc}
  4054b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4054b4:	ea46 0101 	orr.w	r1, r6, r1
  4054b8:	ea40 0002 	orr.w	r0, r0, r2
  4054bc:	ea81 0103 	eor.w	r1, r1, r3
  4054c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4054c4:	bfc2      	ittt	gt
  4054c6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4054ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4054ce:	bd70      	popgt	{r4, r5, r6, pc}
  4054d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4054d4:	f04f 0e00 	mov.w	lr, #0
  4054d8:	3c01      	subs	r4, #1
  4054da:	f300 80ab 	bgt.w	405634 <__aeabi_dmul+0x238>
  4054de:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4054e2:	bfde      	ittt	le
  4054e4:	2000      	movle	r0, #0
  4054e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4054ea:	bd70      	pople	{r4, r5, r6, pc}
  4054ec:	f1c4 0400 	rsb	r4, r4, #0
  4054f0:	3c20      	subs	r4, #32
  4054f2:	da35      	bge.n	405560 <__aeabi_dmul+0x164>
  4054f4:	340c      	adds	r4, #12
  4054f6:	dc1b      	bgt.n	405530 <__aeabi_dmul+0x134>
  4054f8:	f104 0414 	add.w	r4, r4, #20
  4054fc:	f1c4 0520 	rsb	r5, r4, #32
  405500:	fa00 f305 	lsl.w	r3, r0, r5
  405504:	fa20 f004 	lsr.w	r0, r0, r4
  405508:	fa01 f205 	lsl.w	r2, r1, r5
  40550c:	ea40 0002 	orr.w	r0, r0, r2
  405510:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405514:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405518:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40551c:	fa21 f604 	lsr.w	r6, r1, r4
  405520:	eb42 0106 	adc.w	r1, r2, r6
  405524:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405528:	bf08      	it	eq
  40552a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40552e:	bd70      	pop	{r4, r5, r6, pc}
  405530:	f1c4 040c 	rsb	r4, r4, #12
  405534:	f1c4 0520 	rsb	r5, r4, #32
  405538:	fa00 f304 	lsl.w	r3, r0, r4
  40553c:	fa20 f005 	lsr.w	r0, r0, r5
  405540:	fa01 f204 	lsl.w	r2, r1, r4
  405544:	ea40 0002 	orr.w	r0, r0, r2
  405548:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40554c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405550:	f141 0100 	adc.w	r1, r1, #0
  405554:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405558:	bf08      	it	eq
  40555a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40555e:	bd70      	pop	{r4, r5, r6, pc}
  405560:	f1c4 0520 	rsb	r5, r4, #32
  405564:	fa00 f205 	lsl.w	r2, r0, r5
  405568:	ea4e 0e02 	orr.w	lr, lr, r2
  40556c:	fa20 f304 	lsr.w	r3, r0, r4
  405570:	fa01 f205 	lsl.w	r2, r1, r5
  405574:	ea43 0302 	orr.w	r3, r3, r2
  405578:	fa21 f004 	lsr.w	r0, r1, r4
  40557c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405580:	fa21 f204 	lsr.w	r2, r1, r4
  405584:	ea20 0002 	bic.w	r0, r0, r2
  405588:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40558c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405590:	bf08      	it	eq
  405592:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405596:	bd70      	pop	{r4, r5, r6, pc}
  405598:	f094 0f00 	teq	r4, #0
  40559c:	d10f      	bne.n	4055be <__aeabi_dmul+0x1c2>
  40559e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4055a2:	0040      	lsls	r0, r0, #1
  4055a4:	eb41 0101 	adc.w	r1, r1, r1
  4055a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4055ac:	bf08      	it	eq
  4055ae:	3c01      	subeq	r4, #1
  4055b0:	d0f7      	beq.n	4055a2 <__aeabi_dmul+0x1a6>
  4055b2:	ea41 0106 	orr.w	r1, r1, r6
  4055b6:	f095 0f00 	teq	r5, #0
  4055ba:	bf18      	it	ne
  4055bc:	4770      	bxne	lr
  4055be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4055c2:	0052      	lsls	r2, r2, #1
  4055c4:	eb43 0303 	adc.w	r3, r3, r3
  4055c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4055cc:	bf08      	it	eq
  4055ce:	3d01      	subeq	r5, #1
  4055d0:	d0f7      	beq.n	4055c2 <__aeabi_dmul+0x1c6>
  4055d2:	ea43 0306 	orr.w	r3, r3, r6
  4055d6:	4770      	bx	lr
  4055d8:	ea94 0f0c 	teq	r4, ip
  4055dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4055e0:	bf18      	it	ne
  4055e2:	ea95 0f0c 	teqne	r5, ip
  4055e6:	d00c      	beq.n	405602 <__aeabi_dmul+0x206>
  4055e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4055ec:	bf18      	it	ne
  4055ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4055f2:	d1d1      	bne.n	405598 <__aeabi_dmul+0x19c>
  4055f4:	ea81 0103 	eor.w	r1, r1, r3
  4055f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4055fc:	f04f 0000 	mov.w	r0, #0
  405600:	bd70      	pop	{r4, r5, r6, pc}
  405602:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405606:	bf06      	itte	eq
  405608:	4610      	moveq	r0, r2
  40560a:	4619      	moveq	r1, r3
  40560c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405610:	d019      	beq.n	405646 <__aeabi_dmul+0x24a>
  405612:	ea94 0f0c 	teq	r4, ip
  405616:	d102      	bne.n	40561e <__aeabi_dmul+0x222>
  405618:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40561c:	d113      	bne.n	405646 <__aeabi_dmul+0x24a>
  40561e:	ea95 0f0c 	teq	r5, ip
  405622:	d105      	bne.n	405630 <__aeabi_dmul+0x234>
  405624:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405628:	bf1c      	itt	ne
  40562a:	4610      	movne	r0, r2
  40562c:	4619      	movne	r1, r3
  40562e:	d10a      	bne.n	405646 <__aeabi_dmul+0x24a>
  405630:	ea81 0103 	eor.w	r1, r1, r3
  405634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405638:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40563c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405640:	f04f 0000 	mov.w	r0, #0
  405644:	bd70      	pop	{r4, r5, r6, pc}
  405646:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40564a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40564e:	bd70      	pop	{r4, r5, r6, pc}

00405650 <__aeabi_ddiv>:
  405650:	b570      	push	{r4, r5, r6, lr}
  405652:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405656:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40565a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40565e:	bf1d      	ittte	ne
  405660:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405664:	ea94 0f0c 	teqne	r4, ip
  405668:	ea95 0f0c 	teqne	r5, ip
  40566c:	f000 f8a7 	bleq	4057be <__aeabi_ddiv+0x16e>
  405670:	eba4 0405 	sub.w	r4, r4, r5
  405674:	ea81 0e03 	eor.w	lr, r1, r3
  405678:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40567c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405680:	f000 8088 	beq.w	405794 <__aeabi_ddiv+0x144>
  405684:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405688:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40568c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405690:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405694:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405698:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40569c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4056a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4056a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4056a8:	429d      	cmp	r5, r3
  4056aa:	bf08      	it	eq
  4056ac:	4296      	cmpeq	r6, r2
  4056ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4056b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4056b6:	d202      	bcs.n	4056be <__aeabi_ddiv+0x6e>
  4056b8:	085b      	lsrs	r3, r3, #1
  4056ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4056be:	1ab6      	subs	r6, r6, r2
  4056c0:	eb65 0503 	sbc.w	r5, r5, r3
  4056c4:	085b      	lsrs	r3, r3, #1
  4056c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4056ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4056ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4056d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4056d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4056da:	bf22      	ittt	cs
  4056dc:	1ab6      	subcs	r6, r6, r2
  4056de:	4675      	movcs	r5, lr
  4056e0:	ea40 000c 	orrcs.w	r0, r0, ip
  4056e4:	085b      	lsrs	r3, r3, #1
  4056e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4056ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4056ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4056f2:	bf22      	ittt	cs
  4056f4:	1ab6      	subcs	r6, r6, r2
  4056f6:	4675      	movcs	r5, lr
  4056f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4056fc:	085b      	lsrs	r3, r3, #1
  4056fe:	ea4f 0232 	mov.w	r2, r2, rrx
  405702:	ebb6 0e02 	subs.w	lr, r6, r2
  405706:	eb75 0e03 	sbcs.w	lr, r5, r3
  40570a:	bf22      	ittt	cs
  40570c:	1ab6      	subcs	r6, r6, r2
  40570e:	4675      	movcs	r5, lr
  405710:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405714:	085b      	lsrs	r3, r3, #1
  405716:	ea4f 0232 	mov.w	r2, r2, rrx
  40571a:	ebb6 0e02 	subs.w	lr, r6, r2
  40571e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405722:	bf22      	ittt	cs
  405724:	1ab6      	subcs	r6, r6, r2
  405726:	4675      	movcs	r5, lr
  405728:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40572c:	ea55 0e06 	orrs.w	lr, r5, r6
  405730:	d018      	beq.n	405764 <__aeabi_ddiv+0x114>
  405732:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405736:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40573a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40573e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405742:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405746:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40574a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40574e:	d1c0      	bne.n	4056d2 <__aeabi_ddiv+0x82>
  405750:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405754:	d10b      	bne.n	40576e <__aeabi_ddiv+0x11e>
  405756:	ea41 0100 	orr.w	r1, r1, r0
  40575a:	f04f 0000 	mov.w	r0, #0
  40575e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405762:	e7b6      	b.n	4056d2 <__aeabi_ddiv+0x82>
  405764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405768:	bf04      	itt	eq
  40576a:	4301      	orreq	r1, r0
  40576c:	2000      	moveq	r0, #0
  40576e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405772:	bf88      	it	hi
  405774:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405778:	f63f aeaf 	bhi.w	4054da <__aeabi_dmul+0xde>
  40577c:	ebb5 0c03 	subs.w	ip, r5, r3
  405780:	bf04      	itt	eq
  405782:	ebb6 0c02 	subseq.w	ip, r6, r2
  405786:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40578a:	f150 0000 	adcs.w	r0, r0, #0
  40578e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405792:	bd70      	pop	{r4, r5, r6, pc}
  405794:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405798:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40579c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4057a0:	bfc2      	ittt	gt
  4057a2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4057a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4057aa:	bd70      	popgt	{r4, r5, r6, pc}
  4057ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4057b0:	f04f 0e00 	mov.w	lr, #0
  4057b4:	3c01      	subs	r4, #1
  4057b6:	e690      	b.n	4054da <__aeabi_dmul+0xde>
  4057b8:	ea45 0e06 	orr.w	lr, r5, r6
  4057bc:	e68d      	b.n	4054da <__aeabi_dmul+0xde>
  4057be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4057c2:	ea94 0f0c 	teq	r4, ip
  4057c6:	bf08      	it	eq
  4057c8:	ea95 0f0c 	teqeq	r5, ip
  4057cc:	f43f af3b 	beq.w	405646 <__aeabi_dmul+0x24a>
  4057d0:	ea94 0f0c 	teq	r4, ip
  4057d4:	d10a      	bne.n	4057ec <__aeabi_ddiv+0x19c>
  4057d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4057da:	f47f af34 	bne.w	405646 <__aeabi_dmul+0x24a>
  4057de:	ea95 0f0c 	teq	r5, ip
  4057e2:	f47f af25 	bne.w	405630 <__aeabi_dmul+0x234>
  4057e6:	4610      	mov	r0, r2
  4057e8:	4619      	mov	r1, r3
  4057ea:	e72c      	b.n	405646 <__aeabi_dmul+0x24a>
  4057ec:	ea95 0f0c 	teq	r5, ip
  4057f0:	d106      	bne.n	405800 <__aeabi_ddiv+0x1b0>
  4057f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4057f6:	f43f aefd 	beq.w	4055f4 <__aeabi_dmul+0x1f8>
  4057fa:	4610      	mov	r0, r2
  4057fc:	4619      	mov	r1, r3
  4057fe:	e722      	b.n	405646 <__aeabi_dmul+0x24a>
  405800:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405804:	bf18      	it	ne
  405806:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40580a:	f47f aec5 	bne.w	405598 <__aeabi_dmul+0x19c>
  40580e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405812:	f47f af0d 	bne.w	405630 <__aeabi_dmul+0x234>
  405816:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40581a:	f47f aeeb 	bne.w	4055f4 <__aeabi_dmul+0x1f8>
  40581e:	e712      	b.n	405646 <__aeabi_dmul+0x24a>

00405820 <__gedf2>:
  405820:	f04f 3cff 	mov.w	ip, #4294967295
  405824:	e006      	b.n	405834 <__cmpdf2+0x4>
  405826:	bf00      	nop

00405828 <__ledf2>:
  405828:	f04f 0c01 	mov.w	ip, #1
  40582c:	e002      	b.n	405834 <__cmpdf2+0x4>
  40582e:	bf00      	nop

00405830 <__cmpdf2>:
  405830:	f04f 0c01 	mov.w	ip, #1
  405834:	f84d cd04 	str.w	ip, [sp, #-4]!
  405838:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40583c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405840:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405844:	bf18      	it	ne
  405846:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40584a:	d01b      	beq.n	405884 <__cmpdf2+0x54>
  40584c:	b001      	add	sp, #4
  40584e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405852:	bf0c      	ite	eq
  405854:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405858:	ea91 0f03 	teqne	r1, r3
  40585c:	bf02      	ittt	eq
  40585e:	ea90 0f02 	teqeq	r0, r2
  405862:	2000      	moveq	r0, #0
  405864:	4770      	bxeq	lr
  405866:	f110 0f00 	cmn.w	r0, #0
  40586a:	ea91 0f03 	teq	r1, r3
  40586e:	bf58      	it	pl
  405870:	4299      	cmppl	r1, r3
  405872:	bf08      	it	eq
  405874:	4290      	cmpeq	r0, r2
  405876:	bf2c      	ite	cs
  405878:	17d8      	asrcs	r0, r3, #31
  40587a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40587e:	f040 0001 	orr.w	r0, r0, #1
  405882:	4770      	bx	lr
  405884:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405888:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40588c:	d102      	bne.n	405894 <__cmpdf2+0x64>
  40588e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405892:	d107      	bne.n	4058a4 <__cmpdf2+0x74>
  405894:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405898:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40589c:	d1d6      	bne.n	40584c <__cmpdf2+0x1c>
  40589e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4058a2:	d0d3      	beq.n	40584c <__cmpdf2+0x1c>
  4058a4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4058a8:	4770      	bx	lr
  4058aa:	bf00      	nop

004058ac <__aeabi_cdrcmple>:
  4058ac:	4684      	mov	ip, r0
  4058ae:	4610      	mov	r0, r2
  4058b0:	4662      	mov	r2, ip
  4058b2:	468c      	mov	ip, r1
  4058b4:	4619      	mov	r1, r3
  4058b6:	4663      	mov	r3, ip
  4058b8:	e000      	b.n	4058bc <__aeabi_cdcmpeq>
  4058ba:	bf00      	nop

004058bc <__aeabi_cdcmpeq>:
  4058bc:	b501      	push	{r0, lr}
  4058be:	f7ff ffb7 	bl	405830 <__cmpdf2>
  4058c2:	2800      	cmp	r0, #0
  4058c4:	bf48      	it	mi
  4058c6:	f110 0f00 	cmnmi.w	r0, #0
  4058ca:	bd01      	pop	{r0, pc}

004058cc <__aeabi_dcmpeq>:
  4058cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4058d0:	f7ff fff4 	bl	4058bc <__aeabi_cdcmpeq>
  4058d4:	bf0c      	ite	eq
  4058d6:	2001      	moveq	r0, #1
  4058d8:	2000      	movne	r0, #0
  4058da:	f85d fb08 	ldr.w	pc, [sp], #8
  4058de:	bf00      	nop

004058e0 <__aeabi_dcmplt>:
  4058e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4058e4:	f7ff ffea 	bl	4058bc <__aeabi_cdcmpeq>
  4058e8:	bf34      	ite	cc
  4058ea:	2001      	movcc	r0, #1
  4058ec:	2000      	movcs	r0, #0
  4058ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4058f2:	bf00      	nop

004058f4 <__aeabi_dcmple>:
  4058f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4058f8:	f7ff ffe0 	bl	4058bc <__aeabi_cdcmpeq>
  4058fc:	bf94      	ite	ls
  4058fe:	2001      	movls	r0, #1
  405900:	2000      	movhi	r0, #0
  405902:	f85d fb08 	ldr.w	pc, [sp], #8
  405906:	bf00      	nop

00405908 <__aeabi_dcmpge>:
  405908:	f84d ed08 	str.w	lr, [sp, #-8]!
  40590c:	f7ff ffce 	bl	4058ac <__aeabi_cdrcmple>
  405910:	bf94      	ite	ls
  405912:	2001      	movls	r0, #1
  405914:	2000      	movhi	r0, #0
  405916:	f85d fb08 	ldr.w	pc, [sp], #8
  40591a:	bf00      	nop

0040591c <__aeabi_dcmpgt>:
  40591c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405920:	f7ff ffc4 	bl	4058ac <__aeabi_cdrcmple>
  405924:	bf34      	ite	cc
  405926:	2001      	movcc	r0, #1
  405928:	2000      	movcs	r0, #0
  40592a:	f85d fb08 	ldr.w	pc, [sp], #8
  40592e:	bf00      	nop

00405930 <__aeabi_dcmpun>:
  405930:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405934:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405938:	d102      	bne.n	405940 <__aeabi_dcmpun+0x10>
  40593a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40593e:	d10a      	bne.n	405956 <__aeabi_dcmpun+0x26>
  405940:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405944:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405948:	d102      	bne.n	405950 <__aeabi_dcmpun+0x20>
  40594a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40594e:	d102      	bne.n	405956 <__aeabi_dcmpun+0x26>
  405950:	f04f 0000 	mov.w	r0, #0
  405954:	4770      	bx	lr
  405956:	f04f 0001 	mov.w	r0, #1
  40595a:	4770      	bx	lr

0040595c <__aeabi_d2iz>:
  40595c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405964:	d215      	bcs.n	405992 <__aeabi_d2iz+0x36>
  405966:	d511      	bpl.n	40598c <__aeabi_d2iz+0x30>
  405968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40596c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405970:	d912      	bls.n	405998 <__aeabi_d2iz+0x3c>
  405972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40597a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40597e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405982:	fa23 f002 	lsr.w	r0, r3, r2
  405986:	bf18      	it	ne
  405988:	4240      	negne	r0, r0
  40598a:	4770      	bx	lr
  40598c:	f04f 0000 	mov.w	r0, #0
  405990:	4770      	bx	lr
  405992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405996:	d105      	bne.n	4059a4 <__aeabi_d2iz+0x48>
  405998:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40599c:	bf08      	it	eq
  40599e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4059a2:	4770      	bx	lr
  4059a4:	f04f 0000 	mov.w	r0, #0
  4059a8:	4770      	bx	lr
  4059aa:	bf00      	nop

004059ac <__aeabi_d2f>:
  4059ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4059b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4059b4:	bf24      	itt	cs
  4059b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4059ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4059be:	d90d      	bls.n	4059dc <__aeabi_d2f+0x30>
  4059c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4059c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4059c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4059cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4059d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4059d4:	bf08      	it	eq
  4059d6:	f020 0001 	biceq.w	r0, r0, #1
  4059da:	4770      	bx	lr
  4059dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4059e0:	d121      	bne.n	405a26 <__aeabi_d2f+0x7a>
  4059e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4059e6:	bfbc      	itt	lt
  4059e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4059ec:	4770      	bxlt	lr
  4059ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4059f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4059f6:	f1c2 0218 	rsb	r2, r2, #24
  4059fa:	f1c2 0c20 	rsb	ip, r2, #32
  4059fe:	fa10 f30c 	lsls.w	r3, r0, ip
  405a02:	fa20 f002 	lsr.w	r0, r0, r2
  405a06:	bf18      	it	ne
  405a08:	f040 0001 	orrne.w	r0, r0, #1
  405a0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405a10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  405a14:	fa03 fc0c 	lsl.w	ip, r3, ip
  405a18:	ea40 000c 	orr.w	r0, r0, ip
  405a1c:	fa23 f302 	lsr.w	r3, r3, r2
  405a20:	ea4f 0343 	mov.w	r3, r3, lsl #1
  405a24:	e7cc      	b.n	4059c0 <__aeabi_d2f+0x14>
  405a26:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405a2a:	d107      	bne.n	405a3c <__aeabi_d2f+0x90>
  405a2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405a30:	bf1e      	ittt	ne
  405a32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  405a36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405a3a:	4770      	bxne	lr
  405a3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405a40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405a44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405a48:	4770      	bx	lr
  405a4a:	bf00      	nop

00405a4c <__errno>:
  405a4c:	4b01      	ldr	r3, [pc, #4]	; (405a54 <__errno+0x8>)
  405a4e:	6818      	ldr	r0, [r3, #0]
  405a50:	4770      	bx	lr
  405a52:	bf00      	nop
  405a54:	2040004c 	.word	0x2040004c

00405a58 <__libc_init_array>:
  405a58:	b570      	push	{r4, r5, r6, lr}
  405a5a:	4e0d      	ldr	r6, [pc, #52]	; (405a90 <__libc_init_array+0x38>)
  405a5c:	4c0d      	ldr	r4, [pc, #52]	; (405a94 <__libc_init_array+0x3c>)
  405a5e:	1ba4      	subs	r4, r4, r6
  405a60:	10a4      	asrs	r4, r4, #2
  405a62:	2500      	movs	r5, #0
  405a64:	42a5      	cmp	r5, r4
  405a66:	d109      	bne.n	405a7c <__libc_init_array+0x24>
  405a68:	4e0b      	ldr	r6, [pc, #44]	; (405a98 <__libc_init_array+0x40>)
  405a6a:	4c0c      	ldr	r4, [pc, #48]	; (405a9c <__libc_init_array+0x44>)
  405a6c:	f003 f8e8 	bl	408c40 <_init>
  405a70:	1ba4      	subs	r4, r4, r6
  405a72:	10a4      	asrs	r4, r4, #2
  405a74:	2500      	movs	r5, #0
  405a76:	42a5      	cmp	r5, r4
  405a78:	d105      	bne.n	405a86 <__libc_init_array+0x2e>
  405a7a:	bd70      	pop	{r4, r5, r6, pc}
  405a7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  405a80:	4798      	blx	r3
  405a82:	3501      	adds	r5, #1
  405a84:	e7ee      	b.n	405a64 <__libc_init_array+0xc>
  405a86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  405a8a:	4798      	blx	r3
  405a8c:	3501      	adds	r5, #1
  405a8e:	e7f2      	b.n	405a76 <__libc_init_array+0x1e>
  405a90:	00408c4c 	.word	0x00408c4c
  405a94:	00408c4c 	.word	0x00408c4c
  405a98:	00408c4c 	.word	0x00408c4c
  405a9c:	00408c50 	.word	0x00408c50

00405aa0 <malloc>:
  405aa0:	4b02      	ldr	r3, [pc, #8]	; (405aac <malloc+0xc>)
  405aa2:	4601      	mov	r1, r0
  405aa4:	6818      	ldr	r0, [r3, #0]
  405aa6:	f000 b865 	b.w	405b74 <_malloc_r>
  405aaa:	bf00      	nop
  405aac:	2040004c 	.word	0x2040004c

00405ab0 <memcpy>:
  405ab0:	b510      	push	{r4, lr}
  405ab2:	1e43      	subs	r3, r0, #1
  405ab4:	440a      	add	r2, r1
  405ab6:	4291      	cmp	r1, r2
  405ab8:	d100      	bne.n	405abc <memcpy+0xc>
  405aba:	bd10      	pop	{r4, pc}
  405abc:	f811 4b01 	ldrb.w	r4, [r1], #1
  405ac0:	f803 4f01 	strb.w	r4, [r3, #1]!
  405ac4:	e7f7      	b.n	405ab6 <memcpy+0x6>

00405ac6 <memset>:
  405ac6:	4402      	add	r2, r0
  405ac8:	4603      	mov	r3, r0
  405aca:	4293      	cmp	r3, r2
  405acc:	d100      	bne.n	405ad0 <memset+0xa>
  405ace:	4770      	bx	lr
  405ad0:	f803 1b01 	strb.w	r1, [r3], #1
  405ad4:	e7f9      	b.n	405aca <memset+0x4>
	...

00405ad8 <_free_r>:
  405ad8:	b538      	push	{r3, r4, r5, lr}
  405ada:	4605      	mov	r5, r0
  405adc:	2900      	cmp	r1, #0
  405ade:	d045      	beq.n	405b6c <_free_r+0x94>
  405ae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
  405ae4:	1f0c      	subs	r4, r1, #4
  405ae6:	2b00      	cmp	r3, #0
  405ae8:	bfb8      	it	lt
  405aea:	18e4      	addlt	r4, r4, r3
  405aec:	f001 fe88 	bl	407800 <__malloc_lock>
  405af0:	4a1f      	ldr	r2, [pc, #124]	; (405b70 <_free_r+0x98>)
  405af2:	6813      	ldr	r3, [r2, #0]
  405af4:	4610      	mov	r0, r2
  405af6:	b933      	cbnz	r3, 405b06 <_free_r+0x2e>
  405af8:	6063      	str	r3, [r4, #4]
  405afa:	6014      	str	r4, [r2, #0]
  405afc:	4628      	mov	r0, r5
  405afe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405b02:	f001 be7e 	b.w	407802 <__malloc_unlock>
  405b06:	42a3      	cmp	r3, r4
  405b08:	d90c      	bls.n	405b24 <_free_r+0x4c>
  405b0a:	6821      	ldr	r1, [r4, #0]
  405b0c:	1862      	adds	r2, r4, r1
  405b0e:	4293      	cmp	r3, r2
  405b10:	bf04      	itt	eq
  405b12:	681a      	ldreq	r2, [r3, #0]
  405b14:	685b      	ldreq	r3, [r3, #4]
  405b16:	6063      	str	r3, [r4, #4]
  405b18:	bf04      	itt	eq
  405b1a:	1852      	addeq	r2, r2, r1
  405b1c:	6022      	streq	r2, [r4, #0]
  405b1e:	6004      	str	r4, [r0, #0]
  405b20:	e7ec      	b.n	405afc <_free_r+0x24>
  405b22:	4613      	mov	r3, r2
  405b24:	685a      	ldr	r2, [r3, #4]
  405b26:	b10a      	cbz	r2, 405b2c <_free_r+0x54>
  405b28:	42a2      	cmp	r2, r4
  405b2a:	d9fa      	bls.n	405b22 <_free_r+0x4a>
  405b2c:	6819      	ldr	r1, [r3, #0]
  405b2e:	1858      	adds	r0, r3, r1
  405b30:	42a0      	cmp	r0, r4
  405b32:	d10b      	bne.n	405b4c <_free_r+0x74>
  405b34:	6820      	ldr	r0, [r4, #0]
  405b36:	4401      	add	r1, r0
  405b38:	1858      	adds	r0, r3, r1
  405b3a:	4282      	cmp	r2, r0
  405b3c:	6019      	str	r1, [r3, #0]
  405b3e:	d1dd      	bne.n	405afc <_free_r+0x24>
  405b40:	6810      	ldr	r0, [r2, #0]
  405b42:	6852      	ldr	r2, [r2, #4]
  405b44:	605a      	str	r2, [r3, #4]
  405b46:	4401      	add	r1, r0
  405b48:	6019      	str	r1, [r3, #0]
  405b4a:	e7d7      	b.n	405afc <_free_r+0x24>
  405b4c:	d902      	bls.n	405b54 <_free_r+0x7c>
  405b4e:	230c      	movs	r3, #12
  405b50:	602b      	str	r3, [r5, #0]
  405b52:	e7d3      	b.n	405afc <_free_r+0x24>
  405b54:	6820      	ldr	r0, [r4, #0]
  405b56:	1821      	adds	r1, r4, r0
  405b58:	428a      	cmp	r2, r1
  405b5a:	bf04      	itt	eq
  405b5c:	6811      	ldreq	r1, [r2, #0]
  405b5e:	6852      	ldreq	r2, [r2, #4]
  405b60:	6062      	str	r2, [r4, #4]
  405b62:	bf04      	itt	eq
  405b64:	1809      	addeq	r1, r1, r0
  405b66:	6021      	streq	r1, [r4, #0]
  405b68:	605c      	str	r4, [r3, #4]
  405b6a:	e7c7      	b.n	405afc <_free_r+0x24>
  405b6c:	bd38      	pop	{r3, r4, r5, pc}
  405b6e:	bf00      	nop
  405b70:	20400540 	.word	0x20400540

00405b74 <_malloc_r>:
  405b74:	b570      	push	{r4, r5, r6, lr}
  405b76:	1ccd      	adds	r5, r1, #3
  405b78:	f025 0503 	bic.w	r5, r5, #3
  405b7c:	3508      	adds	r5, #8
  405b7e:	2d0c      	cmp	r5, #12
  405b80:	bf38      	it	cc
  405b82:	250c      	movcc	r5, #12
  405b84:	2d00      	cmp	r5, #0
  405b86:	4606      	mov	r6, r0
  405b88:	db01      	blt.n	405b8e <_malloc_r+0x1a>
  405b8a:	42a9      	cmp	r1, r5
  405b8c:	d903      	bls.n	405b96 <_malloc_r+0x22>
  405b8e:	230c      	movs	r3, #12
  405b90:	6033      	str	r3, [r6, #0]
  405b92:	2000      	movs	r0, #0
  405b94:	bd70      	pop	{r4, r5, r6, pc}
  405b96:	f001 fe33 	bl	407800 <__malloc_lock>
  405b9a:	4a23      	ldr	r2, [pc, #140]	; (405c28 <_malloc_r+0xb4>)
  405b9c:	6814      	ldr	r4, [r2, #0]
  405b9e:	4621      	mov	r1, r4
  405ba0:	b991      	cbnz	r1, 405bc8 <_malloc_r+0x54>
  405ba2:	4c22      	ldr	r4, [pc, #136]	; (405c2c <_malloc_r+0xb8>)
  405ba4:	6823      	ldr	r3, [r4, #0]
  405ba6:	b91b      	cbnz	r3, 405bb0 <_malloc_r+0x3c>
  405ba8:	4630      	mov	r0, r6
  405baa:	f000 fcb9 	bl	406520 <_sbrk_r>
  405bae:	6020      	str	r0, [r4, #0]
  405bb0:	4629      	mov	r1, r5
  405bb2:	4630      	mov	r0, r6
  405bb4:	f000 fcb4 	bl	406520 <_sbrk_r>
  405bb8:	1c43      	adds	r3, r0, #1
  405bba:	d126      	bne.n	405c0a <_malloc_r+0x96>
  405bbc:	230c      	movs	r3, #12
  405bbe:	6033      	str	r3, [r6, #0]
  405bc0:	4630      	mov	r0, r6
  405bc2:	f001 fe1e 	bl	407802 <__malloc_unlock>
  405bc6:	e7e4      	b.n	405b92 <_malloc_r+0x1e>
  405bc8:	680b      	ldr	r3, [r1, #0]
  405bca:	1b5b      	subs	r3, r3, r5
  405bcc:	d41a      	bmi.n	405c04 <_malloc_r+0x90>
  405bce:	2b0b      	cmp	r3, #11
  405bd0:	d90f      	bls.n	405bf2 <_malloc_r+0x7e>
  405bd2:	600b      	str	r3, [r1, #0]
  405bd4:	50cd      	str	r5, [r1, r3]
  405bd6:	18cc      	adds	r4, r1, r3
  405bd8:	4630      	mov	r0, r6
  405bda:	f001 fe12 	bl	407802 <__malloc_unlock>
  405bde:	f104 000b 	add.w	r0, r4, #11
  405be2:	1d23      	adds	r3, r4, #4
  405be4:	f020 0007 	bic.w	r0, r0, #7
  405be8:	1ac3      	subs	r3, r0, r3
  405bea:	d01b      	beq.n	405c24 <_malloc_r+0xb0>
  405bec:	425a      	negs	r2, r3
  405bee:	50e2      	str	r2, [r4, r3]
  405bf0:	bd70      	pop	{r4, r5, r6, pc}
  405bf2:	428c      	cmp	r4, r1
  405bf4:	bf0d      	iteet	eq
  405bf6:	6863      	ldreq	r3, [r4, #4]
  405bf8:	684b      	ldrne	r3, [r1, #4]
  405bfa:	6063      	strne	r3, [r4, #4]
  405bfc:	6013      	streq	r3, [r2, #0]
  405bfe:	bf18      	it	ne
  405c00:	460c      	movne	r4, r1
  405c02:	e7e9      	b.n	405bd8 <_malloc_r+0x64>
  405c04:	460c      	mov	r4, r1
  405c06:	6849      	ldr	r1, [r1, #4]
  405c08:	e7ca      	b.n	405ba0 <_malloc_r+0x2c>
  405c0a:	1cc4      	adds	r4, r0, #3
  405c0c:	f024 0403 	bic.w	r4, r4, #3
  405c10:	42a0      	cmp	r0, r4
  405c12:	d005      	beq.n	405c20 <_malloc_r+0xac>
  405c14:	1a21      	subs	r1, r4, r0
  405c16:	4630      	mov	r0, r6
  405c18:	f000 fc82 	bl	406520 <_sbrk_r>
  405c1c:	3001      	adds	r0, #1
  405c1e:	d0cd      	beq.n	405bbc <_malloc_r+0x48>
  405c20:	6025      	str	r5, [r4, #0]
  405c22:	e7d9      	b.n	405bd8 <_malloc_r+0x64>
  405c24:	bd70      	pop	{r4, r5, r6, pc}
  405c26:	bf00      	nop
  405c28:	20400540 	.word	0x20400540
  405c2c:	20400544 	.word	0x20400544

00405c30 <__cvt>:
  405c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c34:	b088      	sub	sp, #32
  405c36:	2b00      	cmp	r3, #0
  405c38:	9f14      	ldr	r7, [sp, #80]	; 0x50
  405c3a:	9912      	ldr	r1, [sp, #72]	; 0x48
  405c3c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405c3e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  405c42:	461e      	mov	r6, r3
  405c44:	f027 0720 	bic.w	r7, r7, #32
  405c48:	bfbb      	ittet	lt
  405c4a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  405c4e:	461e      	movlt	r6, r3
  405c50:	2300      	movge	r3, #0
  405c52:	232d      	movlt	r3, #45	; 0x2d
  405c54:	2f46      	cmp	r7, #70	; 0x46
  405c56:	4614      	mov	r4, r2
  405c58:	700b      	strb	r3, [r1, #0]
  405c5a:	d004      	beq.n	405c66 <__cvt+0x36>
  405c5c:	2f45      	cmp	r7, #69	; 0x45
  405c5e:	d100      	bne.n	405c62 <__cvt+0x32>
  405c60:	3501      	adds	r5, #1
  405c62:	2302      	movs	r3, #2
  405c64:	e000      	b.n	405c68 <__cvt+0x38>
  405c66:	2303      	movs	r3, #3
  405c68:	aa07      	add	r2, sp, #28
  405c6a:	9204      	str	r2, [sp, #16]
  405c6c:	aa06      	add	r2, sp, #24
  405c6e:	9203      	str	r2, [sp, #12]
  405c70:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  405c74:	4622      	mov	r2, r4
  405c76:	4633      	mov	r3, r6
  405c78:	f000 fdae 	bl	4067d8 <_dtoa_r>
  405c7c:	2f47      	cmp	r7, #71	; 0x47
  405c7e:	4680      	mov	r8, r0
  405c80:	d102      	bne.n	405c88 <__cvt+0x58>
  405c82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405c84:	07db      	lsls	r3, r3, #31
  405c86:	d526      	bpl.n	405cd6 <__cvt+0xa6>
  405c88:	2f46      	cmp	r7, #70	; 0x46
  405c8a:	eb08 0905 	add.w	r9, r8, r5
  405c8e:	d111      	bne.n	405cb4 <__cvt+0x84>
  405c90:	f898 3000 	ldrb.w	r3, [r8]
  405c94:	2b30      	cmp	r3, #48	; 0x30
  405c96:	d10a      	bne.n	405cae <__cvt+0x7e>
  405c98:	2200      	movs	r2, #0
  405c9a:	2300      	movs	r3, #0
  405c9c:	4620      	mov	r0, r4
  405c9e:	4631      	mov	r1, r6
  405ca0:	f7ff fe14 	bl	4058cc <__aeabi_dcmpeq>
  405ca4:	b918      	cbnz	r0, 405cae <__cvt+0x7e>
  405ca6:	f1c5 0501 	rsb	r5, r5, #1
  405caa:	f8ca 5000 	str.w	r5, [sl]
  405cae:	f8da 3000 	ldr.w	r3, [sl]
  405cb2:	4499      	add	r9, r3
  405cb4:	2200      	movs	r2, #0
  405cb6:	2300      	movs	r3, #0
  405cb8:	4620      	mov	r0, r4
  405cba:	4631      	mov	r1, r6
  405cbc:	f7ff fe06 	bl	4058cc <__aeabi_dcmpeq>
  405cc0:	b938      	cbnz	r0, 405cd2 <__cvt+0xa2>
  405cc2:	2230      	movs	r2, #48	; 0x30
  405cc4:	9b07      	ldr	r3, [sp, #28]
  405cc6:	4599      	cmp	r9, r3
  405cc8:	d905      	bls.n	405cd6 <__cvt+0xa6>
  405cca:	1c59      	adds	r1, r3, #1
  405ccc:	9107      	str	r1, [sp, #28]
  405cce:	701a      	strb	r2, [r3, #0]
  405cd0:	e7f8      	b.n	405cc4 <__cvt+0x94>
  405cd2:	f8cd 901c 	str.w	r9, [sp, #28]
  405cd6:	9b07      	ldr	r3, [sp, #28]
  405cd8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405cda:	eba3 0308 	sub.w	r3, r3, r8
  405cde:	4640      	mov	r0, r8
  405ce0:	6013      	str	r3, [r2, #0]
  405ce2:	b008      	add	sp, #32
  405ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405ce8 <__exponent>:
  405ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  405cea:	4603      	mov	r3, r0
  405cec:	2900      	cmp	r1, #0
  405cee:	bfb8      	it	lt
  405cf0:	4249      	neglt	r1, r1
  405cf2:	f803 2b02 	strb.w	r2, [r3], #2
  405cf6:	bfb4      	ite	lt
  405cf8:	222d      	movlt	r2, #45	; 0x2d
  405cfa:	222b      	movge	r2, #43	; 0x2b
  405cfc:	2909      	cmp	r1, #9
  405cfe:	7042      	strb	r2, [r0, #1]
  405d00:	dd20      	ble.n	405d44 <__exponent+0x5c>
  405d02:	f10d 0207 	add.w	r2, sp, #7
  405d06:	4617      	mov	r7, r2
  405d08:	260a      	movs	r6, #10
  405d0a:	fb91 f5f6 	sdiv	r5, r1, r6
  405d0e:	fb06 1115 	mls	r1, r6, r5, r1
  405d12:	3130      	adds	r1, #48	; 0x30
  405d14:	2d09      	cmp	r5, #9
  405d16:	f802 1c01 	strb.w	r1, [r2, #-1]
  405d1a:	f102 34ff 	add.w	r4, r2, #4294967295
  405d1e:	4629      	mov	r1, r5
  405d20:	dc09      	bgt.n	405d36 <__exponent+0x4e>
  405d22:	3130      	adds	r1, #48	; 0x30
  405d24:	3a02      	subs	r2, #2
  405d26:	f804 1c01 	strb.w	r1, [r4, #-1]
  405d2a:	42ba      	cmp	r2, r7
  405d2c:	461c      	mov	r4, r3
  405d2e:	d304      	bcc.n	405d3a <__exponent+0x52>
  405d30:	1a20      	subs	r0, r4, r0
  405d32:	b003      	add	sp, #12
  405d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d36:	4622      	mov	r2, r4
  405d38:	e7e7      	b.n	405d0a <__exponent+0x22>
  405d3a:	f812 1b01 	ldrb.w	r1, [r2], #1
  405d3e:	f803 1b01 	strb.w	r1, [r3], #1
  405d42:	e7f2      	b.n	405d2a <__exponent+0x42>
  405d44:	2230      	movs	r2, #48	; 0x30
  405d46:	461c      	mov	r4, r3
  405d48:	4411      	add	r1, r2
  405d4a:	f804 2b02 	strb.w	r2, [r4], #2
  405d4e:	7059      	strb	r1, [r3, #1]
  405d50:	e7ee      	b.n	405d30 <__exponent+0x48>
	...

00405d54 <_printf_float>:
  405d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d58:	b091      	sub	sp, #68	; 0x44
  405d5a:	460c      	mov	r4, r1
  405d5c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  405d5e:	4693      	mov	fp, r2
  405d60:	461e      	mov	r6, r3
  405d62:	4605      	mov	r5, r0
  405d64:	f001 fc86 	bl	407674 <_localeconv_r>
  405d68:	6803      	ldr	r3, [r0, #0]
  405d6a:	9309      	str	r3, [sp, #36]	; 0x24
  405d6c:	4618      	mov	r0, r3
  405d6e:	f000 fc9d 	bl	4066ac <strlen>
  405d72:	2300      	movs	r3, #0
  405d74:	930e      	str	r3, [sp, #56]	; 0x38
  405d76:	683b      	ldr	r3, [r7, #0]
  405d78:	900a      	str	r0, [sp, #40]	; 0x28
  405d7a:	3307      	adds	r3, #7
  405d7c:	f023 0307 	bic.w	r3, r3, #7
  405d80:	f103 0208 	add.w	r2, r3, #8
  405d84:	f894 8018 	ldrb.w	r8, [r4, #24]
  405d88:	f8d4 a000 	ldr.w	sl, [r4]
  405d8c:	603a      	str	r2, [r7, #0]
  405d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405d92:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  405d96:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  405d9a:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  405d9c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  405da0:	930b      	str	r3, [sp, #44]	; 0x2c
  405da2:	f04f 32ff 	mov.w	r2, #4294967295
  405da6:	4ba6      	ldr	r3, [pc, #664]	; (406040 <_printf_float+0x2ec>)
  405da8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405daa:	4638      	mov	r0, r7
  405dac:	f7ff fdc0 	bl	405930 <__aeabi_dcmpun>
  405db0:	2800      	cmp	r0, #0
  405db2:	f040 81f7 	bne.w	4061a4 <_printf_float+0x450>
  405db6:	f04f 32ff 	mov.w	r2, #4294967295
  405dba:	4ba1      	ldr	r3, [pc, #644]	; (406040 <_printf_float+0x2ec>)
  405dbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405dbe:	4638      	mov	r0, r7
  405dc0:	f7ff fd98 	bl	4058f4 <__aeabi_dcmple>
  405dc4:	2800      	cmp	r0, #0
  405dc6:	f040 81ed 	bne.w	4061a4 <_printf_float+0x450>
  405dca:	2200      	movs	r2, #0
  405dcc:	2300      	movs	r3, #0
  405dce:	4638      	mov	r0, r7
  405dd0:	4649      	mov	r1, r9
  405dd2:	f7ff fd85 	bl	4058e0 <__aeabi_dcmplt>
  405dd6:	b110      	cbz	r0, 405dde <_printf_float+0x8a>
  405dd8:	232d      	movs	r3, #45	; 0x2d
  405dda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  405dde:	4b99      	ldr	r3, [pc, #612]	; (406044 <_printf_float+0x2f0>)
  405de0:	4f99      	ldr	r7, [pc, #612]	; (406048 <_printf_float+0x2f4>)
  405de2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405de6:	bf98      	it	ls
  405de8:	461f      	movls	r7, r3
  405dea:	2303      	movs	r3, #3
  405dec:	6123      	str	r3, [r4, #16]
  405dee:	f02a 0304 	bic.w	r3, sl, #4
  405df2:	6023      	str	r3, [r4, #0]
  405df4:	f04f 0900 	mov.w	r9, #0
  405df8:	9600      	str	r6, [sp, #0]
  405dfa:	465b      	mov	r3, fp
  405dfc:	aa0f      	add	r2, sp, #60	; 0x3c
  405dfe:	4621      	mov	r1, r4
  405e00:	4628      	mov	r0, r5
  405e02:	f000 f9df 	bl	4061c4 <_printf_common>
  405e06:	3001      	adds	r0, #1
  405e08:	f040 809a 	bne.w	405f40 <_printf_float+0x1ec>
  405e0c:	f04f 30ff 	mov.w	r0, #4294967295
  405e10:	b011      	add	sp, #68	; 0x44
  405e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e16:	6862      	ldr	r2, [r4, #4]
  405e18:	1c53      	adds	r3, r2, #1
  405e1a:	a80e      	add	r0, sp, #56	; 0x38
  405e1c:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  405e20:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  405e24:	d141      	bne.n	405eaa <_printf_float+0x156>
  405e26:	2206      	movs	r2, #6
  405e28:	6062      	str	r2, [r4, #4]
  405e2a:	6023      	str	r3, [r4, #0]
  405e2c:	2100      	movs	r1, #0
  405e2e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  405e32:	9301      	str	r3, [sp, #4]
  405e34:	6863      	ldr	r3, [r4, #4]
  405e36:	9005      	str	r0, [sp, #20]
  405e38:	9202      	str	r2, [sp, #8]
  405e3a:	9300      	str	r3, [sp, #0]
  405e3c:	463a      	mov	r2, r7
  405e3e:	464b      	mov	r3, r9
  405e40:	9106      	str	r1, [sp, #24]
  405e42:	f8cd 8010 	str.w	r8, [sp, #16]
  405e46:	f8cd e00c 	str.w	lr, [sp, #12]
  405e4a:	4628      	mov	r0, r5
  405e4c:	f7ff fef0 	bl	405c30 <__cvt>
  405e50:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  405e54:	2b47      	cmp	r3, #71	; 0x47
  405e56:	4607      	mov	r7, r0
  405e58:	d109      	bne.n	405e6e <_printf_float+0x11a>
  405e5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405e5c:	1cd8      	adds	r0, r3, #3
  405e5e:	db02      	blt.n	405e66 <_printf_float+0x112>
  405e60:	6862      	ldr	r2, [r4, #4]
  405e62:	4293      	cmp	r3, r2
  405e64:	dd59      	ble.n	405f1a <_printf_float+0x1c6>
  405e66:	f1a8 0802 	sub.w	r8, r8, #2
  405e6a:	fa5f f888 	uxtb.w	r8, r8
  405e6e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  405e72:	990d      	ldr	r1, [sp, #52]	; 0x34
  405e74:	d836      	bhi.n	405ee4 <_printf_float+0x190>
  405e76:	3901      	subs	r1, #1
  405e78:	4642      	mov	r2, r8
  405e7a:	f104 0050 	add.w	r0, r4, #80	; 0x50
  405e7e:	910d      	str	r1, [sp, #52]	; 0x34
  405e80:	f7ff ff32 	bl	405ce8 <__exponent>
  405e84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405e86:	1883      	adds	r3, r0, r2
  405e88:	2a01      	cmp	r2, #1
  405e8a:	4681      	mov	r9, r0
  405e8c:	6123      	str	r3, [r4, #16]
  405e8e:	dc02      	bgt.n	405e96 <_printf_float+0x142>
  405e90:	6822      	ldr	r2, [r4, #0]
  405e92:	07d1      	lsls	r1, r2, #31
  405e94:	d501      	bpl.n	405e9a <_printf_float+0x146>
  405e96:	3301      	adds	r3, #1
  405e98:	6123      	str	r3, [r4, #16]
  405e9a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  405e9e:	2b00      	cmp	r3, #0
  405ea0:	d0aa      	beq.n	405df8 <_printf_float+0xa4>
  405ea2:	232d      	movs	r3, #45	; 0x2d
  405ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  405ea8:	e7a6      	b.n	405df8 <_printf_float+0xa4>
  405eaa:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  405eae:	d002      	beq.n	405eb6 <_printf_float+0x162>
  405eb0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405eb4:	d1b9      	bne.n	405e2a <_printf_float+0xd6>
  405eb6:	b19a      	cbz	r2, 405ee0 <_printf_float+0x18c>
  405eb8:	2100      	movs	r1, #0
  405eba:	9106      	str	r1, [sp, #24]
  405ebc:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  405ec0:	e88d 000c 	stmia.w	sp, {r2, r3}
  405ec4:	6023      	str	r3, [r4, #0]
  405ec6:	9005      	str	r0, [sp, #20]
  405ec8:	463a      	mov	r2, r7
  405eca:	f8cd 8010 	str.w	r8, [sp, #16]
  405ece:	f8cd e00c 	str.w	lr, [sp, #12]
  405ed2:	9102      	str	r1, [sp, #8]
  405ed4:	464b      	mov	r3, r9
  405ed6:	4628      	mov	r0, r5
  405ed8:	f7ff feaa 	bl	405c30 <__cvt>
  405edc:	4607      	mov	r7, r0
  405ede:	e7bc      	b.n	405e5a <_printf_float+0x106>
  405ee0:	2201      	movs	r2, #1
  405ee2:	e7a1      	b.n	405e28 <_printf_float+0xd4>
  405ee4:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  405ee8:	d119      	bne.n	405f1e <_printf_float+0x1ca>
  405eea:	2900      	cmp	r1, #0
  405eec:	6863      	ldr	r3, [r4, #4]
  405eee:	dd0c      	ble.n	405f0a <_printf_float+0x1b6>
  405ef0:	6121      	str	r1, [r4, #16]
  405ef2:	b913      	cbnz	r3, 405efa <_printf_float+0x1a6>
  405ef4:	6822      	ldr	r2, [r4, #0]
  405ef6:	07d2      	lsls	r2, r2, #31
  405ef8:	d502      	bpl.n	405f00 <_printf_float+0x1ac>
  405efa:	3301      	adds	r3, #1
  405efc:	440b      	add	r3, r1
  405efe:	6123      	str	r3, [r4, #16]
  405f00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405f02:	65a3      	str	r3, [r4, #88]	; 0x58
  405f04:	f04f 0900 	mov.w	r9, #0
  405f08:	e7c7      	b.n	405e9a <_printf_float+0x146>
  405f0a:	b913      	cbnz	r3, 405f12 <_printf_float+0x1be>
  405f0c:	6822      	ldr	r2, [r4, #0]
  405f0e:	07d0      	lsls	r0, r2, #31
  405f10:	d501      	bpl.n	405f16 <_printf_float+0x1c2>
  405f12:	3302      	adds	r3, #2
  405f14:	e7f3      	b.n	405efe <_printf_float+0x1aa>
  405f16:	2301      	movs	r3, #1
  405f18:	e7f1      	b.n	405efe <_printf_float+0x1aa>
  405f1a:	f04f 0867 	mov.w	r8, #103	; 0x67
  405f1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405f20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405f22:	4293      	cmp	r3, r2
  405f24:	db05      	blt.n	405f32 <_printf_float+0x1de>
  405f26:	6822      	ldr	r2, [r4, #0]
  405f28:	6123      	str	r3, [r4, #16]
  405f2a:	07d1      	lsls	r1, r2, #31
  405f2c:	d5e8      	bpl.n	405f00 <_printf_float+0x1ac>
  405f2e:	3301      	adds	r3, #1
  405f30:	e7e5      	b.n	405efe <_printf_float+0x1aa>
  405f32:	2b00      	cmp	r3, #0
  405f34:	bfd4      	ite	le
  405f36:	f1c3 0302 	rsble	r3, r3, #2
  405f3a:	2301      	movgt	r3, #1
  405f3c:	4413      	add	r3, r2
  405f3e:	e7de      	b.n	405efe <_printf_float+0x1aa>
  405f40:	6823      	ldr	r3, [r4, #0]
  405f42:	055a      	lsls	r2, r3, #21
  405f44:	d407      	bmi.n	405f56 <_printf_float+0x202>
  405f46:	6923      	ldr	r3, [r4, #16]
  405f48:	463a      	mov	r2, r7
  405f4a:	4659      	mov	r1, fp
  405f4c:	4628      	mov	r0, r5
  405f4e:	47b0      	blx	r6
  405f50:	3001      	adds	r0, #1
  405f52:	d12a      	bne.n	405faa <_printf_float+0x256>
  405f54:	e75a      	b.n	405e0c <_printf_float+0xb8>
  405f56:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  405f5a:	f240 80dc 	bls.w	406116 <_printf_float+0x3c2>
  405f5e:	2200      	movs	r2, #0
  405f60:	2300      	movs	r3, #0
  405f62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  405f66:	f7ff fcb1 	bl	4058cc <__aeabi_dcmpeq>
  405f6a:	2800      	cmp	r0, #0
  405f6c:	d039      	beq.n	405fe2 <_printf_float+0x28e>
  405f6e:	2301      	movs	r3, #1
  405f70:	4a36      	ldr	r2, [pc, #216]	; (40604c <_printf_float+0x2f8>)
  405f72:	4659      	mov	r1, fp
  405f74:	4628      	mov	r0, r5
  405f76:	47b0      	blx	r6
  405f78:	3001      	adds	r0, #1
  405f7a:	f43f af47 	beq.w	405e0c <_printf_float+0xb8>
  405f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405f80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405f82:	429a      	cmp	r2, r3
  405f84:	db02      	blt.n	405f8c <_printf_float+0x238>
  405f86:	6823      	ldr	r3, [r4, #0]
  405f88:	07d8      	lsls	r0, r3, #31
  405f8a:	d50e      	bpl.n	405faa <_printf_float+0x256>
  405f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405f90:	4659      	mov	r1, fp
  405f92:	4628      	mov	r0, r5
  405f94:	47b0      	blx	r6
  405f96:	3001      	adds	r0, #1
  405f98:	f43f af38 	beq.w	405e0c <_printf_float+0xb8>
  405f9c:	2700      	movs	r7, #0
  405f9e:	f104 081a 	add.w	r8, r4, #26
  405fa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405fa4:	3b01      	subs	r3, #1
  405fa6:	429f      	cmp	r7, r3
  405fa8:	db11      	blt.n	405fce <_printf_float+0x27a>
  405faa:	6823      	ldr	r3, [r4, #0]
  405fac:	079f      	lsls	r7, r3, #30
  405fae:	d508      	bpl.n	405fc2 <_printf_float+0x26e>
  405fb0:	2700      	movs	r7, #0
  405fb2:	f104 0819 	add.w	r8, r4, #25
  405fb6:	68e3      	ldr	r3, [r4, #12]
  405fb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405fba:	1a9b      	subs	r3, r3, r2
  405fbc:	429f      	cmp	r7, r3
  405fbe:	f2c0 80e7 	blt.w	406190 <_printf_float+0x43c>
  405fc2:	68e0      	ldr	r0, [r4, #12]
  405fc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405fc6:	4298      	cmp	r0, r3
  405fc8:	bfb8      	it	lt
  405fca:	4618      	movlt	r0, r3
  405fcc:	e720      	b.n	405e10 <_printf_float+0xbc>
  405fce:	2301      	movs	r3, #1
  405fd0:	4642      	mov	r2, r8
  405fd2:	4659      	mov	r1, fp
  405fd4:	4628      	mov	r0, r5
  405fd6:	47b0      	blx	r6
  405fd8:	3001      	adds	r0, #1
  405fda:	f43f af17 	beq.w	405e0c <_printf_float+0xb8>
  405fde:	3701      	adds	r7, #1
  405fe0:	e7df      	b.n	405fa2 <_printf_float+0x24e>
  405fe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405fe4:	2b00      	cmp	r3, #0
  405fe6:	dc33      	bgt.n	406050 <_printf_float+0x2fc>
  405fe8:	2301      	movs	r3, #1
  405fea:	4a18      	ldr	r2, [pc, #96]	; (40604c <_printf_float+0x2f8>)
  405fec:	4659      	mov	r1, fp
  405fee:	4628      	mov	r0, r5
  405ff0:	47b0      	blx	r6
  405ff2:	3001      	adds	r0, #1
  405ff4:	f43f af0a 	beq.w	405e0c <_printf_float+0xb8>
  405ff8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405ffa:	b923      	cbnz	r3, 406006 <_printf_float+0x2b2>
  405ffc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405ffe:	b913      	cbnz	r3, 406006 <_printf_float+0x2b2>
  406000:	6823      	ldr	r3, [r4, #0]
  406002:	07d9      	lsls	r1, r3, #31
  406004:	d5d1      	bpl.n	405faa <_printf_float+0x256>
  406006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406008:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40600a:	4659      	mov	r1, fp
  40600c:	4628      	mov	r0, r5
  40600e:	47b0      	blx	r6
  406010:	3001      	adds	r0, #1
  406012:	f43f aefb 	beq.w	405e0c <_printf_float+0xb8>
  406016:	f04f 0800 	mov.w	r8, #0
  40601a:	f104 091a 	add.w	r9, r4, #26
  40601e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406020:	425b      	negs	r3, r3
  406022:	4598      	cmp	r8, r3
  406024:	db01      	blt.n	40602a <_printf_float+0x2d6>
  406026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406028:	e78e      	b.n	405f48 <_printf_float+0x1f4>
  40602a:	2301      	movs	r3, #1
  40602c:	464a      	mov	r2, r9
  40602e:	4659      	mov	r1, fp
  406030:	4628      	mov	r0, r5
  406032:	47b0      	blx	r6
  406034:	3001      	adds	r0, #1
  406036:	f43f aee9 	beq.w	405e0c <_printf_float+0xb8>
  40603a:	f108 0801 	add.w	r8, r8, #1
  40603e:	e7ee      	b.n	40601e <_printf_float+0x2ca>
  406040:	7fefffff 	.word	0x7fefffff
  406044:	00408984 	.word	0x00408984
  406048:	00408988 	.word	0x00408988
  40604c:	00408994 	.word	0x00408994
  406050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406052:	6da3      	ldr	r3, [r4, #88]	; 0x58
  406054:	429a      	cmp	r2, r3
  406056:	bfa8      	it	ge
  406058:	461a      	movge	r2, r3
  40605a:	2a00      	cmp	r2, #0
  40605c:	4690      	mov	r8, r2
  40605e:	dc36      	bgt.n	4060ce <_printf_float+0x37a>
  406060:	f104 031a 	add.w	r3, r4, #26
  406064:	f04f 0a00 	mov.w	sl, #0
  406068:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40606c:	930b      	str	r3, [sp, #44]	; 0x2c
  40606e:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  406072:	eba9 0308 	sub.w	r3, r9, r8
  406076:	459a      	cmp	sl, r3
  406078:	db31      	blt.n	4060de <_printf_float+0x38a>
  40607a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40607c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40607e:	429a      	cmp	r2, r3
  406080:	db38      	blt.n	4060f4 <_printf_float+0x3a0>
  406082:	6823      	ldr	r3, [r4, #0]
  406084:	07da      	lsls	r2, r3, #31
  406086:	d435      	bmi.n	4060f4 <_printf_float+0x3a0>
  406088:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40608a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40608c:	eba3 0209 	sub.w	r2, r3, r9
  406090:	eba3 0801 	sub.w	r8, r3, r1
  406094:	4590      	cmp	r8, r2
  406096:	bfa8      	it	ge
  406098:	4690      	movge	r8, r2
  40609a:	f1b8 0f00 	cmp.w	r8, #0
  40609e:	dc31      	bgt.n	406104 <_printf_float+0x3b0>
  4060a0:	2700      	movs	r7, #0
  4060a2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  4060a6:	f104 091a 	add.w	r9, r4, #26
  4060aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4060ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4060ae:	1a9b      	subs	r3, r3, r2
  4060b0:	eba3 0308 	sub.w	r3, r3, r8
  4060b4:	429f      	cmp	r7, r3
  4060b6:	f6bf af78 	bge.w	405faa <_printf_float+0x256>
  4060ba:	2301      	movs	r3, #1
  4060bc:	464a      	mov	r2, r9
  4060be:	4659      	mov	r1, fp
  4060c0:	4628      	mov	r0, r5
  4060c2:	47b0      	blx	r6
  4060c4:	3001      	adds	r0, #1
  4060c6:	f43f aea1 	beq.w	405e0c <_printf_float+0xb8>
  4060ca:	3701      	adds	r7, #1
  4060cc:	e7ed      	b.n	4060aa <_printf_float+0x356>
  4060ce:	4613      	mov	r3, r2
  4060d0:	4659      	mov	r1, fp
  4060d2:	463a      	mov	r2, r7
  4060d4:	4628      	mov	r0, r5
  4060d6:	47b0      	blx	r6
  4060d8:	3001      	adds	r0, #1
  4060da:	d1c1      	bne.n	406060 <_printf_float+0x30c>
  4060dc:	e696      	b.n	405e0c <_printf_float+0xb8>
  4060de:	2301      	movs	r3, #1
  4060e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4060e2:	4659      	mov	r1, fp
  4060e4:	4628      	mov	r0, r5
  4060e6:	47b0      	blx	r6
  4060e8:	3001      	adds	r0, #1
  4060ea:	f43f ae8f 	beq.w	405e0c <_printf_float+0xb8>
  4060ee:	f10a 0a01 	add.w	sl, sl, #1
  4060f2:	e7bc      	b.n	40606e <_printf_float+0x31a>
  4060f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4060f8:	4659      	mov	r1, fp
  4060fa:	4628      	mov	r0, r5
  4060fc:	47b0      	blx	r6
  4060fe:	3001      	adds	r0, #1
  406100:	d1c2      	bne.n	406088 <_printf_float+0x334>
  406102:	e683      	b.n	405e0c <_printf_float+0xb8>
  406104:	4643      	mov	r3, r8
  406106:	eb07 0209 	add.w	r2, r7, r9
  40610a:	4659      	mov	r1, fp
  40610c:	4628      	mov	r0, r5
  40610e:	47b0      	blx	r6
  406110:	3001      	adds	r0, #1
  406112:	d1c5      	bne.n	4060a0 <_printf_float+0x34c>
  406114:	e67a      	b.n	405e0c <_printf_float+0xb8>
  406116:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406118:	2a01      	cmp	r2, #1
  40611a:	dc01      	bgt.n	406120 <_printf_float+0x3cc>
  40611c:	07db      	lsls	r3, r3, #31
  40611e:	d534      	bpl.n	40618a <_printf_float+0x436>
  406120:	2301      	movs	r3, #1
  406122:	463a      	mov	r2, r7
  406124:	4659      	mov	r1, fp
  406126:	4628      	mov	r0, r5
  406128:	47b0      	blx	r6
  40612a:	3001      	adds	r0, #1
  40612c:	f43f ae6e 	beq.w	405e0c <_printf_float+0xb8>
  406130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406132:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406134:	4659      	mov	r1, fp
  406136:	4628      	mov	r0, r5
  406138:	47b0      	blx	r6
  40613a:	3001      	adds	r0, #1
  40613c:	f43f ae66 	beq.w	405e0c <_printf_float+0xb8>
  406140:	2200      	movs	r2, #0
  406142:	2300      	movs	r3, #0
  406144:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  406148:	f7ff fbc0 	bl	4058cc <__aeabi_dcmpeq>
  40614c:	b150      	cbz	r0, 406164 <_printf_float+0x410>
  40614e:	2700      	movs	r7, #0
  406150:	f104 081a 	add.w	r8, r4, #26
  406154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406156:	3b01      	subs	r3, #1
  406158:	429f      	cmp	r7, r3
  40615a:	db0c      	blt.n	406176 <_printf_float+0x422>
  40615c:	464b      	mov	r3, r9
  40615e:	f104 0250 	add.w	r2, r4, #80	; 0x50
  406162:	e6f2      	b.n	405f4a <_printf_float+0x1f6>
  406164:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406166:	1c7a      	adds	r2, r7, #1
  406168:	3b01      	subs	r3, #1
  40616a:	4659      	mov	r1, fp
  40616c:	4628      	mov	r0, r5
  40616e:	47b0      	blx	r6
  406170:	3001      	adds	r0, #1
  406172:	d1f3      	bne.n	40615c <_printf_float+0x408>
  406174:	e64a      	b.n	405e0c <_printf_float+0xb8>
  406176:	2301      	movs	r3, #1
  406178:	4642      	mov	r2, r8
  40617a:	4659      	mov	r1, fp
  40617c:	4628      	mov	r0, r5
  40617e:	47b0      	blx	r6
  406180:	3001      	adds	r0, #1
  406182:	f43f ae43 	beq.w	405e0c <_printf_float+0xb8>
  406186:	3701      	adds	r7, #1
  406188:	e7e4      	b.n	406154 <_printf_float+0x400>
  40618a:	2301      	movs	r3, #1
  40618c:	463a      	mov	r2, r7
  40618e:	e7ec      	b.n	40616a <_printf_float+0x416>
  406190:	2301      	movs	r3, #1
  406192:	4642      	mov	r2, r8
  406194:	4659      	mov	r1, fp
  406196:	4628      	mov	r0, r5
  406198:	47b0      	blx	r6
  40619a:	3001      	adds	r0, #1
  40619c:	f43f ae36 	beq.w	405e0c <_printf_float+0xb8>
  4061a0:	3701      	adds	r7, #1
  4061a2:	e708      	b.n	405fb6 <_printf_float+0x262>
  4061a4:	463a      	mov	r2, r7
  4061a6:	464b      	mov	r3, r9
  4061a8:	4638      	mov	r0, r7
  4061aa:	4649      	mov	r1, r9
  4061ac:	f7ff fbc0 	bl	405930 <__aeabi_dcmpun>
  4061b0:	2800      	cmp	r0, #0
  4061b2:	f43f ae30 	beq.w	405e16 <_printf_float+0xc2>
  4061b6:	4b01      	ldr	r3, [pc, #4]	; (4061bc <_printf_float+0x468>)
  4061b8:	4f01      	ldr	r7, [pc, #4]	; (4061c0 <_printf_float+0x46c>)
  4061ba:	e612      	b.n	405de2 <_printf_float+0x8e>
  4061bc:	0040898c 	.word	0x0040898c
  4061c0:	00408990 	.word	0x00408990

004061c4 <_printf_common>:
  4061c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4061c8:	4691      	mov	r9, r2
  4061ca:	461f      	mov	r7, r3
  4061cc:	688a      	ldr	r2, [r1, #8]
  4061ce:	690b      	ldr	r3, [r1, #16]
  4061d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4061d4:	4293      	cmp	r3, r2
  4061d6:	bfb8      	it	lt
  4061d8:	4613      	movlt	r3, r2
  4061da:	f8c9 3000 	str.w	r3, [r9]
  4061de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  4061e2:	4606      	mov	r6, r0
  4061e4:	460c      	mov	r4, r1
  4061e6:	b112      	cbz	r2, 4061ee <_printf_common+0x2a>
  4061e8:	3301      	adds	r3, #1
  4061ea:	f8c9 3000 	str.w	r3, [r9]
  4061ee:	6823      	ldr	r3, [r4, #0]
  4061f0:	0699      	lsls	r1, r3, #26
  4061f2:	bf42      	ittt	mi
  4061f4:	f8d9 3000 	ldrmi.w	r3, [r9]
  4061f8:	3302      	addmi	r3, #2
  4061fa:	f8c9 3000 	strmi.w	r3, [r9]
  4061fe:	6825      	ldr	r5, [r4, #0]
  406200:	f015 0506 	ands.w	r5, r5, #6
  406204:	d107      	bne.n	406216 <_printf_common+0x52>
  406206:	f104 0a19 	add.w	sl, r4, #25
  40620a:	68e3      	ldr	r3, [r4, #12]
  40620c:	f8d9 2000 	ldr.w	r2, [r9]
  406210:	1a9b      	subs	r3, r3, r2
  406212:	429d      	cmp	r5, r3
  406214:	db29      	blt.n	40626a <_printf_common+0xa6>
  406216:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  40621a:	6822      	ldr	r2, [r4, #0]
  40621c:	3300      	adds	r3, #0
  40621e:	bf18      	it	ne
  406220:	2301      	movne	r3, #1
  406222:	0692      	lsls	r2, r2, #26
  406224:	d42e      	bmi.n	406284 <_printf_common+0xc0>
  406226:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40622a:	4639      	mov	r1, r7
  40622c:	4630      	mov	r0, r6
  40622e:	47c0      	blx	r8
  406230:	3001      	adds	r0, #1
  406232:	d021      	beq.n	406278 <_printf_common+0xb4>
  406234:	6823      	ldr	r3, [r4, #0]
  406236:	68e5      	ldr	r5, [r4, #12]
  406238:	f8d9 2000 	ldr.w	r2, [r9]
  40623c:	f003 0306 	and.w	r3, r3, #6
  406240:	2b04      	cmp	r3, #4
  406242:	bf08      	it	eq
  406244:	1aad      	subeq	r5, r5, r2
  406246:	68a3      	ldr	r3, [r4, #8]
  406248:	6922      	ldr	r2, [r4, #16]
  40624a:	bf0c      	ite	eq
  40624c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  406250:	2500      	movne	r5, #0
  406252:	4293      	cmp	r3, r2
  406254:	bfc4      	itt	gt
  406256:	1a9b      	subgt	r3, r3, r2
  406258:	18ed      	addgt	r5, r5, r3
  40625a:	f04f 0900 	mov.w	r9, #0
  40625e:	341a      	adds	r4, #26
  406260:	454d      	cmp	r5, r9
  406262:	d11b      	bne.n	40629c <_printf_common+0xd8>
  406264:	2000      	movs	r0, #0
  406266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40626a:	2301      	movs	r3, #1
  40626c:	4652      	mov	r2, sl
  40626e:	4639      	mov	r1, r7
  406270:	4630      	mov	r0, r6
  406272:	47c0      	blx	r8
  406274:	3001      	adds	r0, #1
  406276:	d103      	bne.n	406280 <_printf_common+0xbc>
  406278:	f04f 30ff 	mov.w	r0, #4294967295
  40627c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406280:	3501      	adds	r5, #1
  406282:	e7c2      	b.n	40620a <_printf_common+0x46>
  406284:	18e1      	adds	r1, r4, r3
  406286:	1c5a      	adds	r2, r3, #1
  406288:	2030      	movs	r0, #48	; 0x30
  40628a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  40628e:	4422      	add	r2, r4
  406290:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  406294:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  406298:	3302      	adds	r3, #2
  40629a:	e7c4      	b.n	406226 <_printf_common+0x62>
  40629c:	2301      	movs	r3, #1
  40629e:	4622      	mov	r2, r4
  4062a0:	4639      	mov	r1, r7
  4062a2:	4630      	mov	r0, r6
  4062a4:	47c0      	blx	r8
  4062a6:	3001      	adds	r0, #1
  4062a8:	d0e6      	beq.n	406278 <_printf_common+0xb4>
  4062aa:	f109 0901 	add.w	r9, r9, #1
  4062ae:	e7d7      	b.n	406260 <_printf_common+0x9c>

004062b0 <_printf_i>:
  4062b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4062b4:	4617      	mov	r7, r2
  4062b6:	7e0a      	ldrb	r2, [r1, #24]
  4062b8:	b085      	sub	sp, #20
  4062ba:	2a6e      	cmp	r2, #110	; 0x6e
  4062bc:	4698      	mov	r8, r3
  4062be:	4606      	mov	r6, r0
  4062c0:	460c      	mov	r4, r1
  4062c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4062c4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  4062c8:	f000 80bc 	beq.w	406444 <_printf_i+0x194>
  4062cc:	d81a      	bhi.n	406304 <_printf_i+0x54>
  4062ce:	2a63      	cmp	r2, #99	; 0x63
  4062d0:	d02e      	beq.n	406330 <_printf_i+0x80>
  4062d2:	d80a      	bhi.n	4062ea <_printf_i+0x3a>
  4062d4:	2a00      	cmp	r2, #0
  4062d6:	f000 80c8 	beq.w	40646a <_printf_i+0x1ba>
  4062da:	2a58      	cmp	r2, #88	; 0x58
  4062dc:	f000 808a 	beq.w	4063f4 <_printf_i+0x144>
  4062e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4062e4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  4062e8:	e02a      	b.n	406340 <_printf_i+0x90>
  4062ea:	2a64      	cmp	r2, #100	; 0x64
  4062ec:	d001      	beq.n	4062f2 <_printf_i+0x42>
  4062ee:	2a69      	cmp	r2, #105	; 0x69
  4062f0:	d1f6      	bne.n	4062e0 <_printf_i+0x30>
  4062f2:	6821      	ldr	r1, [r4, #0]
  4062f4:	681a      	ldr	r2, [r3, #0]
  4062f6:	f011 0f80 	tst.w	r1, #128	; 0x80
  4062fa:	d023      	beq.n	406344 <_printf_i+0x94>
  4062fc:	1d11      	adds	r1, r2, #4
  4062fe:	6019      	str	r1, [r3, #0]
  406300:	6813      	ldr	r3, [r2, #0]
  406302:	e027      	b.n	406354 <_printf_i+0xa4>
  406304:	2a73      	cmp	r2, #115	; 0x73
  406306:	f000 80b4 	beq.w	406472 <_printf_i+0x1c2>
  40630a:	d808      	bhi.n	40631e <_printf_i+0x6e>
  40630c:	2a6f      	cmp	r2, #111	; 0x6f
  40630e:	d02a      	beq.n	406366 <_printf_i+0xb6>
  406310:	2a70      	cmp	r2, #112	; 0x70
  406312:	d1e5      	bne.n	4062e0 <_printf_i+0x30>
  406314:	680a      	ldr	r2, [r1, #0]
  406316:	f042 0220 	orr.w	r2, r2, #32
  40631a:	600a      	str	r2, [r1, #0]
  40631c:	e003      	b.n	406326 <_printf_i+0x76>
  40631e:	2a75      	cmp	r2, #117	; 0x75
  406320:	d021      	beq.n	406366 <_printf_i+0xb6>
  406322:	2a78      	cmp	r2, #120	; 0x78
  406324:	d1dc      	bne.n	4062e0 <_printf_i+0x30>
  406326:	2278      	movs	r2, #120	; 0x78
  406328:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  40632c:	496e      	ldr	r1, [pc, #440]	; (4064e8 <_printf_i+0x238>)
  40632e:	e064      	b.n	4063fa <_printf_i+0x14a>
  406330:	681a      	ldr	r2, [r3, #0]
  406332:	f101 0542 	add.w	r5, r1, #66	; 0x42
  406336:	1d11      	adds	r1, r2, #4
  406338:	6019      	str	r1, [r3, #0]
  40633a:	6813      	ldr	r3, [r2, #0]
  40633c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  406340:	2301      	movs	r3, #1
  406342:	e0a3      	b.n	40648c <_printf_i+0x1dc>
  406344:	f011 0f40 	tst.w	r1, #64	; 0x40
  406348:	f102 0104 	add.w	r1, r2, #4
  40634c:	6019      	str	r1, [r3, #0]
  40634e:	d0d7      	beq.n	406300 <_printf_i+0x50>
  406350:	f9b2 3000 	ldrsh.w	r3, [r2]
  406354:	2b00      	cmp	r3, #0
  406356:	da03      	bge.n	406360 <_printf_i+0xb0>
  406358:	222d      	movs	r2, #45	; 0x2d
  40635a:	425b      	negs	r3, r3
  40635c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  406360:	4962      	ldr	r1, [pc, #392]	; (4064ec <_printf_i+0x23c>)
  406362:	220a      	movs	r2, #10
  406364:	e017      	b.n	406396 <_printf_i+0xe6>
  406366:	6820      	ldr	r0, [r4, #0]
  406368:	6819      	ldr	r1, [r3, #0]
  40636a:	f010 0f80 	tst.w	r0, #128	; 0x80
  40636e:	d003      	beq.n	406378 <_printf_i+0xc8>
  406370:	1d08      	adds	r0, r1, #4
  406372:	6018      	str	r0, [r3, #0]
  406374:	680b      	ldr	r3, [r1, #0]
  406376:	e006      	b.n	406386 <_printf_i+0xd6>
  406378:	f010 0f40 	tst.w	r0, #64	; 0x40
  40637c:	f101 0004 	add.w	r0, r1, #4
  406380:	6018      	str	r0, [r3, #0]
  406382:	d0f7      	beq.n	406374 <_printf_i+0xc4>
  406384:	880b      	ldrh	r3, [r1, #0]
  406386:	4959      	ldr	r1, [pc, #356]	; (4064ec <_printf_i+0x23c>)
  406388:	2a6f      	cmp	r2, #111	; 0x6f
  40638a:	bf14      	ite	ne
  40638c:	220a      	movne	r2, #10
  40638e:	2208      	moveq	r2, #8
  406390:	2000      	movs	r0, #0
  406392:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  406396:	6865      	ldr	r5, [r4, #4]
  406398:	60a5      	str	r5, [r4, #8]
  40639a:	2d00      	cmp	r5, #0
  40639c:	f2c0 809c 	blt.w	4064d8 <_printf_i+0x228>
  4063a0:	6820      	ldr	r0, [r4, #0]
  4063a2:	f020 0004 	bic.w	r0, r0, #4
  4063a6:	6020      	str	r0, [r4, #0]
  4063a8:	2b00      	cmp	r3, #0
  4063aa:	d13f      	bne.n	40642c <_printf_i+0x17c>
  4063ac:	2d00      	cmp	r5, #0
  4063ae:	f040 8095 	bne.w	4064dc <_printf_i+0x22c>
  4063b2:	4675      	mov	r5, lr
  4063b4:	2a08      	cmp	r2, #8
  4063b6:	d10b      	bne.n	4063d0 <_printf_i+0x120>
  4063b8:	6823      	ldr	r3, [r4, #0]
  4063ba:	07da      	lsls	r2, r3, #31
  4063bc:	d508      	bpl.n	4063d0 <_printf_i+0x120>
  4063be:	6923      	ldr	r3, [r4, #16]
  4063c0:	6862      	ldr	r2, [r4, #4]
  4063c2:	429a      	cmp	r2, r3
  4063c4:	bfde      	ittt	le
  4063c6:	2330      	movle	r3, #48	; 0x30
  4063c8:	f805 3c01 	strble.w	r3, [r5, #-1]
  4063cc:	f105 35ff 	addle.w	r5, r5, #4294967295
  4063d0:	ebae 0305 	sub.w	r3, lr, r5
  4063d4:	6123      	str	r3, [r4, #16]
  4063d6:	f8cd 8000 	str.w	r8, [sp]
  4063da:	463b      	mov	r3, r7
  4063dc:	aa03      	add	r2, sp, #12
  4063de:	4621      	mov	r1, r4
  4063e0:	4630      	mov	r0, r6
  4063e2:	f7ff feef 	bl	4061c4 <_printf_common>
  4063e6:	3001      	adds	r0, #1
  4063e8:	d155      	bne.n	406496 <_printf_i+0x1e6>
  4063ea:	f04f 30ff 	mov.w	r0, #4294967295
  4063ee:	b005      	add	sp, #20
  4063f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4063f4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  4063f8:	493c      	ldr	r1, [pc, #240]	; (4064ec <_printf_i+0x23c>)
  4063fa:	6822      	ldr	r2, [r4, #0]
  4063fc:	6818      	ldr	r0, [r3, #0]
  4063fe:	f012 0f80 	tst.w	r2, #128	; 0x80
  406402:	f100 0504 	add.w	r5, r0, #4
  406406:	601d      	str	r5, [r3, #0]
  406408:	d001      	beq.n	40640e <_printf_i+0x15e>
  40640a:	6803      	ldr	r3, [r0, #0]
  40640c:	e002      	b.n	406414 <_printf_i+0x164>
  40640e:	0655      	lsls	r5, r2, #25
  406410:	d5fb      	bpl.n	40640a <_printf_i+0x15a>
  406412:	8803      	ldrh	r3, [r0, #0]
  406414:	07d0      	lsls	r0, r2, #31
  406416:	bf44      	itt	mi
  406418:	f042 0220 	orrmi.w	r2, r2, #32
  40641c:	6022      	strmi	r2, [r4, #0]
  40641e:	b91b      	cbnz	r3, 406428 <_printf_i+0x178>
  406420:	6822      	ldr	r2, [r4, #0]
  406422:	f022 0220 	bic.w	r2, r2, #32
  406426:	6022      	str	r2, [r4, #0]
  406428:	2210      	movs	r2, #16
  40642a:	e7b1      	b.n	406390 <_printf_i+0xe0>
  40642c:	4675      	mov	r5, lr
  40642e:	fbb3 f0f2 	udiv	r0, r3, r2
  406432:	fb02 3310 	mls	r3, r2, r0, r3
  406436:	5ccb      	ldrb	r3, [r1, r3]
  406438:	f805 3d01 	strb.w	r3, [r5, #-1]!
  40643c:	4603      	mov	r3, r0
  40643e:	2800      	cmp	r0, #0
  406440:	d1f5      	bne.n	40642e <_printf_i+0x17e>
  406442:	e7b7      	b.n	4063b4 <_printf_i+0x104>
  406444:	6808      	ldr	r0, [r1, #0]
  406446:	681a      	ldr	r2, [r3, #0]
  406448:	6949      	ldr	r1, [r1, #20]
  40644a:	f010 0f80 	tst.w	r0, #128	; 0x80
  40644e:	d004      	beq.n	40645a <_printf_i+0x1aa>
  406450:	1d10      	adds	r0, r2, #4
  406452:	6018      	str	r0, [r3, #0]
  406454:	6813      	ldr	r3, [r2, #0]
  406456:	6019      	str	r1, [r3, #0]
  406458:	e007      	b.n	40646a <_printf_i+0x1ba>
  40645a:	f010 0f40 	tst.w	r0, #64	; 0x40
  40645e:	f102 0004 	add.w	r0, r2, #4
  406462:	6018      	str	r0, [r3, #0]
  406464:	6813      	ldr	r3, [r2, #0]
  406466:	d0f6      	beq.n	406456 <_printf_i+0x1a6>
  406468:	8019      	strh	r1, [r3, #0]
  40646a:	2300      	movs	r3, #0
  40646c:	6123      	str	r3, [r4, #16]
  40646e:	4675      	mov	r5, lr
  406470:	e7b1      	b.n	4063d6 <_printf_i+0x126>
  406472:	681a      	ldr	r2, [r3, #0]
  406474:	1d11      	adds	r1, r2, #4
  406476:	6019      	str	r1, [r3, #0]
  406478:	6815      	ldr	r5, [r2, #0]
  40647a:	6862      	ldr	r2, [r4, #4]
  40647c:	2100      	movs	r1, #0
  40647e:	4628      	mov	r0, r5
  406480:	f001 f96e 	bl	407760 <memchr>
  406484:	b108      	cbz	r0, 40648a <_printf_i+0x1da>
  406486:	1b40      	subs	r0, r0, r5
  406488:	6060      	str	r0, [r4, #4]
  40648a:	6863      	ldr	r3, [r4, #4]
  40648c:	6123      	str	r3, [r4, #16]
  40648e:	2300      	movs	r3, #0
  406490:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  406494:	e79f      	b.n	4063d6 <_printf_i+0x126>
  406496:	6923      	ldr	r3, [r4, #16]
  406498:	462a      	mov	r2, r5
  40649a:	4639      	mov	r1, r7
  40649c:	4630      	mov	r0, r6
  40649e:	47c0      	blx	r8
  4064a0:	3001      	adds	r0, #1
  4064a2:	d0a2      	beq.n	4063ea <_printf_i+0x13a>
  4064a4:	6823      	ldr	r3, [r4, #0]
  4064a6:	079b      	lsls	r3, r3, #30
  4064a8:	d507      	bpl.n	4064ba <_printf_i+0x20a>
  4064aa:	2500      	movs	r5, #0
  4064ac:	f104 0919 	add.w	r9, r4, #25
  4064b0:	68e3      	ldr	r3, [r4, #12]
  4064b2:	9a03      	ldr	r2, [sp, #12]
  4064b4:	1a9b      	subs	r3, r3, r2
  4064b6:	429d      	cmp	r5, r3
  4064b8:	db05      	blt.n	4064c6 <_printf_i+0x216>
  4064ba:	68e0      	ldr	r0, [r4, #12]
  4064bc:	9b03      	ldr	r3, [sp, #12]
  4064be:	4298      	cmp	r0, r3
  4064c0:	bfb8      	it	lt
  4064c2:	4618      	movlt	r0, r3
  4064c4:	e793      	b.n	4063ee <_printf_i+0x13e>
  4064c6:	2301      	movs	r3, #1
  4064c8:	464a      	mov	r2, r9
  4064ca:	4639      	mov	r1, r7
  4064cc:	4630      	mov	r0, r6
  4064ce:	47c0      	blx	r8
  4064d0:	3001      	adds	r0, #1
  4064d2:	d08a      	beq.n	4063ea <_printf_i+0x13a>
  4064d4:	3501      	adds	r5, #1
  4064d6:	e7eb      	b.n	4064b0 <_printf_i+0x200>
  4064d8:	2b00      	cmp	r3, #0
  4064da:	d1a7      	bne.n	40642c <_printf_i+0x17c>
  4064dc:	780b      	ldrb	r3, [r1, #0]
  4064de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  4064e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4064e6:	e765      	b.n	4063b4 <_printf_i+0x104>
  4064e8:	004089a7 	.word	0x004089a7
  4064ec:	00408996 	.word	0x00408996

004064f0 <iprintf>:
  4064f0:	b40f      	push	{r0, r1, r2, r3}
  4064f2:	4b0a      	ldr	r3, [pc, #40]	; (40651c <iprintf+0x2c>)
  4064f4:	b513      	push	{r0, r1, r4, lr}
  4064f6:	681c      	ldr	r4, [r3, #0]
  4064f8:	b124      	cbz	r4, 406504 <iprintf+0x14>
  4064fa:	69a3      	ldr	r3, [r4, #24]
  4064fc:	b913      	cbnz	r3, 406504 <iprintf+0x14>
  4064fe:	4620      	mov	r0, r4
  406500:	f001 f82e 	bl	407560 <__sinit>
  406504:	ab05      	add	r3, sp, #20
  406506:	9a04      	ldr	r2, [sp, #16]
  406508:	68a1      	ldr	r1, [r4, #8]
  40650a:	9301      	str	r3, [sp, #4]
  40650c:	4620      	mov	r0, r4
  40650e:	f001 fc7f 	bl	407e10 <_vfiprintf_r>
  406512:	b002      	add	sp, #8
  406514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406518:	b004      	add	sp, #16
  40651a:	4770      	bx	lr
  40651c:	2040004c 	.word	0x2040004c

00406520 <_sbrk_r>:
  406520:	b538      	push	{r3, r4, r5, lr}
  406522:	4c06      	ldr	r4, [pc, #24]	; (40653c <_sbrk_r+0x1c>)
  406524:	2300      	movs	r3, #0
  406526:	4605      	mov	r5, r0
  406528:	4608      	mov	r0, r1
  40652a:	6023      	str	r3, [r4, #0]
  40652c:	f7fc f8e2 	bl	4026f4 <_sbrk>
  406530:	1c43      	adds	r3, r0, #1
  406532:	d102      	bne.n	40653a <_sbrk_r+0x1a>
  406534:	6823      	ldr	r3, [r4, #0]
  406536:	b103      	cbz	r3, 40653a <_sbrk_r+0x1a>
  406538:	602b      	str	r3, [r5, #0]
  40653a:	bd38      	pop	{r3, r4, r5, pc}
  40653c:	204008e8 	.word	0x204008e8

00406540 <setbuf>:
  406540:	2900      	cmp	r1, #0
  406542:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406546:	bf0c      	ite	eq
  406548:	2202      	moveq	r2, #2
  40654a:	2200      	movne	r2, #0
  40654c:	f000 b800 	b.w	406550 <setvbuf>

00406550 <setvbuf>:
  406550:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  406554:	461d      	mov	r5, r3
  406556:	4b51      	ldr	r3, [pc, #324]	; (40669c <setvbuf+0x14c>)
  406558:	681e      	ldr	r6, [r3, #0]
  40655a:	4604      	mov	r4, r0
  40655c:	460f      	mov	r7, r1
  40655e:	4690      	mov	r8, r2
  406560:	b126      	cbz	r6, 40656c <setvbuf+0x1c>
  406562:	69b3      	ldr	r3, [r6, #24]
  406564:	b913      	cbnz	r3, 40656c <setvbuf+0x1c>
  406566:	4630      	mov	r0, r6
  406568:	f000 fffa 	bl	407560 <__sinit>
  40656c:	4b4c      	ldr	r3, [pc, #304]	; (4066a0 <setvbuf+0x150>)
  40656e:	429c      	cmp	r4, r3
  406570:	d152      	bne.n	406618 <setvbuf+0xc8>
  406572:	6874      	ldr	r4, [r6, #4]
  406574:	f1b8 0f02 	cmp.w	r8, #2
  406578:	d006      	beq.n	406588 <setvbuf+0x38>
  40657a:	f1b8 0f01 	cmp.w	r8, #1
  40657e:	f200 8089 	bhi.w	406694 <setvbuf+0x144>
  406582:	2d00      	cmp	r5, #0
  406584:	f2c0 8086 	blt.w	406694 <setvbuf+0x144>
  406588:	4621      	mov	r1, r4
  40658a:	4630      	mov	r0, r6
  40658c:	f000 ff7e 	bl	40748c <_fflush_r>
  406590:	6b61      	ldr	r1, [r4, #52]	; 0x34
  406592:	b141      	cbz	r1, 4065a6 <setvbuf+0x56>
  406594:	f104 0344 	add.w	r3, r4, #68	; 0x44
  406598:	4299      	cmp	r1, r3
  40659a:	d002      	beq.n	4065a2 <setvbuf+0x52>
  40659c:	4630      	mov	r0, r6
  40659e:	f7ff fa9b 	bl	405ad8 <_free_r>
  4065a2:	2300      	movs	r3, #0
  4065a4:	6363      	str	r3, [r4, #52]	; 0x34
  4065a6:	2300      	movs	r3, #0
  4065a8:	61a3      	str	r3, [r4, #24]
  4065aa:	6063      	str	r3, [r4, #4]
  4065ac:	89a3      	ldrh	r3, [r4, #12]
  4065ae:	061b      	lsls	r3, r3, #24
  4065b0:	d503      	bpl.n	4065ba <setvbuf+0x6a>
  4065b2:	6921      	ldr	r1, [r4, #16]
  4065b4:	4630      	mov	r0, r6
  4065b6:	f7ff fa8f 	bl	405ad8 <_free_r>
  4065ba:	89a3      	ldrh	r3, [r4, #12]
  4065bc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4065c0:	f023 0303 	bic.w	r3, r3, #3
  4065c4:	f1b8 0f02 	cmp.w	r8, #2
  4065c8:	81a3      	strh	r3, [r4, #12]
  4065ca:	d05d      	beq.n	406688 <setvbuf+0x138>
  4065cc:	ab01      	add	r3, sp, #4
  4065ce:	466a      	mov	r2, sp
  4065d0:	4621      	mov	r1, r4
  4065d2:	4630      	mov	r0, r6
  4065d4:	f001 f85c 	bl	407690 <__swhatbuf_r>
  4065d8:	89a3      	ldrh	r3, [r4, #12]
  4065da:	4318      	orrs	r0, r3
  4065dc:	81a0      	strh	r0, [r4, #12]
  4065de:	bb2d      	cbnz	r5, 40662c <setvbuf+0xdc>
  4065e0:	9d00      	ldr	r5, [sp, #0]
  4065e2:	4628      	mov	r0, r5
  4065e4:	f7ff fa5c 	bl	405aa0 <malloc>
  4065e8:	4607      	mov	r7, r0
  4065ea:	2800      	cmp	r0, #0
  4065ec:	d14e      	bne.n	40668c <setvbuf+0x13c>
  4065ee:	f8dd 9000 	ldr.w	r9, [sp]
  4065f2:	45a9      	cmp	r9, r5
  4065f4:	d13c      	bne.n	406670 <setvbuf+0x120>
  4065f6:	f04f 30ff 	mov.w	r0, #4294967295
  4065fa:	89a3      	ldrh	r3, [r4, #12]
  4065fc:	f043 0302 	orr.w	r3, r3, #2
  406600:	81a3      	strh	r3, [r4, #12]
  406602:	2300      	movs	r3, #0
  406604:	60a3      	str	r3, [r4, #8]
  406606:	f104 0347 	add.w	r3, r4, #71	; 0x47
  40660a:	6023      	str	r3, [r4, #0]
  40660c:	6123      	str	r3, [r4, #16]
  40660e:	2301      	movs	r3, #1
  406610:	6163      	str	r3, [r4, #20]
  406612:	b003      	add	sp, #12
  406614:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406618:	4b22      	ldr	r3, [pc, #136]	; (4066a4 <setvbuf+0x154>)
  40661a:	429c      	cmp	r4, r3
  40661c:	d101      	bne.n	406622 <setvbuf+0xd2>
  40661e:	68b4      	ldr	r4, [r6, #8]
  406620:	e7a8      	b.n	406574 <setvbuf+0x24>
  406622:	4b21      	ldr	r3, [pc, #132]	; (4066a8 <setvbuf+0x158>)
  406624:	429c      	cmp	r4, r3
  406626:	bf08      	it	eq
  406628:	68f4      	ldreq	r4, [r6, #12]
  40662a:	e7a3      	b.n	406574 <setvbuf+0x24>
  40662c:	2f00      	cmp	r7, #0
  40662e:	d0d8      	beq.n	4065e2 <setvbuf+0x92>
  406630:	69b3      	ldr	r3, [r6, #24]
  406632:	b913      	cbnz	r3, 40663a <setvbuf+0xea>
  406634:	4630      	mov	r0, r6
  406636:	f000 ff93 	bl	407560 <__sinit>
  40663a:	f1b8 0f01 	cmp.w	r8, #1
  40663e:	bf08      	it	eq
  406640:	89a3      	ldrheq	r3, [r4, #12]
  406642:	6027      	str	r7, [r4, #0]
  406644:	bf04      	itt	eq
  406646:	f043 0301 	orreq.w	r3, r3, #1
  40664a:	81a3      	strheq	r3, [r4, #12]
  40664c:	89a3      	ldrh	r3, [r4, #12]
  40664e:	6127      	str	r7, [r4, #16]
  406650:	f013 0008 	ands.w	r0, r3, #8
  406654:	6165      	str	r5, [r4, #20]
  406656:	d01b      	beq.n	406690 <setvbuf+0x140>
  406658:	f013 0001 	ands.w	r0, r3, #1
  40665c:	bf18      	it	ne
  40665e:	426d      	negne	r5, r5
  406660:	f04f 0300 	mov.w	r3, #0
  406664:	bf1d      	ittte	ne
  406666:	60a3      	strne	r3, [r4, #8]
  406668:	61a5      	strne	r5, [r4, #24]
  40666a:	4618      	movne	r0, r3
  40666c:	60a5      	streq	r5, [r4, #8]
  40666e:	e7d0      	b.n	406612 <setvbuf+0xc2>
  406670:	4648      	mov	r0, r9
  406672:	f7ff fa15 	bl	405aa0 <malloc>
  406676:	4607      	mov	r7, r0
  406678:	2800      	cmp	r0, #0
  40667a:	d0bc      	beq.n	4065f6 <setvbuf+0xa6>
  40667c:	89a3      	ldrh	r3, [r4, #12]
  40667e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406682:	81a3      	strh	r3, [r4, #12]
  406684:	464d      	mov	r5, r9
  406686:	e7d3      	b.n	406630 <setvbuf+0xe0>
  406688:	2000      	movs	r0, #0
  40668a:	e7b6      	b.n	4065fa <setvbuf+0xaa>
  40668c:	46a9      	mov	r9, r5
  40668e:	e7f5      	b.n	40667c <setvbuf+0x12c>
  406690:	60a0      	str	r0, [r4, #8]
  406692:	e7be      	b.n	406612 <setvbuf+0xc2>
  406694:	f04f 30ff 	mov.w	r0, #4294967295
  406698:	e7bb      	b.n	406612 <setvbuf+0xc2>
  40669a:	bf00      	nop
  40669c:	2040004c 	.word	0x2040004c
  4066a0:	004089e8 	.word	0x004089e8
  4066a4:	00408a08 	.word	0x00408a08
  4066a8:	004089c8 	.word	0x004089c8

004066ac <strlen>:
  4066ac:	4603      	mov	r3, r0
  4066ae:	f813 2b01 	ldrb.w	r2, [r3], #1
  4066b2:	2a00      	cmp	r2, #0
  4066b4:	d1fb      	bne.n	4066ae <strlen+0x2>
  4066b6:	1a18      	subs	r0, r3, r0
  4066b8:	3801      	subs	r0, #1
  4066ba:	4770      	bx	lr

004066bc <quorem>:
  4066bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066c0:	6903      	ldr	r3, [r0, #16]
  4066c2:	690c      	ldr	r4, [r1, #16]
  4066c4:	429c      	cmp	r4, r3
  4066c6:	4680      	mov	r8, r0
  4066c8:	f300 8082 	bgt.w	4067d0 <quorem+0x114>
  4066cc:	3c01      	subs	r4, #1
  4066ce:	f101 0714 	add.w	r7, r1, #20
  4066d2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  4066d6:	f100 0614 	add.w	r6, r0, #20
  4066da:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  4066de:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  4066e2:	eb06 030e 	add.w	r3, r6, lr
  4066e6:	3501      	adds	r5, #1
  4066e8:	eb07 090e 	add.w	r9, r7, lr
  4066ec:	9301      	str	r3, [sp, #4]
  4066ee:	fbb0 f5f5 	udiv	r5, r0, r5
  4066f2:	b395      	cbz	r5, 40675a <quorem+0x9e>
  4066f4:	f04f 0a00 	mov.w	sl, #0
  4066f8:	4638      	mov	r0, r7
  4066fa:	46b4      	mov	ip, r6
  4066fc:	46d3      	mov	fp, sl
  4066fe:	f850 2b04 	ldr.w	r2, [r0], #4
  406702:	b293      	uxth	r3, r2
  406704:	fb05 a303 	mla	r3, r5, r3, sl
  406708:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  40670c:	b29b      	uxth	r3, r3
  40670e:	ebab 0303 	sub.w	r3, fp, r3
  406712:	0c12      	lsrs	r2, r2, #16
  406714:	f8bc b000 	ldrh.w	fp, [ip]
  406718:	fb05 a202 	mla	r2, r5, r2, sl
  40671c:	fa13 f38b 	uxtah	r3, r3, fp
  406720:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  406724:	fa1f fb82 	uxth.w	fp, r2
  406728:	f8dc 2000 	ldr.w	r2, [ip]
  40672c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  406730:	eb02 4223 	add.w	r2, r2, r3, asr #16
  406734:	b29b      	uxth	r3, r3
  406736:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40673a:	4581      	cmp	r9, r0
  40673c:	ea4f 4b22 	mov.w	fp, r2, asr #16
  406740:	f84c 3b04 	str.w	r3, [ip], #4
  406744:	d2db      	bcs.n	4066fe <quorem+0x42>
  406746:	f856 300e 	ldr.w	r3, [r6, lr]
  40674a:	b933      	cbnz	r3, 40675a <quorem+0x9e>
  40674c:	9b01      	ldr	r3, [sp, #4]
  40674e:	3b04      	subs	r3, #4
  406750:	429e      	cmp	r6, r3
  406752:	461a      	mov	r2, r3
  406754:	d330      	bcc.n	4067b8 <quorem+0xfc>
  406756:	f8c8 4010 	str.w	r4, [r8, #16]
  40675a:	4640      	mov	r0, r8
  40675c:	f001 fa5b 	bl	407c16 <__mcmp>
  406760:	2800      	cmp	r0, #0
  406762:	db25      	blt.n	4067b0 <quorem+0xf4>
  406764:	3501      	adds	r5, #1
  406766:	4630      	mov	r0, r6
  406768:	f04f 0e00 	mov.w	lr, #0
  40676c:	f857 2b04 	ldr.w	r2, [r7], #4
  406770:	f8d0 c000 	ldr.w	ip, [r0]
  406774:	b293      	uxth	r3, r2
  406776:	ebae 0303 	sub.w	r3, lr, r3
  40677a:	0c12      	lsrs	r2, r2, #16
  40677c:	fa13 f38c 	uxtah	r3, r3, ip
  406780:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  406784:	eb02 4223 	add.w	r2, r2, r3, asr #16
  406788:	b29b      	uxth	r3, r3
  40678a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40678e:	45b9      	cmp	r9, r7
  406790:	ea4f 4e22 	mov.w	lr, r2, asr #16
  406794:	f840 3b04 	str.w	r3, [r0], #4
  406798:	d2e8      	bcs.n	40676c <quorem+0xb0>
  40679a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  40679e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  4067a2:	b92a      	cbnz	r2, 4067b0 <quorem+0xf4>
  4067a4:	3b04      	subs	r3, #4
  4067a6:	429e      	cmp	r6, r3
  4067a8:	461a      	mov	r2, r3
  4067aa:	d30b      	bcc.n	4067c4 <quorem+0x108>
  4067ac:	f8c8 4010 	str.w	r4, [r8, #16]
  4067b0:	4628      	mov	r0, r5
  4067b2:	b003      	add	sp, #12
  4067b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067b8:	6812      	ldr	r2, [r2, #0]
  4067ba:	3b04      	subs	r3, #4
  4067bc:	2a00      	cmp	r2, #0
  4067be:	d1ca      	bne.n	406756 <quorem+0x9a>
  4067c0:	3c01      	subs	r4, #1
  4067c2:	e7c5      	b.n	406750 <quorem+0x94>
  4067c4:	6812      	ldr	r2, [r2, #0]
  4067c6:	3b04      	subs	r3, #4
  4067c8:	2a00      	cmp	r2, #0
  4067ca:	d1ef      	bne.n	4067ac <quorem+0xf0>
  4067cc:	3c01      	subs	r4, #1
  4067ce:	e7ea      	b.n	4067a6 <quorem+0xea>
  4067d0:	2000      	movs	r0, #0
  4067d2:	e7ee      	b.n	4067b2 <quorem+0xf6>
  4067d4:	0000      	movs	r0, r0
	...

004067d8 <_dtoa_r>:
  4067d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4067dc:	6a46      	ldr	r6, [r0, #36]	; 0x24
  4067de:	b095      	sub	sp, #84	; 0x54
  4067e0:	4604      	mov	r4, r0
  4067e2:	9d21      	ldr	r5, [sp, #132]	; 0x84
  4067e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4067e8:	b93e      	cbnz	r6, 4067fa <_dtoa_r+0x22>
  4067ea:	2010      	movs	r0, #16
  4067ec:	f7ff f958 	bl	405aa0 <malloc>
  4067f0:	6260      	str	r0, [r4, #36]	; 0x24
  4067f2:	6046      	str	r6, [r0, #4]
  4067f4:	6086      	str	r6, [r0, #8]
  4067f6:	6006      	str	r6, [r0, #0]
  4067f8:	60c6      	str	r6, [r0, #12]
  4067fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4067fc:	6819      	ldr	r1, [r3, #0]
  4067fe:	b151      	cbz	r1, 406816 <_dtoa_r+0x3e>
  406800:	685a      	ldr	r2, [r3, #4]
  406802:	604a      	str	r2, [r1, #4]
  406804:	2301      	movs	r3, #1
  406806:	4093      	lsls	r3, r2
  406808:	608b      	str	r3, [r1, #8]
  40680a:	4620      	mov	r0, r4
  40680c:	f001 f82e 	bl	40786c <_Bfree>
  406810:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406812:	2200      	movs	r2, #0
  406814:	601a      	str	r2, [r3, #0]
  406816:	9b03      	ldr	r3, [sp, #12]
  406818:	2b00      	cmp	r3, #0
  40681a:	bfbf      	itttt	lt
  40681c:	2301      	movlt	r3, #1
  40681e:	602b      	strlt	r3, [r5, #0]
  406820:	9b03      	ldrlt	r3, [sp, #12]
  406822:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  406826:	bfb2      	itee	lt
  406828:	9303      	strlt	r3, [sp, #12]
  40682a:	2300      	movge	r3, #0
  40682c:	602b      	strge	r3, [r5, #0]
  40682e:	f8dd 900c 	ldr.w	r9, [sp, #12]
  406832:	4ba9      	ldr	r3, [pc, #676]	; (406ad8 <_dtoa_r+0x300>)
  406834:	ea33 0309 	bics.w	r3, r3, r9
  406838:	d11b      	bne.n	406872 <_dtoa_r+0x9a>
  40683a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40683c:	f242 730f 	movw	r3, #9999	; 0x270f
  406840:	6013      	str	r3, [r2, #0]
  406842:	9b02      	ldr	r3, [sp, #8]
  406844:	b923      	cbnz	r3, 406850 <_dtoa_r+0x78>
  406846:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40684a:	2800      	cmp	r0, #0
  40684c:	f000 8581 	beq.w	407352 <_dtoa_r+0xb7a>
  406850:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406852:	b953      	cbnz	r3, 40686a <_dtoa_r+0x92>
  406854:	4ba1      	ldr	r3, [pc, #644]	; (406adc <_dtoa_r+0x304>)
  406856:	e021      	b.n	40689c <_dtoa_r+0xc4>
  406858:	4ba1      	ldr	r3, [pc, #644]	; (406ae0 <_dtoa_r+0x308>)
  40685a:	9306      	str	r3, [sp, #24]
  40685c:	3308      	adds	r3, #8
  40685e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406860:	6013      	str	r3, [r2, #0]
  406862:	9806      	ldr	r0, [sp, #24]
  406864:	b015      	add	sp, #84	; 0x54
  406866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40686a:	4b9c      	ldr	r3, [pc, #624]	; (406adc <_dtoa_r+0x304>)
  40686c:	9306      	str	r3, [sp, #24]
  40686e:	3303      	adds	r3, #3
  406870:	e7f5      	b.n	40685e <_dtoa_r+0x86>
  406872:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406876:	2200      	movs	r2, #0
  406878:	2300      	movs	r3, #0
  40687a:	4630      	mov	r0, r6
  40687c:	4639      	mov	r1, r7
  40687e:	f7ff f825 	bl	4058cc <__aeabi_dcmpeq>
  406882:	4680      	mov	r8, r0
  406884:	b160      	cbz	r0, 4068a0 <_dtoa_r+0xc8>
  406886:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406888:	2301      	movs	r3, #1
  40688a:	6013      	str	r3, [r2, #0]
  40688c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40688e:	2b00      	cmp	r3, #0
  406890:	f000 855c 	beq.w	40734c <_dtoa_r+0xb74>
  406894:	4b93      	ldr	r3, [pc, #588]	; (406ae4 <_dtoa_r+0x30c>)
  406896:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406898:	6013      	str	r3, [r2, #0]
  40689a:	3b01      	subs	r3, #1
  40689c:	9306      	str	r3, [sp, #24]
  40689e:	e7e0      	b.n	406862 <_dtoa_r+0x8a>
  4068a0:	ab12      	add	r3, sp, #72	; 0x48
  4068a2:	9301      	str	r3, [sp, #4]
  4068a4:	ab13      	add	r3, sp, #76	; 0x4c
  4068a6:	9300      	str	r3, [sp, #0]
  4068a8:	4632      	mov	r2, r6
  4068aa:	463b      	mov	r3, r7
  4068ac:	4620      	mov	r0, r4
  4068ae:	f001 fa2a 	bl	407d06 <__d2b>
  4068b2:	f3c9 550a 	ubfx	r5, r9, #20, #11
  4068b6:	4682      	mov	sl, r0
  4068b8:	2d00      	cmp	r5, #0
  4068ba:	d07c      	beq.n	4069b6 <_dtoa_r+0x1de>
  4068bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4068c0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4068c4:	4630      	mov	r0, r6
  4068c6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4068ca:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4068ce:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  4068d2:	2200      	movs	r2, #0
  4068d4:	4b84      	ldr	r3, [pc, #528]	; (406ae8 <_dtoa_r+0x310>)
  4068d6:	f7fe fbdd 	bl	405094 <__aeabi_dsub>
  4068da:	a379      	add	r3, pc, #484	; (adr r3, 406ac0 <_dtoa_r+0x2e8>)
  4068dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4068e0:	f7fe fd8c 	bl	4053fc <__aeabi_dmul>
  4068e4:	a378      	add	r3, pc, #480	; (adr r3, 406ac8 <_dtoa_r+0x2f0>)
  4068e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4068ea:	f7fe fbd5 	bl	405098 <__adddf3>
  4068ee:	4606      	mov	r6, r0
  4068f0:	4628      	mov	r0, r5
  4068f2:	460f      	mov	r7, r1
  4068f4:	f7fe fd1c 	bl	405330 <__aeabi_i2d>
  4068f8:	a375      	add	r3, pc, #468	; (adr r3, 406ad0 <_dtoa_r+0x2f8>)
  4068fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4068fe:	f7fe fd7d 	bl	4053fc <__aeabi_dmul>
  406902:	4602      	mov	r2, r0
  406904:	460b      	mov	r3, r1
  406906:	4630      	mov	r0, r6
  406908:	4639      	mov	r1, r7
  40690a:	f7fe fbc5 	bl	405098 <__adddf3>
  40690e:	4606      	mov	r6, r0
  406910:	460f      	mov	r7, r1
  406912:	f7ff f823 	bl	40595c <__aeabi_d2iz>
  406916:	2200      	movs	r2, #0
  406918:	4683      	mov	fp, r0
  40691a:	2300      	movs	r3, #0
  40691c:	4630      	mov	r0, r6
  40691e:	4639      	mov	r1, r7
  406920:	f7fe ffde 	bl	4058e0 <__aeabi_dcmplt>
  406924:	b158      	cbz	r0, 40693e <_dtoa_r+0x166>
  406926:	4658      	mov	r0, fp
  406928:	f7fe fd02 	bl	405330 <__aeabi_i2d>
  40692c:	4602      	mov	r2, r0
  40692e:	460b      	mov	r3, r1
  406930:	4630      	mov	r0, r6
  406932:	4639      	mov	r1, r7
  406934:	f7fe ffca 	bl	4058cc <__aeabi_dcmpeq>
  406938:	b908      	cbnz	r0, 40693e <_dtoa_r+0x166>
  40693a:	f10b 3bff 	add.w	fp, fp, #4294967295
  40693e:	f1bb 0f16 	cmp.w	fp, #22
  406942:	d857      	bhi.n	4069f4 <_dtoa_r+0x21c>
  406944:	4969      	ldr	r1, [pc, #420]	; (406aec <_dtoa_r+0x314>)
  406946:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  40694a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40694e:	e9d1 0100 	ldrd	r0, r1, [r1]
  406952:	f7fe ffe3 	bl	40591c <__aeabi_dcmpgt>
  406956:	2800      	cmp	r0, #0
  406958:	d04e      	beq.n	4069f8 <_dtoa_r+0x220>
  40695a:	f10b 3bff 	add.w	fp, fp, #4294967295
  40695e:	2300      	movs	r3, #0
  406960:	930d      	str	r3, [sp, #52]	; 0x34
  406962:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406964:	1b5d      	subs	r5, r3, r5
  406966:	1e6b      	subs	r3, r5, #1
  406968:	9307      	str	r3, [sp, #28]
  40696a:	bf43      	ittte	mi
  40696c:	2300      	movmi	r3, #0
  40696e:	f1c5 0801 	rsbmi	r8, r5, #1
  406972:	9307      	strmi	r3, [sp, #28]
  406974:	f04f 0800 	movpl.w	r8, #0
  406978:	f1bb 0f00 	cmp.w	fp, #0
  40697c:	db3e      	blt.n	4069fc <_dtoa_r+0x224>
  40697e:	9b07      	ldr	r3, [sp, #28]
  406980:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  406984:	445b      	add	r3, fp
  406986:	9307      	str	r3, [sp, #28]
  406988:	2300      	movs	r3, #0
  40698a:	9308      	str	r3, [sp, #32]
  40698c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40698e:	2b09      	cmp	r3, #9
  406990:	f200 80b0 	bhi.w	406af4 <_dtoa_r+0x31c>
  406994:	2b05      	cmp	r3, #5
  406996:	bfc4      	itt	gt
  406998:	3b04      	subgt	r3, #4
  40699a:	931e      	strgt	r3, [sp, #120]	; 0x78
  40699c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40699e:	f1a3 0302 	sub.w	r3, r3, #2
  4069a2:	bfcc      	ite	gt
  4069a4:	2600      	movgt	r6, #0
  4069a6:	2601      	movle	r6, #1
  4069a8:	2b03      	cmp	r3, #3
  4069aa:	f200 80af 	bhi.w	406b0c <_dtoa_r+0x334>
  4069ae:	e8df f003 	tbb	[pc, r3]
  4069b2:	8583      	.short	0x8583
  4069b4:	772d      	.short	0x772d
  4069b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4069b8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4069ba:	441d      	add	r5, r3
  4069bc:	f205 4332 	addw	r3, r5, #1074	; 0x432
  4069c0:	2b20      	cmp	r3, #32
  4069c2:	dd11      	ble.n	4069e8 <_dtoa_r+0x210>
  4069c4:	9a02      	ldr	r2, [sp, #8]
  4069c6:	f205 4012 	addw	r0, r5, #1042	; 0x412
  4069ca:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4069ce:	fa22 f000 	lsr.w	r0, r2, r0
  4069d2:	fa09 f303 	lsl.w	r3, r9, r3
  4069d6:	4318      	orrs	r0, r3
  4069d8:	f7fe fc9a 	bl	405310 <__aeabi_ui2d>
  4069dc:	2301      	movs	r3, #1
  4069de:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4069e2:	3d01      	subs	r5, #1
  4069e4:	9310      	str	r3, [sp, #64]	; 0x40
  4069e6:	e774      	b.n	4068d2 <_dtoa_r+0xfa>
  4069e8:	f1c3 0020 	rsb	r0, r3, #32
  4069ec:	9b02      	ldr	r3, [sp, #8]
  4069ee:	fa03 f000 	lsl.w	r0, r3, r0
  4069f2:	e7f1      	b.n	4069d8 <_dtoa_r+0x200>
  4069f4:	2301      	movs	r3, #1
  4069f6:	e7b3      	b.n	406960 <_dtoa_r+0x188>
  4069f8:	900d      	str	r0, [sp, #52]	; 0x34
  4069fa:	e7b2      	b.n	406962 <_dtoa_r+0x18a>
  4069fc:	f1cb 0300 	rsb	r3, fp, #0
  406a00:	9308      	str	r3, [sp, #32]
  406a02:	2300      	movs	r3, #0
  406a04:	eba8 080b 	sub.w	r8, r8, fp
  406a08:	930c      	str	r3, [sp, #48]	; 0x30
  406a0a:	e7bf      	b.n	40698c <_dtoa_r+0x1b4>
  406a0c:	2301      	movs	r3, #1
  406a0e:	9309      	str	r3, [sp, #36]	; 0x24
  406a10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406a12:	2b00      	cmp	r3, #0
  406a14:	dd7d      	ble.n	406b12 <_dtoa_r+0x33a>
  406a16:	9304      	str	r3, [sp, #16]
  406a18:	4699      	mov	r9, r3
  406a1a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  406a1c:	2200      	movs	r2, #0
  406a1e:	606a      	str	r2, [r5, #4]
  406a20:	2104      	movs	r1, #4
  406a22:	f101 0214 	add.w	r2, r1, #20
  406a26:	429a      	cmp	r2, r3
  406a28:	d978      	bls.n	406b1c <_dtoa_r+0x344>
  406a2a:	6869      	ldr	r1, [r5, #4]
  406a2c:	4620      	mov	r0, r4
  406a2e:	f000 fee9 	bl	407804 <_Balloc>
  406a32:	6a63      	ldr	r3, [r4, #36]	; 0x24
  406a34:	6028      	str	r0, [r5, #0]
  406a36:	681b      	ldr	r3, [r3, #0]
  406a38:	9306      	str	r3, [sp, #24]
  406a3a:	f1b9 0f0e 	cmp.w	r9, #14
  406a3e:	f200 80ee 	bhi.w	406c1e <_dtoa_r+0x446>
  406a42:	2e00      	cmp	r6, #0
  406a44:	f000 80eb 	beq.w	406c1e <_dtoa_r+0x446>
  406a48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406a4c:	f1bb 0f00 	cmp.w	fp, #0
  406a50:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  406a54:	dd77      	ble.n	406b46 <_dtoa_r+0x36e>
  406a56:	4a25      	ldr	r2, [pc, #148]	; (406aec <_dtoa_r+0x314>)
  406a58:	f00b 030f 	and.w	r3, fp, #15
  406a5c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  406a60:	e9d3 2300 	ldrd	r2, r3, [r3]
  406a64:	ea4f 162b 	mov.w	r6, fp, asr #4
  406a68:	06f0      	lsls	r0, r6, #27
  406a6a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  406a6e:	d55a      	bpl.n	406b26 <_dtoa_r+0x34e>
  406a70:	4b1f      	ldr	r3, [pc, #124]	; (406af0 <_dtoa_r+0x318>)
  406a72:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406a76:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406a7a:	f7fe fde9 	bl	405650 <__aeabi_ddiv>
  406a7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406a82:	f006 060f 	and.w	r6, r6, #15
  406a86:	2503      	movs	r5, #3
  406a88:	4f19      	ldr	r7, [pc, #100]	; (406af0 <_dtoa_r+0x318>)
  406a8a:	2e00      	cmp	r6, #0
  406a8c:	d14d      	bne.n	406b2a <_dtoa_r+0x352>
  406a8e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406a92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406a96:	f7fe fddb 	bl	405650 <__aeabi_ddiv>
  406a9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406a9e:	e06c      	b.n	406b7a <_dtoa_r+0x3a2>
  406aa0:	2301      	movs	r3, #1
  406aa2:	9309      	str	r3, [sp, #36]	; 0x24
  406aa4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406aa6:	445b      	add	r3, fp
  406aa8:	f103 0901 	add.w	r9, r3, #1
  406aac:	9304      	str	r3, [sp, #16]
  406aae:	464b      	mov	r3, r9
  406ab0:	2b01      	cmp	r3, #1
  406ab2:	bfb8      	it	lt
  406ab4:	2301      	movlt	r3, #1
  406ab6:	e7b0      	b.n	406a1a <_dtoa_r+0x242>
  406ab8:	2300      	movs	r3, #0
  406aba:	e7a8      	b.n	406a0e <_dtoa_r+0x236>
  406abc:	2300      	movs	r3, #0
  406abe:	e7f0      	b.n	406aa2 <_dtoa_r+0x2ca>
  406ac0:	636f4361 	.word	0x636f4361
  406ac4:	3fd287a7 	.word	0x3fd287a7
  406ac8:	8b60c8b3 	.word	0x8b60c8b3
  406acc:	3fc68a28 	.word	0x3fc68a28
  406ad0:	509f79fb 	.word	0x509f79fb
  406ad4:	3fd34413 	.word	0x3fd34413
  406ad8:	7ff00000 	.word	0x7ff00000
  406adc:	004089c1 	.word	0x004089c1
  406ae0:	004089b8 	.word	0x004089b8
  406ae4:	00408995 	.word	0x00408995
  406ae8:	3ff80000 	.word	0x3ff80000
  406aec:	00408a50 	.word	0x00408a50
  406af0:	00408a28 	.word	0x00408a28
  406af4:	2601      	movs	r6, #1
  406af6:	2300      	movs	r3, #0
  406af8:	931e      	str	r3, [sp, #120]	; 0x78
  406afa:	9609      	str	r6, [sp, #36]	; 0x24
  406afc:	f04f 33ff 	mov.w	r3, #4294967295
  406b00:	9304      	str	r3, [sp, #16]
  406b02:	4699      	mov	r9, r3
  406b04:	2200      	movs	r2, #0
  406b06:	2312      	movs	r3, #18
  406b08:	921f      	str	r2, [sp, #124]	; 0x7c
  406b0a:	e786      	b.n	406a1a <_dtoa_r+0x242>
  406b0c:	2301      	movs	r3, #1
  406b0e:	9309      	str	r3, [sp, #36]	; 0x24
  406b10:	e7f4      	b.n	406afc <_dtoa_r+0x324>
  406b12:	2301      	movs	r3, #1
  406b14:	9304      	str	r3, [sp, #16]
  406b16:	4699      	mov	r9, r3
  406b18:	461a      	mov	r2, r3
  406b1a:	e7f5      	b.n	406b08 <_dtoa_r+0x330>
  406b1c:	686a      	ldr	r2, [r5, #4]
  406b1e:	3201      	adds	r2, #1
  406b20:	606a      	str	r2, [r5, #4]
  406b22:	0049      	lsls	r1, r1, #1
  406b24:	e77d      	b.n	406a22 <_dtoa_r+0x24a>
  406b26:	2502      	movs	r5, #2
  406b28:	e7ae      	b.n	406a88 <_dtoa_r+0x2b0>
  406b2a:	07f1      	lsls	r1, r6, #31
  406b2c:	d508      	bpl.n	406b40 <_dtoa_r+0x368>
  406b2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406b32:	e9d7 2300 	ldrd	r2, r3, [r7]
  406b36:	f7fe fc61 	bl	4053fc <__aeabi_dmul>
  406b3a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406b3e:	3501      	adds	r5, #1
  406b40:	1076      	asrs	r6, r6, #1
  406b42:	3708      	adds	r7, #8
  406b44:	e7a1      	b.n	406a8a <_dtoa_r+0x2b2>
  406b46:	f000 80a5 	beq.w	406c94 <_dtoa_r+0x4bc>
  406b4a:	f1cb 0600 	rsb	r6, fp, #0
  406b4e:	4ba3      	ldr	r3, [pc, #652]	; (406ddc <_dtoa_r+0x604>)
  406b50:	4fa3      	ldr	r7, [pc, #652]	; (406de0 <_dtoa_r+0x608>)
  406b52:	f006 020f 	and.w	r2, r6, #15
  406b56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406b5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406b62:	f7fe fc4b 	bl	4053fc <__aeabi_dmul>
  406b66:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406b6a:	1136      	asrs	r6, r6, #4
  406b6c:	2300      	movs	r3, #0
  406b6e:	2502      	movs	r5, #2
  406b70:	2e00      	cmp	r6, #0
  406b72:	f040 8084 	bne.w	406c7e <_dtoa_r+0x4a6>
  406b76:	2b00      	cmp	r3, #0
  406b78:	d18f      	bne.n	406a9a <_dtoa_r+0x2c2>
  406b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406b7c:	2b00      	cmp	r3, #0
  406b7e:	f000 808b 	beq.w	406c98 <_dtoa_r+0x4c0>
  406b82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406b86:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  406b8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406b8e:	2200      	movs	r2, #0
  406b90:	4b94      	ldr	r3, [pc, #592]	; (406de4 <_dtoa_r+0x60c>)
  406b92:	f7fe fea5 	bl	4058e0 <__aeabi_dcmplt>
  406b96:	2800      	cmp	r0, #0
  406b98:	d07e      	beq.n	406c98 <_dtoa_r+0x4c0>
  406b9a:	f1b9 0f00 	cmp.w	r9, #0
  406b9e:	d07b      	beq.n	406c98 <_dtoa_r+0x4c0>
  406ba0:	9b04      	ldr	r3, [sp, #16]
  406ba2:	2b00      	cmp	r3, #0
  406ba4:	dd37      	ble.n	406c16 <_dtoa_r+0x43e>
  406ba6:	2200      	movs	r2, #0
  406ba8:	4b8f      	ldr	r3, [pc, #572]	; (406de8 <_dtoa_r+0x610>)
  406baa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406bae:	f7fe fc25 	bl	4053fc <__aeabi_dmul>
  406bb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406bb6:	9e04      	ldr	r6, [sp, #16]
  406bb8:	f10b 37ff 	add.w	r7, fp, #4294967295
  406bbc:	3501      	adds	r5, #1
  406bbe:	4628      	mov	r0, r5
  406bc0:	f7fe fbb6 	bl	405330 <__aeabi_i2d>
  406bc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406bc8:	f7fe fc18 	bl	4053fc <__aeabi_dmul>
  406bcc:	4b87      	ldr	r3, [pc, #540]	; (406dec <_dtoa_r+0x614>)
  406bce:	2200      	movs	r2, #0
  406bd0:	f7fe fa62 	bl	405098 <__adddf3>
  406bd4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406bd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406bda:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  406bde:	950b      	str	r5, [sp, #44]	; 0x2c
  406be0:	2e00      	cmp	r6, #0
  406be2:	d15c      	bne.n	406c9e <_dtoa_r+0x4c6>
  406be4:	2200      	movs	r2, #0
  406be6:	4b82      	ldr	r3, [pc, #520]	; (406df0 <_dtoa_r+0x618>)
  406be8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406bec:	f7fe fa52 	bl	405094 <__aeabi_dsub>
  406bf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406bf2:	462b      	mov	r3, r5
  406bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406bf8:	f7fe fe90 	bl	40591c <__aeabi_dcmpgt>
  406bfc:	2800      	cmp	r0, #0
  406bfe:	f040 82f7 	bne.w	4071f0 <_dtoa_r+0xa18>
  406c02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406c04:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  406c08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406c0c:	f7fe fe68 	bl	4058e0 <__aeabi_dcmplt>
  406c10:	2800      	cmp	r0, #0
  406c12:	f040 82eb 	bne.w	4071ec <_dtoa_r+0xa14>
  406c16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406c1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406c1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406c20:	2b00      	cmp	r3, #0
  406c22:	f2c0 8151 	blt.w	406ec8 <_dtoa_r+0x6f0>
  406c26:	f1bb 0f0e 	cmp.w	fp, #14
  406c2a:	f300 814d 	bgt.w	406ec8 <_dtoa_r+0x6f0>
  406c2e:	4b6b      	ldr	r3, [pc, #428]	; (406ddc <_dtoa_r+0x604>)
  406c30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  406c34:	e9d3 2300 	ldrd	r2, r3, [r3]
  406c38:	e9cd 2304 	strd	r2, r3, [sp, #16]
  406c3c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406c3e:	2b00      	cmp	r3, #0
  406c40:	f280 80da 	bge.w	406df8 <_dtoa_r+0x620>
  406c44:	f1b9 0f00 	cmp.w	r9, #0
  406c48:	f300 80d6 	bgt.w	406df8 <_dtoa_r+0x620>
  406c4c:	f040 82cd 	bne.w	4071ea <_dtoa_r+0xa12>
  406c50:	2200      	movs	r2, #0
  406c52:	4b67      	ldr	r3, [pc, #412]	; (406df0 <_dtoa_r+0x618>)
  406c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406c58:	f7fe fbd0 	bl	4053fc <__aeabi_dmul>
  406c5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406c60:	f7fe fe52 	bl	405908 <__aeabi_dcmpge>
  406c64:	464e      	mov	r6, r9
  406c66:	464f      	mov	r7, r9
  406c68:	2800      	cmp	r0, #0
  406c6a:	f040 82a4 	bne.w	4071b6 <_dtoa_r+0x9de>
  406c6e:	9b06      	ldr	r3, [sp, #24]
  406c70:	9a06      	ldr	r2, [sp, #24]
  406c72:	1c5d      	adds	r5, r3, #1
  406c74:	2331      	movs	r3, #49	; 0x31
  406c76:	7013      	strb	r3, [r2, #0]
  406c78:	f10b 0b01 	add.w	fp, fp, #1
  406c7c:	e29f      	b.n	4071be <_dtoa_r+0x9e6>
  406c7e:	07f2      	lsls	r2, r6, #31
  406c80:	d505      	bpl.n	406c8e <_dtoa_r+0x4b6>
  406c82:	e9d7 2300 	ldrd	r2, r3, [r7]
  406c86:	f7fe fbb9 	bl	4053fc <__aeabi_dmul>
  406c8a:	3501      	adds	r5, #1
  406c8c:	2301      	movs	r3, #1
  406c8e:	1076      	asrs	r6, r6, #1
  406c90:	3708      	adds	r7, #8
  406c92:	e76d      	b.n	406b70 <_dtoa_r+0x398>
  406c94:	2502      	movs	r5, #2
  406c96:	e770      	b.n	406b7a <_dtoa_r+0x3a2>
  406c98:	465f      	mov	r7, fp
  406c9a:	464e      	mov	r6, r9
  406c9c:	e78f      	b.n	406bbe <_dtoa_r+0x3e6>
  406c9e:	9a06      	ldr	r2, [sp, #24]
  406ca0:	4b4e      	ldr	r3, [pc, #312]	; (406ddc <_dtoa_r+0x604>)
  406ca2:	4432      	add	r2, r6
  406ca4:	9211      	str	r2, [sp, #68]	; 0x44
  406ca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406ca8:	1e71      	subs	r1, r6, #1
  406caa:	2a00      	cmp	r2, #0
  406cac:	d048      	beq.n	406d40 <_dtoa_r+0x568>
  406cae:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  406cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
  406cb6:	2000      	movs	r0, #0
  406cb8:	494e      	ldr	r1, [pc, #312]	; (406df4 <_dtoa_r+0x61c>)
  406cba:	f7fe fcc9 	bl	405650 <__aeabi_ddiv>
  406cbe:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406cc2:	f7fe f9e7 	bl	405094 <__aeabi_dsub>
  406cc6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406cca:	9d06      	ldr	r5, [sp, #24]
  406ccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406cd0:	f7fe fe44 	bl	40595c <__aeabi_d2iz>
  406cd4:	4606      	mov	r6, r0
  406cd6:	f7fe fb2b 	bl	405330 <__aeabi_i2d>
  406cda:	4602      	mov	r2, r0
  406cdc:	460b      	mov	r3, r1
  406cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406ce2:	f7fe f9d7 	bl	405094 <__aeabi_dsub>
  406ce6:	3630      	adds	r6, #48	; 0x30
  406ce8:	f805 6b01 	strb.w	r6, [r5], #1
  406cec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406cf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406cf4:	f7fe fdf4 	bl	4058e0 <__aeabi_dcmplt>
  406cf8:	2800      	cmp	r0, #0
  406cfa:	d165      	bne.n	406dc8 <_dtoa_r+0x5f0>
  406cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406d00:	2000      	movs	r0, #0
  406d02:	4938      	ldr	r1, [pc, #224]	; (406de4 <_dtoa_r+0x60c>)
  406d04:	f7fe f9c6 	bl	405094 <__aeabi_dsub>
  406d08:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406d0c:	f7fe fde8 	bl	4058e0 <__aeabi_dcmplt>
  406d10:	2800      	cmp	r0, #0
  406d12:	f040 80b9 	bne.w	406e88 <_dtoa_r+0x6b0>
  406d16:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d18:	429d      	cmp	r5, r3
  406d1a:	f43f af7c 	beq.w	406c16 <_dtoa_r+0x43e>
  406d1e:	2200      	movs	r2, #0
  406d20:	4b31      	ldr	r3, [pc, #196]	; (406de8 <_dtoa_r+0x610>)
  406d22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406d26:	f7fe fb69 	bl	4053fc <__aeabi_dmul>
  406d2a:	2200      	movs	r2, #0
  406d2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406d30:	4b2d      	ldr	r3, [pc, #180]	; (406de8 <_dtoa_r+0x610>)
  406d32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d36:	f7fe fb61 	bl	4053fc <__aeabi_dmul>
  406d3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406d3e:	e7c5      	b.n	406ccc <_dtoa_r+0x4f4>
  406d40:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  406d44:	e9d1 0100 	ldrd	r0, r1, [r1]
  406d48:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406d4c:	f7fe fb56 	bl	4053fc <__aeabi_dmul>
  406d50:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  406d54:	9d06      	ldr	r5, [sp, #24]
  406d56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d5a:	f7fe fdff 	bl	40595c <__aeabi_d2iz>
  406d5e:	4606      	mov	r6, r0
  406d60:	f7fe fae6 	bl	405330 <__aeabi_i2d>
  406d64:	3630      	adds	r6, #48	; 0x30
  406d66:	4602      	mov	r2, r0
  406d68:	460b      	mov	r3, r1
  406d6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d6e:	f7fe f991 	bl	405094 <__aeabi_dsub>
  406d72:	f805 6b01 	strb.w	r6, [r5], #1
  406d76:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406d78:	42ab      	cmp	r3, r5
  406d7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406d7e:	f04f 0200 	mov.w	r2, #0
  406d82:	d125      	bne.n	406dd0 <_dtoa_r+0x5f8>
  406d84:	4b1b      	ldr	r3, [pc, #108]	; (406df4 <_dtoa_r+0x61c>)
  406d86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  406d8a:	f7fe f985 	bl	405098 <__adddf3>
  406d8e:	4602      	mov	r2, r0
  406d90:	460b      	mov	r3, r1
  406d92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406d96:	f7fe fdc1 	bl	40591c <__aeabi_dcmpgt>
  406d9a:	2800      	cmp	r0, #0
  406d9c:	d174      	bne.n	406e88 <_dtoa_r+0x6b0>
  406d9e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  406da2:	2000      	movs	r0, #0
  406da4:	4913      	ldr	r1, [pc, #76]	; (406df4 <_dtoa_r+0x61c>)
  406da6:	f7fe f975 	bl	405094 <__aeabi_dsub>
  406daa:	4602      	mov	r2, r0
  406dac:	460b      	mov	r3, r1
  406dae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406db2:	f7fe fd95 	bl	4058e0 <__aeabi_dcmplt>
  406db6:	2800      	cmp	r0, #0
  406db8:	f43f af2d 	beq.w	406c16 <_dtoa_r+0x43e>
  406dbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406dc0:	2b30      	cmp	r3, #48	; 0x30
  406dc2:	f105 32ff 	add.w	r2, r5, #4294967295
  406dc6:	d001      	beq.n	406dcc <_dtoa_r+0x5f4>
  406dc8:	46bb      	mov	fp, r7
  406dca:	e04c      	b.n	406e66 <_dtoa_r+0x68e>
  406dcc:	4615      	mov	r5, r2
  406dce:	e7f5      	b.n	406dbc <_dtoa_r+0x5e4>
  406dd0:	4b05      	ldr	r3, [pc, #20]	; (406de8 <_dtoa_r+0x610>)
  406dd2:	f7fe fb13 	bl	4053fc <__aeabi_dmul>
  406dd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406dda:	e7bc      	b.n	406d56 <_dtoa_r+0x57e>
  406ddc:	00408a50 	.word	0x00408a50
  406de0:	00408a28 	.word	0x00408a28
  406de4:	3ff00000 	.word	0x3ff00000
  406de8:	40240000 	.word	0x40240000
  406dec:	401c0000 	.word	0x401c0000
  406df0:	40140000 	.word	0x40140000
  406df4:	3fe00000 	.word	0x3fe00000
  406df8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406dfc:	9d06      	ldr	r5, [sp, #24]
  406dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406e02:	4630      	mov	r0, r6
  406e04:	4639      	mov	r1, r7
  406e06:	f7fe fc23 	bl	405650 <__aeabi_ddiv>
  406e0a:	f7fe fda7 	bl	40595c <__aeabi_d2iz>
  406e0e:	4680      	mov	r8, r0
  406e10:	f7fe fa8e 	bl	405330 <__aeabi_i2d>
  406e14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406e18:	f7fe faf0 	bl	4053fc <__aeabi_dmul>
  406e1c:	4602      	mov	r2, r0
  406e1e:	460b      	mov	r3, r1
  406e20:	4630      	mov	r0, r6
  406e22:	4639      	mov	r1, r7
  406e24:	f108 0630 	add.w	r6, r8, #48	; 0x30
  406e28:	f7fe f934 	bl	405094 <__aeabi_dsub>
  406e2c:	f805 6b01 	strb.w	r6, [r5], #1
  406e30:	9e06      	ldr	r6, [sp, #24]
  406e32:	1bae      	subs	r6, r5, r6
  406e34:	45b1      	cmp	r9, r6
  406e36:	4602      	mov	r2, r0
  406e38:	460b      	mov	r3, r1
  406e3a:	d138      	bne.n	406eae <_dtoa_r+0x6d6>
  406e3c:	f7fe f92c 	bl	405098 <__adddf3>
  406e40:	4606      	mov	r6, r0
  406e42:	460f      	mov	r7, r1
  406e44:	4602      	mov	r2, r0
  406e46:	460b      	mov	r3, r1
  406e48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406e4c:	f7fe fd48 	bl	4058e0 <__aeabi_dcmplt>
  406e50:	b9c8      	cbnz	r0, 406e86 <_dtoa_r+0x6ae>
  406e52:	4632      	mov	r2, r6
  406e54:	463b      	mov	r3, r7
  406e56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406e5a:	f7fe fd37 	bl	4058cc <__aeabi_dcmpeq>
  406e5e:	b110      	cbz	r0, 406e66 <_dtoa_r+0x68e>
  406e60:	f018 0f01 	tst.w	r8, #1
  406e64:	d10f      	bne.n	406e86 <_dtoa_r+0x6ae>
  406e66:	4651      	mov	r1, sl
  406e68:	4620      	mov	r0, r4
  406e6a:	f000 fcff 	bl	40786c <_Bfree>
  406e6e:	2300      	movs	r3, #0
  406e70:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406e72:	702b      	strb	r3, [r5, #0]
  406e74:	f10b 0301 	add.w	r3, fp, #1
  406e78:	6013      	str	r3, [r2, #0]
  406e7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  406e7c:	2b00      	cmp	r3, #0
  406e7e:	f43f acf0 	beq.w	406862 <_dtoa_r+0x8a>
  406e82:	601d      	str	r5, [r3, #0]
  406e84:	e4ed      	b.n	406862 <_dtoa_r+0x8a>
  406e86:	465f      	mov	r7, fp
  406e88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406e8c:	2a39      	cmp	r2, #57	; 0x39
  406e8e:	f105 33ff 	add.w	r3, r5, #4294967295
  406e92:	d106      	bne.n	406ea2 <_dtoa_r+0x6ca>
  406e94:	9a06      	ldr	r2, [sp, #24]
  406e96:	429a      	cmp	r2, r3
  406e98:	d107      	bne.n	406eaa <_dtoa_r+0x6d2>
  406e9a:	2330      	movs	r3, #48	; 0x30
  406e9c:	7013      	strb	r3, [r2, #0]
  406e9e:	3701      	adds	r7, #1
  406ea0:	4613      	mov	r3, r2
  406ea2:	781a      	ldrb	r2, [r3, #0]
  406ea4:	3201      	adds	r2, #1
  406ea6:	701a      	strb	r2, [r3, #0]
  406ea8:	e78e      	b.n	406dc8 <_dtoa_r+0x5f0>
  406eaa:	461d      	mov	r5, r3
  406eac:	e7ec      	b.n	406e88 <_dtoa_r+0x6b0>
  406eae:	2200      	movs	r2, #0
  406eb0:	4bb4      	ldr	r3, [pc, #720]	; (407184 <_dtoa_r+0x9ac>)
  406eb2:	f7fe faa3 	bl	4053fc <__aeabi_dmul>
  406eb6:	2200      	movs	r2, #0
  406eb8:	2300      	movs	r3, #0
  406eba:	4606      	mov	r6, r0
  406ebc:	460f      	mov	r7, r1
  406ebe:	f7fe fd05 	bl	4058cc <__aeabi_dcmpeq>
  406ec2:	2800      	cmp	r0, #0
  406ec4:	d09b      	beq.n	406dfe <_dtoa_r+0x626>
  406ec6:	e7ce      	b.n	406e66 <_dtoa_r+0x68e>
  406ec8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406eca:	2a00      	cmp	r2, #0
  406ecc:	f000 8129 	beq.w	407122 <_dtoa_r+0x94a>
  406ed0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  406ed2:	2a01      	cmp	r2, #1
  406ed4:	f300 810e 	bgt.w	4070f4 <_dtoa_r+0x91c>
  406ed8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  406eda:	2a00      	cmp	r2, #0
  406edc:	f000 8106 	beq.w	4070ec <_dtoa_r+0x914>
  406ee0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406ee4:	9e08      	ldr	r6, [sp, #32]
  406ee6:	4645      	mov	r5, r8
  406ee8:	9a07      	ldr	r2, [sp, #28]
  406eea:	2101      	movs	r1, #1
  406eec:	441a      	add	r2, r3
  406eee:	4620      	mov	r0, r4
  406ef0:	4498      	add	r8, r3
  406ef2:	9207      	str	r2, [sp, #28]
  406ef4:	f000 fd5a 	bl	4079ac <__i2b>
  406ef8:	4607      	mov	r7, r0
  406efa:	2d00      	cmp	r5, #0
  406efc:	dd0b      	ble.n	406f16 <_dtoa_r+0x73e>
  406efe:	9b07      	ldr	r3, [sp, #28]
  406f00:	2b00      	cmp	r3, #0
  406f02:	dd08      	ble.n	406f16 <_dtoa_r+0x73e>
  406f04:	42ab      	cmp	r3, r5
  406f06:	9a07      	ldr	r2, [sp, #28]
  406f08:	bfa8      	it	ge
  406f0a:	462b      	movge	r3, r5
  406f0c:	eba8 0803 	sub.w	r8, r8, r3
  406f10:	1aed      	subs	r5, r5, r3
  406f12:	1ad3      	subs	r3, r2, r3
  406f14:	9307      	str	r3, [sp, #28]
  406f16:	9b08      	ldr	r3, [sp, #32]
  406f18:	b1fb      	cbz	r3, 406f5a <_dtoa_r+0x782>
  406f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406f1c:	2b00      	cmp	r3, #0
  406f1e:	f000 8104 	beq.w	40712a <_dtoa_r+0x952>
  406f22:	2e00      	cmp	r6, #0
  406f24:	dd11      	ble.n	406f4a <_dtoa_r+0x772>
  406f26:	4639      	mov	r1, r7
  406f28:	4632      	mov	r2, r6
  406f2a:	4620      	mov	r0, r4
  406f2c:	f000 fdd4 	bl	407ad8 <__pow5mult>
  406f30:	4652      	mov	r2, sl
  406f32:	4601      	mov	r1, r0
  406f34:	4607      	mov	r7, r0
  406f36:	4620      	mov	r0, r4
  406f38:	f000 fd41 	bl	4079be <__multiply>
  406f3c:	4651      	mov	r1, sl
  406f3e:	900a      	str	r0, [sp, #40]	; 0x28
  406f40:	4620      	mov	r0, r4
  406f42:	f000 fc93 	bl	40786c <_Bfree>
  406f46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406f48:	469a      	mov	sl, r3
  406f4a:	9b08      	ldr	r3, [sp, #32]
  406f4c:	1b9a      	subs	r2, r3, r6
  406f4e:	d004      	beq.n	406f5a <_dtoa_r+0x782>
  406f50:	4651      	mov	r1, sl
  406f52:	4620      	mov	r0, r4
  406f54:	f000 fdc0 	bl	407ad8 <__pow5mult>
  406f58:	4682      	mov	sl, r0
  406f5a:	2101      	movs	r1, #1
  406f5c:	4620      	mov	r0, r4
  406f5e:	f000 fd25 	bl	4079ac <__i2b>
  406f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406f64:	2b00      	cmp	r3, #0
  406f66:	4606      	mov	r6, r0
  406f68:	f340 80e1 	ble.w	40712e <_dtoa_r+0x956>
  406f6c:	461a      	mov	r2, r3
  406f6e:	4601      	mov	r1, r0
  406f70:	4620      	mov	r0, r4
  406f72:	f000 fdb1 	bl	407ad8 <__pow5mult>
  406f76:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  406f78:	2b01      	cmp	r3, #1
  406f7a:	4606      	mov	r6, r0
  406f7c:	f340 80da 	ble.w	407134 <_dtoa_r+0x95c>
  406f80:	2300      	movs	r3, #0
  406f82:	9308      	str	r3, [sp, #32]
  406f84:	6933      	ldr	r3, [r6, #16]
  406f86:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  406f8a:	6918      	ldr	r0, [r3, #16]
  406f8c:	f000 fcc0 	bl	407910 <__hi0bits>
  406f90:	f1c0 0020 	rsb	r0, r0, #32
  406f94:	9b07      	ldr	r3, [sp, #28]
  406f96:	4418      	add	r0, r3
  406f98:	f010 001f 	ands.w	r0, r0, #31
  406f9c:	f000 80f0 	beq.w	407180 <_dtoa_r+0x9a8>
  406fa0:	f1c0 0320 	rsb	r3, r0, #32
  406fa4:	2b04      	cmp	r3, #4
  406fa6:	f340 80e2 	ble.w	40716e <_dtoa_r+0x996>
  406faa:	9b07      	ldr	r3, [sp, #28]
  406fac:	f1c0 001c 	rsb	r0, r0, #28
  406fb0:	4480      	add	r8, r0
  406fb2:	4405      	add	r5, r0
  406fb4:	4403      	add	r3, r0
  406fb6:	9307      	str	r3, [sp, #28]
  406fb8:	f1b8 0f00 	cmp.w	r8, #0
  406fbc:	dd05      	ble.n	406fca <_dtoa_r+0x7f2>
  406fbe:	4651      	mov	r1, sl
  406fc0:	4642      	mov	r2, r8
  406fc2:	4620      	mov	r0, r4
  406fc4:	f000 fdd6 	bl	407b74 <__lshift>
  406fc8:	4682      	mov	sl, r0
  406fca:	9b07      	ldr	r3, [sp, #28]
  406fcc:	2b00      	cmp	r3, #0
  406fce:	dd05      	ble.n	406fdc <_dtoa_r+0x804>
  406fd0:	4631      	mov	r1, r6
  406fd2:	461a      	mov	r2, r3
  406fd4:	4620      	mov	r0, r4
  406fd6:	f000 fdcd 	bl	407b74 <__lshift>
  406fda:	4606      	mov	r6, r0
  406fdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406fde:	2b00      	cmp	r3, #0
  406fe0:	f000 80d2 	beq.w	407188 <_dtoa_r+0x9b0>
  406fe4:	4631      	mov	r1, r6
  406fe6:	4650      	mov	r0, sl
  406fe8:	f000 fe15 	bl	407c16 <__mcmp>
  406fec:	2800      	cmp	r0, #0
  406fee:	f280 80cb 	bge.w	407188 <_dtoa_r+0x9b0>
  406ff2:	2300      	movs	r3, #0
  406ff4:	4651      	mov	r1, sl
  406ff6:	220a      	movs	r2, #10
  406ff8:	4620      	mov	r0, r4
  406ffa:	f000 fc4e 	bl	40789a <__multadd>
  406ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407000:	f10b 3bff 	add.w	fp, fp, #4294967295
  407004:	4682      	mov	sl, r0
  407006:	2b00      	cmp	r3, #0
  407008:	f000 81aa 	beq.w	407360 <_dtoa_r+0xb88>
  40700c:	2300      	movs	r3, #0
  40700e:	4639      	mov	r1, r7
  407010:	220a      	movs	r2, #10
  407012:	4620      	mov	r0, r4
  407014:	f000 fc41 	bl	40789a <__multadd>
  407018:	9b04      	ldr	r3, [sp, #16]
  40701a:	2b00      	cmp	r3, #0
  40701c:	4607      	mov	r7, r0
  40701e:	dc03      	bgt.n	407028 <_dtoa_r+0x850>
  407020:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  407022:	2b02      	cmp	r3, #2
  407024:	f300 80b8 	bgt.w	407198 <_dtoa_r+0x9c0>
  407028:	2d00      	cmp	r5, #0
  40702a:	dd05      	ble.n	407038 <_dtoa_r+0x860>
  40702c:	4639      	mov	r1, r7
  40702e:	462a      	mov	r2, r5
  407030:	4620      	mov	r0, r4
  407032:	f000 fd9f 	bl	407b74 <__lshift>
  407036:	4607      	mov	r7, r0
  407038:	9b08      	ldr	r3, [sp, #32]
  40703a:	2b00      	cmp	r3, #0
  40703c:	f000 8110 	beq.w	407260 <_dtoa_r+0xa88>
  407040:	6879      	ldr	r1, [r7, #4]
  407042:	4620      	mov	r0, r4
  407044:	f000 fbde 	bl	407804 <_Balloc>
  407048:	693a      	ldr	r2, [r7, #16]
  40704a:	3202      	adds	r2, #2
  40704c:	4605      	mov	r5, r0
  40704e:	0092      	lsls	r2, r2, #2
  407050:	f107 010c 	add.w	r1, r7, #12
  407054:	300c      	adds	r0, #12
  407056:	f7fe fd2b 	bl	405ab0 <memcpy>
  40705a:	2201      	movs	r2, #1
  40705c:	4629      	mov	r1, r5
  40705e:	4620      	mov	r0, r4
  407060:	f000 fd88 	bl	407b74 <__lshift>
  407064:	9b02      	ldr	r3, [sp, #8]
  407066:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40706a:	9707      	str	r7, [sp, #28]
  40706c:	f003 0301 	and.w	r3, r3, #1
  407070:	4607      	mov	r7, r0
  407072:	9308      	str	r3, [sp, #32]
  407074:	4631      	mov	r1, r6
  407076:	4650      	mov	r0, sl
  407078:	f7ff fb20 	bl	4066bc <quorem>
  40707c:	9907      	ldr	r1, [sp, #28]
  40707e:	4605      	mov	r5, r0
  407080:	f100 0930 	add.w	r9, r0, #48	; 0x30
  407084:	4650      	mov	r0, sl
  407086:	f000 fdc6 	bl	407c16 <__mcmp>
  40708a:	463a      	mov	r2, r7
  40708c:	9002      	str	r0, [sp, #8]
  40708e:	4631      	mov	r1, r6
  407090:	4620      	mov	r0, r4
  407092:	f000 fdda 	bl	407c4a <__mdiff>
  407096:	68c3      	ldr	r3, [r0, #12]
  407098:	4602      	mov	r2, r0
  40709a:	2b00      	cmp	r3, #0
  40709c:	f040 80e2 	bne.w	407264 <_dtoa_r+0xa8c>
  4070a0:	4601      	mov	r1, r0
  4070a2:	9009      	str	r0, [sp, #36]	; 0x24
  4070a4:	4650      	mov	r0, sl
  4070a6:	f000 fdb6 	bl	407c16 <__mcmp>
  4070aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4070ac:	4603      	mov	r3, r0
  4070ae:	4611      	mov	r1, r2
  4070b0:	4620      	mov	r0, r4
  4070b2:	9309      	str	r3, [sp, #36]	; 0x24
  4070b4:	f000 fbda 	bl	40786c <_Bfree>
  4070b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4070ba:	2b00      	cmp	r3, #0
  4070bc:	f040 80d4 	bne.w	407268 <_dtoa_r+0xa90>
  4070c0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4070c2:	2a00      	cmp	r2, #0
  4070c4:	f040 80d0 	bne.w	407268 <_dtoa_r+0xa90>
  4070c8:	9a08      	ldr	r2, [sp, #32]
  4070ca:	2a00      	cmp	r2, #0
  4070cc:	f040 80cc 	bne.w	407268 <_dtoa_r+0xa90>
  4070d0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4070d4:	f000 80e8 	beq.w	4072a8 <_dtoa_r+0xad0>
  4070d8:	9b02      	ldr	r3, [sp, #8]
  4070da:	2b00      	cmp	r3, #0
  4070dc:	dd01      	ble.n	4070e2 <_dtoa_r+0x90a>
  4070de:	f105 0931 	add.w	r9, r5, #49	; 0x31
  4070e2:	f108 0501 	add.w	r5, r8, #1
  4070e6:	f888 9000 	strb.w	r9, [r8]
  4070ea:	e06a      	b.n	4071c2 <_dtoa_r+0x9ea>
  4070ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4070ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4070f2:	e6f7      	b.n	406ee4 <_dtoa_r+0x70c>
  4070f4:	9b08      	ldr	r3, [sp, #32]
  4070f6:	f109 36ff 	add.w	r6, r9, #4294967295
  4070fa:	42b3      	cmp	r3, r6
  4070fc:	bfbf      	itttt	lt
  4070fe:	9b08      	ldrlt	r3, [sp, #32]
  407100:	9608      	strlt	r6, [sp, #32]
  407102:	1af2      	sublt	r2, r6, r3
  407104:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  407106:	bfb7      	itett	lt
  407108:	189b      	addlt	r3, r3, r2
  40710a:	1b9e      	subge	r6, r3, r6
  40710c:	930c      	strlt	r3, [sp, #48]	; 0x30
  40710e:	2600      	movlt	r6, #0
  407110:	f1b9 0f00 	cmp.w	r9, #0
  407114:	bfb9      	ittee	lt
  407116:	eba8 0509 	sublt.w	r5, r8, r9
  40711a:	2300      	movlt	r3, #0
  40711c:	4645      	movge	r5, r8
  40711e:	464b      	movge	r3, r9
  407120:	e6e2      	b.n	406ee8 <_dtoa_r+0x710>
  407122:	9e08      	ldr	r6, [sp, #32]
  407124:	9f09      	ldr	r7, [sp, #36]	; 0x24
  407126:	4645      	mov	r5, r8
  407128:	e6e7      	b.n	406efa <_dtoa_r+0x722>
  40712a:	9a08      	ldr	r2, [sp, #32]
  40712c:	e710      	b.n	406f50 <_dtoa_r+0x778>
  40712e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  407130:	2b01      	cmp	r3, #1
  407132:	dc18      	bgt.n	407166 <_dtoa_r+0x98e>
  407134:	9b02      	ldr	r3, [sp, #8]
  407136:	b9b3      	cbnz	r3, 407166 <_dtoa_r+0x98e>
  407138:	9b03      	ldr	r3, [sp, #12]
  40713a:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40713e:	b9a3      	cbnz	r3, 40716a <_dtoa_r+0x992>
  407140:	9b03      	ldr	r3, [sp, #12]
  407142:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  407146:	0d1b      	lsrs	r3, r3, #20
  407148:	051b      	lsls	r3, r3, #20
  40714a:	b12b      	cbz	r3, 407158 <_dtoa_r+0x980>
  40714c:	9b07      	ldr	r3, [sp, #28]
  40714e:	3301      	adds	r3, #1
  407150:	9307      	str	r3, [sp, #28]
  407152:	f108 0801 	add.w	r8, r8, #1
  407156:	2301      	movs	r3, #1
  407158:	9308      	str	r3, [sp, #32]
  40715a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40715c:	2b00      	cmp	r3, #0
  40715e:	f47f af11 	bne.w	406f84 <_dtoa_r+0x7ac>
  407162:	2001      	movs	r0, #1
  407164:	e716      	b.n	406f94 <_dtoa_r+0x7bc>
  407166:	2300      	movs	r3, #0
  407168:	e7f6      	b.n	407158 <_dtoa_r+0x980>
  40716a:	9b02      	ldr	r3, [sp, #8]
  40716c:	e7f4      	b.n	407158 <_dtoa_r+0x980>
  40716e:	f43f af23 	beq.w	406fb8 <_dtoa_r+0x7e0>
  407172:	9a07      	ldr	r2, [sp, #28]
  407174:	331c      	adds	r3, #28
  407176:	441a      	add	r2, r3
  407178:	4498      	add	r8, r3
  40717a:	441d      	add	r5, r3
  40717c:	4613      	mov	r3, r2
  40717e:	e71a      	b.n	406fb6 <_dtoa_r+0x7de>
  407180:	4603      	mov	r3, r0
  407182:	e7f6      	b.n	407172 <_dtoa_r+0x99a>
  407184:	40240000 	.word	0x40240000
  407188:	f1b9 0f00 	cmp.w	r9, #0
  40718c:	dc33      	bgt.n	4071f6 <_dtoa_r+0xa1e>
  40718e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  407190:	2b02      	cmp	r3, #2
  407192:	dd30      	ble.n	4071f6 <_dtoa_r+0xa1e>
  407194:	f8cd 9010 	str.w	r9, [sp, #16]
  407198:	9b04      	ldr	r3, [sp, #16]
  40719a:	b963      	cbnz	r3, 4071b6 <_dtoa_r+0x9de>
  40719c:	4631      	mov	r1, r6
  40719e:	2205      	movs	r2, #5
  4071a0:	4620      	mov	r0, r4
  4071a2:	f000 fb7a 	bl	40789a <__multadd>
  4071a6:	4601      	mov	r1, r0
  4071a8:	4606      	mov	r6, r0
  4071aa:	4650      	mov	r0, sl
  4071ac:	f000 fd33 	bl	407c16 <__mcmp>
  4071b0:	2800      	cmp	r0, #0
  4071b2:	f73f ad5c 	bgt.w	406c6e <_dtoa_r+0x496>
  4071b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4071b8:	9d06      	ldr	r5, [sp, #24]
  4071ba:	ea6f 0b03 	mvn.w	fp, r3
  4071be:	2300      	movs	r3, #0
  4071c0:	9307      	str	r3, [sp, #28]
  4071c2:	4631      	mov	r1, r6
  4071c4:	4620      	mov	r0, r4
  4071c6:	f000 fb51 	bl	40786c <_Bfree>
  4071ca:	2f00      	cmp	r7, #0
  4071cc:	f43f ae4b 	beq.w	406e66 <_dtoa_r+0x68e>
  4071d0:	9b07      	ldr	r3, [sp, #28]
  4071d2:	b12b      	cbz	r3, 4071e0 <_dtoa_r+0xa08>
  4071d4:	42bb      	cmp	r3, r7
  4071d6:	d003      	beq.n	4071e0 <_dtoa_r+0xa08>
  4071d8:	4619      	mov	r1, r3
  4071da:	4620      	mov	r0, r4
  4071dc:	f000 fb46 	bl	40786c <_Bfree>
  4071e0:	4639      	mov	r1, r7
  4071e2:	4620      	mov	r0, r4
  4071e4:	f000 fb42 	bl	40786c <_Bfree>
  4071e8:	e63d      	b.n	406e66 <_dtoa_r+0x68e>
  4071ea:	2600      	movs	r6, #0
  4071ec:	4637      	mov	r7, r6
  4071ee:	e7e2      	b.n	4071b6 <_dtoa_r+0x9de>
  4071f0:	46bb      	mov	fp, r7
  4071f2:	4637      	mov	r7, r6
  4071f4:	e53b      	b.n	406c6e <_dtoa_r+0x496>
  4071f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4071f8:	f8cd 9010 	str.w	r9, [sp, #16]
  4071fc:	2b00      	cmp	r3, #0
  4071fe:	f47f af13 	bne.w	407028 <_dtoa_r+0x850>
  407202:	9d06      	ldr	r5, [sp, #24]
  407204:	4631      	mov	r1, r6
  407206:	4650      	mov	r0, sl
  407208:	f7ff fa58 	bl	4066bc <quorem>
  40720c:	f100 0930 	add.w	r9, r0, #48	; 0x30
  407210:	f805 9b01 	strb.w	r9, [r5], #1
  407214:	9b06      	ldr	r3, [sp, #24]
  407216:	9a04      	ldr	r2, [sp, #16]
  407218:	1aeb      	subs	r3, r5, r3
  40721a:	429a      	cmp	r2, r3
  40721c:	f300 8083 	bgt.w	407326 <_dtoa_r+0xb4e>
  407220:	9b06      	ldr	r3, [sp, #24]
  407222:	2a01      	cmp	r2, #1
  407224:	bfac      	ite	ge
  407226:	189b      	addge	r3, r3, r2
  407228:	3301      	addlt	r3, #1
  40722a:	4698      	mov	r8, r3
  40722c:	2300      	movs	r3, #0
  40722e:	9307      	str	r3, [sp, #28]
  407230:	4651      	mov	r1, sl
  407232:	2201      	movs	r2, #1
  407234:	4620      	mov	r0, r4
  407236:	f000 fc9d 	bl	407b74 <__lshift>
  40723a:	4631      	mov	r1, r6
  40723c:	4682      	mov	sl, r0
  40723e:	f000 fcea 	bl	407c16 <__mcmp>
  407242:	2800      	cmp	r0, #0
  407244:	dc35      	bgt.n	4072b2 <_dtoa_r+0xada>
  407246:	d102      	bne.n	40724e <_dtoa_r+0xa76>
  407248:	f019 0f01 	tst.w	r9, #1
  40724c:	d131      	bne.n	4072b2 <_dtoa_r+0xada>
  40724e:	4645      	mov	r5, r8
  407250:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407254:	2b30      	cmp	r3, #48	; 0x30
  407256:	f105 32ff 	add.w	r2, r5, #4294967295
  40725a:	d1b2      	bne.n	4071c2 <_dtoa_r+0x9ea>
  40725c:	4615      	mov	r5, r2
  40725e:	e7f7      	b.n	407250 <_dtoa_r+0xa78>
  407260:	4638      	mov	r0, r7
  407262:	e6ff      	b.n	407064 <_dtoa_r+0x88c>
  407264:	2301      	movs	r3, #1
  407266:	e722      	b.n	4070ae <_dtoa_r+0x8d6>
  407268:	9a02      	ldr	r2, [sp, #8]
  40726a:	2a00      	cmp	r2, #0
  40726c:	db04      	blt.n	407278 <_dtoa_r+0xaa0>
  40726e:	d129      	bne.n	4072c4 <_dtoa_r+0xaec>
  407270:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  407272:	bb3a      	cbnz	r2, 4072c4 <_dtoa_r+0xaec>
  407274:	9a08      	ldr	r2, [sp, #32]
  407276:	bb2a      	cbnz	r2, 4072c4 <_dtoa_r+0xaec>
  407278:	2b00      	cmp	r3, #0
  40727a:	f77f af32 	ble.w	4070e2 <_dtoa_r+0x90a>
  40727e:	4651      	mov	r1, sl
  407280:	2201      	movs	r2, #1
  407282:	4620      	mov	r0, r4
  407284:	f000 fc76 	bl	407b74 <__lshift>
  407288:	4631      	mov	r1, r6
  40728a:	4682      	mov	sl, r0
  40728c:	f000 fcc3 	bl	407c16 <__mcmp>
  407290:	2800      	cmp	r0, #0
  407292:	dc05      	bgt.n	4072a0 <_dtoa_r+0xac8>
  407294:	f47f af25 	bne.w	4070e2 <_dtoa_r+0x90a>
  407298:	f019 0f01 	tst.w	r9, #1
  40729c:	f43f af21 	beq.w	4070e2 <_dtoa_r+0x90a>
  4072a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4072a4:	f47f af1b 	bne.w	4070de <_dtoa_r+0x906>
  4072a8:	2339      	movs	r3, #57	; 0x39
  4072aa:	f888 3000 	strb.w	r3, [r8]
  4072ae:	f108 0801 	add.w	r8, r8, #1
  4072b2:	4645      	mov	r5, r8
  4072b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4072b8:	2b39      	cmp	r3, #57	; 0x39
  4072ba:	f105 32ff 	add.w	r2, r5, #4294967295
  4072be:	d03a      	beq.n	407336 <_dtoa_r+0xb5e>
  4072c0:	3301      	adds	r3, #1
  4072c2:	e03f      	b.n	407344 <_dtoa_r+0xb6c>
  4072c4:	2b00      	cmp	r3, #0
  4072c6:	f108 0501 	add.w	r5, r8, #1
  4072ca:	dd05      	ble.n	4072d8 <_dtoa_r+0xb00>
  4072cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4072d0:	d0ea      	beq.n	4072a8 <_dtoa_r+0xad0>
  4072d2:	f109 0901 	add.w	r9, r9, #1
  4072d6:	e706      	b.n	4070e6 <_dtoa_r+0x90e>
  4072d8:	9b06      	ldr	r3, [sp, #24]
  4072da:	9a04      	ldr	r2, [sp, #16]
  4072dc:	f805 9c01 	strb.w	r9, [r5, #-1]
  4072e0:	1aeb      	subs	r3, r5, r3
  4072e2:	4293      	cmp	r3, r2
  4072e4:	46a8      	mov	r8, r5
  4072e6:	d0a3      	beq.n	407230 <_dtoa_r+0xa58>
  4072e8:	4651      	mov	r1, sl
  4072ea:	2300      	movs	r3, #0
  4072ec:	220a      	movs	r2, #10
  4072ee:	4620      	mov	r0, r4
  4072f0:	f000 fad3 	bl	40789a <__multadd>
  4072f4:	9b07      	ldr	r3, [sp, #28]
  4072f6:	9907      	ldr	r1, [sp, #28]
  4072f8:	42bb      	cmp	r3, r7
  4072fa:	4682      	mov	sl, r0
  4072fc:	f04f 0300 	mov.w	r3, #0
  407300:	f04f 020a 	mov.w	r2, #10
  407304:	4620      	mov	r0, r4
  407306:	d104      	bne.n	407312 <_dtoa_r+0xb3a>
  407308:	f000 fac7 	bl	40789a <__multadd>
  40730c:	9007      	str	r0, [sp, #28]
  40730e:	4607      	mov	r7, r0
  407310:	e6b0      	b.n	407074 <_dtoa_r+0x89c>
  407312:	f000 fac2 	bl	40789a <__multadd>
  407316:	2300      	movs	r3, #0
  407318:	9007      	str	r0, [sp, #28]
  40731a:	220a      	movs	r2, #10
  40731c:	4639      	mov	r1, r7
  40731e:	4620      	mov	r0, r4
  407320:	f000 fabb 	bl	40789a <__multadd>
  407324:	e7f3      	b.n	40730e <_dtoa_r+0xb36>
  407326:	4651      	mov	r1, sl
  407328:	2300      	movs	r3, #0
  40732a:	220a      	movs	r2, #10
  40732c:	4620      	mov	r0, r4
  40732e:	f000 fab4 	bl	40789a <__multadd>
  407332:	4682      	mov	sl, r0
  407334:	e766      	b.n	407204 <_dtoa_r+0xa2c>
  407336:	9b06      	ldr	r3, [sp, #24]
  407338:	4293      	cmp	r3, r2
  40733a:	d105      	bne.n	407348 <_dtoa_r+0xb70>
  40733c:	9a06      	ldr	r2, [sp, #24]
  40733e:	f10b 0b01 	add.w	fp, fp, #1
  407342:	2331      	movs	r3, #49	; 0x31
  407344:	7013      	strb	r3, [r2, #0]
  407346:	e73c      	b.n	4071c2 <_dtoa_r+0x9ea>
  407348:	4615      	mov	r5, r2
  40734a:	e7b3      	b.n	4072b4 <_dtoa_r+0xadc>
  40734c:	4b09      	ldr	r3, [pc, #36]	; (407374 <_dtoa_r+0xb9c>)
  40734e:	f7ff baa5 	b.w	40689c <_dtoa_r+0xc4>
  407352:	9b22      	ldr	r3, [sp, #136]	; 0x88
  407354:	2b00      	cmp	r3, #0
  407356:	f47f aa7f 	bne.w	406858 <_dtoa_r+0x80>
  40735a:	4b07      	ldr	r3, [pc, #28]	; (407378 <_dtoa_r+0xba0>)
  40735c:	f7ff ba9e 	b.w	40689c <_dtoa_r+0xc4>
  407360:	9b04      	ldr	r3, [sp, #16]
  407362:	2b00      	cmp	r3, #0
  407364:	f73f af4d 	bgt.w	407202 <_dtoa_r+0xa2a>
  407368:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40736a:	2b02      	cmp	r3, #2
  40736c:	f77f af49 	ble.w	407202 <_dtoa_r+0xa2a>
  407370:	e712      	b.n	407198 <_dtoa_r+0x9c0>
  407372:	bf00      	nop
  407374:	00408994 	.word	0x00408994
  407378:	004089b8 	.word	0x004089b8

0040737c <__sflush_r>:
  40737c:	898a      	ldrh	r2, [r1, #12]
  40737e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407382:	4605      	mov	r5, r0
  407384:	0710      	lsls	r0, r2, #28
  407386:	460c      	mov	r4, r1
  407388:	d45a      	bmi.n	407440 <__sflush_r+0xc4>
  40738a:	684b      	ldr	r3, [r1, #4]
  40738c:	2b00      	cmp	r3, #0
  40738e:	dc05      	bgt.n	40739c <__sflush_r+0x20>
  407390:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  407392:	2b00      	cmp	r3, #0
  407394:	dc02      	bgt.n	40739c <__sflush_r+0x20>
  407396:	2000      	movs	r0, #0
  407398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40739c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  40739e:	2e00      	cmp	r6, #0
  4073a0:	d0f9      	beq.n	407396 <__sflush_r+0x1a>
  4073a2:	2300      	movs	r3, #0
  4073a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  4073a8:	682f      	ldr	r7, [r5, #0]
  4073aa:	602b      	str	r3, [r5, #0]
  4073ac:	d033      	beq.n	407416 <__sflush_r+0x9a>
  4073ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
  4073b0:	89a3      	ldrh	r3, [r4, #12]
  4073b2:	075a      	lsls	r2, r3, #29
  4073b4:	d505      	bpl.n	4073c2 <__sflush_r+0x46>
  4073b6:	6863      	ldr	r3, [r4, #4]
  4073b8:	1ac0      	subs	r0, r0, r3
  4073ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
  4073bc:	b10b      	cbz	r3, 4073c2 <__sflush_r+0x46>
  4073be:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4073c0:	1ac0      	subs	r0, r0, r3
  4073c2:	2300      	movs	r3, #0
  4073c4:	4602      	mov	r2, r0
  4073c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4073c8:	6a21      	ldr	r1, [r4, #32]
  4073ca:	4628      	mov	r0, r5
  4073cc:	47b0      	blx	r6
  4073ce:	1c43      	adds	r3, r0, #1
  4073d0:	89a3      	ldrh	r3, [r4, #12]
  4073d2:	d106      	bne.n	4073e2 <__sflush_r+0x66>
  4073d4:	6829      	ldr	r1, [r5, #0]
  4073d6:	291d      	cmp	r1, #29
  4073d8:	d84b      	bhi.n	407472 <__sflush_r+0xf6>
  4073da:	4a2b      	ldr	r2, [pc, #172]	; (407488 <__sflush_r+0x10c>)
  4073dc:	40ca      	lsrs	r2, r1
  4073de:	07d6      	lsls	r6, r2, #31
  4073e0:	d547      	bpl.n	407472 <__sflush_r+0xf6>
  4073e2:	2200      	movs	r2, #0
  4073e4:	6062      	str	r2, [r4, #4]
  4073e6:	04d9      	lsls	r1, r3, #19
  4073e8:	6922      	ldr	r2, [r4, #16]
  4073ea:	6022      	str	r2, [r4, #0]
  4073ec:	d504      	bpl.n	4073f8 <__sflush_r+0x7c>
  4073ee:	1c42      	adds	r2, r0, #1
  4073f0:	d101      	bne.n	4073f6 <__sflush_r+0x7a>
  4073f2:	682b      	ldr	r3, [r5, #0]
  4073f4:	b903      	cbnz	r3, 4073f8 <__sflush_r+0x7c>
  4073f6:	6560      	str	r0, [r4, #84]	; 0x54
  4073f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4073fa:	602f      	str	r7, [r5, #0]
  4073fc:	2900      	cmp	r1, #0
  4073fe:	d0ca      	beq.n	407396 <__sflush_r+0x1a>
  407400:	f104 0344 	add.w	r3, r4, #68	; 0x44
  407404:	4299      	cmp	r1, r3
  407406:	d002      	beq.n	40740e <__sflush_r+0x92>
  407408:	4628      	mov	r0, r5
  40740a:	f7fe fb65 	bl	405ad8 <_free_r>
  40740e:	2000      	movs	r0, #0
  407410:	6360      	str	r0, [r4, #52]	; 0x34
  407412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407416:	6a21      	ldr	r1, [r4, #32]
  407418:	2301      	movs	r3, #1
  40741a:	4628      	mov	r0, r5
  40741c:	47b0      	blx	r6
  40741e:	1c41      	adds	r1, r0, #1
  407420:	d1c6      	bne.n	4073b0 <__sflush_r+0x34>
  407422:	682b      	ldr	r3, [r5, #0]
  407424:	2b00      	cmp	r3, #0
  407426:	d0c3      	beq.n	4073b0 <__sflush_r+0x34>
  407428:	2b1d      	cmp	r3, #29
  40742a:	d001      	beq.n	407430 <__sflush_r+0xb4>
  40742c:	2b16      	cmp	r3, #22
  40742e:	d101      	bne.n	407434 <__sflush_r+0xb8>
  407430:	602f      	str	r7, [r5, #0]
  407432:	e7b0      	b.n	407396 <__sflush_r+0x1a>
  407434:	89a3      	ldrh	r3, [r4, #12]
  407436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40743a:	81a3      	strh	r3, [r4, #12]
  40743c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407440:	690f      	ldr	r7, [r1, #16]
  407442:	2f00      	cmp	r7, #0
  407444:	d0a7      	beq.n	407396 <__sflush_r+0x1a>
  407446:	0793      	lsls	r3, r2, #30
  407448:	680e      	ldr	r6, [r1, #0]
  40744a:	bf08      	it	eq
  40744c:	694b      	ldreq	r3, [r1, #20]
  40744e:	600f      	str	r7, [r1, #0]
  407450:	bf18      	it	ne
  407452:	2300      	movne	r3, #0
  407454:	eba6 0807 	sub.w	r8, r6, r7
  407458:	608b      	str	r3, [r1, #8]
  40745a:	f1b8 0f00 	cmp.w	r8, #0
  40745e:	dd9a      	ble.n	407396 <__sflush_r+0x1a>
  407460:	4643      	mov	r3, r8
  407462:	463a      	mov	r2, r7
  407464:	6a21      	ldr	r1, [r4, #32]
  407466:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  407468:	4628      	mov	r0, r5
  40746a:	47b0      	blx	r6
  40746c:	2800      	cmp	r0, #0
  40746e:	dc07      	bgt.n	407480 <__sflush_r+0x104>
  407470:	89a3      	ldrh	r3, [r4, #12]
  407472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407476:	81a3      	strh	r3, [r4, #12]
  407478:	f04f 30ff 	mov.w	r0, #4294967295
  40747c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407480:	4407      	add	r7, r0
  407482:	eba8 0800 	sub.w	r8, r8, r0
  407486:	e7e8      	b.n	40745a <__sflush_r+0xde>
  407488:	20400001 	.word	0x20400001

0040748c <_fflush_r>:
  40748c:	b538      	push	{r3, r4, r5, lr}
  40748e:	690b      	ldr	r3, [r1, #16]
  407490:	4605      	mov	r5, r0
  407492:	460c      	mov	r4, r1
  407494:	b1db      	cbz	r3, 4074ce <_fflush_r+0x42>
  407496:	b118      	cbz	r0, 4074a0 <_fflush_r+0x14>
  407498:	6983      	ldr	r3, [r0, #24]
  40749a:	b90b      	cbnz	r3, 4074a0 <_fflush_r+0x14>
  40749c:	f000 f860 	bl	407560 <__sinit>
  4074a0:	4b0c      	ldr	r3, [pc, #48]	; (4074d4 <_fflush_r+0x48>)
  4074a2:	429c      	cmp	r4, r3
  4074a4:	d109      	bne.n	4074ba <_fflush_r+0x2e>
  4074a6:	686c      	ldr	r4, [r5, #4]
  4074a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4074ac:	b17b      	cbz	r3, 4074ce <_fflush_r+0x42>
  4074ae:	4621      	mov	r1, r4
  4074b0:	4628      	mov	r0, r5
  4074b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4074b6:	f7ff bf61 	b.w	40737c <__sflush_r>
  4074ba:	4b07      	ldr	r3, [pc, #28]	; (4074d8 <_fflush_r+0x4c>)
  4074bc:	429c      	cmp	r4, r3
  4074be:	d101      	bne.n	4074c4 <_fflush_r+0x38>
  4074c0:	68ac      	ldr	r4, [r5, #8]
  4074c2:	e7f1      	b.n	4074a8 <_fflush_r+0x1c>
  4074c4:	4b05      	ldr	r3, [pc, #20]	; (4074dc <_fflush_r+0x50>)
  4074c6:	429c      	cmp	r4, r3
  4074c8:	bf08      	it	eq
  4074ca:	68ec      	ldreq	r4, [r5, #12]
  4074cc:	e7ec      	b.n	4074a8 <_fflush_r+0x1c>
  4074ce:	2000      	movs	r0, #0
  4074d0:	bd38      	pop	{r3, r4, r5, pc}
  4074d2:	bf00      	nop
  4074d4:	004089e8 	.word	0x004089e8
  4074d8:	00408a08 	.word	0x00408a08
  4074dc:	004089c8 	.word	0x004089c8

004074e0 <_cleanup_r>:
  4074e0:	4901      	ldr	r1, [pc, #4]	; (4074e8 <_cleanup_r+0x8>)
  4074e2:	f000 b8a9 	b.w	407638 <_fwalk_reent>
  4074e6:	bf00      	nop
  4074e8:	0040748d 	.word	0x0040748d

004074ec <std.isra.0>:
  4074ec:	2300      	movs	r3, #0
  4074ee:	b510      	push	{r4, lr}
  4074f0:	4604      	mov	r4, r0
  4074f2:	6003      	str	r3, [r0, #0]
  4074f4:	6043      	str	r3, [r0, #4]
  4074f6:	6083      	str	r3, [r0, #8]
  4074f8:	8181      	strh	r1, [r0, #12]
  4074fa:	6643      	str	r3, [r0, #100]	; 0x64
  4074fc:	81c2      	strh	r2, [r0, #14]
  4074fe:	6103      	str	r3, [r0, #16]
  407500:	6143      	str	r3, [r0, #20]
  407502:	6183      	str	r3, [r0, #24]
  407504:	4619      	mov	r1, r3
  407506:	2208      	movs	r2, #8
  407508:	305c      	adds	r0, #92	; 0x5c
  40750a:	f7fe fadc 	bl	405ac6 <memset>
  40750e:	4b05      	ldr	r3, [pc, #20]	; (407524 <std.isra.0+0x38>)
  407510:	6263      	str	r3, [r4, #36]	; 0x24
  407512:	4b05      	ldr	r3, [pc, #20]	; (407528 <std.isra.0+0x3c>)
  407514:	62a3      	str	r3, [r4, #40]	; 0x28
  407516:	4b05      	ldr	r3, [pc, #20]	; (40752c <std.isra.0+0x40>)
  407518:	62e3      	str	r3, [r4, #44]	; 0x2c
  40751a:	4b05      	ldr	r3, [pc, #20]	; (407530 <std.isra.0+0x44>)
  40751c:	6224      	str	r4, [r4, #32]
  40751e:	6323      	str	r3, [r4, #48]	; 0x30
  407520:	bd10      	pop	{r4, pc}
  407522:	bf00      	nop
  407524:	0040803d 	.word	0x0040803d
  407528:	0040805f 	.word	0x0040805f
  40752c:	00408097 	.word	0x00408097
  407530:	004080bb 	.word	0x004080bb

00407534 <__sfmoreglue>:
  407534:	b570      	push	{r4, r5, r6, lr}
  407536:	1e4a      	subs	r2, r1, #1
  407538:	2568      	movs	r5, #104	; 0x68
  40753a:	4355      	muls	r5, r2
  40753c:	460e      	mov	r6, r1
  40753e:	f105 0174 	add.w	r1, r5, #116	; 0x74
  407542:	f7fe fb17 	bl	405b74 <_malloc_r>
  407546:	4604      	mov	r4, r0
  407548:	b140      	cbz	r0, 40755c <__sfmoreglue+0x28>
  40754a:	2100      	movs	r1, #0
  40754c:	e880 0042 	stmia.w	r0, {r1, r6}
  407550:	300c      	adds	r0, #12
  407552:	60a0      	str	r0, [r4, #8]
  407554:	f105 0268 	add.w	r2, r5, #104	; 0x68
  407558:	f7fe fab5 	bl	405ac6 <memset>
  40755c:	4620      	mov	r0, r4
  40755e:	bd70      	pop	{r4, r5, r6, pc}

00407560 <__sinit>:
  407560:	6983      	ldr	r3, [r0, #24]
  407562:	b510      	push	{r4, lr}
  407564:	4604      	mov	r4, r0
  407566:	bb33      	cbnz	r3, 4075b6 <__sinit+0x56>
  407568:	6483      	str	r3, [r0, #72]	; 0x48
  40756a:	64c3      	str	r3, [r0, #76]	; 0x4c
  40756c:	6503      	str	r3, [r0, #80]	; 0x50
  40756e:	4b12      	ldr	r3, [pc, #72]	; (4075b8 <__sinit+0x58>)
  407570:	4a12      	ldr	r2, [pc, #72]	; (4075bc <__sinit+0x5c>)
  407572:	681b      	ldr	r3, [r3, #0]
  407574:	6282      	str	r2, [r0, #40]	; 0x28
  407576:	4298      	cmp	r0, r3
  407578:	bf04      	itt	eq
  40757a:	2301      	moveq	r3, #1
  40757c:	6183      	streq	r3, [r0, #24]
  40757e:	f000 f81f 	bl	4075c0 <__sfp>
  407582:	6060      	str	r0, [r4, #4]
  407584:	4620      	mov	r0, r4
  407586:	f000 f81b 	bl	4075c0 <__sfp>
  40758a:	60a0      	str	r0, [r4, #8]
  40758c:	4620      	mov	r0, r4
  40758e:	f000 f817 	bl	4075c0 <__sfp>
  407592:	2200      	movs	r2, #0
  407594:	60e0      	str	r0, [r4, #12]
  407596:	2104      	movs	r1, #4
  407598:	6860      	ldr	r0, [r4, #4]
  40759a:	f7ff ffa7 	bl	4074ec <std.isra.0>
  40759e:	2201      	movs	r2, #1
  4075a0:	2109      	movs	r1, #9
  4075a2:	68a0      	ldr	r0, [r4, #8]
  4075a4:	f7ff ffa2 	bl	4074ec <std.isra.0>
  4075a8:	2202      	movs	r2, #2
  4075aa:	2112      	movs	r1, #18
  4075ac:	68e0      	ldr	r0, [r4, #12]
  4075ae:	f7ff ff9d 	bl	4074ec <std.isra.0>
  4075b2:	2301      	movs	r3, #1
  4075b4:	61a3      	str	r3, [r4, #24]
  4075b6:	bd10      	pop	{r4, pc}
  4075b8:	00408980 	.word	0x00408980
  4075bc:	004074e1 	.word	0x004074e1

004075c0 <__sfp>:
  4075c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4075c2:	4b1c      	ldr	r3, [pc, #112]	; (407634 <__sfp+0x74>)
  4075c4:	681e      	ldr	r6, [r3, #0]
  4075c6:	69b3      	ldr	r3, [r6, #24]
  4075c8:	4607      	mov	r7, r0
  4075ca:	b913      	cbnz	r3, 4075d2 <__sfp+0x12>
  4075cc:	4630      	mov	r0, r6
  4075ce:	f7ff ffc7 	bl	407560 <__sinit>
  4075d2:	3648      	adds	r6, #72	; 0x48
  4075d4:	68b4      	ldr	r4, [r6, #8]
  4075d6:	6873      	ldr	r3, [r6, #4]
  4075d8:	3b01      	subs	r3, #1
  4075da:	d503      	bpl.n	4075e4 <__sfp+0x24>
  4075dc:	6833      	ldr	r3, [r6, #0]
  4075de:	b133      	cbz	r3, 4075ee <__sfp+0x2e>
  4075e0:	6836      	ldr	r6, [r6, #0]
  4075e2:	e7f7      	b.n	4075d4 <__sfp+0x14>
  4075e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  4075e8:	b16d      	cbz	r5, 407606 <__sfp+0x46>
  4075ea:	3468      	adds	r4, #104	; 0x68
  4075ec:	e7f4      	b.n	4075d8 <__sfp+0x18>
  4075ee:	2104      	movs	r1, #4
  4075f0:	4638      	mov	r0, r7
  4075f2:	f7ff ff9f 	bl	407534 <__sfmoreglue>
  4075f6:	6030      	str	r0, [r6, #0]
  4075f8:	2800      	cmp	r0, #0
  4075fa:	d1f1      	bne.n	4075e0 <__sfp+0x20>
  4075fc:	230c      	movs	r3, #12
  4075fe:	603b      	str	r3, [r7, #0]
  407600:	4604      	mov	r4, r0
  407602:	4620      	mov	r0, r4
  407604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407606:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40760a:	81e3      	strh	r3, [r4, #14]
  40760c:	2301      	movs	r3, #1
  40760e:	81a3      	strh	r3, [r4, #12]
  407610:	6665      	str	r5, [r4, #100]	; 0x64
  407612:	6025      	str	r5, [r4, #0]
  407614:	60a5      	str	r5, [r4, #8]
  407616:	6065      	str	r5, [r4, #4]
  407618:	6125      	str	r5, [r4, #16]
  40761a:	6165      	str	r5, [r4, #20]
  40761c:	61a5      	str	r5, [r4, #24]
  40761e:	2208      	movs	r2, #8
  407620:	4629      	mov	r1, r5
  407622:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  407626:	f7fe fa4e 	bl	405ac6 <memset>
  40762a:	6365      	str	r5, [r4, #52]	; 0x34
  40762c:	63a5      	str	r5, [r4, #56]	; 0x38
  40762e:	64a5      	str	r5, [r4, #72]	; 0x48
  407630:	64e5      	str	r5, [r4, #76]	; 0x4c
  407632:	e7e6      	b.n	407602 <__sfp+0x42>
  407634:	00408980 	.word	0x00408980

00407638 <_fwalk_reent>:
  407638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40763c:	4680      	mov	r8, r0
  40763e:	4689      	mov	r9, r1
  407640:	f100 0448 	add.w	r4, r0, #72	; 0x48
  407644:	2600      	movs	r6, #0
  407646:	b914      	cbnz	r4, 40764e <_fwalk_reent+0x16>
  407648:	4630      	mov	r0, r6
  40764a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40764e:	68a5      	ldr	r5, [r4, #8]
  407650:	6867      	ldr	r7, [r4, #4]
  407652:	3f01      	subs	r7, #1
  407654:	d501      	bpl.n	40765a <_fwalk_reent+0x22>
  407656:	6824      	ldr	r4, [r4, #0]
  407658:	e7f5      	b.n	407646 <_fwalk_reent+0xe>
  40765a:	89ab      	ldrh	r3, [r5, #12]
  40765c:	2b01      	cmp	r3, #1
  40765e:	d907      	bls.n	407670 <_fwalk_reent+0x38>
  407660:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  407664:	3301      	adds	r3, #1
  407666:	d003      	beq.n	407670 <_fwalk_reent+0x38>
  407668:	4629      	mov	r1, r5
  40766a:	4640      	mov	r0, r8
  40766c:	47c8      	blx	r9
  40766e:	4306      	orrs	r6, r0
  407670:	3568      	adds	r5, #104	; 0x68
  407672:	e7ee      	b.n	407652 <_fwalk_reent+0x1a>

00407674 <_localeconv_r>:
  407674:	4b04      	ldr	r3, [pc, #16]	; (407688 <_localeconv_r+0x14>)
  407676:	681b      	ldr	r3, [r3, #0]
  407678:	6a18      	ldr	r0, [r3, #32]
  40767a:	4b04      	ldr	r3, [pc, #16]	; (40768c <_localeconv_r+0x18>)
  40767c:	2800      	cmp	r0, #0
  40767e:	bf08      	it	eq
  407680:	4618      	moveq	r0, r3
  407682:	30f0      	adds	r0, #240	; 0xf0
  407684:	4770      	bx	lr
  407686:	bf00      	nop
  407688:	2040004c 	.word	0x2040004c
  40768c:	204000b0 	.word	0x204000b0

00407690 <__swhatbuf_r>:
  407690:	b570      	push	{r4, r5, r6, lr}
  407692:	460e      	mov	r6, r1
  407694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407698:	2900      	cmp	r1, #0
  40769a:	b090      	sub	sp, #64	; 0x40
  40769c:	4614      	mov	r4, r2
  40769e:	461d      	mov	r5, r3
  4076a0:	da07      	bge.n	4076b2 <__swhatbuf_r+0x22>
  4076a2:	2300      	movs	r3, #0
  4076a4:	602b      	str	r3, [r5, #0]
  4076a6:	89b3      	ldrh	r3, [r6, #12]
  4076a8:	061a      	lsls	r2, r3, #24
  4076aa:	d410      	bmi.n	4076ce <__swhatbuf_r+0x3e>
  4076ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4076b0:	e00e      	b.n	4076d0 <__swhatbuf_r+0x40>
  4076b2:	aa01      	add	r2, sp, #4
  4076b4:	f000 fde8 	bl	408288 <_fstat_r>
  4076b8:	2800      	cmp	r0, #0
  4076ba:	dbf2      	blt.n	4076a2 <__swhatbuf_r+0x12>
  4076bc:	9a02      	ldr	r2, [sp, #8]
  4076be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4076c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  4076c6:	425a      	negs	r2, r3
  4076c8:	415a      	adcs	r2, r3
  4076ca:	602a      	str	r2, [r5, #0]
  4076cc:	e7ee      	b.n	4076ac <__swhatbuf_r+0x1c>
  4076ce:	2340      	movs	r3, #64	; 0x40
  4076d0:	2000      	movs	r0, #0
  4076d2:	6023      	str	r3, [r4, #0]
  4076d4:	b010      	add	sp, #64	; 0x40
  4076d6:	bd70      	pop	{r4, r5, r6, pc}

004076d8 <__smakebuf_r>:
  4076d8:	898b      	ldrh	r3, [r1, #12]
  4076da:	b573      	push	{r0, r1, r4, r5, r6, lr}
  4076dc:	079d      	lsls	r5, r3, #30
  4076de:	4606      	mov	r6, r0
  4076e0:	460c      	mov	r4, r1
  4076e2:	d507      	bpl.n	4076f4 <__smakebuf_r+0x1c>
  4076e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4076e8:	6023      	str	r3, [r4, #0]
  4076ea:	6123      	str	r3, [r4, #16]
  4076ec:	2301      	movs	r3, #1
  4076ee:	6163      	str	r3, [r4, #20]
  4076f0:	b002      	add	sp, #8
  4076f2:	bd70      	pop	{r4, r5, r6, pc}
  4076f4:	ab01      	add	r3, sp, #4
  4076f6:	466a      	mov	r2, sp
  4076f8:	f7ff ffca 	bl	407690 <__swhatbuf_r>
  4076fc:	9900      	ldr	r1, [sp, #0]
  4076fe:	4605      	mov	r5, r0
  407700:	4630      	mov	r0, r6
  407702:	f7fe fa37 	bl	405b74 <_malloc_r>
  407706:	b948      	cbnz	r0, 40771c <__smakebuf_r+0x44>
  407708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40770c:	059a      	lsls	r2, r3, #22
  40770e:	d4ef      	bmi.n	4076f0 <__smakebuf_r+0x18>
  407710:	f023 0303 	bic.w	r3, r3, #3
  407714:	f043 0302 	orr.w	r3, r3, #2
  407718:	81a3      	strh	r3, [r4, #12]
  40771a:	e7e3      	b.n	4076e4 <__smakebuf_r+0xc>
  40771c:	4b0d      	ldr	r3, [pc, #52]	; (407754 <__smakebuf_r+0x7c>)
  40771e:	62b3      	str	r3, [r6, #40]	; 0x28
  407720:	89a3      	ldrh	r3, [r4, #12]
  407722:	6020      	str	r0, [r4, #0]
  407724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407728:	81a3      	strh	r3, [r4, #12]
  40772a:	9b00      	ldr	r3, [sp, #0]
  40772c:	6163      	str	r3, [r4, #20]
  40772e:	9b01      	ldr	r3, [sp, #4]
  407730:	6120      	str	r0, [r4, #16]
  407732:	b15b      	cbz	r3, 40774c <__smakebuf_r+0x74>
  407734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407738:	4630      	mov	r0, r6
  40773a:	f000 fdb7 	bl	4082ac <_isatty_r>
  40773e:	b128      	cbz	r0, 40774c <__smakebuf_r+0x74>
  407740:	89a3      	ldrh	r3, [r4, #12]
  407742:	f023 0303 	bic.w	r3, r3, #3
  407746:	f043 0301 	orr.w	r3, r3, #1
  40774a:	81a3      	strh	r3, [r4, #12]
  40774c:	89a3      	ldrh	r3, [r4, #12]
  40774e:	431d      	orrs	r5, r3
  407750:	81a5      	strh	r5, [r4, #12]
  407752:	e7cd      	b.n	4076f0 <__smakebuf_r+0x18>
  407754:	004074e1 	.word	0x004074e1
	...

00407760 <memchr>:
  407760:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407764:	2a10      	cmp	r2, #16
  407766:	db2b      	blt.n	4077c0 <memchr+0x60>
  407768:	f010 0f07 	tst.w	r0, #7
  40776c:	d008      	beq.n	407780 <memchr+0x20>
  40776e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407772:	3a01      	subs	r2, #1
  407774:	428b      	cmp	r3, r1
  407776:	d02d      	beq.n	4077d4 <memchr+0x74>
  407778:	f010 0f07 	tst.w	r0, #7
  40777c:	b342      	cbz	r2, 4077d0 <memchr+0x70>
  40777e:	d1f6      	bne.n	40776e <memchr+0xe>
  407780:	b4f0      	push	{r4, r5, r6, r7}
  407782:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407786:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40778a:	f022 0407 	bic.w	r4, r2, #7
  40778e:	f07f 0700 	mvns.w	r7, #0
  407792:	2300      	movs	r3, #0
  407794:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407798:	3c08      	subs	r4, #8
  40779a:	ea85 0501 	eor.w	r5, r5, r1
  40779e:	ea86 0601 	eor.w	r6, r6, r1
  4077a2:	fa85 f547 	uadd8	r5, r5, r7
  4077a6:	faa3 f587 	sel	r5, r3, r7
  4077aa:	fa86 f647 	uadd8	r6, r6, r7
  4077ae:	faa5 f687 	sel	r6, r5, r7
  4077b2:	b98e      	cbnz	r6, 4077d8 <memchr+0x78>
  4077b4:	d1ee      	bne.n	407794 <memchr+0x34>
  4077b6:	bcf0      	pop	{r4, r5, r6, r7}
  4077b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4077bc:	f002 0207 	and.w	r2, r2, #7
  4077c0:	b132      	cbz	r2, 4077d0 <memchr+0x70>
  4077c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4077c6:	3a01      	subs	r2, #1
  4077c8:	ea83 0301 	eor.w	r3, r3, r1
  4077cc:	b113      	cbz	r3, 4077d4 <memchr+0x74>
  4077ce:	d1f8      	bne.n	4077c2 <memchr+0x62>
  4077d0:	2000      	movs	r0, #0
  4077d2:	4770      	bx	lr
  4077d4:	3801      	subs	r0, #1
  4077d6:	4770      	bx	lr
  4077d8:	2d00      	cmp	r5, #0
  4077da:	bf06      	itte	eq
  4077dc:	4635      	moveq	r5, r6
  4077de:	3803      	subeq	r0, #3
  4077e0:	3807      	subne	r0, #7
  4077e2:	f015 0f01 	tst.w	r5, #1
  4077e6:	d107      	bne.n	4077f8 <memchr+0x98>
  4077e8:	3001      	adds	r0, #1
  4077ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4077ee:	bf02      	ittt	eq
  4077f0:	3001      	addeq	r0, #1
  4077f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4077f6:	3001      	addeq	r0, #1
  4077f8:	bcf0      	pop	{r4, r5, r6, r7}
  4077fa:	3801      	subs	r0, #1
  4077fc:	4770      	bx	lr
  4077fe:	bf00      	nop

00407800 <__malloc_lock>:
  407800:	4770      	bx	lr

00407802 <__malloc_unlock>:
  407802:	4770      	bx	lr

00407804 <_Balloc>:
  407804:	b570      	push	{r4, r5, r6, lr}
  407806:	6a45      	ldr	r5, [r0, #36]	; 0x24
  407808:	4604      	mov	r4, r0
  40780a:	460e      	mov	r6, r1
  40780c:	b93d      	cbnz	r5, 40781e <_Balloc+0x1a>
  40780e:	2010      	movs	r0, #16
  407810:	f7fe f946 	bl	405aa0 <malloc>
  407814:	6260      	str	r0, [r4, #36]	; 0x24
  407816:	6045      	str	r5, [r0, #4]
  407818:	6085      	str	r5, [r0, #8]
  40781a:	6005      	str	r5, [r0, #0]
  40781c:	60c5      	str	r5, [r0, #12]
  40781e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  407820:	68eb      	ldr	r3, [r5, #12]
  407822:	b183      	cbz	r3, 407846 <_Balloc+0x42>
  407824:	6a63      	ldr	r3, [r4, #36]	; 0x24
  407826:	68db      	ldr	r3, [r3, #12]
  407828:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  40782c:	b9b8      	cbnz	r0, 40785e <_Balloc+0x5a>
  40782e:	2101      	movs	r1, #1
  407830:	fa01 f506 	lsl.w	r5, r1, r6
  407834:	1d6a      	adds	r2, r5, #5
  407836:	0092      	lsls	r2, r2, #2
  407838:	4620      	mov	r0, r4
  40783a:	f000 fab3 	bl	407da4 <_calloc_r>
  40783e:	b160      	cbz	r0, 40785a <_Balloc+0x56>
  407840:	6046      	str	r6, [r0, #4]
  407842:	6085      	str	r5, [r0, #8]
  407844:	e00e      	b.n	407864 <_Balloc+0x60>
  407846:	2221      	movs	r2, #33	; 0x21
  407848:	2104      	movs	r1, #4
  40784a:	4620      	mov	r0, r4
  40784c:	f000 faaa 	bl	407da4 <_calloc_r>
  407850:	6a63      	ldr	r3, [r4, #36]	; 0x24
  407852:	60e8      	str	r0, [r5, #12]
  407854:	68db      	ldr	r3, [r3, #12]
  407856:	2b00      	cmp	r3, #0
  407858:	d1e4      	bne.n	407824 <_Balloc+0x20>
  40785a:	2000      	movs	r0, #0
  40785c:	bd70      	pop	{r4, r5, r6, pc}
  40785e:	6802      	ldr	r2, [r0, #0]
  407860:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  407864:	2300      	movs	r3, #0
  407866:	6103      	str	r3, [r0, #16]
  407868:	60c3      	str	r3, [r0, #12]
  40786a:	bd70      	pop	{r4, r5, r6, pc}

0040786c <_Bfree>:
  40786c:	b570      	push	{r4, r5, r6, lr}
  40786e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  407870:	4606      	mov	r6, r0
  407872:	460d      	mov	r5, r1
  407874:	b93c      	cbnz	r4, 407886 <_Bfree+0x1a>
  407876:	2010      	movs	r0, #16
  407878:	f7fe f912 	bl	405aa0 <malloc>
  40787c:	6270      	str	r0, [r6, #36]	; 0x24
  40787e:	6044      	str	r4, [r0, #4]
  407880:	6084      	str	r4, [r0, #8]
  407882:	6004      	str	r4, [r0, #0]
  407884:	60c4      	str	r4, [r0, #12]
  407886:	b13d      	cbz	r5, 407898 <_Bfree+0x2c>
  407888:	6a73      	ldr	r3, [r6, #36]	; 0x24
  40788a:	686a      	ldr	r2, [r5, #4]
  40788c:	68db      	ldr	r3, [r3, #12]
  40788e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407892:	6029      	str	r1, [r5, #0]
  407894:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407898:	bd70      	pop	{r4, r5, r6, pc}

0040789a <__multadd>:
  40789a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40789e:	690d      	ldr	r5, [r1, #16]
  4078a0:	461f      	mov	r7, r3
  4078a2:	4606      	mov	r6, r0
  4078a4:	460c      	mov	r4, r1
  4078a6:	f101 0e14 	add.w	lr, r1, #20
  4078aa:	2300      	movs	r3, #0
  4078ac:	f8de 0000 	ldr.w	r0, [lr]
  4078b0:	b281      	uxth	r1, r0
  4078b2:	fb02 7101 	mla	r1, r2, r1, r7
  4078b6:	0c0f      	lsrs	r7, r1, #16
  4078b8:	0c00      	lsrs	r0, r0, #16
  4078ba:	fb02 7000 	mla	r0, r2, r0, r7
  4078be:	b289      	uxth	r1, r1
  4078c0:	3301      	adds	r3, #1
  4078c2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  4078c6:	429d      	cmp	r5, r3
  4078c8:	ea4f 4710 	mov.w	r7, r0, lsr #16
  4078cc:	f84e 1b04 	str.w	r1, [lr], #4
  4078d0:	dcec      	bgt.n	4078ac <__multadd+0x12>
  4078d2:	b1d7      	cbz	r7, 40790a <__multadd+0x70>
  4078d4:	68a3      	ldr	r3, [r4, #8]
  4078d6:	429d      	cmp	r5, r3
  4078d8:	db12      	blt.n	407900 <__multadd+0x66>
  4078da:	6861      	ldr	r1, [r4, #4]
  4078dc:	4630      	mov	r0, r6
  4078de:	3101      	adds	r1, #1
  4078e0:	f7ff ff90 	bl	407804 <_Balloc>
  4078e4:	6922      	ldr	r2, [r4, #16]
  4078e6:	3202      	adds	r2, #2
  4078e8:	f104 010c 	add.w	r1, r4, #12
  4078ec:	4680      	mov	r8, r0
  4078ee:	0092      	lsls	r2, r2, #2
  4078f0:	300c      	adds	r0, #12
  4078f2:	f7fe f8dd 	bl	405ab0 <memcpy>
  4078f6:	4621      	mov	r1, r4
  4078f8:	4630      	mov	r0, r6
  4078fa:	f7ff ffb7 	bl	40786c <_Bfree>
  4078fe:	4644      	mov	r4, r8
  407900:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  407904:	3501      	adds	r5, #1
  407906:	615f      	str	r7, [r3, #20]
  407908:	6125      	str	r5, [r4, #16]
  40790a:	4620      	mov	r0, r4
  40790c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00407910 <__hi0bits>:
  407910:	0c02      	lsrs	r2, r0, #16
  407912:	0412      	lsls	r2, r2, #16
  407914:	4603      	mov	r3, r0
  407916:	b9b2      	cbnz	r2, 407946 <__hi0bits+0x36>
  407918:	0403      	lsls	r3, r0, #16
  40791a:	2010      	movs	r0, #16
  40791c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407920:	bf04      	itt	eq
  407922:	021b      	lsleq	r3, r3, #8
  407924:	3008      	addeq	r0, #8
  407926:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40792a:	bf04      	itt	eq
  40792c:	011b      	lsleq	r3, r3, #4
  40792e:	3004      	addeq	r0, #4
  407930:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407934:	bf04      	itt	eq
  407936:	009b      	lsleq	r3, r3, #2
  407938:	3002      	addeq	r0, #2
  40793a:	2b00      	cmp	r3, #0
  40793c:	db06      	blt.n	40794c <__hi0bits+0x3c>
  40793e:	005b      	lsls	r3, r3, #1
  407940:	d503      	bpl.n	40794a <__hi0bits+0x3a>
  407942:	3001      	adds	r0, #1
  407944:	4770      	bx	lr
  407946:	2000      	movs	r0, #0
  407948:	e7e8      	b.n	40791c <__hi0bits+0xc>
  40794a:	2020      	movs	r0, #32
  40794c:	4770      	bx	lr

0040794e <__lo0bits>:
  40794e:	6803      	ldr	r3, [r0, #0]
  407950:	f013 0207 	ands.w	r2, r3, #7
  407954:	4601      	mov	r1, r0
  407956:	d00b      	beq.n	407970 <__lo0bits+0x22>
  407958:	07da      	lsls	r2, r3, #31
  40795a:	d423      	bmi.n	4079a4 <__lo0bits+0x56>
  40795c:	0798      	lsls	r0, r3, #30
  40795e:	bf49      	itett	mi
  407960:	085b      	lsrmi	r3, r3, #1
  407962:	089b      	lsrpl	r3, r3, #2
  407964:	2001      	movmi	r0, #1
  407966:	600b      	strmi	r3, [r1, #0]
  407968:	bf5c      	itt	pl
  40796a:	600b      	strpl	r3, [r1, #0]
  40796c:	2002      	movpl	r0, #2
  40796e:	4770      	bx	lr
  407970:	b298      	uxth	r0, r3
  407972:	b9a8      	cbnz	r0, 4079a0 <__lo0bits+0x52>
  407974:	0c1b      	lsrs	r3, r3, #16
  407976:	2010      	movs	r0, #16
  407978:	f013 0fff 	tst.w	r3, #255	; 0xff
  40797c:	bf04      	itt	eq
  40797e:	0a1b      	lsreq	r3, r3, #8
  407980:	3008      	addeq	r0, #8
  407982:	071a      	lsls	r2, r3, #28
  407984:	bf04      	itt	eq
  407986:	091b      	lsreq	r3, r3, #4
  407988:	3004      	addeq	r0, #4
  40798a:	079a      	lsls	r2, r3, #30
  40798c:	bf04      	itt	eq
  40798e:	089b      	lsreq	r3, r3, #2
  407990:	3002      	addeq	r0, #2
  407992:	07da      	lsls	r2, r3, #31
  407994:	d402      	bmi.n	40799c <__lo0bits+0x4e>
  407996:	085b      	lsrs	r3, r3, #1
  407998:	d006      	beq.n	4079a8 <__lo0bits+0x5a>
  40799a:	3001      	adds	r0, #1
  40799c:	600b      	str	r3, [r1, #0]
  40799e:	4770      	bx	lr
  4079a0:	4610      	mov	r0, r2
  4079a2:	e7e9      	b.n	407978 <__lo0bits+0x2a>
  4079a4:	2000      	movs	r0, #0
  4079a6:	4770      	bx	lr
  4079a8:	2020      	movs	r0, #32
  4079aa:	4770      	bx	lr

004079ac <__i2b>:
  4079ac:	b510      	push	{r4, lr}
  4079ae:	460c      	mov	r4, r1
  4079b0:	2101      	movs	r1, #1
  4079b2:	f7ff ff27 	bl	407804 <_Balloc>
  4079b6:	2201      	movs	r2, #1
  4079b8:	6144      	str	r4, [r0, #20]
  4079ba:	6102      	str	r2, [r0, #16]
  4079bc:	bd10      	pop	{r4, pc}

004079be <__multiply>:
  4079be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4079c2:	4614      	mov	r4, r2
  4079c4:	690a      	ldr	r2, [r1, #16]
  4079c6:	6923      	ldr	r3, [r4, #16]
  4079c8:	429a      	cmp	r2, r3
  4079ca:	bfb8      	it	lt
  4079cc:	460b      	movlt	r3, r1
  4079ce:	4689      	mov	r9, r1
  4079d0:	bfbc      	itt	lt
  4079d2:	46a1      	movlt	r9, r4
  4079d4:	461c      	movlt	r4, r3
  4079d6:	f8d9 7010 	ldr.w	r7, [r9, #16]
  4079da:	f8d4 a010 	ldr.w	sl, [r4, #16]
  4079de:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4079e2:	f8d9 1004 	ldr.w	r1, [r9, #4]
  4079e6:	eb07 060a 	add.w	r6, r7, sl
  4079ea:	429e      	cmp	r6, r3
  4079ec:	bfc8      	it	gt
  4079ee:	3101      	addgt	r1, #1
  4079f0:	f7ff ff08 	bl	407804 <_Balloc>
  4079f4:	f100 0514 	add.w	r5, r0, #20
  4079f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  4079fc:	462b      	mov	r3, r5
  4079fe:	2200      	movs	r2, #0
  407a00:	4543      	cmp	r3, r8
  407a02:	d316      	bcc.n	407a32 <__multiply+0x74>
  407a04:	f104 0214 	add.w	r2, r4, #20
  407a08:	f109 0114 	add.w	r1, r9, #20
  407a0c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  407a10:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  407a14:	9301      	str	r3, [sp, #4]
  407a16:	9c01      	ldr	r4, [sp, #4]
  407a18:	4294      	cmp	r4, r2
  407a1a:	4613      	mov	r3, r2
  407a1c:	d80c      	bhi.n	407a38 <__multiply+0x7a>
  407a1e:	2e00      	cmp	r6, #0
  407a20:	dd03      	ble.n	407a2a <__multiply+0x6c>
  407a22:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  407a26:	2b00      	cmp	r3, #0
  407a28:	d054      	beq.n	407ad4 <__multiply+0x116>
  407a2a:	6106      	str	r6, [r0, #16]
  407a2c:	b003      	add	sp, #12
  407a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a32:	f843 2b04 	str.w	r2, [r3], #4
  407a36:	e7e3      	b.n	407a00 <__multiply+0x42>
  407a38:	f8b3 a000 	ldrh.w	sl, [r3]
  407a3c:	3204      	adds	r2, #4
  407a3e:	f1ba 0f00 	cmp.w	sl, #0
  407a42:	d020      	beq.n	407a86 <__multiply+0xc8>
  407a44:	46ae      	mov	lr, r5
  407a46:	4689      	mov	r9, r1
  407a48:	f04f 0c00 	mov.w	ip, #0
  407a4c:	f859 4b04 	ldr.w	r4, [r9], #4
  407a50:	f8be b000 	ldrh.w	fp, [lr]
  407a54:	b2a3      	uxth	r3, r4
  407a56:	fb0a b303 	mla	r3, sl, r3, fp
  407a5a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  407a5e:	f8de 4000 	ldr.w	r4, [lr]
  407a62:	4463      	add	r3, ip
  407a64:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  407a68:	fb0a c40b 	mla	r4, sl, fp, ip
  407a6c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  407a70:	b29b      	uxth	r3, r3
  407a72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  407a76:	454f      	cmp	r7, r9
  407a78:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  407a7c:	f84e 3b04 	str.w	r3, [lr], #4
  407a80:	d8e4      	bhi.n	407a4c <__multiply+0x8e>
  407a82:	f8ce c000 	str.w	ip, [lr]
  407a86:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  407a8a:	f1b9 0f00 	cmp.w	r9, #0
  407a8e:	d01f      	beq.n	407ad0 <__multiply+0x112>
  407a90:	682b      	ldr	r3, [r5, #0]
  407a92:	46ae      	mov	lr, r5
  407a94:	468c      	mov	ip, r1
  407a96:	f04f 0a00 	mov.w	sl, #0
  407a9a:	f8bc 4000 	ldrh.w	r4, [ip]
  407a9e:	f8be b002 	ldrh.w	fp, [lr, #2]
  407aa2:	fb09 b404 	mla	r4, r9, r4, fp
  407aa6:	44a2      	add	sl, r4
  407aa8:	b29b      	uxth	r3, r3
  407aaa:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  407aae:	f84e 3b04 	str.w	r3, [lr], #4
  407ab2:	f85c 3b04 	ldr.w	r3, [ip], #4
  407ab6:	f8be 4000 	ldrh.w	r4, [lr]
  407aba:	0c1b      	lsrs	r3, r3, #16
  407abc:	fb09 4303 	mla	r3, r9, r3, r4
  407ac0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  407ac4:	4567      	cmp	r7, ip
  407ac6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  407aca:	d8e6      	bhi.n	407a9a <__multiply+0xdc>
  407acc:	f8ce 3000 	str.w	r3, [lr]
  407ad0:	3504      	adds	r5, #4
  407ad2:	e7a0      	b.n	407a16 <__multiply+0x58>
  407ad4:	3e01      	subs	r6, #1
  407ad6:	e7a2      	b.n	407a1e <__multiply+0x60>

00407ad8 <__pow5mult>:
  407ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407adc:	4615      	mov	r5, r2
  407ade:	f012 0203 	ands.w	r2, r2, #3
  407ae2:	4606      	mov	r6, r0
  407ae4:	460f      	mov	r7, r1
  407ae6:	d007      	beq.n	407af8 <__pow5mult+0x20>
  407ae8:	3a01      	subs	r2, #1
  407aea:	4c21      	ldr	r4, [pc, #132]	; (407b70 <__pow5mult+0x98>)
  407aec:	2300      	movs	r3, #0
  407aee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  407af2:	f7ff fed2 	bl	40789a <__multadd>
  407af6:	4607      	mov	r7, r0
  407af8:	10ad      	asrs	r5, r5, #2
  407afa:	d035      	beq.n	407b68 <__pow5mult+0x90>
  407afc:	6a74      	ldr	r4, [r6, #36]	; 0x24
  407afe:	b93c      	cbnz	r4, 407b10 <__pow5mult+0x38>
  407b00:	2010      	movs	r0, #16
  407b02:	f7fd ffcd 	bl	405aa0 <malloc>
  407b06:	6270      	str	r0, [r6, #36]	; 0x24
  407b08:	6044      	str	r4, [r0, #4]
  407b0a:	6084      	str	r4, [r0, #8]
  407b0c:	6004      	str	r4, [r0, #0]
  407b0e:	60c4      	str	r4, [r0, #12]
  407b10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  407b14:	f8d8 4008 	ldr.w	r4, [r8, #8]
  407b18:	b94c      	cbnz	r4, 407b2e <__pow5mult+0x56>
  407b1a:	f240 2171 	movw	r1, #625	; 0x271
  407b1e:	4630      	mov	r0, r6
  407b20:	f7ff ff44 	bl	4079ac <__i2b>
  407b24:	2300      	movs	r3, #0
  407b26:	f8c8 0008 	str.w	r0, [r8, #8]
  407b2a:	4604      	mov	r4, r0
  407b2c:	6003      	str	r3, [r0, #0]
  407b2e:	f04f 0800 	mov.w	r8, #0
  407b32:	07eb      	lsls	r3, r5, #31
  407b34:	d50a      	bpl.n	407b4c <__pow5mult+0x74>
  407b36:	4639      	mov	r1, r7
  407b38:	4622      	mov	r2, r4
  407b3a:	4630      	mov	r0, r6
  407b3c:	f7ff ff3f 	bl	4079be <__multiply>
  407b40:	4639      	mov	r1, r7
  407b42:	4681      	mov	r9, r0
  407b44:	4630      	mov	r0, r6
  407b46:	f7ff fe91 	bl	40786c <_Bfree>
  407b4a:	464f      	mov	r7, r9
  407b4c:	106d      	asrs	r5, r5, #1
  407b4e:	d00b      	beq.n	407b68 <__pow5mult+0x90>
  407b50:	6820      	ldr	r0, [r4, #0]
  407b52:	b938      	cbnz	r0, 407b64 <__pow5mult+0x8c>
  407b54:	4622      	mov	r2, r4
  407b56:	4621      	mov	r1, r4
  407b58:	4630      	mov	r0, r6
  407b5a:	f7ff ff30 	bl	4079be <__multiply>
  407b5e:	6020      	str	r0, [r4, #0]
  407b60:	f8c0 8000 	str.w	r8, [r0]
  407b64:	4604      	mov	r4, r0
  407b66:	e7e4      	b.n	407b32 <__pow5mult+0x5a>
  407b68:	4638      	mov	r0, r7
  407b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b6e:	bf00      	nop
  407b70:	00408b18 	.word	0x00408b18

00407b74 <__lshift>:
  407b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407b78:	460c      	mov	r4, r1
  407b7a:	ea4f 1a62 	mov.w	sl, r2, asr #5
  407b7e:	6923      	ldr	r3, [r4, #16]
  407b80:	6849      	ldr	r1, [r1, #4]
  407b82:	eb0a 0903 	add.w	r9, sl, r3
  407b86:	68a3      	ldr	r3, [r4, #8]
  407b88:	4607      	mov	r7, r0
  407b8a:	4616      	mov	r6, r2
  407b8c:	f109 0501 	add.w	r5, r9, #1
  407b90:	42ab      	cmp	r3, r5
  407b92:	db31      	blt.n	407bf8 <__lshift+0x84>
  407b94:	4638      	mov	r0, r7
  407b96:	f7ff fe35 	bl	407804 <_Balloc>
  407b9a:	2200      	movs	r2, #0
  407b9c:	4680      	mov	r8, r0
  407b9e:	f100 0314 	add.w	r3, r0, #20
  407ba2:	4611      	mov	r1, r2
  407ba4:	4552      	cmp	r2, sl
  407ba6:	db2a      	blt.n	407bfe <__lshift+0x8a>
  407ba8:	6920      	ldr	r0, [r4, #16]
  407baa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  407bae:	f104 0114 	add.w	r1, r4, #20
  407bb2:	f016 021f 	ands.w	r2, r6, #31
  407bb6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  407bba:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  407bbe:	d022      	beq.n	407c06 <__lshift+0x92>
  407bc0:	f1c2 0c20 	rsb	ip, r2, #32
  407bc4:	2000      	movs	r0, #0
  407bc6:	680e      	ldr	r6, [r1, #0]
  407bc8:	4096      	lsls	r6, r2
  407bca:	4330      	orrs	r0, r6
  407bcc:	f843 0b04 	str.w	r0, [r3], #4
  407bd0:	f851 0b04 	ldr.w	r0, [r1], #4
  407bd4:	458e      	cmp	lr, r1
  407bd6:	fa20 f00c 	lsr.w	r0, r0, ip
  407bda:	d8f4      	bhi.n	407bc6 <__lshift+0x52>
  407bdc:	6018      	str	r0, [r3, #0]
  407bde:	b108      	cbz	r0, 407be4 <__lshift+0x70>
  407be0:	f109 0502 	add.w	r5, r9, #2
  407be4:	3d01      	subs	r5, #1
  407be6:	4638      	mov	r0, r7
  407be8:	f8c8 5010 	str.w	r5, [r8, #16]
  407bec:	4621      	mov	r1, r4
  407bee:	f7ff fe3d 	bl	40786c <_Bfree>
  407bf2:	4640      	mov	r0, r8
  407bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407bf8:	3101      	adds	r1, #1
  407bfa:	005b      	lsls	r3, r3, #1
  407bfc:	e7c8      	b.n	407b90 <__lshift+0x1c>
  407bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407c02:	3201      	adds	r2, #1
  407c04:	e7ce      	b.n	407ba4 <__lshift+0x30>
  407c06:	3b04      	subs	r3, #4
  407c08:	f851 2b04 	ldr.w	r2, [r1], #4
  407c0c:	f843 2f04 	str.w	r2, [r3, #4]!
  407c10:	458e      	cmp	lr, r1
  407c12:	d8f9      	bhi.n	407c08 <__lshift+0x94>
  407c14:	e7e6      	b.n	407be4 <__lshift+0x70>

00407c16 <__mcmp>:
  407c16:	6903      	ldr	r3, [r0, #16]
  407c18:	690a      	ldr	r2, [r1, #16]
  407c1a:	1a9b      	subs	r3, r3, r2
  407c1c:	b530      	push	{r4, r5, lr}
  407c1e:	d10c      	bne.n	407c3a <__mcmp+0x24>
  407c20:	0092      	lsls	r2, r2, #2
  407c22:	3014      	adds	r0, #20
  407c24:	3114      	adds	r1, #20
  407c26:	1884      	adds	r4, r0, r2
  407c28:	4411      	add	r1, r2
  407c2a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  407c2e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407c32:	4295      	cmp	r5, r2
  407c34:	d003      	beq.n	407c3e <__mcmp+0x28>
  407c36:	d305      	bcc.n	407c44 <__mcmp+0x2e>
  407c38:	2301      	movs	r3, #1
  407c3a:	4618      	mov	r0, r3
  407c3c:	bd30      	pop	{r4, r5, pc}
  407c3e:	42a0      	cmp	r0, r4
  407c40:	d3f3      	bcc.n	407c2a <__mcmp+0x14>
  407c42:	e7fa      	b.n	407c3a <__mcmp+0x24>
  407c44:	f04f 33ff 	mov.w	r3, #4294967295
  407c48:	e7f7      	b.n	407c3a <__mcmp+0x24>

00407c4a <__mdiff>:
  407c4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407c4e:	460d      	mov	r5, r1
  407c50:	4607      	mov	r7, r0
  407c52:	4611      	mov	r1, r2
  407c54:	4628      	mov	r0, r5
  407c56:	4614      	mov	r4, r2
  407c58:	f7ff ffdd 	bl	407c16 <__mcmp>
  407c5c:	1e06      	subs	r6, r0, #0
  407c5e:	d108      	bne.n	407c72 <__mdiff+0x28>
  407c60:	4631      	mov	r1, r6
  407c62:	4638      	mov	r0, r7
  407c64:	f7ff fdce 	bl	407804 <_Balloc>
  407c68:	2301      	movs	r3, #1
  407c6a:	6103      	str	r3, [r0, #16]
  407c6c:	6146      	str	r6, [r0, #20]
  407c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407c72:	bfa4      	itt	ge
  407c74:	4623      	movge	r3, r4
  407c76:	462c      	movge	r4, r5
  407c78:	4638      	mov	r0, r7
  407c7a:	6861      	ldr	r1, [r4, #4]
  407c7c:	bfa6      	itte	ge
  407c7e:	461d      	movge	r5, r3
  407c80:	2600      	movge	r6, #0
  407c82:	2601      	movlt	r6, #1
  407c84:	f7ff fdbe 	bl	407804 <_Balloc>
  407c88:	692b      	ldr	r3, [r5, #16]
  407c8a:	60c6      	str	r6, [r0, #12]
  407c8c:	6926      	ldr	r6, [r4, #16]
  407c8e:	f105 0914 	add.w	r9, r5, #20
  407c92:	f104 0214 	add.w	r2, r4, #20
  407c96:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  407c9a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  407c9e:	f100 0514 	add.w	r5, r0, #20
  407ca2:	f04f 0c00 	mov.w	ip, #0
  407ca6:	f852 ab04 	ldr.w	sl, [r2], #4
  407caa:	f859 4b04 	ldr.w	r4, [r9], #4
  407cae:	fa1c f18a 	uxtah	r1, ip, sl
  407cb2:	b2a3      	uxth	r3, r4
  407cb4:	1ac9      	subs	r1, r1, r3
  407cb6:	0c23      	lsrs	r3, r4, #16
  407cb8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  407cbc:	eb03 4321 	add.w	r3, r3, r1, asr #16
  407cc0:	b289      	uxth	r1, r1
  407cc2:	ea4f 4c23 	mov.w	ip, r3, asr #16
  407cc6:	45c8      	cmp	r8, r9
  407cc8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  407ccc:	4696      	mov	lr, r2
  407cce:	f845 3b04 	str.w	r3, [r5], #4
  407cd2:	d8e8      	bhi.n	407ca6 <__mdiff+0x5c>
  407cd4:	45be      	cmp	lr, r7
  407cd6:	d305      	bcc.n	407ce4 <__mdiff+0x9a>
  407cd8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407cdc:	b18b      	cbz	r3, 407d02 <__mdiff+0xb8>
  407cde:	6106      	str	r6, [r0, #16]
  407ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407ce4:	f85e 1b04 	ldr.w	r1, [lr], #4
  407ce8:	fa1c f381 	uxtah	r3, ip, r1
  407cec:	141a      	asrs	r2, r3, #16
  407cee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  407cf2:	b29b      	uxth	r3, r3
  407cf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407cf8:	ea4f 4c22 	mov.w	ip, r2, asr #16
  407cfc:	f845 3b04 	str.w	r3, [r5], #4
  407d00:	e7e8      	b.n	407cd4 <__mdiff+0x8a>
  407d02:	3e01      	subs	r6, #1
  407d04:	e7e8      	b.n	407cd8 <__mdiff+0x8e>

00407d06 <__d2b>:
  407d06:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  407d0a:	2101      	movs	r1, #1
  407d0c:	461c      	mov	r4, r3
  407d0e:	4690      	mov	r8, r2
  407d10:	9e08      	ldr	r6, [sp, #32]
  407d12:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407d14:	f7ff fd76 	bl	407804 <_Balloc>
  407d18:	f3c4 0213 	ubfx	r2, r4, #0, #20
  407d1c:	f3c4 540a 	ubfx	r4, r4, #20, #11
  407d20:	4607      	mov	r7, r0
  407d22:	bb34      	cbnz	r4, 407d72 <__d2b+0x6c>
  407d24:	9201      	str	r2, [sp, #4]
  407d26:	f1b8 0f00 	cmp.w	r8, #0
  407d2a:	d027      	beq.n	407d7c <__d2b+0x76>
  407d2c:	a802      	add	r0, sp, #8
  407d2e:	f840 8d08 	str.w	r8, [r0, #-8]!
  407d32:	f7ff fe0c 	bl	40794e <__lo0bits>
  407d36:	9900      	ldr	r1, [sp, #0]
  407d38:	b1f0      	cbz	r0, 407d78 <__d2b+0x72>
  407d3a:	9a01      	ldr	r2, [sp, #4]
  407d3c:	f1c0 0320 	rsb	r3, r0, #32
  407d40:	fa02 f303 	lsl.w	r3, r2, r3
  407d44:	430b      	orrs	r3, r1
  407d46:	40c2      	lsrs	r2, r0
  407d48:	617b      	str	r3, [r7, #20]
  407d4a:	9201      	str	r2, [sp, #4]
  407d4c:	9b01      	ldr	r3, [sp, #4]
  407d4e:	61bb      	str	r3, [r7, #24]
  407d50:	2b00      	cmp	r3, #0
  407d52:	bf14      	ite	ne
  407d54:	2102      	movne	r1, #2
  407d56:	2101      	moveq	r1, #1
  407d58:	6139      	str	r1, [r7, #16]
  407d5a:	b1c4      	cbz	r4, 407d8e <__d2b+0x88>
  407d5c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  407d60:	4404      	add	r4, r0
  407d62:	6034      	str	r4, [r6, #0]
  407d64:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407d68:	6028      	str	r0, [r5, #0]
  407d6a:	4638      	mov	r0, r7
  407d6c:	b002      	add	sp, #8
  407d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d72:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  407d76:	e7d5      	b.n	407d24 <__d2b+0x1e>
  407d78:	6179      	str	r1, [r7, #20]
  407d7a:	e7e7      	b.n	407d4c <__d2b+0x46>
  407d7c:	a801      	add	r0, sp, #4
  407d7e:	f7ff fde6 	bl	40794e <__lo0bits>
  407d82:	9b01      	ldr	r3, [sp, #4]
  407d84:	617b      	str	r3, [r7, #20]
  407d86:	2101      	movs	r1, #1
  407d88:	6139      	str	r1, [r7, #16]
  407d8a:	3020      	adds	r0, #32
  407d8c:	e7e5      	b.n	407d5a <__d2b+0x54>
  407d8e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  407d92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407d96:	6030      	str	r0, [r6, #0]
  407d98:	6918      	ldr	r0, [r3, #16]
  407d9a:	f7ff fdb9 	bl	407910 <__hi0bits>
  407d9e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407da2:	e7e1      	b.n	407d68 <__d2b+0x62>

00407da4 <_calloc_r>:
  407da4:	b538      	push	{r3, r4, r5, lr}
  407da6:	fb02 f401 	mul.w	r4, r2, r1
  407daa:	4621      	mov	r1, r4
  407dac:	f7fd fee2 	bl	405b74 <_malloc_r>
  407db0:	4605      	mov	r5, r0
  407db2:	b118      	cbz	r0, 407dbc <_calloc_r+0x18>
  407db4:	4622      	mov	r2, r4
  407db6:	2100      	movs	r1, #0
  407db8:	f7fd fe85 	bl	405ac6 <memset>
  407dbc:	4628      	mov	r0, r5
  407dbe:	bd38      	pop	{r3, r4, r5, pc}

00407dc0 <__sfputc_r>:
  407dc0:	6893      	ldr	r3, [r2, #8]
  407dc2:	3b01      	subs	r3, #1
  407dc4:	2b00      	cmp	r3, #0
  407dc6:	b410      	push	{r4}
  407dc8:	6093      	str	r3, [r2, #8]
  407dca:	da08      	bge.n	407dde <__sfputc_r+0x1e>
  407dcc:	6994      	ldr	r4, [r2, #24]
  407dce:	42a3      	cmp	r3, r4
  407dd0:	db02      	blt.n	407dd8 <__sfputc_r+0x18>
  407dd2:	b2cb      	uxtb	r3, r1
  407dd4:	2b0a      	cmp	r3, #10
  407dd6:	d102      	bne.n	407dde <__sfputc_r+0x1e>
  407dd8:	bc10      	pop	{r4}
  407dda:	f000 b973 	b.w	4080c4 <__swbuf_r>
  407dde:	6813      	ldr	r3, [r2, #0]
  407de0:	1c58      	adds	r0, r3, #1
  407de2:	6010      	str	r0, [r2, #0]
  407de4:	7019      	strb	r1, [r3, #0]
  407de6:	b2c8      	uxtb	r0, r1
  407de8:	bc10      	pop	{r4}
  407dea:	4770      	bx	lr

00407dec <__sfputs_r>:
  407dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407dee:	4606      	mov	r6, r0
  407df0:	460f      	mov	r7, r1
  407df2:	4614      	mov	r4, r2
  407df4:	18d5      	adds	r5, r2, r3
  407df6:	42ac      	cmp	r4, r5
  407df8:	d101      	bne.n	407dfe <__sfputs_r+0x12>
  407dfa:	2000      	movs	r0, #0
  407dfc:	e007      	b.n	407e0e <__sfputs_r+0x22>
  407dfe:	463a      	mov	r2, r7
  407e00:	f814 1b01 	ldrb.w	r1, [r4], #1
  407e04:	4630      	mov	r0, r6
  407e06:	f7ff ffdb 	bl	407dc0 <__sfputc_r>
  407e0a:	1c43      	adds	r3, r0, #1
  407e0c:	d1f3      	bne.n	407df6 <__sfputs_r+0xa>
  407e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00407e10 <_vfiprintf_r>:
  407e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e14:	b09d      	sub	sp, #116	; 0x74
  407e16:	460c      	mov	r4, r1
  407e18:	4617      	mov	r7, r2
  407e1a:	9303      	str	r3, [sp, #12]
  407e1c:	4606      	mov	r6, r0
  407e1e:	b118      	cbz	r0, 407e28 <_vfiprintf_r+0x18>
  407e20:	6983      	ldr	r3, [r0, #24]
  407e22:	b90b      	cbnz	r3, 407e28 <_vfiprintf_r+0x18>
  407e24:	f7ff fb9c 	bl	407560 <__sinit>
  407e28:	4b7c      	ldr	r3, [pc, #496]	; (40801c <_vfiprintf_r+0x20c>)
  407e2a:	429c      	cmp	r4, r3
  407e2c:	d157      	bne.n	407ede <_vfiprintf_r+0xce>
  407e2e:	6874      	ldr	r4, [r6, #4]
  407e30:	89a3      	ldrh	r3, [r4, #12]
  407e32:	0718      	lsls	r0, r3, #28
  407e34:	d55d      	bpl.n	407ef2 <_vfiprintf_r+0xe2>
  407e36:	6923      	ldr	r3, [r4, #16]
  407e38:	2b00      	cmp	r3, #0
  407e3a:	d05a      	beq.n	407ef2 <_vfiprintf_r+0xe2>
  407e3c:	2300      	movs	r3, #0
  407e3e:	9309      	str	r3, [sp, #36]	; 0x24
  407e40:	2320      	movs	r3, #32
  407e42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  407e46:	2330      	movs	r3, #48	; 0x30
  407e48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  407e4c:	f04f 0b01 	mov.w	fp, #1
  407e50:	46b8      	mov	r8, r7
  407e52:	4645      	mov	r5, r8
  407e54:	f815 3b01 	ldrb.w	r3, [r5], #1
  407e58:	2b00      	cmp	r3, #0
  407e5a:	d155      	bne.n	407f08 <_vfiprintf_r+0xf8>
  407e5c:	ebb8 0a07 	subs.w	sl, r8, r7
  407e60:	d00b      	beq.n	407e7a <_vfiprintf_r+0x6a>
  407e62:	4653      	mov	r3, sl
  407e64:	463a      	mov	r2, r7
  407e66:	4621      	mov	r1, r4
  407e68:	4630      	mov	r0, r6
  407e6a:	f7ff ffbf 	bl	407dec <__sfputs_r>
  407e6e:	3001      	adds	r0, #1
  407e70:	f000 80c4 	beq.w	407ffc <_vfiprintf_r+0x1ec>
  407e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e76:	4453      	add	r3, sl
  407e78:	9309      	str	r3, [sp, #36]	; 0x24
  407e7a:	f898 3000 	ldrb.w	r3, [r8]
  407e7e:	2b00      	cmp	r3, #0
  407e80:	f000 80bc 	beq.w	407ffc <_vfiprintf_r+0x1ec>
  407e84:	2300      	movs	r3, #0
  407e86:	f04f 32ff 	mov.w	r2, #4294967295
  407e8a:	9304      	str	r3, [sp, #16]
  407e8c:	9307      	str	r3, [sp, #28]
  407e8e:	9205      	str	r2, [sp, #20]
  407e90:	9306      	str	r3, [sp, #24]
  407e92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  407e96:	931a      	str	r3, [sp, #104]	; 0x68
  407e98:	2205      	movs	r2, #5
  407e9a:	7829      	ldrb	r1, [r5, #0]
  407e9c:	4860      	ldr	r0, [pc, #384]	; (408020 <_vfiprintf_r+0x210>)
  407e9e:	f7ff fc5f 	bl	407760 <memchr>
  407ea2:	f105 0801 	add.w	r8, r5, #1
  407ea6:	9b04      	ldr	r3, [sp, #16]
  407ea8:	2800      	cmp	r0, #0
  407eaa:	d131      	bne.n	407f10 <_vfiprintf_r+0x100>
  407eac:	06d9      	lsls	r1, r3, #27
  407eae:	bf44      	itt	mi
  407eb0:	2220      	movmi	r2, #32
  407eb2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  407eb6:	071a      	lsls	r2, r3, #28
  407eb8:	bf44      	itt	mi
  407eba:	222b      	movmi	r2, #43	; 0x2b
  407ebc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  407ec0:	782a      	ldrb	r2, [r5, #0]
  407ec2:	2a2a      	cmp	r2, #42	; 0x2a
  407ec4:	d02c      	beq.n	407f20 <_vfiprintf_r+0x110>
  407ec6:	9a07      	ldr	r2, [sp, #28]
  407ec8:	2100      	movs	r1, #0
  407eca:	200a      	movs	r0, #10
  407ecc:	46a8      	mov	r8, r5
  407ece:	3501      	adds	r5, #1
  407ed0:	f898 3000 	ldrb.w	r3, [r8]
  407ed4:	3b30      	subs	r3, #48	; 0x30
  407ed6:	2b09      	cmp	r3, #9
  407ed8:	d96d      	bls.n	407fb6 <_vfiprintf_r+0x1a6>
  407eda:	b371      	cbz	r1, 407f3a <_vfiprintf_r+0x12a>
  407edc:	e026      	b.n	407f2c <_vfiprintf_r+0x11c>
  407ede:	4b51      	ldr	r3, [pc, #324]	; (408024 <_vfiprintf_r+0x214>)
  407ee0:	429c      	cmp	r4, r3
  407ee2:	d101      	bne.n	407ee8 <_vfiprintf_r+0xd8>
  407ee4:	68b4      	ldr	r4, [r6, #8]
  407ee6:	e7a3      	b.n	407e30 <_vfiprintf_r+0x20>
  407ee8:	4b4f      	ldr	r3, [pc, #316]	; (408028 <_vfiprintf_r+0x218>)
  407eea:	429c      	cmp	r4, r3
  407eec:	bf08      	it	eq
  407eee:	68f4      	ldreq	r4, [r6, #12]
  407ef0:	e79e      	b.n	407e30 <_vfiprintf_r+0x20>
  407ef2:	4621      	mov	r1, r4
  407ef4:	4630      	mov	r0, r6
  407ef6:	f000 f949 	bl	40818c <__swsetup_r>
  407efa:	2800      	cmp	r0, #0
  407efc:	d09e      	beq.n	407e3c <_vfiprintf_r+0x2c>
  407efe:	f04f 30ff 	mov.w	r0, #4294967295
  407f02:	b01d      	add	sp, #116	; 0x74
  407f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f08:	2b25      	cmp	r3, #37	; 0x25
  407f0a:	d0a7      	beq.n	407e5c <_vfiprintf_r+0x4c>
  407f0c:	46a8      	mov	r8, r5
  407f0e:	e7a0      	b.n	407e52 <_vfiprintf_r+0x42>
  407f10:	4a43      	ldr	r2, [pc, #268]	; (408020 <_vfiprintf_r+0x210>)
  407f12:	1a80      	subs	r0, r0, r2
  407f14:	fa0b f000 	lsl.w	r0, fp, r0
  407f18:	4318      	orrs	r0, r3
  407f1a:	9004      	str	r0, [sp, #16]
  407f1c:	4645      	mov	r5, r8
  407f1e:	e7bb      	b.n	407e98 <_vfiprintf_r+0x88>
  407f20:	9a03      	ldr	r2, [sp, #12]
  407f22:	1d11      	adds	r1, r2, #4
  407f24:	6812      	ldr	r2, [r2, #0]
  407f26:	9103      	str	r1, [sp, #12]
  407f28:	2a00      	cmp	r2, #0
  407f2a:	db01      	blt.n	407f30 <_vfiprintf_r+0x120>
  407f2c:	9207      	str	r2, [sp, #28]
  407f2e:	e004      	b.n	407f3a <_vfiprintf_r+0x12a>
  407f30:	4252      	negs	r2, r2
  407f32:	f043 0302 	orr.w	r3, r3, #2
  407f36:	9207      	str	r2, [sp, #28]
  407f38:	9304      	str	r3, [sp, #16]
  407f3a:	f898 3000 	ldrb.w	r3, [r8]
  407f3e:	2b2e      	cmp	r3, #46	; 0x2e
  407f40:	d110      	bne.n	407f64 <_vfiprintf_r+0x154>
  407f42:	f898 3001 	ldrb.w	r3, [r8, #1]
  407f46:	2b2a      	cmp	r3, #42	; 0x2a
  407f48:	f108 0101 	add.w	r1, r8, #1
  407f4c:	d137      	bne.n	407fbe <_vfiprintf_r+0x1ae>
  407f4e:	9b03      	ldr	r3, [sp, #12]
  407f50:	1d1a      	adds	r2, r3, #4
  407f52:	681b      	ldr	r3, [r3, #0]
  407f54:	9203      	str	r2, [sp, #12]
  407f56:	2b00      	cmp	r3, #0
  407f58:	bfb8      	it	lt
  407f5a:	f04f 33ff 	movlt.w	r3, #4294967295
  407f5e:	f108 0802 	add.w	r8, r8, #2
  407f62:	9305      	str	r3, [sp, #20]
  407f64:	4d31      	ldr	r5, [pc, #196]	; (40802c <_vfiprintf_r+0x21c>)
  407f66:	f898 1000 	ldrb.w	r1, [r8]
  407f6a:	2203      	movs	r2, #3
  407f6c:	4628      	mov	r0, r5
  407f6e:	f7ff fbf7 	bl	407760 <memchr>
  407f72:	b140      	cbz	r0, 407f86 <_vfiprintf_r+0x176>
  407f74:	2340      	movs	r3, #64	; 0x40
  407f76:	1b40      	subs	r0, r0, r5
  407f78:	fa03 f000 	lsl.w	r0, r3, r0
  407f7c:	9b04      	ldr	r3, [sp, #16]
  407f7e:	4303      	orrs	r3, r0
  407f80:	9304      	str	r3, [sp, #16]
  407f82:	f108 0801 	add.w	r8, r8, #1
  407f86:	f898 1000 	ldrb.w	r1, [r8]
  407f8a:	4829      	ldr	r0, [pc, #164]	; (408030 <_vfiprintf_r+0x220>)
  407f8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  407f90:	2206      	movs	r2, #6
  407f92:	f108 0701 	add.w	r7, r8, #1
  407f96:	f7ff fbe3 	bl	407760 <memchr>
  407f9a:	2800      	cmp	r0, #0
  407f9c:	d034      	beq.n	408008 <_vfiprintf_r+0x1f8>
  407f9e:	4b25      	ldr	r3, [pc, #148]	; (408034 <_vfiprintf_r+0x224>)
  407fa0:	bb03      	cbnz	r3, 407fe4 <_vfiprintf_r+0x1d4>
  407fa2:	9b03      	ldr	r3, [sp, #12]
  407fa4:	3307      	adds	r3, #7
  407fa6:	f023 0307 	bic.w	r3, r3, #7
  407faa:	3308      	adds	r3, #8
  407fac:	9303      	str	r3, [sp, #12]
  407fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407fb0:	444b      	add	r3, r9
  407fb2:	9309      	str	r3, [sp, #36]	; 0x24
  407fb4:	e74c      	b.n	407e50 <_vfiprintf_r+0x40>
  407fb6:	fb00 3202 	mla	r2, r0, r2, r3
  407fba:	2101      	movs	r1, #1
  407fbc:	e786      	b.n	407ecc <_vfiprintf_r+0xbc>
  407fbe:	2300      	movs	r3, #0
  407fc0:	9305      	str	r3, [sp, #20]
  407fc2:	4618      	mov	r0, r3
  407fc4:	250a      	movs	r5, #10
  407fc6:	4688      	mov	r8, r1
  407fc8:	3101      	adds	r1, #1
  407fca:	f898 2000 	ldrb.w	r2, [r8]
  407fce:	3a30      	subs	r2, #48	; 0x30
  407fd0:	2a09      	cmp	r2, #9
  407fd2:	d903      	bls.n	407fdc <_vfiprintf_r+0x1cc>
  407fd4:	2b00      	cmp	r3, #0
  407fd6:	d0c5      	beq.n	407f64 <_vfiprintf_r+0x154>
  407fd8:	9005      	str	r0, [sp, #20]
  407fda:	e7c3      	b.n	407f64 <_vfiprintf_r+0x154>
  407fdc:	fb05 2000 	mla	r0, r5, r0, r2
  407fe0:	2301      	movs	r3, #1
  407fe2:	e7f0      	b.n	407fc6 <_vfiprintf_r+0x1b6>
  407fe4:	ab03      	add	r3, sp, #12
  407fe6:	9300      	str	r3, [sp, #0]
  407fe8:	4622      	mov	r2, r4
  407fea:	4b13      	ldr	r3, [pc, #76]	; (408038 <_vfiprintf_r+0x228>)
  407fec:	a904      	add	r1, sp, #16
  407fee:	4630      	mov	r0, r6
  407ff0:	f7fd feb0 	bl	405d54 <_printf_float>
  407ff4:	f1b0 3fff 	cmp.w	r0, #4294967295
  407ff8:	4681      	mov	r9, r0
  407ffa:	d1d8      	bne.n	407fae <_vfiprintf_r+0x19e>
  407ffc:	89a3      	ldrh	r3, [r4, #12]
  407ffe:	065b      	lsls	r3, r3, #25
  408000:	f53f af7d 	bmi.w	407efe <_vfiprintf_r+0xee>
  408004:	9809      	ldr	r0, [sp, #36]	; 0x24
  408006:	e77c      	b.n	407f02 <_vfiprintf_r+0xf2>
  408008:	ab03      	add	r3, sp, #12
  40800a:	9300      	str	r3, [sp, #0]
  40800c:	4622      	mov	r2, r4
  40800e:	4b0a      	ldr	r3, [pc, #40]	; (408038 <_vfiprintf_r+0x228>)
  408010:	a904      	add	r1, sp, #16
  408012:	4630      	mov	r0, r6
  408014:	f7fe f94c 	bl	4062b0 <_printf_i>
  408018:	e7ec      	b.n	407ff4 <_vfiprintf_r+0x1e4>
  40801a:	bf00      	nop
  40801c:	004089e8 	.word	0x004089e8
  408020:	00408b24 	.word	0x00408b24
  408024:	00408a08 	.word	0x00408a08
  408028:	004089c8 	.word	0x004089c8
  40802c:	00408b2a 	.word	0x00408b2a
  408030:	00408b2e 	.word	0x00408b2e
  408034:	00405d55 	.word	0x00405d55
  408038:	00407ded 	.word	0x00407ded

0040803c <__sread>:
  40803c:	b510      	push	{r4, lr}
  40803e:	460c      	mov	r4, r1
  408040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408044:	f000 f966 	bl	408314 <_read_r>
  408048:	2800      	cmp	r0, #0
  40804a:	bfab      	itete	ge
  40804c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  40804e:	89a3      	ldrhlt	r3, [r4, #12]
  408050:	181b      	addge	r3, r3, r0
  408052:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  408056:	bfac      	ite	ge
  408058:	6563      	strge	r3, [r4, #84]	; 0x54
  40805a:	81a3      	strhlt	r3, [r4, #12]
  40805c:	bd10      	pop	{r4, pc}

0040805e <__swrite>:
  40805e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408062:	461f      	mov	r7, r3
  408064:	898b      	ldrh	r3, [r1, #12]
  408066:	05db      	lsls	r3, r3, #23
  408068:	4605      	mov	r5, r0
  40806a:	460c      	mov	r4, r1
  40806c:	4616      	mov	r6, r2
  40806e:	d505      	bpl.n	40807c <__swrite+0x1e>
  408070:	2302      	movs	r3, #2
  408072:	2200      	movs	r2, #0
  408074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408078:	f000 f928 	bl	4082cc <_lseek_r>
  40807c:	89a3      	ldrh	r3, [r4, #12]
  40807e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408082:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408086:	81a3      	strh	r3, [r4, #12]
  408088:	4632      	mov	r2, r6
  40808a:	463b      	mov	r3, r7
  40808c:	4628      	mov	r0, r5
  40808e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408092:	f000 b869 	b.w	408168 <_write_r>

00408096 <__sseek>:
  408096:	b510      	push	{r4, lr}
  408098:	460c      	mov	r4, r1
  40809a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40809e:	f000 f915 	bl	4082cc <_lseek_r>
  4080a2:	1c43      	adds	r3, r0, #1
  4080a4:	89a3      	ldrh	r3, [r4, #12]
  4080a6:	bf15      	itete	ne
  4080a8:	6560      	strne	r0, [r4, #84]	; 0x54
  4080aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4080ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4080b2:	81a3      	strheq	r3, [r4, #12]
  4080b4:	bf18      	it	ne
  4080b6:	81a3      	strhne	r3, [r4, #12]
  4080b8:	bd10      	pop	{r4, pc}

004080ba <__sclose>:
  4080ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4080be:	f000 b8d3 	b.w	408268 <_close_r>
	...

004080c4 <__swbuf_r>:
  4080c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4080c6:	460e      	mov	r6, r1
  4080c8:	4614      	mov	r4, r2
  4080ca:	4605      	mov	r5, r0
  4080cc:	b118      	cbz	r0, 4080d6 <__swbuf_r+0x12>
  4080ce:	6983      	ldr	r3, [r0, #24]
  4080d0:	b90b      	cbnz	r3, 4080d6 <__swbuf_r+0x12>
  4080d2:	f7ff fa45 	bl	407560 <__sinit>
  4080d6:	4b21      	ldr	r3, [pc, #132]	; (40815c <__swbuf_r+0x98>)
  4080d8:	429c      	cmp	r4, r3
  4080da:	d12a      	bne.n	408132 <__swbuf_r+0x6e>
  4080dc:	686c      	ldr	r4, [r5, #4]
  4080de:	69a3      	ldr	r3, [r4, #24]
  4080e0:	60a3      	str	r3, [r4, #8]
  4080e2:	89a3      	ldrh	r3, [r4, #12]
  4080e4:	071a      	lsls	r2, r3, #28
  4080e6:	d52e      	bpl.n	408146 <__swbuf_r+0x82>
  4080e8:	6923      	ldr	r3, [r4, #16]
  4080ea:	b363      	cbz	r3, 408146 <__swbuf_r+0x82>
  4080ec:	6923      	ldr	r3, [r4, #16]
  4080ee:	6820      	ldr	r0, [r4, #0]
  4080f0:	1ac0      	subs	r0, r0, r3
  4080f2:	6963      	ldr	r3, [r4, #20]
  4080f4:	b2f6      	uxtb	r6, r6
  4080f6:	4298      	cmp	r0, r3
  4080f8:	4637      	mov	r7, r6
  4080fa:	db04      	blt.n	408106 <__swbuf_r+0x42>
  4080fc:	4621      	mov	r1, r4
  4080fe:	4628      	mov	r0, r5
  408100:	f7ff f9c4 	bl	40748c <_fflush_r>
  408104:	bb28      	cbnz	r0, 408152 <__swbuf_r+0x8e>
  408106:	68a3      	ldr	r3, [r4, #8]
  408108:	3b01      	subs	r3, #1
  40810a:	60a3      	str	r3, [r4, #8]
  40810c:	6823      	ldr	r3, [r4, #0]
  40810e:	1c5a      	adds	r2, r3, #1
  408110:	6022      	str	r2, [r4, #0]
  408112:	701e      	strb	r6, [r3, #0]
  408114:	6963      	ldr	r3, [r4, #20]
  408116:	3001      	adds	r0, #1
  408118:	4298      	cmp	r0, r3
  40811a:	d004      	beq.n	408126 <__swbuf_r+0x62>
  40811c:	89a3      	ldrh	r3, [r4, #12]
  40811e:	07db      	lsls	r3, r3, #31
  408120:	d519      	bpl.n	408156 <__swbuf_r+0x92>
  408122:	2e0a      	cmp	r6, #10
  408124:	d117      	bne.n	408156 <__swbuf_r+0x92>
  408126:	4621      	mov	r1, r4
  408128:	4628      	mov	r0, r5
  40812a:	f7ff f9af 	bl	40748c <_fflush_r>
  40812e:	b190      	cbz	r0, 408156 <__swbuf_r+0x92>
  408130:	e00f      	b.n	408152 <__swbuf_r+0x8e>
  408132:	4b0b      	ldr	r3, [pc, #44]	; (408160 <__swbuf_r+0x9c>)
  408134:	429c      	cmp	r4, r3
  408136:	d101      	bne.n	40813c <__swbuf_r+0x78>
  408138:	68ac      	ldr	r4, [r5, #8]
  40813a:	e7d0      	b.n	4080de <__swbuf_r+0x1a>
  40813c:	4b09      	ldr	r3, [pc, #36]	; (408164 <__swbuf_r+0xa0>)
  40813e:	429c      	cmp	r4, r3
  408140:	bf08      	it	eq
  408142:	68ec      	ldreq	r4, [r5, #12]
  408144:	e7cb      	b.n	4080de <__swbuf_r+0x1a>
  408146:	4621      	mov	r1, r4
  408148:	4628      	mov	r0, r5
  40814a:	f000 f81f 	bl	40818c <__swsetup_r>
  40814e:	2800      	cmp	r0, #0
  408150:	d0cc      	beq.n	4080ec <__swbuf_r+0x28>
  408152:	f04f 37ff 	mov.w	r7, #4294967295
  408156:	4638      	mov	r0, r7
  408158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40815a:	bf00      	nop
  40815c:	004089e8 	.word	0x004089e8
  408160:	00408a08 	.word	0x00408a08
  408164:	004089c8 	.word	0x004089c8

00408168 <_write_r>:
  408168:	b538      	push	{r3, r4, r5, lr}
  40816a:	4c07      	ldr	r4, [pc, #28]	; (408188 <_write_r+0x20>)
  40816c:	4605      	mov	r5, r0
  40816e:	4608      	mov	r0, r1
  408170:	4611      	mov	r1, r2
  408172:	2200      	movs	r2, #0
  408174:	6022      	str	r2, [r4, #0]
  408176:	461a      	mov	r2, r3
  408178:	f7fb fc1a 	bl	4039b0 <_write>
  40817c:	1c43      	adds	r3, r0, #1
  40817e:	d102      	bne.n	408186 <_write_r+0x1e>
  408180:	6823      	ldr	r3, [r4, #0]
  408182:	b103      	cbz	r3, 408186 <_write_r+0x1e>
  408184:	602b      	str	r3, [r5, #0]
  408186:	bd38      	pop	{r3, r4, r5, pc}
  408188:	204008e8 	.word	0x204008e8

0040818c <__swsetup_r>:
  40818c:	4b32      	ldr	r3, [pc, #200]	; (408258 <__swsetup_r+0xcc>)
  40818e:	b570      	push	{r4, r5, r6, lr}
  408190:	681d      	ldr	r5, [r3, #0]
  408192:	4606      	mov	r6, r0
  408194:	460c      	mov	r4, r1
  408196:	b125      	cbz	r5, 4081a2 <__swsetup_r+0x16>
  408198:	69ab      	ldr	r3, [r5, #24]
  40819a:	b913      	cbnz	r3, 4081a2 <__swsetup_r+0x16>
  40819c:	4628      	mov	r0, r5
  40819e:	f7ff f9df 	bl	407560 <__sinit>
  4081a2:	4b2e      	ldr	r3, [pc, #184]	; (40825c <__swsetup_r+0xd0>)
  4081a4:	429c      	cmp	r4, r3
  4081a6:	d10f      	bne.n	4081c8 <__swsetup_r+0x3c>
  4081a8:	686c      	ldr	r4, [r5, #4]
  4081aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4081ae:	b29a      	uxth	r2, r3
  4081b0:	0715      	lsls	r5, r2, #28
  4081b2:	d42c      	bmi.n	40820e <__swsetup_r+0x82>
  4081b4:	06d0      	lsls	r0, r2, #27
  4081b6:	d411      	bmi.n	4081dc <__swsetup_r+0x50>
  4081b8:	2209      	movs	r2, #9
  4081ba:	6032      	str	r2, [r6, #0]
  4081bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4081c0:	81a3      	strh	r3, [r4, #12]
  4081c2:	f04f 30ff 	mov.w	r0, #4294967295
  4081c6:	bd70      	pop	{r4, r5, r6, pc}
  4081c8:	4b25      	ldr	r3, [pc, #148]	; (408260 <__swsetup_r+0xd4>)
  4081ca:	429c      	cmp	r4, r3
  4081cc:	d101      	bne.n	4081d2 <__swsetup_r+0x46>
  4081ce:	68ac      	ldr	r4, [r5, #8]
  4081d0:	e7eb      	b.n	4081aa <__swsetup_r+0x1e>
  4081d2:	4b24      	ldr	r3, [pc, #144]	; (408264 <__swsetup_r+0xd8>)
  4081d4:	429c      	cmp	r4, r3
  4081d6:	bf08      	it	eq
  4081d8:	68ec      	ldreq	r4, [r5, #12]
  4081da:	e7e6      	b.n	4081aa <__swsetup_r+0x1e>
  4081dc:	0751      	lsls	r1, r2, #29
  4081de:	d512      	bpl.n	408206 <__swsetup_r+0x7a>
  4081e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4081e2:	b141      	cbz	r1, 4081f6 <__swsetup_r+0x6a>
  4081e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4081e8:	4299      	cmp	r1, r3
  4081ea:	d002      	beq.n	4081f2 <__swsetup_r+0x66>
  4081ec:	4630      	mov	r0, r6
  4081ee:	f7fd fc73 	bl	405ad8 <_free_r>
  4081f2:	2300      	movs	r3, #0
  4081f4:	6363      	str	r3, [r4, #52]	; 0x34
  4081f6:	89a3      	ldrh	r3, [r4, #12]
  4081f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  4081fc:	81a3      	strh	r3, [r4, #12]
  4081fe:	2300      	movs	r3, #0
  408200:	6063      	str	r3, [r4, #4]
  408202:	6923      	ldr	r3, [r4, #16]
  408204:	6023      	str	r3, [r4, #0]
  408206:	89a3      	ldrh	r3, [r4, #12]
  408208:	f043 0308 	orr.w	r3, r3, #8
  40820c:	81a3      	strh	r3, [r4, #12]
  40820e:	6923      	ldr	r3, [r4, #16]
  408210:	b94b      	cbnz	r3, 408226 <__swsetup_r+0x9a>
  408212:	89a3      	ldrh	r3, [r4, #12]
  408214:	f403 7320 	and.w	r3, r3, #640	; 0x280
  408218:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40821c:	d003      	beq.n	408226 <__swsetup_r+0x9a>
  40821e:	4621      	mov	r1, r4
  408220:	4630      	mov	r0, r6
  408222:	f7ff fa59 	bl	4076d8 <__smakebuf_r>
  408226:	89a2      	ldrh	r2, [r4, #12]
  408228:	f012 0301 	ands.w	r3, r2, #1
  40822c:	d00c      	beq.n	408248 <__swsetup_r+0xbc>
  40822e:	2300      	movs	r3, #0
  408230:	60a3      	str	r3, [r4, #8]
  408232:	6963      	ldr	r3, [r4, #20]
  408234:	425b      	negs	r3, r3
  408236:	61a3      	str	r3, [r4, #24]
  408238:	6923      	ldr	r3, [r4, #16]
  40823a:	b953      	cbnz	r3, 408252 <__swsetup_r+0xc6>
  40823c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408240:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  408244:	d1ba      	bne.n	4081bc <__swsetup_r+0x30>
  408246:	bd70      	pop	{r4, r5, r6, pc}
  408248:	0792      	lsls	r2, r2, #30
  40824a:	bf58      	it	pl
  40824c:	6963      	ldrpl	r3, [r4, #20]
  40824e:	60a3      	str	r3, [r4, #8]
  408250:	e7f2      	b.n	408238 <__swsetup_r+0xac>
  408252:	2000      	movs	r0, #0
  408254:	e7f7      	b.n	408246 <__swsetup_r+0xba>
  408256:	bf00      	nop
  408258:	2040004c 	.word	0x2040004c
  40825c:	004089e8 	.word	0x004089e8
  408260:	00408a08 	.word	0x00408a08
  408264:	004089c8 	.word	0x004089c8

00408268 <_close_r>:
  408268:	b538      	push	{r3, r4, r5, lr}
  40826a:	4c06      	ldr	r4, [pc, #24]	; (408284 <_close_r+0x1c>)
  40826c:	2300      	movs	r3, #0
  40826e:	4605      	mov	r5, r0
  408270:	4608      	mov	r0, r1
  408272:	6023      	str	r3, [r4, #0]
  408274:	f7fa fa50 	bl	402718 <_close>
  408278:	1c43      	adds	r3, r0, #1
  40827a:	d102      	bne.n	408282 <_close_r+0x1a>
  40827c:	6823      	ldr	r3, [r4, #0]
  40827e:	b103      	cbz	r3, 408282 <_close_r+0x1a>
  408280:	602b      	str	r3, [r5, #0]
  408282:	bd38      	pop	{r3, r4, r5, pc}
  408284:	204008e8 	.word	0x204008e8

00408288 <_fstat_r>:
  408288:	b538      	push	{r3, r4, r5, lr}
  40828a:	4c07      	ldr	r4, [pc, #28]	; (4082a8 <_fstat_r+0x20>)
  40828c:	2300      	movs	r3, #0
  40828e:	4605      	mov	r5, r0
  408290:	4608      	mov	r0, r1
  408292:	4611      	mov	r1, r2
  408294:	6023      	str	r3, [r4, #0]
  408296:	f7fa fa42 	bl	40271e <_fstat>
  40829a:	1c43      	adds	r3, r0, #1
  40829c:	d102      	bne.n	4082a4 <_fstat_r+0x1c>
  40829e:	6823      	ldr	r3, [r4, #0]
  4082a0:	b103      	cbz	r3, 4082a4 <_fstat_r+0x1c>
  4082a2:	602b      	str	r3, [r5, #0]
  4082a4:	bd38      	pop	{r3, r4, r5, pc}
  4082a6:	bf00      	nop
  4082a8:	204008e8 	.word	0x204008e8

004082ac <_isatty_r>:
  4082ac:	b538      	push	{r3, r4, r5, lr}
  4082ae:	4c06      	ldr	r4, [pc, #24]	; (4082c8 <_isatty_r+0x1c>)
  4082b0:	2300      	movs	r3, #0
  4082b2:	4605      	mov	r5, r0
  4082b4:	4608      	mov	r0, r1
  4082b6:	6023      	str	r3, [r4, #0]
  4082b8:	f7fa fa36 	bl	402728 <_isatty>
  4082bc:	1c43      	adds	r3, r0, #1
  4082be:	d102      	bne.n	4082c6 <_isatty_r+0x1a>
  4082c0:	6823      	ldr	r3, [r4, #0]
  4082c2:	b103      	cbz	r3, 4082c6 <_isatty_r+0x1a>
  4082c4:	602b      	str	r3, [r5, #0]
  4082c6:	bd38      	pop	{r3, r4, r5, pc}
  4082c8:	204008e8 	.word	0x204008e8

004082cc <_lseek_r>:
  4082cc:	b538      	push	{r3, r4, r5, lr}
  4082ce:	4c07      	ldr	r4, [pc, #28]	; (4082ec <_lseek_r+0x20>)
  4082d0:	4605      	mov	r5, r0
  4082d2:	4608      	mov	r0, r1
  4082d4:	4611      	mov	r1, r2
  4082d6:	2200      	movs	r2, #0
  4082d8:	6022      	str	r2, [r4, #0]
  4082da:	461a      	mov	r2, r3
  4082dc:	f7fa fa26 	bl	40272c <_lseek>
  4082e0:	1c43      	adds	r3, r0, #1
  4082e2:	d102      	bne.n	4082ea <_lseek_r+0x1e>
  4082e4:	6823      	ldr	r3, [r4, #0]
  4082e6:	b103      	cbz	r3, 4082ea <_lseek_r+0x1e>
  4082e8:	602b      	str	r3, [r5, #0]
  4082ea:	bd38      	pop	{r3, r4, r5, pc}
  4082ec:	204008e8 	.word	0x204008e8

004082f0 <__ascii_mbtowc>:
  4082f0:	b082      	sub	sp, #8
  4082f2:	b901      	cbnz	r1, 4082f6 <__ascii_mbtowc+0x6>
  4082f4:	a901      	add	r1, sp, #4
  4082f6:	b142      	cbz	r2, 40830a <__ascii_mbtowc+0x1a>
  4082f8:	b14b      	cbz	r3, 40830e <__ascii_mbtowc+0x1e>
  4082fa:	7813      	ldrb	r3, [r2, #0]
  4082fc:	600b      	str	r3, [r1, #0]
  4082fe:	7812      	ldrb	r2, [r2, #0]
  408300:	1c10      	adds	r0, r2, #0
  408302:	bf18      	it	ne
  408304:	2001      	movne	r0, #1
  408306:	b002      	add	sp, #8
  408308:	4770      	bx	lr
  40830a:	4610      	mov	r0, r2
  40830c:	e7fb      	b.n	408306 <__ascii_mbtowc+0x16>
  40830e:	f06f 0001 	mvn.w	r0, #1
  408312:	e7f8      	b.n	408306 <__ascii_mbtowc+0x16>

00408314 <_read_r>:
  408314:	b538      	push	{r3, r4, r5, lr}
  408316:	4c07      	ldr	r4, [pc, #28]	; (408334 <_read_r+0x20>)
  408318:	4605      	mov	r5, r0
  40831a:	4608      	mov	r0, r1
  40831c:	4611      	mov	r1, r2
  40831e:	2200      	movs	r2, #0
  408320:	6022      	str	r2, [r4, #0]
  408322:	461a      	mov	r2, r3
  408324:	f7fb fb32 	bl	40398c <_read>
  408328:	1c43      	adds	r3, r0, #1
  40832a:	d102      	bne.n	408332 <_read_r+0x1e>
  40832c:	6823      	ldr	r3, [r4, #0]
  40832e:	b103      	cbz	r3, 408332 <_read_r+0x1e>
  408330:	602b      	str	r3, [r5, #0]
  408332:	bd38      	pop	{r3, r4, r5, pc}
  408334:	204008e8 	.word	0x204008e8

00408338 <__ascii_wctomb>:
  408338:	b149      	cbz	r1, 40834e <__ascii_wctomb+0x16>
  40833a:	2aff      	cmp	r2, #255	; 0xff
  40833c:	bf85      	ittet	hi
  40833e:	238a      	movhi	r3, #138	; 0x8a
  408340:	6003      	strhi	r3, [r0, #0]
  408342:	700a      	strbls	r2, [r1, #0]
  408344:	f04f 30ff 	movhi.w	r0, #4294967295
  408348:	bf98      	it	ls
  40834a:	2001      	movls	r0, #1
  40834c:	4770      	bx	lr
  40834e:	4608      	mov	r0, r1
  408350:	4770      	bx	lr
  408352:	0000      	movs	r0, r0
  408354:	2066706c 	.word	0x2066706c
  408358:	74696e69 	.word	0x74696e69
  40835c:	00000000 	.word	0x00000000
  408360:	682f2e2e 	.word	0x682f2e2e
  408364:	732f6c61 	.word	0x732f6c61
  408368:	682f6372 	.word	0x682f6372
  40836c:	615f6c61 	.word	0x615f6c61
  408370:	615f6364 	.word	0x615f6364
  408374:	636e7973 	.word	0x636e7973
  408378:	0000632e 	.word	0x0000632e
  40837c:	682f2e2e 	.word	0x682f2e2e
  408380:	732f6c61 	.word	0x732f6c61
  408384:	682f6372 	.word	0x682f6372
  408388:	695f6c61 	.word	0x695f6c61
  40838c:	00632e6f 	.word	0x00632e6f
  408390:	682f2e2e 	.word	0x682f2e2e
  408394:	732f6c61 	.word	0x732f6c61
  408398:	682f6372 	.word	0x682f6372
  40839c:	705f6c61 	.word	0x705f6c61
  4083a0:	632e6d77 	.word	0x632e6d77
  4083a4:	00000000 	.word	0x00000000
  4083a8:	682f2e2e 	.word	0x682f2e2e
  4083ac:	732f6c61 	.word	0x732f6c61
  4083b0:	682f6372 	.word	0x682f6372
  4083b4:	745f6c61 	.word	0x745f6c61
  4083b8:	72656d69 	.word	0x72656d69
  4083bc:	0000632e 	.word	0x0000632e
  4083c0:	682f2e2e 	.word	0x682f2e2e
  4083c4:	732f6c61 	.word	0x732f6c61
  4083c8:	682f6372 	.word	0x682f6372
  4083cc:	755f6c61 	.word	0x755f6c61
  4083d0:	74726173 	.word	0x74726173
  4083d4:	6e79735f 	.word	0x6e79735f
  4083d8:	00632e63 	.word	0x00632e63
  4083dc:	682f2e2e 	.word	0x682f2e2e
  4083e0:	752f6c61 	.word	0x752f6c61
  4083e4:	736c6974 	.word	0x736c6974
  4083e8:	6372732f 	.word	0x6372732f
  4083ec:	6974752f 	.word	0x6974752f
  4083f0:	6c5f736c 	.word	0x6c5f736c
  4083f4:	2e747369 	.word	0x2e747369
  4083f8:	00000063 	.word	0x00000063
  4083fc:	682f2e2e 	.word	0x682f2e2e
  408400:	752f6c61 	.word	0x752f6c61
  408404:	736c6974 	.word	0x736c6974
  408408:	6372732f 	.word	0x6372732f
  40840c:	6974752f 	.word	0x6974752f
  408410:	725f736c 	.word	0x725f736c
  408414:	62676e69 	.word	0x62676e69
  408418:	65666675 	.word	0x65666675
  40841c:	00632e72 	.word	0x00632e72

00408420 <_afecs>:
  408420:	00000000 2f84080b 23000000 ffffffff     ......./...#....
  408430:	0000ffff 00000000 00000000 00000000     ................
  408440:	0000030c 00000000 00000000 00000000     ................
  408450:	00000000 00000200 00000200 00000200     ................
  408460:	00000200 00000200 00000200 00000200     ................
  408470:	00000200 00000200 00000200 00000200     ................
  408480:	00000200 00000001 2f84080b 23000000     .........../...#
  408490:	ffffffff 0000ffff 00000000 00000000     ................
  4084a0:	00000000 0000030c 00000000 00000000     ................
	...
  4084b8:	00000200 00000200 00000200 00000200     ................
  4084c8:	00000200 00000200 00000200 00000200     ................
  4084d8:	00000200 00000200 00000200 00000200     ................
  4084e8:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  4084f8:	63656661 0000632e                       afec.c..

00408500 <_ext_irq>:
  408500:	00000000 00000024 00000000 00000000     ....$...........
	...
  40851c:	00000001 00002000 00002000 00002000     ..... ... ... ..
  40852c:	00000000 00002000 00000000 00000003     ..... ..........
  40853c:	00080000 00000000 00000000 00000000     ................
	...

00408554 <_pio_irq_n>:
  408554:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  408564:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  408574:	00000000                                ....

00408578 <_pwms>:
  408578:	40020000 0000001f 00010005 00000001     ...@............
  408588:	00000001 000000ff 00000000 00000004     ................
	...
  4085a4:	00000002 00408600 00000001 20400408     ......@.......@ 
  4085b4:	4005c000 0000003c 00010005 00000001     ...@<...........
  4085c4:	00000001 000000ff 00000000 00000004     ................
	...
  4085e0:	00000001 004085f0 00000001 204003fc     ......@.......@ 

004085f0 <_ch_cfg1>:
  4085f0:	00000000 0000010b 000003e8 00000200     ................

00408600 <_ch_cfg0>:
  408600:	00000000 0000010b 000003e8 00000200     ................
  408610:	00000002 0000010b 000003e8 00000200     ................
  408620:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  408630:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  408640:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

0040864c <_usarts>:
  40864c:	00000001 001008c0 000100f4 682f2e2e     ............../h
  40865c:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  40866c:	632e7472 00000000                       rt.c....

00408674 <_cfgs>:
  408674:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  408684:	00000040 00000000 00000040 00000000     @.......@.......
  408694:	00000040 00000000 00000040 00000000     @.......@.......
  4086a4:	00000040 00000000 00000040 00000000     @.......@.......
  4086b4:	00000040 00000000 00000040 00000000     @.......@.......
  4086c4:	00000040 00000000 00000040 00000000     @.......@.......
  4086d4:	00000040 00000000 00000040 00000000     @.......@.......
  4086e4:	00000040 00000000 00000040 00000000     @.......@.......
  4086f4:	00000040 00000000 00000040 00000000     @.......@.......
  408704:	00000040 00000000 00000040 00000000     @.......@.......
  408714:	00000040 00000000 00000040 00000000     @.......@.......
  408724:	00000040 00000000 00000040 00000000     @.......@.......
  408734:	7366666f 41207465 20662520 20422009     offset A %f . B 
  408744:	09206625 25204320 000a2066 66647361     %f . C %f ..asdf
  408754:	0000000a 74696e49 65746169 000a2064     ....Initiated ..
  408764:	72617453 676e6974 61204420 20736978     Starting D axis 
  408774:	67696c61 6e656d6e 000a2074 696e6946     alignment ..Fini
  408784:	64656873 61204420 20736978 67696c61     shed D axis alig
  408794:	6e656d6e 000a2074 74727173 00000000     nment ..sqrt....

004087a4 <npio2_hw>:
  4087a4:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  4087b4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  4087c4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  4087d4:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  4087e4:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  4087f4:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  408804:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  408814:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00408824 <two_over_pi>:
  408824:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  408834:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  408844:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  408854:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  408864:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  408874:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  408884:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  408894:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  4088a4:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  4088b4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  4088c4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  4088d4:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  4088e4:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  4088f4:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  408904:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  408914:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  408924:	0060e27b 00c08c6b 00000000              {.`.k.......

00408930 <PIo2>:
  408930:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  408940:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  408950:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  408960:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00408970 <init_jk>:
  408970:	00000002 00000003 00000004 00000006     ................

00408980 <_global_impure_ptr>:
  408980:	20400050 00464e49 00666e69 004e414e     P.@ INF.inf.NAN.
  408990:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  4089a0:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  4089b0:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  4089c0:	4e614e00 00000000                       .NaN....

004089c8 <__sf_fake_stderr>:
	...

004089e8 <__sf_fake_stdin>:
	...

00408a08 <__sf_fake_stdout>:
	...

00408a28 <__mprec_bigtens>:
  408a28:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408a38:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408a48:	7f73bf3c 75154fdd                       <.s..O.u

00408a50 <__mprec_tens>:
  408a50:	00000000 3ff00000 00000000 40240000     .......?......$@
  408a60:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408a70:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408a80:	00000000 412e8480 00000000 416312d0     .......A......cA
  408a90:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408aa0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408ab0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408ac0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408ad0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408ae0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408af0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408b00:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408b10:	79d99db4 44ea7843                       ...yCx.D

00408b18 <p05.6047>:
  408b18:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  408b28:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  408b38:	5849534f 00002e00                                OSIX...

00408b3f <_ctype_>:
  408b3f:	20202000 20202020 28282020 20282828     .         ((((( 
  408b4f:	20202020 20202020 20202020 20202020                     
  408b5f:	10108820 10101010 10101010 10101010      ...............
  408b6f:	04040410 04040404 10040404 10101010     ................
  408b7f:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408b8f:	01010101 01010101 01010101 10101010     ................
  408b9f:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408baf:	02020202 02020202 02020202 10101010     ................
  408bbf:	00000020 00000000 00000000 00000000      ...............
	...

00408c40 <_init>:
  408c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c42:	bf00      	nop
  408c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408c46:	bc08      	pop	{r3}
  408c48:	469e      	mov	lr, r3
  408c4a:	4770      	bx	lr

00408c4c <__init_array_start>:
  408c4c:	0040018d 	.word	0x0040018d

00408c50 <_fini>:
  408c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c52:	bf00      	nop
  408c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408c56:	bc08      	pop	{r3}
  408c58:	469e      	mov	lr, r3
  408c5a:	4770      	bx	lr

00408c5c <__fini_array_start>:
  408c5c:	00400169 	.word	0x00400169
