{"sha": "a66219dce7fcba068a0998dd926e2ffc6857f149", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTY2MjE5ZGNlN2ZjYmEwNjhhMDk5OGRkOTI2ZTJmZmM2ODU3ZjE0OQ==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2020-02-06T23:39:48Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2020-02-06T23:39:48Z"}, "message": "Fix PR 93569.\n\n2020-02-06  Michael Meissner  <meissner@linux.ibm.com>\n\n\tPR target/93569\n\t* config/rs6000/rs6000.c (reg_to_non_prefixed): Before ISA 3.0\n\twe only had X-FORM (reg+reg) addressing for vectors.  Also before\n\tISA 3.0, we only had X-FORM addressing for scalars in the\n\ttraditional Altivec registers.", "tree": {"sha": "de97619bb0275643467e5028ec4536ba9bac4030", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/de97619bb0275643467e5028ec4536ba9bac4030"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a66219dce7fcba068a0998dd926e2ffc6857f149", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a66219dce7fcba068a0998dd926e2ffc6857f149", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a66219dce7fcba068a0998dd926e2ffc6857f149", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a66219dce7fcba068a0998dd926e2ffc6857f149/comments", "author": null, "committer": null, "parents": [{"sha": "d26f37a16e3ed3d75a93ffb1da10c44c36a8a36d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d26f37a16e3ed3d75a93ffb1da10c44c36a8a36d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d26f37a16e3ed3d75a93ffb1da10c44c36a8a36d"}], "stats": {"total": 19, "additions": 16, "deletions": 3}, "files": [{"sha": "9797dd4e81f6861c40ae2338f73a791ec535a9f3", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a66219dce7fcba068a0998dd926e2ffc6857f149/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a66219dce7fcba068a0998dd926e2ffc6857f149/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a66219dce7fcba068a0998dd926e2ffc6857f149", "patch": "@@ -1,3 +1,11 @@\n+2020-02-06  Michael Meissner  <meissner@linux.ibm.com>\n+\n+\tPR target/93569\n+\t* config/rs6000/rs6000.c (reg_to_non_prefixed): Before ISA 3.0\n+\twe only had X-FORM (reg+reg) addressing for vectors.  Also before\n+\tISA 3.0, we only had X-FORM addressing for scalars in the\n+\ttraditional Altivec registers.\n+\n 2020-02-06  <zhongyunde@huawei.com>\n   \t    Vladimir Makarov  <vmakarov@redhat.com>\n "}, {"sha": "fc68976bb102bca8e98c0d17286bb7ab196ae39e", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 8, "deletions": 3, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a66219dce7fcba068a0998dd926e2ffc6857f149/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a66219dce7fcba068a0998dd926e2ffc6857f149/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=a66219dce7fcba068a0998dd926e2ffc6857f149", "patch": "@@ -24932,7 +24932,8 @@ reg_to_non_prefixed (rtx reg, machine_mode mode)\n   unsigned size = GET_MODE_SIZE (mode);\n \n   /* FPR registers use D-mode for scalars, and DQ-mode for vectors, IEEE\n-     128-bit floating point, and 128-bit integers.  */\n+     128-bit floating point, and 128-bit integers.  Before power9, only indexed\n+     addressing was available for vectors.  */\n   if (FP_REGNO_P (r))\n     {\n       if (mode == SFmode || size == 8 || FLOAT128_2REG_P (mode))\n@@ -24945,16 +24946,20 @@ reg_to_non_prefixed (rtx reg, machine_mode mode)\n \t       && (VECTOR_MODE_P (mode)\n \t\t   || FLOAT128_VECTOR_P (mode)\n \t\t   || mode == TImode || mode == CTImode))\n-\treturn NON_PREFIXED_DQ;\n+\treturn (TARGET_P9_VECTOR) ? NON_PREFIXED_DQ : NON_PREFIXED_X;\n \n       else\n \treturn NON_PREFIXED_DEFAULT;\n     }\n \n   /* Altivec registers use DS-mode for scalars, and DQ-mode for vectors, IEEE\n-     128-bit floating point, and 128-bit integers.  */\n+     128-bit floating point, and 128-bit integers.  Before power9, only indexed\n+     addressing was available.  */\n   else if (ALTIVEC_REGNO_P (r))\n     {\n+      if (!TARGET_P9_VECTOR)\n+\treturn NON_PREFIXED_X;\n+\n       if (mode == SFmode || size == 8 || FLOAT128_2REG_P (mode))\n \treturn NON_PREFIXED_DS;\n "}]}