$comment
	File created using the following command:
		vcd file MAS1_16.msim.vcd -direction
$end
$date
	Mon Mar 04 09:25:01 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mas1_16_vhd_vec_tst $end
$var wire 1 ! A [15] $end
$var wire 1 " A [14] $end
$var wire 1 # A [13] $end
$var wire 1 $ A [12] $end
$var wire 1 % A [11] $end
$var wire 1 & A [10] $end
$var wire 1 ' A [9] $end
$var wire 1 ( A [8] $end
$var wire 1 ) A [7] $end
$var wire 1 * A [6] $end
$var wire 1 + A [5] $end
$var wire 1 , A [4] $end
$var wire 1 - A [3] $end
$var wire 1 . A [2] $end
$var wire 1 / A [1] $end
$var wire 1 0 A [0] $end
$var wire 1 1 Z [15] $end
$var wire 1 2 Z [14] $end
$var wire 1 3 Z [13] $end
$var wire 1 4 Z [12] $end
$var wire 1 5 Z [11] $end
$var wire 1 6 Z [10] $end
$var wire 1 7 Z [9] $end
$var wire 1 8 Z [8] $end
$var wire 1 9 Z [7] $end
$var wire 1 : Z [6] $end
$var wire 1 ; Z [5] $end
$var wire 1 < Z [4] $end
$var wire 1 = Z [3] $end
$var wire 1 > Z [2] $end
$var wire 1 ? Z [1] $end
$var wire 1 @ Z [0] $end

$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var wire 1 D devoe $end
$var wire 1 E devclrn $end
$var wire 1 F devpor $end
$var wire 1 G ww_devoe $end
$var wire 1 H ww_devclrn $end
$var wire 1 I ww_devpor $end
$var wire 1 J ww_A [15] $end
$var wire 1 K ww_A [14] $end
$var wire 1 L ww_A [13] $end
$var wire 1 M ww_A [12] $end
$var wire 1 N ww_A [11] $end
$var wire 1 O ww_A [10] $end
$var wire 1 P ww_A [9] $end
$var wire 1 Q ww_A [8] $end
$var wire 1 R ww_A [7] $end
$var wire 1 S ww_A [6] $end
$var wire 1 T ww_A [5] $end
$var wire 1 U ww_A [4] $end
$var wire 1 V ww_A [3] $end
$var wire 1 W ww_A [2] $end
$var wire 1 X ww_A [1] $end
$var wire 1 Y ww_A [0] $end
$var wire 1 Z ww_Z [15] $end
$var wire 1 [ ww_Z [14] $end
$var wire 1 \ ww_Z [13] $end
$var wire 1 ] ww_Z [12] $end
$var wire 1 ^ ww_Z [11] $end
$var wire 1 _ ww_Z [10] $end
$var wire 1 ` ww_Z [9] $end
$var wire 1 a ww_Z [8] $end
$var wire 1 b ww_Z [7] $end
$var wire 1 c ww_Z [6] $end
$var wire 1 d ww_Z [5] $end
$var wire 1 e ww_Z [4] $end
$var wire 1 f ww_Z [3] $end
$var wire 1 g ww_Z [2] $end
$var wire 1 h ww_Z [1] $end
$var wire 1 i ww_Z [0] $end
$var wire 1 j \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 k \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 l \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 m \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 n \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 o \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 p \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 q \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 r \Z[0]~output_o\ $end
$var wire 1 s \Z[1]~output_o\ $end
$var wire 1 t \Z[2]~output_o\ $end
$var wire 1 u \Z[3]~output_o\ $end
$var wire 1 v \Z[4]~output_o\ $end
$var wire 1 w \Z[5]~output_o\ $end
$var wire 1 x \Z[6]~output_o\ $end
$var wire 1 y \Z[7]~output_o\ $end
$var wire 1 z \Z[8]~output_o\ $end
$var wire 1 { \Z[9]~output_o\ $end
$var wire 1 | \Z[10]~output_o\ $end
$var wire 1 } \Z[11]~output_o\ $end
$var wire 1 ~ \Z[12]~output_o\ $end
$var wire 1 !! \Z[13]~output_o\ $end
$var wire 1 "! \Z[14]~output_o\ $end
$var wire 1 #! \Z[15]~output_o\ $end
$var wire 1 $! \A[0]~input_o\ $end
$var wire 1 %! \A[1]~input_o\ $end
$var wire 1 &! \I1|s~combout\ $end
$var wire 1 '! \A[2]~input_o\ $end
$var wire 1 (! \I2|s~combout\ $end
$var wire 1 )! \A[3]~input_o\ $end
$var wire 1 *! \I3|s~combout\ $end
$var wire 1 +! \A[4]~input_o\ $end
$var wire 1 ,! \I3|Cout~combout\ $end
$var wire 1 -! \I4|s~combout\ $end
$var wire 1 .! \A[5]~input_o\ $end
$var wire 1 /! \I5|s~combout\ $end
$var wire 1 0! \A[6]~input_o\ $end
$var wire 1 1! \I6|s~combout\ $end
$var wire 1 2! \A[7]~input_o\ $end
$var wire 1 3! \I6|Cout~combout\ $end
$var wire 1 4! \I7|s~combout\ $end
$var wire 1 5! \A[8]~input_o\ $end
$var wire 1 6! \I8|s~combout\ $end
$var wire 1 7! \A[9]~input_o\ $end
$var wire 1 8! \I9|s~combout\ $end
$var wire 1 9! \A[10]~input_o\ $end
$var wire 1 :! \I9|Cout~combout\ $end
$var wire 1 ;! \I10|s~combout\ $end
$var wire 1 <! \A[11]~input_o\ $end
$var wire 1 =! \I11|s~combout\ $end
$var wire 1 >! \A[12]~input_o\ $end
$var wire 1 ?! \I12|s~combout\ $end
$var wire 1 @! \A[13]~input_o\ $end
$var wire 1 A! \I12|Cout~combout\ $end
$var wire 1 B! \I13|s~combout\ $end
$var wire 1 C! \A[14]~input_o\ $end
$var wire 1 D! \I14|s~combout\ $end
$var wire 1 E! \A[15]~input_o\ $end
$var wire 1 F! \I15|s~combout\ $end
$var wire 1 G! \ALT_INV_A[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
1B
xC
1D
1E
1F
1G
1H
1I
0o
zp
zq
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
0k
0l
0m
0n
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
$end
#100000
10
1Y
1$!
0G!
1&!
0r
1s
0i
1h
0@
1?
#200000
00
1/
0Y
1X
1%!
0$!
1G!
1r
1i
1@
#300000
10
1Y
1$!
0G!
0&!
1(!
0r
1t
0s
0i
1g
0h
0@
0?
1>
#400000
00
0/
1.
0Y
0X
1W
1'!
0%!
0$!
1G!
1r
1i
1@
#500000
10
1Y
1$!
0G!
1&!
0r
1s
0i
1h
0@
1?
#600000
00
1/
0Y
1X
1%!
0$!
1G!
1r
1i
1@
#700000
10
1Y
1$!
0G!
0&!
0(!
1*!
0r
1u
0t
0s
0i
1f
0g
0h
0@
0?
0>
1=
#800000
00
0/
0.
1-
0Y
0X
0W
1V
1)!
0'!
0%!
0$!
1G!
1r
1i
1@
#900000
10
1Y
1$!
0G!
1&!
0r
1s
0i
1h
0@
1?
#1000000
