`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 12 2021 16:26:11 KST (Jan 12 2021 07:26:11 UTC)

module finish_gen_MuxAdd2i1u8i0u1_1(in2, ctrl1, out1);
  input [7:0] in2;
  input ctrl1;
  output [7:0] out1;
  wire [7:0] in2;
  wire ctrl1;
  wire [7:0] out1;
  wire inc_add_24_2_n_0, inc_add_24_2_n_1, inc_add_24_2_n_2,
       inc_add_24_2_n_3, inc_add_24_2_n_4, inc_add_24_2_n_5,
       inc_add_24_2_n_6, inc_add_24_2_n_7;
  wire inc_add_24_2_n_8, inc_add_24_2_n_9, inc_add_24_2_n_11,
       inc_add_24_2_n_12, inc_add_24_2_n_14, inc_add_24_2_n_15,
       inc_add_24_2_n_19, inc_add_24_2_n_20;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9;
  NOR2BX1 g68(.AN (n_6), .B (n_0), .Y (out1[4]));
  AND2XL g70(.A (ctrl1), .B (n_9), .Y (out1[7]));
  NOR2X1 g71(.A (n_0), .B (in2[0]), .Y (out1[0]));
  AND2XL g72(.A (ctrl1), .B (n_4), .Y (out1[2]));
  NOR2X1 g74(.A (n_0), .B (n_2), .Y (out1[3]));
  NOR2X1 g75(.A (n_0), .B (n_1), .Y (out1[1]));
  INVX1 g77(.A (n_5), .Y (n_2));
  INVX1 g78(.A (n_3), .Y (n_1));
  INVX1 g80(.A (ctrl1), .Y (n_0));
  NOR2BX1 g2(.AN (n_8), .B (n_0), .Y (out1[6]));
  NOR2BX1 g82(.AN (n_7), .B (n_0), .Y (out1[5]));
  MXI2XL inc_add_24_2_g71(.A (in2[5]), .B (inc_add_24_2_n_5), .S0
       (inc_add_24_2_n_15), .Y (n_7));
  NAND2BX1 inc_add_24_2_g72(.AN (inc_add_24_2_n_20), .B
       (inc_add_24_2_n_19), .Y (n_5));
  NOR3X1 inc_add_24_2_g73(.A (in2[3]), .B (inc_add_24_2_n_3), .C
       (inc_add_24_2_n_7), .Y (inc_add_24_2_n_20));
  OAI21X1 inc_add_24_2_g74(.A0 (inc_add_24_2_n_3), .A1
       (inc_add_24_2_n_7), .B0 (in2[3]), .Y (inc_add_24_2_n_19));
  MXI2XL inc_add_24_2_g75(.A (in2[7]), .B (inc_add_24_2_n_4), .S0
       (inc_add_24_2_n_14), .Y (n_9));
  MXI2XL inc_add_24_2_g76(.A (in2[6]), .B (inc_add_24_2_n_6), .S0
       (inc_add_24_2_n_0), .Y (n_8));
  MXI2XL inc_add_24_2_g77(.A (inc_add_24_2_n_1), .B (in2[4]), .S0
       (inc_add_24_2_n_12), .Y (n_6));
  NAND2X1 inc_add_24_2_g79(.A (in2[4]), .B (inc_add_24_2_n_12), .Y
       (inc_add_24_2_n_15));
  NAND2X1 inc_add_24_2_g80(.A (inc_add_24_2_n_11), .B
       (inc_add_24_2_n_12), .Y (inc_add_24_2_n_14));
  MXI2XL inc_add_24_2_g81(.A (in2[2]), .B (inc_add_24_2_n_3), .S0
       (inc_add_24_2_n_7), .Y (n_4));
  NOR2X6 inc_add_24_2_g82(.A (inc_add_24_2_n_9), .B (inc_add_24_2_n_7),
       .Y (inc_add_24_2_n_12));
  NOR2X1 inc_add_24_2_g83(.A (inc_add_24_2_n_6), .B (inc_add_24_2_n_8),
       .Y (inc_add_24_2_n_11));
  MXI2XL inc_add_24_2_g84(.A (inc_add_24_2_n_2), .B (in2[1]), .S0
       (in2[0]), .Y (n_3));
  NAND2X8 inc_add_24_2_g85(.A (in2[3]), .B (in2[2]), .Y
       (inc_add_24_2_n_9));
  NAND2X4 inc_add_24_2_g87(.A (in2[5]), .B (in2[4]), .Y
       (inc_add_24_2_n_8));
  NAND2X8 inc_add_24_2_g88(.A (in2[1]), .B (in2[0]), .Y
       (inc_add_24_2_n_7));
  INVX1 inc_add_24_2_g89(.A (in2[6]), .Y (inc_add_24_2_n_6));
  INVX1 inc_add_24_2_g90(.A (in2[5]), .Y (inc_add_24_2_n_5));
  INVX1 inc_add_24_2_g91(.A (in2[7]), .Y (inc_add_24_2_n_4));
  INVX1 inc_add_24_2_g92(.A (in2[2]), .Y (inc_add_24_2_n_3));
  INVX1 inc_add_24_2_g93(.A (in2[1]), .Y (inc_add_24_2_n_2));
  INVX1 inc_add_24_2_g94(.A (in2[4]), .Y (inc_add_24_2_n_1));
  NAND2BX1 inc_add_24_2_g2(.AN (inc_add_24_2_n_8), .B
       (inc_add_24_2_n_12), .Y (inc_add_24_2_n_0));
endmodule


