#BLIF generated by VPR  from post-place-and-route implementation
.model dpram_36x1024
.inputs clock1 rce_a addr_a[0] addr_a[1] addr_a[2] addr_a[3] addr_a[4] addr_a[5] addr_a[6] addr_a[7] addr_a[8] addr_a[9] wce_a wd_a[0] wd_a[1] wd_a[2] wd_a[3] wd_a[4] wd_a[5] wd_a[6] wd_a[7] wd_a[8] wd_a[9] wd_a[10] wd_a[11] wd_a[12] wd_a[13] wd_a[14] wd_a[15] wd_a[16] wd_a[17] wd_a[18] wd_a[19] wd_a[20] wd_a[21] wd_a[22] wd_a[23] wd_a[24] wd_a[25] wd_a[26] wd_a[27] wd_a[28] wd_a[29] wd_a[30] wd_a[31] wd_a[32] wd_a[33] wd_a[34] wd_a[35] clock0 rce_b addr_b[0] addr_b[1] addr_b[2] addr_b[3] addr_b[4] addr_b[5] addr_b[6] addr_b[7] addr_b[8] addr_b[9] wce_b wd_b[0] wd_b[1] wd_b[2] wd_b[3] wd_b[4] wd_b[5] wd_b[6] wd_b[7] wd_b[8] wd_b[9] wd_b[10] wd_b[11] wd_b[12] wd_b[13] wd_b[14] wd_b[15] wd_b[16] wd_b[17] wd_b[18] wd_b[19] wd_b[20] wd_b[21] wd_b[22] wd_b[23] wd_b[24] wd_b[25] wd_b[26] wd_b[27] wd_b[28] wd_b[29] wd_b[30] wd_b[31] wd_b[32] wd_b[33] wd_b[34] wd_b[35] id[0] 
.outputs rq_a[0] rq_a[1] rq_a[2] rq_a[3] rq_a[4] rq_a[5] rq_a[6] rq_a[7] rq_a[8] rq_a[9] rq_a[10] rq_a[11] rq_a[12] rq_a[14] rq_a[15] rq_a[16] rq_a[17] rq_b[0] rq_b[1] rq_b[2] rq_b[3] rq_b[4] rq_b[5] rq_b[6] rq_b[7] rq_b[8] rq_b[9] rq_b[10] rq_b[11] rq_b[12] rq_b[13] rq_b[14] rq_b[15] rq_b[16] rq_b[17] rq_a[13] rq_a[18] rq_a[19] rq_a[20] rq_a[21] rq_a[22] rq_a[23] rq_a[24] rq_a[25] rq_a[26] rq_a[27] rq_a[28] rq_a[29] rq_a[30] rq_a[31] rq_a[32] rq_a[33] rq_a[34] rq_a[35] rq_b[18] rq_b[19] rq_b[20] rq_b[21] rq_b[22] rq_b[23] rq_b[24] rq_b[25] rq_b[26] rq_b[27] rq_b[28] rq_b[29] rq_b[30] rq_b[31] rq_b[32] rq_b[33] rq_b[34] rq_b[35] 

#IO assignments
.names rq_a[0]_input_0_0 rq_a[0]
1 1
.names rq_a[1]_input_0_0 rq_a[1]
1 1
.names rq_a[2]_input_0_0 rq_a[2]
1 1
.names rq_a[3]_input_0_0 rq_a[3]
1 1
.names rq_a[4]_input_0_0 rq_a[4]
1 1
.names rq_a[5]_input_0_0 rq_a[5]
1 1
.names rq_a[6]_input_0_0 rq_a[6]
1 1
.names rq_a[7]_input_0_0 rq_a[7]
1 1
.names rq_a[8]_input_0_0 rq_a[8]
1 1
.names rq_a[9]_input_0_0 rq_a[9]
1 1
.names rq_a[10]_input_0_0 rq_a[10]
1 1
.names rq_a[11]_input_0_0 rq_a[11]
1 1
.names rq_a[12]_input_0_0 rq_a[12]
1 1
.names rq_a[14]_input_0_0 rq_a[14]
1 1
.names rq_a[15]_input_0_0 rq_a[15]
1 1
.names rq_a[16]_input_0_0 rq_a[16]
1 1
.names rq_a[17]_input_0_0 rq_a[17]
1 1
.names rq_b[0]_input_0_0 rq_b[0]
1 1
.names rq_b[1]_input_0_0 rq_b[1]
1 1
.names rq_b[2]_input_0_0 rq_b[2]
1 1
.names rq_b[3]_input_0_0 rq_b[3]
1 1
.names rq_b[4]_input_0_0 rq_b[4]
1 1
.names rq_b[5]_input_0_0 rq_b[5]
1 1
.names rq_b[6]_input_0_0 rq_b[6]
1 1
.names rq_b[7]_input_0_0 rq_b[7]
1 1
.names rq_b[8]_input_0_0 rq_b[8]
1 1
.names rq_b[9]_input_0_0 rq_b[9]
1 1
.names rq_b[10]_input_0_0 rq_b[10]
1 1
.names rq_b[11]_input_0_0 rq_b[11]
1 1
.names rq_b[12]_input_0_0 rq_b[12]
1 1
.names rq_b[13]_input_0_0 rq_b[13]
1 1
.names rq_b[14]_input_0_0 rq_b[14]
1 1
.names rq_b[15]_input_0_0 rq_b[15]
1 1
.names rq_b[16]_input_0_0 rq_b[16]
1 1
.names rq_b[17]_input_0_0 rq_b[17]
1 1
.names rq_a[13]_input_0_0 rq_a[13]
1 1
.names rq_a[18]_input_0_0 rq_a[18]
1 1
.names rq_a[19]_input_0_0 rq_a[19]
1 1
.names rq_a[20]_input_0_0 rq_a[20]
1 1
.names rq_a[21]_input_0_0 rq_a[21]
1 1
.names rq_a[22]_input_0_0 rq_a[22]
1 1
.names rq_a[23]_input_0_0 rq_a[23]
1 1
.names rq_a[24]_input_0_0 rq_a[24]
1 1
.names rq_a[25]_input_0_0 rq_a[25]
1 1
.names rq_a[26]_input_0_0 rq_a[26]
1 1
.names rq_a[27]_input_0_0 rq_a[27]
1 1
.names rq_a[28]_input_0_0 rq_a[28]
1 1
.names rq_a[29]_input_0_0 rq_a[29]
1 1
.names rq_a[30]_input_0_0 rq_a[30]
1 1
.names rq_a[31]_input_0_0 rq_a[31]
1 1
.names rq_a[32]_input_0_0 rq_a[32]
1 1
.names rq_a[33]_input_0_0 rq_a[33]
1 1
.names rq_a[34]_input_0_0 rq_a[34]
1 1
.names rq_a[35]_input_0_0 rq_a[35]
1 1
.names rq_b[18]_input_0_0 rq_b[18]
1 1
.names rq_b[19]_input_0_0 rq_b[19]
1 1
.names rq_b[20]_input_0_0 rq_b[20]
1 1
.names rq_b[21]_input_0_0 rq_b[21]
1 1
.names rq_b[22]_input_0_0 rq_b[22]
1 1
.names rq_b[23]_input_0_0 rq_b[23]
1 1
.names rq_b[24]_input_0_0 rq_b[24]
1 1
.names rq_b[25]_input_0_0 rq_b[25]
1 1
.names rq_b[26]_input_0_0 rq_b[26]
1 1
.names rq_b[27]_input_0_0 rq_b[27]
1 1
.names rq_b[28]_input_0_0 rq_b[28]
1 1
.names rq_b[29]_input_0_0 rq_b[29]
1 1
.names rq_b[30]_input_0_0 rq_b[30]
1 1
.names rq_b[31]_input_0_0 rq_b[31]
1 1
.names rq_b[32]_input_0_0 rq_b[32]
1 1
.names rq_b[33]_input_0_0 rq_b[33]
1 1
.names rq_b[34]_input_0_0 rq_b[34]
1 1
.names rq_b[35]_input_0_0 rq_b[35]
1 1
.names clock1 clock1_output_0_0
1 1
.names rce_a rce_a_output_0_0
1 1
.names addr_a[0] addr_a[0]_output_0_0
1 1
.names addr_a[1] addr_a[1]_output_0_0
1 1
.names addr_a[2] addr_a[2]_output_0_0
1 1
.names addr_a[3] addr_a[3]_output_0_0
1 1
.names addr_a[4] addr_a[4]_output_0_0
1 1
.names addr_a[5] addr_a[5]_output_0_0
1 1
.names addr_a[6] addr_a[6]_output_0_0
1 1
.names addr_a[7] addr_a[7]_output_0_0
1 1
.names addr_a[8] addr_a[8]_output_0_0
1 1
.names addr_a[9] addr_a[9]_output_0_0
1 1
.names wce_a wce_a_output_0_0
1 1
.names wd_a[0] wd_a[0]_output_0_0
1 1
.names wd_a[1] wd_a[1]_output_0_0
1 1
.names wd_a[2] wd_a[2]_output_0_0
1 1
.names wd_a[3] wd_a[3]_output_0_0
1 1
.names wd_a[4] wd_a[4]_output_0_0
1 1
.names wd_a[5] wd_a[5]_output_0_0
1 1
.names wd_a[6] wd_a[6]_output_0_0
1 1
.names wd_a[7] wd_a[7]_output_0_0
1 1
.names wd_a[8] wd_a[8]_output_0_0
1 1
.names wd_a[9] wd_a[9]_output_0_0
1 1
.names wd_a[10] wd_a[10]_output_0_0
1 1
.names wd_a[11] wd_a[11]_output_0_0
1 1
.names wd_a[12] wd_a[12]_output_0_0
1 1
.names wd_a[13] wd_a[13]_output_0_0
1 1
.names wd_a[14] wd_a[14]_output_0_0
1 1
.names wd_a[15] wd_a[15]_output_0_0
1 1
.names wd_a[16] wd_a[16]_output_0_0
1 1
.names wd_a[17] wd_a[17]_output_0_0
1 1
.names wd_a[18] wd_a[18]_output_0_0
1 1
.names wd_a[19] wd_a[19]_output_0_0
1 1
.names wd_a[20] wd_a[20]_output_0_0
1 1
.names wd_a[21] wd_a[21]_output_0_0
1 1
.names wd_a[22] wd_a[22]_output_0_0
1 1
.names wd_a[23] wd_a[23]_output_0_0
1 1
.names wd_a[24] wd_a[24]_output_0_0
1 1
.names wd_a[25] wd_a[25]_output_0_0
1 1
.names wd_a[26] wd_a[26]_output_0_0
1 1
.names wd_a[27] wd_a[27]_output_0_0
1 1
.names wd_a[28] wd_a[28]_output_0_0
1 1
.names wd_a[29] wd_a[29]_output_0_0
1 1
.names wd_a[30] wd_a[30]_output_0_0
1 1
.names wd_a[31] wd_a[31]_output_0_0
1 1
.names wd_a[32] wd_a[32]_output_0_0
1 1
.names wd_a[33] wd_a[33]_output_0_0
1 1
.names wd_a[34] wd_a[34]_output_0_0
1 1
.names wd_a[35] wd_a[35]_output_0_0
1 1
.names clock0 clock0_output_0_0
1 1
.names rce_b rce_b_output_0_0
1 1
.names addr_b[0] addr_b[0]_output_0_0
1 1
.names addr_b[1] addr_b[1]_output_0_0
1 1
.names addr_b[2] addr_b[2]_output_0_0
1 1
.names addr_b[3] addr_b[3]_output_0_0
1 1
.names addr_b[4] addr_b[4]_output_0_0
1 1
.names addr_b[5] addr_b[5]_output_0_0
1 1
.names addr_b[6] addr_b[6]_output_0_0
1 1
.names addr_b[7] addr_b[7]_output_0_0
1 1
.names addr_b[8] addr_b[8]_output_0_0
1 1
.names addr_b[9] addr_b[9]_output_0_0
1 1
.names wce_b wce_b_output_0_0
1 1
.names wd_b[0] wd_b[0]_output_0_0
1 1
.names wd_b[1] wd_b[1]_output_0_0
1 1
.names wd_b[2] wd_b[2]_output_0_0
1 1
.names wd_b[3] wd_b[3]_output_0_0
1 1
.names wd_b[4] wd_b[4]_output_0_0
1 1
.names wd_b[5] wd_b[5]_output_0_0
1 1
.names wd_b[6] wd_b[6]_output_0_0
1 1
.names wd_b[7] wd_b[7]_output_0_0
1 1
.names wd_b[8] wd_b[8]_output_0_0
1 1
.names wd_b[9] wd_b[9]_output_0_0
1 1
.names wd_b[10] wd_b[10]_output_0_0
1 1
.names wd_b[11] wd_b[11]_output_0_0
1 1
.names wd_b[12] wd_b[12]_output_0_0
1 1
.names wd_b[13] wd_b[13]_output_0_0
1 1
.names wd_b[14] wd_b[14]_output_0_0
1 1
.names wd_b[15] wd_b[15]_output_0_0
1 1
.names wd_b[16] wd_b[16]_output_0_0
1 1
.names wd_b[17] wd_b[17]_output_0_0
1 1
.names wd_b[18] wd_b[18]_output_0_0
1 1
.names wd_b[19] wd_b[19]_output_0_0
1 1
.names wd_b[20] wd_b[20]_output_0_0
1 1
.names wd_b[21] wd_b[21]_output_0_0
1 1
.names wd_b[22] wd_b[22]_output_0_0
1 1
.names wd_b[23] wd_b[23]_output_0_0
1 1
.names wd_b[24] wd_b[24]_output_0_0
1 1
.names wd_b[25] wd_b[25]_output_0_0
1 1
.names wd_b[26] wd_b[26]_output_0_0
1 1
.names wd_b[27] wd_b[27]_output_0_0
1 1
.names wd_b[28] wd_b[28]_output_0_0
1 1
.names wd_b[29] wd_b[29]_output_0_0
1 1
.names wd_b[30] wd_b[30]_output_0_0
1 1
.names wd_b[31] wd_b[31]_output_0_0
1 1
.names wd_b[32] wd_b[32]_output_0_0
1 1
.names wd_b[33] wd_b[33]_output_0_0
1 1
.names wd_b[34] wd_b[34]_output_0_0
1 1
.names wd_b[35] wd_b[35]_output_0_0
1 1
.names id[0] id[0]_output_0_0
1 1

#Interconnect
.names clock1_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_0_0
1 1
.names clock1_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_1_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3313_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_clock_0_0
1 1
.names clock1_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_clock_0_0
1 1
.names rce_a_output_0_0 lut_genblk1[0].dpram_36x1024_submodule.rce_a_input_0_4
1 1
.names rce_a_output_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_input_0_4
1 1
.names rce_a_output_0_0 lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_2
1 1
.names addr_a[0]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_5
1 1
.names addr_a[0]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_5
1 1
.names addr_a[1]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_6
1 1
.names addr_a[1]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_6
1 1
.names addr_a[2]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_7
1 1
.names addr_a[2]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_7
1 1
.names addr_a[3]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_8
1 1
.names addr_a[3]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_8
1 1
.names addr_a[4]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_9
1 1
.names addr_a[4]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_9
1 1
.names addr_a[5]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_10
1 1
.names addr_a[5]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_10
1 1
.names addr_a[6]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_11
1 1
.names addr_a[6]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_11
1 1
.names addr_a[7]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_12
1 1
.names addr_a[7]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_12
1 1
.names addr_a[8]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_13
1 1
.names addr_a[8]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_13
1 1
.names addr_a[9]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_14
1 1
.names wce_a_output_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_input_0_0
1 1
.names wd_a[0]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_0
1 1
.names wd_a[1]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_1
1 1
.names wd_a[2]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_2
1 1
.names wd_a[3]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_3
1 1
.names wd_a[4]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_4
1 1
.names wd_a[5]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_5
1 1
.names wd_a[6]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_6
1 1
.names wd_a[7]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_7
1 1
.names wd_a[8]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_16
1 1
.names wd_a[9]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_8
1 1
.names wd_a[10]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_9
1 1
.names wd_a[11]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_10
1 1
.names wd_a[12]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_11
1 1
.names wd_a[13]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_12
1 1
.names wd_a[14]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_13
1 1
.names wd_a[15]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_14
1 1
.names wd_a[16]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_15
1 1
.names wd_a[17]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_17
1 1
.names wd_a[18]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_0
1 1
.names wd_a[19]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_1
1 1
.names wd_a[20]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_2
1 1
.names wd_a[21]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_3
1 1
.names wd_a[22]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_4
1 1
.names wd_a[23]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_5
1 1
.names wd_a[24]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_6
1 1
.names wd_a[25]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_7
1 1
.names wd_a[26]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_16
1 1
.names wd_a[27]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_8
1 1
.names wd_a[28]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_9
1 1
.names wd_a[29]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_10
1 1
.names wd_a[30]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_11
1 1
.names wd_a[31]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_12
1 1
.names wd_a[32]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_13
1 1
.names wd_a[33]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_14
1 1
.names wd_a[34]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_15
1 1
.names wd_a[35]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_17
1 1
.names clock0_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_2_0
1 1
.names clock0_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_3_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3320_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_clock_0_0
1 1
.names clock0_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_clock_0_0
1 1
.names rce_b_output_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_input_0_0
1 1
.names rce_b_output_0_0 lut_genblk1[0].dpram_36x1024_submodule.rce_b_input_0_2
1 1
.names rce_b_output_0_0 lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_2
1 1
.names addr_b[0]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_5
1 1
.names addr_b[0]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_5
1 1
.names addr_b[1]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_6
1 1
.names addr_b[1]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_6
1 1
.names addr_b[2]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_7
1 1
.names addr_b[2]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_7
1 1
.names addr_b[3]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_8
1 1
.names addr_b[3]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_8
1 1
.names addr_b[4]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_9
1 1
.names addr_b[4]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_9
1 1
.names addr_b[5]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_10
1 1
.names addr_b[5]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_10
1 1
.names addr_b[6]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_11
1 1
.names addr_b[6]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_11
1 1
.names addr_b[7]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_12
1 1
.names addr_b[7]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_12
1 1
.names addr_b[8]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_13
1 1
.names addr_b[8]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_13
1 1
.names addr_b[9]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_14
1 1
.names wce_b_output_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_input_0_1
1 1
.names wd_b[0]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_0
1 1
.names wd_b[1]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_1
1 1
.names wd_b[2]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_2
1 1
.names wd_b[3]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_3
1 1
.names wd_b[4]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_4
1 1
.names wd_b[5]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_5
1 1
.names wd_b[6]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_6
1 1
.names wd_b[7]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_7
1 1
.names wd_b[8]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_16
1 1
.names wd_b[9]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_8
1 1
.names wd_b[10]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_9
1 1
.names wd_b[11]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_10
1 1
.names wd_b[12]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_11
1 1
.names wd_b[13]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_12
1 1
.names wd_b[14]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_13
1 1
.names wd_b[15]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_14
1 1
.names wd_b[16]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_15
1 1
.names wd_b[17]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_17
1 1
.names wd_b[18]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_0
1 1
.names wd_b[19]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_1
1 1
.names wd_b[20]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_2
1 1
.names wd_b[21]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_3
1 1
.names wd_b[22]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_4
1 1
.names wd_b[23]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_5
1 1
.names wd_b[24]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_6
1 1
.names wd_b[25]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_7
1 1
.names wd_b[26]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_16
1 1
.names wd_b[27]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_8
1 1
.names wd_b[28]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_9
1 1
.names wd_b[29]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_10
1 1
.names wd_b[30]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_11
1 1
.names wd_b[31]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_12
1 1
.names wd_b[32]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_13
1 1
.names wd_b[33]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_14
1 1
.names wd_b[34]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_15
1 1
.names wd_b[35]_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_17
1 1
.names id[0]_output_0_0 lut_genblk1[0].dpram_36x1024_submodule.rce_a_input_0_1
1 1
.names id[0]_output_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_input_0_1
1 1
.names id[0]_output_0_0 lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_1
1 1
.names id[0]_output_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_input_0_3
1 1
.names id[0]_output_0_0 lut_genblk1[0].dpram_36x1024_submodule.rce_b_input_0_1
1 1
.names id[0]_output_0_0 lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_1
1 1
.names lut_rq_a[0]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_input_0_0
1 1
.names lut_rq_a[0]_output_0_0 rq_a[0]_input_0_0
1 1
.names lut_rq_a[1]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_input_0_0
1 1
.names lut_rq_a[1]_output_0_0 rq_a[1]_input_0_0
1 1
.names lut_rq_a[2]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_input_0_0
1 1
.names lut_rq_a[2]_output_0_0 rq_a[2]_input_0_0
1 1
.names lut_rq_a[3]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_input_0_0
1 1
.names lut_rq_a[3]_output_0_0 rq_a[3]_input_0_0
1 1
.names lut_rq_a[4]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_input_0_0
1 1
.names lut_rq_a[4]_output_0_0 rq_a[4]_input_0_0
1 1
.names lut_rq_a[5]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_input_0_0
1 1
.names lut_rq_a[5]_output_0_0 rq_a[5]_input_0_0
1 1
.names lut_rq_a[6]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_input_0_0
1 1
.names lut_rq_a[6]_output_0_0 rq_a[6]_input_0_0
1 1
.names lut_rq_a[7]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_input_0_0
1 1
.names lut_rq_a[7]_output_0_0 rq_a[7]_input_0_0
1 1
.names lut_rq_a[8]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_input_0_0
1 1
.names lut_rq_a[8]_output_0_0 rq_a[8]_input_0_0
1 1
.names lut_rq_a[9]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_input_0_0
1 1
.names lut_rq_a[9]_output_0_0 rq_a[9]_input_0_0
1 1
.names lut_rq_a[10]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_input_0_0
1 1
.names lut_rq_a[10]_output_0_0 rq_a[10]_input_0_0
1 1
.names lut_rq_a[11]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_input_0_0
1 1
.names lut_rq_a[11]_output_0_0 rq_a[11]_input_0_0
1 1
.names lut_rq_a[12]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_input_0_0
1 1
.names lut_rq_a[12]_output_0_0 rq_a[12]_input_0_0
1 1
.names lut_rq_a[13]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_input_0_0
1 1
.names lut_rq_a[13]_output_0_0 rq_a[13]_input_0_0
1 1
.names lut_rq_a[14]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_input_0_0
1 1
.names lut_rq_a[14]_output_0_0 rq_a[14]_input_0_0
1 1
.names lut_rq_a[15]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_input_0_0
1 1
.names lut_rq_a[15]_output_0_0 rq_a[15]_input_0_0
1 1
.names lut_rq_a[16]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_input_0_0
1 1
.names lut_rq_a[16]_output_0_0 rq_a[16]_input_0_0
1 1
.names lut_rq_a[17]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_input_0_0
1 1
.names lut_rq_a[17]_output_0_0 rq_a[17]_input_0_0
1 1
.names lut_rq_a[18]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_input_0_0
1 1
.names lut_rq_a[18]_output_0_0 rq_a[18]_input_0_0
1 1
.names lut_rq_a[19]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_input_0_0
1 1
.names lut_rq_a[19]_output_0_0 rq_a[19]_input_0_0
1 1
.names lut_rq_a[20]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_input_0_0
1 1
.names lut_rq_a[20]_output_0_0 rq_a[20]_input_0_0
1 1
.names lut_rq_a[21]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_input_0_0
1 1
.names lut_rq_a[21]_output_0_0 rq_a[21]_input_0_0
1 1
.names lut_rq_a[22]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_input_0_0
1 1
.names lut_rq_a[22]_output_0_0 rq_a[22]_input_0_0
1 1
.names lut_rq_a[23]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_input_0_0
1 1
.names lut_rq_a[23]_output_0_0 rq_a[23]_input_0_0
1 1
.names lut_rq_a[24]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_input_0_0
1 1
.names lut_rq_a[24]_output_0_0 rq_a[24]_input_0_0
1 1
.names lut_rq_a[25]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_input_0_0
1 1
.names lut_rq_a[25]_output_0_0 rq_a[25]_input_0_0
1 1
.names lut_rq_a[26]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_input_0_0
1 1
.names lut_rq_a[26]_output_0_0 rq_a[26]_input_0_0
1 1
.names lut_rq_a[27]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_input_0_0
1 1
.names lut_rq_a[27]_output_0_0 rq_a[27]_input_0_0
1 1
.names lut_rq_a[28]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_input_0_0
1 1
.names lut_rq_a[28]_output_0_0 rq_a[28]_input_0_0
1 1
.names lut_rq_a[29]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_input_0_0
1 1
.names lut_rq_a[29]_output_0_0 rq_a[29]_input_0_0
1 1
.names lut_rq_a[30]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_input_0_0
1 1
.names lut_rq_a[30]_output_0_0 rq_a[30]_input_0_0
1 1
.names lut_rq_a[31]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_input_0_0
1 1
.names lut_rq_a[31]_output_0_0 rq_a[31]_input_0_0
1 1
.names lut_rq_a[32]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_input_0_0
1 1
.names lut_rq_a[32]_output_0_0 rq_a[32]_input_0_0
1 1
.names lut_rq_a[33]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_input_0_0
1 1
.names lut_rq_a[33]_output_0_0 rq_a[33]_input_0_0
1 1
.names lut_rq_a[34]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_input_0_0
1 1
.names lut_rq_a[34]_output_0_0 rq_a[34]_input_0_0
1 1
.names lut_rq_a[35]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_input_0_0
1 1
.names lut_rq_a[35]_output_0_0 rq_a[35]_input_0_0
1 1
.names lut_rq_b[0]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_input_0_0
1 1
.names lut_rq_b[0]_output_0_0 rq_b[0]_input_0_0
1 1
.names lut_rq_b[1]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_input_0_0
1 1
.names lut_rq_b[1]_output_0_0 rq_b[1]_input_0_0
1 1
.names lut_rq_b[2]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_input_0_0
1 1
.names lut_rq_b[2]_output_0_0 rq_b[2]_input_0_0
1 1
.names lut_rq_b[3]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_input_0_0
1 1
.names lut_rq_b[3]_output_0_0 rq_b[3]_input_0_0
1 1
.names lut_rq_b[4]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_input_0_0
1 1
.names lut_rq_b[4]_output_0_0 rq_b[4]_input_0_0
1 1
.names lut_rq_b[5]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_input_0_0
1 1
.names lut_rq_b[5]_output_0_0 rq_b[5]_input_0_0
1 1
.names lut_rq_b[6]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_input_0_0
1 1
.names lut_rq_b[6]_output_0_0 rq_b[6]_input_0_0
1 1
.names lut_rq_b[7]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_input_0_0
1 1
.names lut_rq_b[7]_output_0_0 rq_b[7]_input_0_0
1 1
.names lut_rq_b[8]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_input_0_0
1 1
.names lut_rq_b[8]_output_0_0 rq_b[8]_input_0_0
1 1
.names lut_rq_b[9]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_input_0_0
1 1
.names lut_rq_b[9]_output_0_0 rq_b[9]_input_0_0
1 1
.names lut_rq_b[10]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_input_0_0
1 1
.names lut_rq_b[10]_output_0_0 rq_b[10]_input_0_0
1 1
.names lut_rq_b[11]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_input_0_0
1 1
.names lut_rq_b[11]_output_0_0 rq_b[11]_input_0_0
1 1
.names lut_rq_b[12]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_input_0_0
1 1
.names lut_rq_b[12]_output_0_0 rq_b[12]_input_0_0
1 1
.names lut_rq_b[13]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_input_0_0
1 1
.names lut_rq_b[13]_output_0_0 rq_b[13]_input_0_0
1 1
.names lut_rq_b[14]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_input_0_0
1 1
.names lut_rq_b[14]_output_0_0 rq_b[14]_input_0_0
1 1
.names lut_rq_b[15]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_input_0_0
1 1
.names lut_rq_b[15]_output_0_0 rq_b[15]_input_0_0
1 1
.names lut_rq_b[16]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_input_0_0
1 1
.names lut_rq_b[16]_output_0_0 rq_b[16]_input_0_0
1 1
.names lut_rq_b[17]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_input_0_0
1 1
.names lut_rq_b[17]_output_0_0 rq_b[17]_input_0_0
1 1
.names lut_rq_b[18]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_input_0_0
1 1
.names lut_rq_b[18]_output_0_0 rq_b[18]_input_0_0
1 1
.names lut_rq_b[19]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_input_0_0
1 1
.names lut_rq_b[19]_output_0_0 rq_b[19]_input_0_0
1 1
.names lut_rq_b[20]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_input_0_0
1 1
.names lut_rq_b[20]_output_0_0 rq_b[20]_input_0_0
1 1
.names lut_rq_b[21]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_input_0_0
1 1
.names lut_rq_b[21]_output_0_0 rq_b[21]_input_0_0
1 1
.names lut_rq_b[22]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_input_0_0
1 1
.names lut_rq_b[22]_output_0_0 rq_b[22]_input_0_0
1 1
.names lut_rq_b[23]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_input_0_0
1 1
.names lut_rq_b[23]_output_0_0 rq_b[23]_input_0_0
1 1
.names lut_rq_b[24]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_input_0_0
1 1
.names lut_rq_b[24]_output_0_0 rq_b[24]_input_0_0
1 1
.names lut_rq_b[25]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_input_0_0
1 1
.names lut_rq_b[25]_output_0_0 rq_b[25]_input_0_0
1 1
.names lut_rq_b[26]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_input_0_0
1 1
.names lut_rq_b[26]_output_0_0 rq_b[26]_input_0_0
1 1
.names lut_rq_b[27]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_input_0_0
1 1
.names lut_rq_b[27]_output_0_0 rq_b[27]_input_0_0
1 1
.names lut_rq_b[28]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_input_0_0
1 1
.names lut_rq_b[28]_output_0_0 rq_b[28]_input_0_0
1 1
.names lut_rq_b[29]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_input_0_0
1 1
.names lut_rq_b[29]_output_0_0 rq_b[29]_input_0_0
1 1
.names lut_rq_b[30]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_input_0_0
1 1
.names lut_rq_b[30]_output_0_0 rq_b[30]_input_0_0
1 1
.names lut_rq_b[31]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_input_0_0
1 1
.names lut_rq_b[31]_output_0_0 rq_b[31]_input_0_0
1 1
.names lut_rq_b[32]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_input_0_0
1 1
.names lut_rq_b[32]_output_0_0 rq_b[32]_input_0_0
1 1
.names lut_rq_b[33]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_input_0_0
1 1
.names lut_rq_b[33]_output_0_0 rq_b[33]_input_0_0
1 1
.names lut_rq_b[34]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_input_0_0
1 1
.names lut_rq_b[34]_output_0_0 rq_b[34]_input_0_0
1 1
.names lut_rq_b[35]_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_input_0_0
1 1
.names lut_rq_b[35]_output_0_0 rq_b[35]_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_21_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3313_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3313_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3320_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3320_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_input_1_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_input_2_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_output_0_0 lut_rq_a[0]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_output_0_0 lut_rq_a[1]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_output_0_0 lut_rq_a[2]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_output_0_0 lut_rq_a[3]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_output_0_0 lut_rq_a[4]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_output_0_0 lut_rq_a[5]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_output_0_0 lut_rq_a[6]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_output_0_0 lut_rq_a[7]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_output_0_0 lut_rq_a[8]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_output_0_0 lut_rq_a[9]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_output_0_0 lut_rq_a[10]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_output_0_0 lut_rq_a[11]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_output_0_0 lut_rq_a[12]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_output_0_0 lut_rq_a[13]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_output_0_0 lut_rq_a[14]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_output_0_0 lut_rq_a[15]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_output_0_0 lut_rq_a[16]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_output_0_0 lut_rq_a[17]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_output_0_0 lut_rq_a[18]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_output_0_0 lut_rq_a[19]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_output_0_0 lut_rq_a[20]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_output_0_0 lut_rq_a[21]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_output_0_0 lut_rq_a[22]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_output_0_0 lut_rq_a[23]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_output_0_0 lut_rq_a[24]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_output_0_0 lut_rq_a[25]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_output_0_0 lut_rq_a[26]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_output_0_0 lut_rq_a[27]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_output_0_0 lut_rq_a[28]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_output_0_0 lut_rq_a[29]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_output_0_0 lut_rq_a[30]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_output_0_0 lut_rq_a[31]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_output_0_0 lut_rq_a[32]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_output_0_0 lut_rq_a[33]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_output_0_0 lut_rq_a[34]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_output_0_0 lut_rq_a[35]_input_0_2
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_input_2_0
1 1
.names lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_input_2_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_output_0_0 lut_rq_b[0]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_output_0_0 lut_rq_b[1]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_output_0_0 lut_rq_b[2]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_output_0_0 lut_rq_b[3]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_output_0_0 lut_rq_b[4]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_output_0_0 lut_rq_b[5]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_output_0_0 lut_rq_b[6]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_output_0_0 lut_rq_b[7]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_output_0_0 lut_rq_b[8]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_output_0_0 lut_rq_b[9]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_output_0_0 lut_rq_b[10]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_output_0_0 lut_rq_b[11]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_output_0_0 lut_rq_b[12]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_output_0_0 lut_rq_b[13]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_output_0_0 lut_rq_b[14]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_output_0_0 lut_rq_b[15]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_output_0_0 lut_rq_b[16]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_output_0_0 lut_rq_b[17]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_output_0_0 lut_rq_b[18]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_output_0_0 lut_rq_b[19]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_output_0_0 lut_rq_b[20]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_output_0_0 lut_rq_b[21]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_output_0_0 lut_rq_b[22]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_output_0_0 lut_rq_b[23]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_output_0_0 lut_rq_b[24]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_output_0_0 lut_rq_b[25]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_output_0_0 lut_rq_b[26]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_output_0_0 lut_rq_b[27]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_output_0_0 lut_rq_b[28]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_output_0_0 lut_rq_b[29]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_output_0_0 lut_rq_b[30]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_output_0_0 lut_rq_b[31]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_output_0_0 lut_rq_b[32]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_output_0_0 lut_rq_b[33]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_output_0_0 lut_rq_b[34]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_output_0_0 lut_rq_b[35]_input_0_2
1 1
.names lut_genblk1[0].dpram_36x1024_submodule.rce_a_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_14_0
1 1
.names lut_genblk1[0].dpram_36x1024_submodule.rce_a_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_15_0
1 1
.names lut_genblk1[0].dpram_36x1024_submodule.rce_a_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3320_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[1]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[16]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[15]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[17]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[35]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[4]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[12]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[6]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[5]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[7]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[3]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[10]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[8]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[9]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[2]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[11]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[14]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[0]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[34]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[13]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[33]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[32]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[30]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[31]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[28]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[29]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[27]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[18]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[26]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[25]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[23]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[24]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[21]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[22]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[20]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0 lut_rq_a[19]_input_0_1
1 1
.names lut_genblk1[0].dpram_36x1024_submodule.rce_b_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_4_0
1 1
.names lut_genblk1[0].dpram_36x1024_submodule.rce_b_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_5_0
1 1
.names lut_genblk1[0].dpram_36x1024_submodule.rce_b_output_0_0 dffre_$auto$memory_libmap.cc:2267:execute$3313_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[19]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[20]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[6]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[13]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[12]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[17]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[16]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[30]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[25]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[1]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[0]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[7]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[8]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[15]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[14]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[3]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[2]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[11]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[9]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[23]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[22]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[21]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[31]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[27]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[28]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[26]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[24]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[35]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[34]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[33]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[29]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[4]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[18]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[10]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[5]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0 lut_rq_b[32]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_13 lut_rq_b[32]_input_0_2
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_6 lut_rq_b[6]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_12 lut_rq_a[13]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_17 lut_rq_a[17]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_0 lut_rq_a[18]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_1 lut_rq_a[19]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_2 lut_rq_a[20]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_4 lut_rq_a[4]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_3 lut_rq_a[21]_input_0_2
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_4 lut_rq_a[22]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_5 lut_rq_a[23]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_6 lut_rq_a[24]_input_0_2
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_7 lut_rq_a[25]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_16 lut_rq_a[26]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_8 lut_rq_a[27]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_9 lut_rq_a[28]_input_0_2
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_10 lut_rq_a[29]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_11 lut_rq_a[30]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_12 lut_rq_a[31]_input_0_2
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_13 lut_rq_a[32]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_14 lut_rq_a[33]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_15 lut_rq_a[34]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_3 lut_rq_a[3]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_2 lut_rq_a[2]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_1 lut_rq_a[1]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_0 lut_rq_a[0]_input_0_4
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_6_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_7_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_8_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_8_1
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_9_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_9_1
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_16_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_17_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_18_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_18_1
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_19_0
1 1
.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_output_0_0 RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_19_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_5 lut_rq_b[5]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_13 lut_rq_a[14]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_4 lut_rq_b[4]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_2 lut_rq_b[20]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_14 lut_rq_a[15]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_1 lut_rq_b[19]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_15 lut_rq_a[16]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_11 lut_rq_b[30]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_0 lut_rq_b[18]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_7 lut_rq_b[25]_input_0_2
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_17 lut_rq_b[17]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_15 lut_rq_b[16]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_17 lut_rq_a[35]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_16 lut_rq_b[8]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_7 lut_rq_b[7]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_0 lut_rq_b[0]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_1 lut_rq_b[1]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_14 lut_rq_b[15]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_13 lut_rq_b[14]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_12 lut_rq_b[13]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_11 lut_rq_b[12]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_10 lut_rq_b[11]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_9 lut_rq_b[10]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_8 lut_rq_b[9]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_5 lut_rq_b[23]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_4 lut_rq_b[22]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_2 lut_rq_b[2]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_3 lut_rq_b[3]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_11 lut_rq_a[12]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_5 lut_rq_a[5]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_6 lut_rq_a[6]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_7 lut_rq_a[7]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_3 lut_rq_b[21]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_10 lut_rq_a[11]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_12 lut_rq_b[31]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_9 lut_rq_a[10]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_8 lut_rq_a[9]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_16 lut_rq_a[8]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_6 lut_rq_b[24]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_16 lut_rq_b[26]_input_0_4
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_8 lut_rq_b[27]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_9 lut_rq_b[28]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_17 lut_rq_b[35]_input_0_3
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_15 lut_rq_b[34]_input_0_1
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_14 lut_rq_b[33]_input_0_0
1 1
.names RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_10 lut_rq_b[29]_input_0_2
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_19_1 \
    CLK_A1=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_0_0 \
    CLK_A2=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_1_0 \
    CLK_B1=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_2_0 \
    CLK_B2=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_clock_3_0 \
    FLUSH1=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_20_0 \
    FLUSH2=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_21_0 \
    REN_A1=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_4_0 \
    REN_A2=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_5_0 \
    REN_B1=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_14_0 \
    REN_B2=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_11_17 \
    WEN_A1=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_6_0 \
    WEN_A2=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_7_0 \
    WEN_B1=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_16_0 \
    WEN_B2=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_11 \
    RDATA_A1[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_12 \
    RDATA_A1[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_13 \
    RDATA_A1[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_14 \
    RDATA_A1[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_15 \
    RDATA_A1[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_16 \
    RDATA_A1[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_0_17 \
    RDATA_A2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_13 \
    RDATA_A2[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_14 \
    RDATA_A2[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_15 \
    RDATA_A2[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_16 \
    RDATA_A2[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_1_17 \
    RDATA_B1[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_0 \
    RDATA_B1[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_1 \
    RDATA_B1[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_2 \
    RDATA_B1[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_3 \
    RDATA_B1[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_4 \
    RDATA_B1[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_5 \
    RDATA_B1[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_6 \
    RDATA_B1[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_7 \
    RDATA_B1[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_8 \
    RDATA_B1[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_9 \
    RDATA_B1[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_10 \
    RDATA_B1[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_11 \
    RDATA_B1[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_12 \
    RDATA_B1[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_13 \
    RDATA_B1[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_14 \
    RDATA_B1[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_15 \
    RDATA_B1[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_16 \
    RDATA_B1[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_2_17 \
    RDATA_B2[0]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_0 \
    RDATA_B2[1]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_1 \
    RDATA_B2[2]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_2 \
    RDATA_B2[3]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_3 \
    RDATA_B2[4]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_4 \
    RDATA_B2[5]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_5 \
    RDATA_B2[6]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_6 \
    RDATA_B2[7]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_7 \
    RDATA_B2[8]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_8 \
    RDATA_B2[9]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_9 \
    RDATA_B2[10]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_10 \
    RDATA_B2[11]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_11 \
    RDATA_B2[12]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_12 \
    RDATA_B2[13]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_13 \
    RDATA_B2[14]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_14 \
    RDATA_B2[15]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_15 \
    RDATA_B2[16]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_16 \
    RDATA_B2[17]=RS_TDP36K_$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0]_output_3_17
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 011011011011000000101000000000101000000000110110110110000001010000000010100000000

.names lut_rq_b[19]_input_0_0 lut_rq_b[19]_input_0_1 __vpr__unconn0 lut_rq_b[19]_input_0_3 __vpr__unconn1 lut_rq_b[19]_output_0_0 
10000 1
11000 1
01010 1
11010 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[19]_output_0_0

.names __vpr__unconn2 lut_genblk1[0].dpram_36x1024_submodule.rce_a_input_0_1 __vpr__unconn3 __vpr__unconn4 lut_genblk1[0].dpram_36x1024_submodule.rce_a_input_0_4 lut_genblk1[0].dpram_36x1024_submodule.rce_a_output_0_0 
00001 1

.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_input_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_input_0_1 __vpr__unconn5 __vpr__unconn6 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_input_0_4 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3329_output_0_0 
10000 1

.names lut_rq_a[1]_input_0_0 __vpr__unconn7 __vpr__unconn8 lut_rq_a[1]_input_0_3 lut_rq_a[1]_input_0_4 lut_rq_a[1]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.names __vpr__unconn9 lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_1 lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_2 __vpr__unconn10 __vpr__unconn11 lut_$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 
00000 1
01000 1
01100 1

.names lut_rq_b[20]_input_0_0 lut_rq_b[20]_input_0_1 __vpr__unconn12 __vpr__unconn13 lut_rq_b[20]_input_0_4 lut_rq_b[20]_output_0_0 
11000 1
00001 1
01001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[20]_output_0_0

.names __vpr__unconn14 lut_rq_b[6]_input_0_1 lut_rq_b[6]_input_0_2 __vpr__unconn15 lut_rq_b[6]_input_0_4 lut_rq_b[6]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[6]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2267:execute$3313_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2267:execute$3313_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2267:execute$3313_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2267:execute$3313_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2267:execute$3313_output_0_0

.names lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_input_0_0 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_input_0_1 __vpr__unconn16 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_input_0_3 __vpr__unconn17 lut_$abc$3886$auto$rtlil.cc:2388:ReduceOr$3326_output_0_0 
01000 1

.names __vpr__unconn18 lut_genblk1[0].dpram_36x1024_submodule.rce_b_input_0_1 lut_genblk1[0].dpram_36x1024_submodule.rce_b_input_0_2 __vpr__unconn19 __vpr__unconn20 lut_genblk1[0].dpram_36x1024_submodule.rce_b_output_0_0 
00100 1

.names __vpr__unconn21 lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_1 lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_input_0_2 __vpr__unconn22 __vpr__unconn23 lut_$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y_output_0_0 
00000 1
01000 1
01100 1

.names lut_rq_a[16]_input_0_0 lut_rq_a[16]_input_0_1 lut_rq_a[16]_input_0_2 __vpr__unconn24 __vpr__unconn25 lut_rq_a[16]_output_0_0 
11000 1
00100 1
01100 1
11100 1

.names lut_rq_a[15]_input_0_0 __vpr__unconn26 __vpr__unconn27 lut_rq_a[15]_input_0_3 lut_rq_a[15]_input_0_4 lut_rq_a[15]_output_0_0 
00010 1
10001 1
00011 1
10011 1

.names __vpr__unconn28 __vpr__unconn29 lut_rq_b[13]_input_0_2 lut_rq_b[13]_input_0_3 lut_rq_b[13]_input_0_4 lut_rq_b[13]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.names lut_rq_b[12]_input_0_0 lut_rq_b[12]_input_0_1 __vpr__unconn30 __vpr__unconn31 lut_rq_b[12]_input_0_4 lut_rq_b[12]_output_0_0 
01000 1
11000 1
10001 1
11001 1

.names __vpr__unconn32 lut_rq_b[17]_input_0_1 __vpr__unconn33 lut_rq_b[17]_input_0_3 lut_rq_b[17]_input_0_4 lut_rq_b[17]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_rq_b[16]_input_0_0 __vpr__unconn34 lut_rq_b[16]_input_0_2 __vpr__unconn35 lut_rq_b[16]_input_0_4 lut_rq_b[16]_output_0_0 
00100 1
10100 1
10001 1
10101 1

.names lut_rq_a[17]_input_0_0 __vpr__unconn36 lut_rq_a[17]_input_0_2 __vpr__unconn37 lut_rq_a[17]_input_0_4 lut_rq_a[17]_output_0_0 
00100 1
10001 1
00101 1
10101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[17]_output_0_0

.names lut_rq_a[35]_input_0_0 __vpr__unconn38 lut_rq_a[35]_input_0_2 __vpr__unconn39 lut_rq_a[35]_input_0_4 lut_rq_a[35]_output_0_0 
00100 1
10001 1
00101 1
10101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[35]_output_0_0

.names __vpr__unconn40 lut_rq_b[30]_input_0_1 __vpr__unconn41 lut_rq_b[30]_input_0_3 lut_rq_b[30]_input_0_4 lut_rq_b[30]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_rq_b[25]_input_0_0 __vpr__unconn42 lut_rq_b[25]_input_0_2 __vpr__unconn43 lut_rq_b[25]_input_0_4 lut_rq_b[25]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.names lut_rq_b[1]_input_0_0 __vpr__unconn44 lut_rq_b[1]_input_0_2 __vpr__unconn45 lut_rq_b[1]_input_0_4 lut_rq_b[1]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn46 lut_rq_b[0]_input_0_1 lut_rq_b[0]_input_0_2 lut_rq_b[0]_input_0_3 __vpr__unconn47 lut_rq_b[0]_output_0_0 
01000 1
01010 1
00110 1
01110 1

.names lut_rq_b[7]_input_0_0 __vpr__unconn48 lut_rq_b[7]_input_0_2 lut_rq_b[7]_input_0_3 __vpr__unconn49 lut_rq_b[7]_output_0_0 
10000 1
10010 1
00110 1
10110 1

.names __vpr__unconn50 lut_rq_b[8]_input_0_1 lut_rq_b[8]_input_0_2 __vpr__unconn51 lut_rq_b[8]_input_0_4 lut_rq_b[8]_output_0_0 
01100 1
00001 1
01001 1
01101 1

.names __vpr__unconn52 lut_rq_b[15]_input_0_1 lut_rq_b[15]_input_0_2 __vpr__unconn53 lut_rq_b[15]_input_0_4 lut_rq_b[15]_output_0_0 
00100 1
01100 1
01001 1
01101 1

.names lut_rq_b[14]_input_0_0 __vpr__unconn54 __vpr__unconn55 lut_rq_b[14]_input_0_3 lut_rq_b[14]_input_0_4 lut_rq_b[14]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.names lut_rq_b[3]_input_0_0 __vpr__unconn56 lut_rq_b[3]_input_0_2 __vpr__unconn57 lut_rq_b[3]_input_0_4 lut_rq_b[3]_output_0_0 
00100 1
10100 1
10001 1
10101 1

.names __vpr__unconn58 lut_rq_b[2]_input_0_1 __vpr__unconn59 lut_rq_b[2]_input_0_3 lut_rq_b[2]_input_0_4 lut_rq_b[2]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names __vpr__unconn60 lut_rq_a[4]_input_0_1 lut_rq_a[4]_input_0_2 lut_rq_a[4]_input_0_3 __vpr__unconn61 lut_rq_a[4]_output_0_0 
01000 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[4]_output_0_0

.names lut_rq_b[11]_input_0_0 __vpr__unconn62 lut_rq_b[11]_input_0_2 lut_rq_b[11]_input_0_3 __vpr__unconn63 lut_rq_b[11]_output_0_0 
10100 1
00010 1
10010 1
10110 1

.names __vpr__unconn64 lut_rq_b[9]_input_0_1 lut_rq_b[9]_input_0_2 __vpr__unconn65 lut_rq_b[9]_input_0_4 lut_rq_b[9]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.names lut_rq_a[12]_input_0_0 __vpr__unconn66 lut_rq_a[12]_input_0_2 lut_rq_a[12]_input_0_3 __vpr__unconn67 lut_rq_a[12]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[12]_output_0_0

.names lut_rq_b[23]_input_0_0 __vpr__unconn68 lut_rq_b[23]_input_0_2 lut_rq_b[23]_input_0_3 __vpr__unconn69 lut_rq_b[23]_output_0_0 
10000 1
10010 1
00110 1
10110 1

.names __vpr__unconn70 lut_rq_b[22]_input_0_1 lut_rq_b[22]_input_0_2 __vpr__unconn71 lut_rq_b[22]_input_0_4 lut_rq_b[22]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.names lut_rq_a[6]_input_0_0 lut_rq_a[6]_input_0_1 __vpr__unconn72 __vpr__unconn73 lut_rq_a[6]_input_0_4 lut_rq_a[6]_output_0_0 
11000 1
00001 1
10001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[6]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[5]_output_0_0

.names lut_rq_a[5]_input_0_0 __vpr__unconn74 __vpr__unconn75 lut_rq_a[5]_input_0_3 lut_rq_a[5]_input_0_4 lut_rq_a[5]_output_0_0 
10010 1
00001 1
00011 1
10011 1

.names lut_rq_a[7]_input_0_0 __vpr__unconn76 lut_rq_a[7]_input_0_2 __vpr__unconn77 lut_rq_a[7]_input_0_4 lut_rq_a[7]_output_0_0 
00100 1
10100 1
10001 1
10101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[7]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[3]_output_0_0

.names lut_rq_a[3]_input_0_0 lut_rq_a[3]_input_0_1 lut_rq_a[3]_input_0_2 __vpr__unconn78 __vpr__unconn79 lut_rq_a[3]_output_0_0 
10000 1
11000 1
01100 1
11100 1

.names lut_rq_b[21]_input_0_0 __vpr__unconn80 lut_rq_b[21]_input_0_2 lut_rq_b[21]_input_0_3 __vpr__unconn81 lut_rq_b[21]_output_0_0 
10100 1
00010 1
10010 1
10110 1

.names __vpr__unconn82 lut_rq_b[31]_input_0_1 lut_rq_b[31]_input_0_2 __vpr__unconn83 lut_rq_b[31]_input_0_4 lut_rq_b[31]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.names lut_rq_a[10]_input_0_0 lut_rq_a[10]_input_0_1 __vpr__unconn84 __vpr__unconn85 lut_rq_a[10]_input_0_4 lut_rq_a[10]_output_0_0 
01000 1
11000 1
10001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[10]_output_0_0

.names lut_rq_a[8]_input_0_0 __vpr__unconn86 lut_rq_a[8]_input_0_2 lut_rq_a[8]_input_0_3 __vpr__unconn87 lut_rq_a[8]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[8]_output_0_0

.names __vpr__unconn88 lut_rq_a[9]_input_0_1 lut_rq_a[9]_input_0_2 __vpr__unconn89 lut_rq_a[9]_input_0_4 lut_rq_a[9]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[9]_output_0_0

.names lut_rq_b[27]_input_0_0 lut_rq_b[27]_input_0_1 __vpr__unconn90 __vpr__unconn91 lut_rq_b[27]_input_0_4 lut_rq_b[27]_output_0_0 
11000 1
00001 1
10001 1
11001 1

.names __vpr__unconn92 lut_rq_b[28]_input_0_1 lut_rq_b[28]_input_0_2 lut_rq_b[28]_input_0_3 __vpr__unconn93 lut_rq_b[28]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.names lut_rq_b[26]_input_0_0 __vpr__unconn94 lut_rq_b[26]_input_0_2 __vpr__unconn95 lut_rq_b[26]_input_0_4 lut_rq_b[26]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn96 lut_rq_b[24]_input_0_1 lut_rq_b[24]_input_0_2 lut_rq_b[24]_input_0_3 __vpr__unconn97 lut_rq_b[24]_output_0_0 
01000 1
01010 1
00110 1
01110 1

.names lut_rq_b[35]_input_0_0 __vpr__unconn98 lut_rq_b[35]_input_0_2 lut_rq_b[35]_input_0_3 __vpr__unconn99 lut_rq_b[35]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.names lut_rq_b[34]_input_0_0 lut_rq_b[34]_input_0_1 __vpr__unconn100 __vpr__unconn101 lut_rq_b[34]_input_0_4 lut_rq_b[34]_output_0_0 
11000 1
00001 1
01001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[2]_output_0_0

.names __vpr__unconn102 __vpr__unconn103 lut_rq_a[2]_input_0_2 lut_rq_a[2]_input_0_3 lut_rq_a[2]_input_0_4 lut_rq_a[2]_output_0_0 
00010 1
00101 1
00011 1
00111 1

.names lut_rq_b[33]_input_0_0 __vpr__unconn104 __vpr__unconn105 lut_rq_b[33]_input_0_3 lut_rq_b[33]_input_0_4 lut_rq_b[33]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.names __vpr__unconn106 lut_rq_b[29]_input_0_1 lut_rq_b[29]_input_0_2 __vpr__unconn107 lut_rq_b[29]_input_0_4 lut_rq_b[29]_output_0_0 
01000 1
01100 1
00101 1
01101 1

.names __vpr__unconn108 lut_rq_a[11]_input_0_1 __vpr__unconn109 lut_rq_a[11]_input_0_3 lut_rq_a[11]_input_0_4 lut_rq_a[11]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[11]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[14]_output_0_0

.names lut_rq_b[4]_input_0_0 __vpr__unconn110 lut_rq_b[4]_input_0_2 lut_rq_b[4]_input_0_3 __vpr__unconn111 lut_rq_b[4]_output_0_0 
10000 1
10010 1
00110 1
10110 1

.names lut_rq_b[18]_input_0_0 lut_rq_b[18]_input_0_1 __vpr__unconn112 lut_rq_b[18]_input_0_3 __vpr__unconn113 lut_rq_b[18]_output_0_0 
11000 1
00010 1
01010 1
11010 1

.names lut_rq_b[10]_input_0_0 __vpr__unconn114 lut_rq_b[10]_input_0_2 __vpr__unconn115 lut_rq_b[10]_input_0_4 lut_rq_b[10]_output_0_0 
00100 1
10001 1
00101 1
10101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[0]_output_0_0

.names __vpr__unconn116 lut_rq_b[5]_input_0_1 lut_rq_b[5]_input_0_2 lut_rq_b[5]_input_0_3 __vpr__unconn117 lut_rq_b[5]_output_0_0 
01100 1
00010 1
01010 1
01110 1

.names lut_rq_a[14]_input_0_0 lut_rq_a[14]_input_0_1 lut_rq_a[14]_input_0_2 __vpr__unconn118 __vpr__unconn119 lut_rq_a[14]_output_0_0 
11000 1
00100 1
01100 1
11100 1

.names lut_rq_a[0]_input_0_0 __vpr__unconn120 __vpr__unconn121 lut_rq_a[0]_input_0_3 lut_rq_a[0]_input_0_4 lut_rq_a[0]_output_0_0 
00010 1
10001 1
00011 1
10011 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[34]_output_0_0

.names lut_rq_a[34]_input_0_0 __vpr__unconn122 __vpr__unconn123 lut_rq_a[34]_input_0_3 lut_rq_a[34]_input_0_4 lut_rq_a[34]_output_0_0 
10010 1
00001 1
00011 1
10011 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[13]_output_0_0

.names lut_rq_a[13]_input_0_0 __vpr__unconn124 lut_rq_a[13]_input_0_2 __vpr__unconn125 lut_rq_a[13]_input_0_4 lut_rq_a[13]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn126 lut_rq_a[33]_input_0_1 lut_rq_a[33]_input_0_2 __vpr__unconn127 lut_rq_a[33]_input_0_4 lut_rq_a[33]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[33]_output_0_0

.names __vpr__unconn128 __vpr__unconn129 lut_rq_a[32]_input_0_2 lut_rq_a[32]_input_0_3 lut_rq_a[32]_input_0_4 lut_rq_a[32]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[32]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[30]_output_0_0

.names lut_rq_a[30]_input_0_0 __vpr__unconn130 lut_rq_a[30]_input_0_2 lut_rq_a[30]_input_0_3 __vpr__unconn131 lut_rq_a[30]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[31]_output_0_0

.names lut_rq_a[31]_input_0_0 __vpr__unconn132 lut_rq_a[31]_input_0_2 lut_rq_a[31]_input_0_3 __vpr__unconn133 lut_rq_a[31]_output_0_0 
10100 1
00010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[28]_output_0_0

.names __vpr__unconn134 lut_rq_a[28]_input_0_1 lut_rq_a[28]_input_0_2 lut_rq_a[28]_input_0_3 __vpr__unconn135 lut_rq_a[28]_output_0_0 
01100 1
00010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[29]_output_0_0

.names lut_rq_a[29]_input_0_0 lut_rq_a[29]_input_0_1 __vpr__unconn136 __vpr__unconn137 lut_rq_a[29]_input_0_4 lut_rq_a[29]_output_0_0 
11000 1
00001 1
01001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[27]_output_0_0

.names lut_rq_a[27]_input_0_0 lut_rq_a[27]_input_0_1 __vpr__unconn138 __vpr__unconn139 lut_rq_a[27]_input_0_4 lut_rq_a[27]_output_0_0 
10000 1
11000 1
01001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[18]_output_0_0

.names lut_rq_a[18]_input_0_0 __vpr__unconn140 lut_rq_a[18]_input_0_2 __vpr__unconn141 lut_rq_a[18]_input_0_4 lut_rq_a[18]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.names __vpr__unconn142 lut_rq_a[26]_input_0_1 lut_rq_a[26]_input_0_2 __vpr__unconn143 lut_rq_a[26]_input_0_4 lut_rq_a[26]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[26]_output_0_0

.names __vpr__unconn144 __vpr__unconn145 lut_rq_a[25]_input_0_2 lut_rq_a[25]_input_0_3 lut_rq_a[25]_input_0_4 lut_rq_a[25]_output_0_0 
00100 1
00110 1
00011 1
00111 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[25]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[23]_output_0_0

.names lut_rq_a[23]_input_0_0 __vpr__unconn146 lut_rq_a[23]_input_0_2 lut_rq_a[23]_input_0_3 __vpr__unconn147 lut_rq_a[23]_output_0_0 
00100 1
10010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[24]_output_0_0

.names lut_rq_a[24]_input_0_0 __vpr__unconn148 lut_rq_a[24]_input_0_2 lut_rq_a[24]_input_0_3 __vpr__unconn149 lut_rq_a[24]_output_0_0 
10100 1
00010 1
00110 1
10110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[21]_output_0_0

.names __vpr__unconn150 lut_rq_a[21]_input_0_1 lut_rq_a[21]_input_0_2 lut_rq_a[21]_input_0_3 __vpr__unconn151 lut_rq_a[21]_output_0_0 
01100 1
00010 1
00110 1
01110 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[22]_output_0_0

.names lut_rq_a[22]_input_0_0 lut_rq_a[22]_input_0_1 __vpr__unconn152 __vpr__unconn153 lut_rq_a[22]_input_0_4 lut_rq_a[22]_output_0_0 
11000 1
00001 1
01001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[20]_output_0_0

.names lut_rq_a[20]_input_0_0 lut_rq_a[20]_input_0_1 __vpr__unconn154 __vpr__unconn155 lut_rq_a[20]_input_0_4 lut_rq_a[20]_output_0_0 
10000 1
11000 1
01001 1
11001 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[19]_output_0_0

.names lut_rq_a[19]_input_0_0 lut_rq_a[19]_input_0_1 __vpr__unconn156 __vpr__unconn157 lut_rq_a[19]_input_0_4 lut_rq_a[19]_output_0_0 
10000 1
10001 1
01001 1
11001 1

.names __vpr__unconn158 __vpr__unconn159 lut_rq_b[32]_input_0_2 lut_rq_b[32]_input_0_3 lut_rq_b[32]_input_0_4 lut_rq_b[32]_output_0_0 
00010 1
00110 1
00101 1
00111 1

.names __vpr__unconn160 __vpr__unconn161 __vpr__unconn162 __vpr__unconn163 __vpr__unconn164 lut_$false_output_0_0 
----- 0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[1]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2267:execute$3320_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2267:execute$3320_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2267:execute$3320_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2267:execute$3320_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2267:execute$3320_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[16]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3319[15]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[0]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[30]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[14]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[13]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[17]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[25]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[12]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[8]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[16]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[15]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[21]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[35]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[7]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[1]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[34]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[31]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[2]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[23]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[9]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[3]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[11]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[22]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[18]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[10]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[29]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[33]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[32]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[28]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[5]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[4]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[27]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[26]_output_0_0

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2266:execute$3312[24]_output_0_0

.names __vpr__unconn165 __vpr__unconn166 __vpr__unconn167 __vpr__unconn168 __vpr__unconn169 lut_$true_output_0_0 
00000 1


.end
