TimeQuest Timing Analyzer report for debounce
Mon Apr 17 02:05:08 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'in'
 14. Slow 1200mV 85C Model Hold: 'clk_50m'
 15. Slow 1200mV 85C Model Hold: 'in'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'in'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk_50m'
 30. Slow 1200mV 0C Model Setup: 'in'
 31. Slow 1200mV 0C Model Hold: 'clk_50m'
 32. Slow 1200mV 0C Model Hold: 'in'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'in'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk_50m'
 46. Fast 1200mV 0C Model Setup: 'in'
 47. Fast 1200mV 0C Model Hold: 'clk_50m'
 48. Fast 1200mV 0C Model Hold: 'in'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'in'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; debounce                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_50m    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m } ;
; in         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { in }      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 324.36 MHz ; 250.0 MHz       ; clk_50m    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 395.57 MHz ; 250.0 MHz       ; in         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clk_50m ; -2.662 ; -45.267          ;
; in      ; -1.528 ; -39.853          ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_50m ; 0.385 ; 0.000            ;
; in      ; 0.440 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; in      ; -3.000 ; -57.462                        ;
; clk_50m ; -3.000 ; -35.125                        ;
+---------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.662 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[0]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.301      ;
; -2.650 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[3]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.289      ;
; -2.630 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[2]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.269      ;
; -2.625 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[6]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.264      ;
; -2.622 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[5]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.261      ;
; -2.620 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[7]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.259      ;
; -2.619 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[4]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.258      ;
; -2.473 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[1]              ; in           ; clk_50m     ; 1.000        ; 0.651      ; 4.112      ;
; -2.083 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 3.007      ;
; -2.057 ; transmitter:uart_Tx|bit_pos[0]                                                                                                                                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.981      ;
; -1.875 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 3.206      ;
; -1.753 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 3.062      ;
; -1.750 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 3.059      ;
; -1.747 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 3.056      ;
; -1.700 ; transmitter:uart_Tx|data[5]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.590      ;
; -1.689 ; transmitter:uart_Tx|data[6]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.579      ;
; -1.648 ; transmitter:uart_Tx|data[4]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.538      ;
; -1.636 ; transmitter:uart_Tx|data[1]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.526      ;
; -1.610 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.941      ;
; -1.604 ; transmitter:uart_Tx|data[2]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.494      ;
; -1.582 ; transmitter:uart_Tx|data[0]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.472      ;
; -1.582 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.913      ;
; -1.559 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.890      ;
; -1.556 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.887      ;
; -1.525 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.856      ;
; -1.506 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.815      ;
; -1.503 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.812      ;
; -1.499 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.808      ;
; -1.477 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.395      ;
; -1.477 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.378      ;
; -1.476 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.394      ;
; -1.475 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.393      ;
; -1.475 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.393      ;
; -1.460 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.769      ;
; -1.457 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.766      ;
; -1.454 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.763      ;
; -1.451 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.782      ;
; -1.389 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.307      ;
; -1.377 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.295      ;
; -1.373 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.119     ; 2.252      ;
; -1.370 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.119     ; 2.249      ;
; -1.366 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.119     ; 2.245      ;
; -1.362 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.280      ;
; -1.352 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.270      ;
; -1.351 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.269      ;
; -1.349 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.680      ;
; -1.347 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.656      ;
; -1.346 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.677      ;
; -1.344 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.653      ;
; -1.342 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.260      ;
; -1.340 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.649      ;
; -1.336 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.254      ;
; -1.332 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.250      ;
; -1.331 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.249      ;
; -1.330 ; transmitter:uart_Tx|bit_pos[2]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.096     ; 2.232      ;
; -1.328 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.246      ;
; -1.295 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.213      ;
; -1.293 ; transmitter:uart_Tx|data[7]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.183      ;
; -1.287 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.096     ; 2.189      ;
; -1.275 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.606      ;
; -1.272 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.603      ;
; -1.266 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.597      ;
; -1.263 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.594      ;
; -1.260 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.178      ;
; -1.258 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.589      ;
; -1.250 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.581      ;
; -1.246 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.098     ; 2.146      ;
; -1.245 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.554      ;
; -1.245 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.163      ;
; -1.244 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.575      ;
; -1.242 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.551      ;
; -1.238 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.547      ;
; -1.238 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.162      ;
; -1.232 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.563      ;
; -1.232 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.563      ;
; -1.229 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.147      ;
; -1.214 ; transmitter:uart_Tx|data[3]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.108     ; 2.104      ;
; -1.205 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.536      ;
; -1.199 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.530      ;
; -1.195 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.113      ;
; -1.168 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.477      ;
; -1.165 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.474      ;
; -1.162 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.080     ; 2.080      ;
; -1.161 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.470      ;
; -1.158 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.096     ; 2.060      ;
; -1.155 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.096     ; 2.057      ;
; -1.153 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.484      ;
; -1.143 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.044      ;
; -1.140 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.449      ;
; -1.137 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.446      ;
; -1.133 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.311      ; 2.442      ;
; -1.129 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.460      ;
; -1.128 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; -0.074     ; 2.052      ;
; -1.124 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.120     ; 2.002      ;
; -1.121 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.120     ; 1.999      ;
; -1.118 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.120     ; 1.996      ;
; -1.117 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.018      ;
; -1.116 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.447      ;
; -1.114 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.015      ;
; -1.114 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.333      ; 2.445      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'in'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.528 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; 0.166      ; 2.712      ;
; -1.492 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 2.170      ;
; -1.473 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 2.126      ;
; -1.461 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 2.114      ;
; -1.406 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ; in           ; in          ; 1.000        ; 0.311      ; 2.775      ;
; -1.406 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; 0.311      ; 2.775      ;
; -1.405 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 1.000        ; 0.317      ; 2.780      ;
; -1.396 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; 0.166      ; 2.580      ;
; -1.396 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; 0.166      ; 2.580      ;
; -1.355 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 2.008      ;
; -1.343 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.047     ; 2.314      ;
; -1.333 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 1.000        ; 0.217      ; 2.608      ;
; -1.311 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 1.989      ;
; -1.310 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 1.988      ;
; -1.306 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 1.984      ;
; -1.300 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 1.953      ;
; -1.289 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 1.942      ;
; -1.281 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 1.959      ;
; -1.264 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; 0.166      ; 2.448      ;
; -1.264 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; 0.166      ; 2.448      ;
; -1.245 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 1.000        ; 0.166      ; 2.429      ;
; -1.245 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 1.000        ; 0.166      ; 2.429      ;
; -1.245 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 1.000        ; 0.166      ; 2.429      ;
; -1.211 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.047     ; 2.182      ;
; -1.210 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 1.863      ;
; -1.196 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 1.849      ;
; -1.192 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.047     ; 2.163      ;
; -1.188 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.047     ; 2.159      ;
; -1.185 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.365     ; 1.838      ;
; -1.160 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 1.838      ;
; -1.147 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 1.825      ;
; -1.079 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; -0.047     ; 2.050      ;
; -1.060 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.047     ; 2.031      ;
; -1.060 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.047     ; 2.031      ;
; -1.056 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.047     ; 2.027      ;
; -1.048 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 2.017      ;
; -1.046 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.047     ; 2.017      ;
; -1.046 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.047     ; 2.017      ;
; -1.045 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.046     ; 2.017      ;
; -1.037 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.047     ; 2.008      ;
; -1.033 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.046     ; 2.005      ;
; -1.027 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.998      ;
; -1.027 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.047     ; 1.998      ;
; -1.014 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.986      ;
; -0.980 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.340     ; 1.658      ;
; -0.966 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.935      ;
; -0.961 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.930      ;
; -0.959 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.930      ;
; -0.947 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 1.000        ; -0.047     ; 1.918      ;
; -0.947 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.919      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.943 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; 0.348      ; 2.309      ;
; -0.937 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.093     ; 1.862      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.931 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.133     ; 1.816      ;
; -0.930 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.899      ;
; -0.928 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 1.000        ; -0.047     ; 1.899      ;
; -0.928 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.047     ; 1.899      ;
; -0.928 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.899      ;
; -0.926 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.895      ;
; -0.924 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; -0.047     ; 1.895      ;
; -0.924 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.895      ;
; -0.922 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.047     ; 1.893      ;
; -0.922 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.047     ; 1.893      ;
; -0.920 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.889      ;
; -0.918 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.889      ;
; -0.916 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.885      ;
; -0.914 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.047     ; 1.885      ;
; -0.914 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.885      ;
; -0.914 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.047     ; 1.885      ;
; -0.913 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.885      ;
; -0.908 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.880      ;
; -0.905 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.047     ; 1.876      ;
; -0.905 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.877      ;
; -0.903 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.047     ; 1.874      ;
; -0.901 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.873      ;
; -0.899 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.870      ;
; -0.897 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.866      ;
; -0.895 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.047     ; 1.866      ;
; -0.895 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.866      ;
; -0.895 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.047     ; 1.866      ;
; -0.886 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.858      ;
; -0.882 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.046     ; 1.854      ;
; -0.852 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.068     ; 1.802      ;
; -0.834 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.803      ;
; -0.832 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.047     ; 1.803      ;
; -0.830 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.799      ;
; -0.829 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.049     ; 1.798      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 0.669      ;
; 0.387 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.096      ; 0.669      ;
; 0.391 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.097      ; 0.674      ;
; 0.643 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 0.910      ;
; 0.647 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 0.913      ;
; 0.672 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 0.956      ;
; 0.714 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.096      ; 0.996      ;
; 0.859 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.510      ; 1.555      ;
; 0.910 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.194      ;
; 0.911 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.195      ;
; 0.913 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.610      ;
; 0.925 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 1.185      ;
; 0.935 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.632      ;
; 0.937 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.634      ;
; 0.942 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 1.202      ;
; 0.944 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 1.204      ;
; 0.974 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.241      ;
; 0.982 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.510      ; 1.678      ;
; 0.985 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.269      ;
; 0.985 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.269      ;
; 0.993 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.259      ;
; 0.999 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.265      ;
; 1.007 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.273      ;
; 1.029 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.295      ;
; 1.033 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.730      ;
; 1.036 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.733      ;
; 1.053 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.510      ; 1.749      ;
; 1.054 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.510      ; 1.750      ;
; 1.058 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.755      ;
; 1.060 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.757      ;
; 1.081 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.347      ;
; 1.087 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.353      ;
; 1.088 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.785      ;
; 1.090 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.787      ;
; 1.096 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.362      ;
; 1.105 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.371      ;
; 1.114 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.380      ;
; 1.139 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.405      ;
; 1.151 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.848      ;
; 1.154 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.851      ;
; 1.162 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.333     ; 1.015      ;
; 1.162 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.333     ; 1.015      ;
; 1.163 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.333     ; 1.016      ;
; 1.163 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.333     ; 1.016      ;
; 1.164 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.333     ; 1.017      ;
; 1.171 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.510      ; 1.867      ;
; 1.173 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.439      ;
; 1.190 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.887      ;
; 1.191 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.888      ;
; 1.192 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.889      ;
; 1.197 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.463      ;
; 1.198 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.464      ;
; 1.199 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.465      ;
; 1.202 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.510      ; 1.898      ;
; 1.204 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.470      ;
; 1.204 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.470      ;
; 1.213 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 1.473      ;
; 1.216 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.120      ; 1.522      ;
; 1.217 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 1.477      ;
; 1.218 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.502      ;
; 1.219 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.074      ; 1.479      ;
; 1.225 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.922      ;
; 1.227 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.493      ;
; 1.245 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.511      ;
; 1.247 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.944      ;
; 1.249 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.946      ;
; 1.261 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.120      ; 1.567      ;
; 1.267 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.551      ;
; 1.274 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 1.971      ;
; 1.275 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.559      ;
; 1.277 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.561      ;
; 1.287 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.096      ; 1.569      ;
; 1.289 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.555      ;
; 1.290 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.556      ;
; 1.291 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.557      ;
; 1.291 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.557      ;
; 1.297 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.581      ;
; 1.297 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.581      ;
; 1.306 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.590      ;
; 1.314 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 2.011      ;
; 1.316 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 2.013      ;
; 1.340 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.120      ; 1.646      ;
; 1.341 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.510      ; 2.037      ;
; 1.356 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 2.053      ;
; 1.372 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 2.069      ;
; 1.385 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.120      ; 1.691      ;
; 1.393 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.659      ;
; 1.393 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.080      ; 1.659      ;
; 1.395 ; baudrate:uart_baud|tx_acc[0]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 2.092      ;
; 1.396 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 2.093      ;
; 1.398 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.511      ; 2.095      ;
; 1.401 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.098      ; 1.685      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'in'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[0]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.674      ;
; 0.487 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 0.000        ; 0.043      ; 0.716      ;
; 0.663 ; counter:counter|count[3]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.026      ;
; 0.668 ; counter:counter|count[0]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.031      ;
; 0.671 ; counter:counter|count[1]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.034      ;
; 0.672 ; counter:counter|count[4]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.035      ;
; 0.680 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.909      ;
; 0.682 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.911      ;
; 0.682 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.911      ;
; 0.682 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.911      ;
; 0.683 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.912      ;
; 0.685 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.914      ;
; 0.686 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 0.000        ; 0.043      ; 0.915      ;
; 0.686 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.915      ;
; 0.687 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.043      ; 0.916      ;
; 0.688 ; counter:counter|count[7]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.051      ;
; 0.694 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.923      ;
; 0.696 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[4]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; counter:counter|count[6]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; counter:counter|count[7]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; counter:counter|count[2]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.061      ;
; 0.700 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.929      ;
; 0.704 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.043      ; 0.933      ;
; 0.705 ; counter:counter|count[5]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.068      ;
; 0.707 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[1]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 0.942      ;
; 0.708 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; in           ; in          ; 0.000        ; 0.043      ; 0.937      ;
; 0.713 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[1]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.043      ; 0.942      ;
; 0.722 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; in           ; in          ; 0.000        ; 0.043      ; 0.951      ;
; 0.723 ; counter:counter|count[6]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.141      ; 1.086      ;
; 0.742 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.054      ; 1.018      ;
; 0.743 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.054      ; 1.019      ;
; 0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.054      ; 1.050      ;
; 0.804 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.054      ; 1.080      ;
; 0.855 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.043      ; 1.084      ;
; 0.861 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.043      ; 1.090      ;
; 0.861 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.043      ; 1.090      ;
; 0.888 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 0.000        ; 0.043      ; 1.117      ;
; 0.928 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.440      ; 1.590      ;
; 0.954 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.054      ; 1.230      ;
; 0.972 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.440      ; 1.634      ;
; 0.992 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 0.000        ; 0.093      ; 1.271      ;
; 0.992 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.440      ; 1.654      ;
; 0.995 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.227      ;
; 0.996 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.228      ;
; 0.997 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.229      ;
; 1.000 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.047      ; 1.233      ;
; 1.001 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.047      ; 1.234      ;
; 1.006 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.241      ;
; 1.006 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.238      ;
; 1.008 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.243      ;
; 1.008 ; counter:counter|count[6]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.243      ;
; 1.008 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.241      ;
; 1.009 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.241      ;
; 1.009 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.241      ;
; 1.010 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 0.000        ; 0.365      ; 1.561      ;
; 1.010 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.242      ;
; 1.010 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.243      ;
; 1.010 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.243      ;
; 1.011 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.365      ; 1.562      ;
; 1.011 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.243      ;
; 1.012 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.365      ; 1.563      ;
; 1.014 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.246      ;
; 1.014 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.246      ;
; 1.016 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.047      ; 1.249      ;
; 1.016 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.047      ; 1.249      ;
; 1.017 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.252      ;
; 1.017 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.047      ; 1.250      ;
; 1.019 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.252      ;
; 1.020 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.255      ;
; 1.021 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.256      ;
; 1.021 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[4]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.256      ;
; 1.022 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.257      ;
; 1.022 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.255      ;
; 1.023 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.256      ;
; 1.023 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.256      ;
; 1.024 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.257      ;
; 1.025 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.260      ;
; 1.025 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 0.000        ; 0.365      ; 1.576      ;
; 1.026 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.261      ;
; 1.026 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.049      ; 1.261      ;
; 1.026 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.440      ; 1.688      ;
; 1.027 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.260      ;
; 1.028 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.047      ; 1.261      ;
; 1.032 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.047      ; 1.265      ;
; 1.037 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.440      ; 1.699      ;
; 1.040 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.365      ; 1.591      ;
; 1.040 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.365      ; 1.591      ;
; 1.042 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.365      ; 1.593      ;
; 1.054 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.440      ; 1.716      ;
; 1.108 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.440      ; 1.770      ;
; 1.116 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.046      ; 1.348      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'in'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; in    ; Rise       ; in                                                                                                                                                               ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[1]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[2]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[3]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[4]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[5]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[6]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[7]                                                                                                                                         ;
; 0.193  ; 0.428        ; 0.235          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.193  ; 0.428        ; 0.235          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.195  ; 0.430        ; 0.235          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.211  ; 0.446        ; 0.235          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 0.267  ; 0.487        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[1]                                                                                                                                         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[2]                                                                                                                                         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[3]                                                                                                                                         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[4]                                                                                                                                         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[5]                                                                                                                                         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[6]                                                                                                                                         ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[7]                                                                                                                                         ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.301  ; 0.521        ; 0.220          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[1]                                                                                                                                         ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[2]                                                                                                                                         ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[3]                                                                                                                                         ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[4]                                                                                                                                         ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[5]                                                                                                                                         ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[6]                                                                                                                                         ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[7]                                                                                                                                         ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50m'                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.323  ; 0.543        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.323  ; 0.543        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.323  ; 0.543        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|o                          ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~inputclkctrl|inclk[0]            ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~inputclkctrl|outclk              ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[0]|clk                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[1]|clk                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[2]|clk                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[3]|clk                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[4]|clk                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[5]|clk                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[6]|clk                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[7]|clk                  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|Tx|clk                           ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[0]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[1]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[2]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[3]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[4]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[5]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[6]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[7]|clk                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_DATA|clk          ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_IDLE|clk          ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_START|clk         ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_STOP|clk          ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Wr_en     ; clk_50m    ; 2.931 ; 3.336 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; 4.284 ; 4.665 ; Rise       ; in              ;
; Wrreq     ; in         ; 4.742 ; 5.210 ; Rise       ; in              ;
; syn_clr   ; in         ; 4.741 ; 5.079 ; Rise       ; in              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Wr_en     ; clk_50m    ; -1.348 ; -1.740 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; -2.463 ; -2.865 ; Rise       ; in              ;
; Wrreq     ; in         ; -2.548 ; -2.951 ; Rise       ; in              ;
; syn_clr   ; in         ; -2.262 ; -2.706 ; Rise       ; in              ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Tx           ; clk_50m    ; 15.088 ; 14.849 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 14.065 ; 13.983 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 12.091 ; 12.017 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 12.808 ; 12.705 ; Rise       ; in              ;
;  Data_out[0] ; in         ; 12.631 ; 12.556 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 10.961 ; 10.920 ; Rise       ; in              ;
;  Data_out[2] ; in         ; 11.481 ; 11.540 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 12.196 ; 12.045 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 12.808 ; 12.705 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 12.531 ; 12.536 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 11.963 ; 11.941 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 11.332 ; 11.407 ; Rise       ; in              ;
; Fifo_empty   ; in         ; 8.960  ; 9.053  ; Rise       ; in              ;
; Fifo_full    ; in         ; 7.396  ; 7.387  ; Rise       ; in              ;
; Used_words   ; in         ; 6.694  ; 6.658  ; Rise       ; in              ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Tx           ; clk_50m    ; 14.586 ; 14.354 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 13.547 ; 13.469 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 11.653 ; 11.580 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 10.573 ; 10.531 ; Rise       ; in              ;
;  Data_out[0] ; in         ; 12.178 ; 12.104 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 10.573 ; 10.531 ; Rise       ; in              ;
;  Data_out[2] ; in         ; 11.072 ; 11.126 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 11.759 ; 11.612 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 12.345 ; 12.245 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 12.080 ; 12.084 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 11.536 ; 11.513 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 10.929 ; 11.000 ; Rise       ; in              ;
; Fifo_empty   ; in         ; 8.637  ; 8.728  ; Rise       ; in              ;
; Fifo_full    ; in         ; 7.138  ; 7.127  ; Rise       ; in              ;
; Used_words   ; in         ; 6.462  ; 6.427  ; Rise       ; in              ;
+--------------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 356.89 MHz ; 250.0 MHz       ; clk_50m    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 437.64 MHz ; 250.0 MHz       ; in         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50m ; -2.399 ; -39.378         ;
; in      ; -1.285 ; -32.969         ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50m ; 0.338 ; 0.000           ;
; in      ; 0.387 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; in      ; -3.000 ; -57.286                       ;
; clk_50m ; -3.000 ; -35.125                       ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.399 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[0]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.927      ;
; -2.387 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[3]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.915      ;
; -2.362 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[6]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.890      ;
; -2.360 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[2]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.888      ;
; -2.358 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[5]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.886      ;
; -2.357 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[7]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.885      ;
; -2.356 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[4]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.884      ;
; -2.227 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[1]              ; in           ; clk_50m     ; 1.000        ; 0.539      ; 3.755      ;
; -1.802 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.063     ; 2.738      ;
; -1.775 ; transmitter:uart_Tx|bit_pos[0]                                                                                                                                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.063     ; 2.711      ;
; -1.611 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.919      ;
; -1.511 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.795      ;
; -1.509 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.793      ;
; -1.505 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.789      ;
; -1.462 ; transmitter:uart_Tx|data[5]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.364      ;
; -1.414 ; transmitter:uart_Tx|data[1]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.316      ;
; -1.413 ; transmitter:uart_Tx|data[4]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.315      ;
; -1.409 ; transmitter:uart_Tx|data[6]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.311      ;
; -1.380 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.688      ;
; -1.365 ; transmitter:uart_Tx|data[0]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.267      ;
; -1.347 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.655      ;
; -1.338 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.646      ;
; -1.336 ; transmitter:uart_Tx|data[2]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 2.238      ;
; -1.318 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.626      ;
; -1.298 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.606      ;
; -1.291 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.575      ;
; -1.288 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.572      ;
; -1.284 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.568      ;
; -1.283 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.211      ;
; -1.283 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.211      ;
; -1.247 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.531      ;
; -1.245 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 2.157      ;
; -1.245 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.529      ;
; -1.242 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.550      ;
; -1.241 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.525      ;
; -1.233 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.161      ;
; -1.211 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.139      ;
; -1.169 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.097      ;
; -1.156 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.111     ; 2.044      ;
; -1.153 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.111     ; 2.041      ;
; -1.153 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.437      ;
; -1.152 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.080      ;
; -1.150 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.434      ;
; -1.149 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.111     ; 2.037      ;
; -1.146 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.430      ;
; -1.141 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.449      ;
; -1.136 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.064      ;
; -1.128 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.056      ;
; -1.128 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.056      ;
; -1.126 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.054      ;
; -1.126 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.054      ;
; -1.116 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.044      ;
; -1.109 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.417      ;
; -1.103 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.031      ;
; -1.096 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 2.008      ;
; -1.090 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.398      ;
; -1.088 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 2.016      ;
; -1.083 ; transmitter:uart_Tx|bit_pos[2]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 1.995      ;
; -1.080 ; transmitter:uart_Tx|data[7]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 1.982      ;
; -1.076 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.384      ;
; -1.074 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.382      ;
; -1.054 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.362      ;
; -1.052 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.336      ;
; -1.049 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.333      ;
; -1.047 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.975      ;
; -1.045 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.329      ;
; -1.043 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.351      ;
; -1.043 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.971      ;
; -1.039 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.347      ;
; -1.035 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.963      ;
; -1.034 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.342      ;
; -1.034 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.342      ;
; -1.032 ; transmitter:uart_Tx|data[3]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.097     ; 1.934      ;
; -1.019 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.088     ; 1.930      ;
; -1.019 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.327      ;
; -1.008 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.936      ;
; -1.005 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.313      ;
; -1.001 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; -0.063     ; 1.937      ;
; -1.001 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.285      ;
; -0.998 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.282      ;
; -0.994 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.278      ;
; -0.986 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.914      ;
; -0.986 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.294      ;
; -0.977 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.285      ;
; -0.951 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 1.863      ;
; -0.950 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.234      ;
; -0.948 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 1.860      ;
; -0.947 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.231      ;
; -0.947 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 1.859      ;
; -0.943 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.285      ; 2.227      ;
; -0.938 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.246      ;
; -0.926 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.854      ;
; -0.923 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 1.835      ;
; -0.919 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.112     ; 1.806      ;
; -0.917 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.112     ; 1.804      ;
; -0.917 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.309      ; 2.225      ;
; -0.913 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.112     ; 1.800      ;
; -0.910 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.838      ;
; -0.909 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.071     ; 1.837      ;
; -0.908 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; -0.087     ; 1.820      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'in'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.285 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; 0.148      ; 2.452      ;
; -1.238 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.948      ;
; -1.232 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ; in           ; in          ; 1.000        ; 0.254      ; 2.536      ;
; -1.232 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 1.000        ; 0.259      ; 2.541      ;
; -1.232 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; 0.254      ; 2.536      ;
; -1.215 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.905      ;
; -1.203 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.893      ;
; -1.170 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; 0.148      ; 2.337      ;
; -1.169 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; 0.148      ; 2.336      ;
; -1.157 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 1.000        ; 0.174      ; 2.381      ;
; -1.114 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.804      ;
; -1.087 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.797      ;
; -1.085 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.041     ; 2.063      ;
; -1.080 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.790      ;
; -1.078 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.788      ;
; -1.071 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.781      ;
; -1.069 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 1.000        ; 0.148      ; 2.236      ;
; -1.069 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 1.000        ; 0.148      ; 2.236      ;
; -1.069 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 1.000        ; 0.148      ; 2.236      ;
; -1.069 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; 0.148      ; 2.236      ;
; -1.069 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; 0.148      ; 2.236      ;
; -1.059 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.749      ;
; -1.049 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.739      ;
; -0.975 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.665      ;
; -0.971 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.661      ;
; -0.969 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.041     ; 1.947      ;
; -0.965 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.675      ;
; -0.961 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.329     ; 1.651      ;
; -0.950 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.041     ; 1.928      ;
; -0.940 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.041     ; 1.918      ;
; -0.930 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.640      ;
; -0.853 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; -0.041     ; 1.831      ;
; -0.849 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.826      ;
; -0.836 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.813      ;
; -0.834 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.041     ; 1.812      ;
; -0.829 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.804      ;
; -0.826 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.803      ;
; -0.825 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.041     ; 1.803      ;
; -0.824 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.041     ; 1.802      ;
; -0.815 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.792      ;
; -0.805 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.041     ; 1.783      ;
; -0.799 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.309     ; 1.509      ;
; -0.797 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.774      ;
; -0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.041     ; 1.774      ;
; -0.786 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.763      ;
; -0.786 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.082     ; 1.723      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.778 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.130     ; 1.667      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.774 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; 0.310      ; 2.103      ;
; -0.758 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.733      ;
; -0.753 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.728      ;
; -0.751 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.728      ;
; -0.740 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.717      ;
; -0.737 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 1.000        ; -0.041     ; 1.715      ;
; -0.735 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.710      ;
; -0.733 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.710      ;
; -0.731 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.706      ;
; -0.729 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.706      ;
; -0.723 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.041     ; 1.701      ;
; -0.720 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.697      ;
; -0.718 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; -0.041     ; 1.696      ;
; -0.717 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.692      ;
; -0.715 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.041     ; 1.693      ;
; -0.715 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.692      ;
; -0.715 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.692      ;
; -0.714 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.041     ; 1.692      ;
; -0.713 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.688      ;
; -0.710 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.041     ; 1.688      ;
; -0.710 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.687      ;
; -0.709 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.041     ; 1.687      ;
; -0.708 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 1.000        ; -0.041     ; 1.686      ;
; -0.704 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.681      ;
; -0.699 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.676      ;
; -0.698 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; -0.158     ; 1.590      ;
; -0.689 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.041     ; 1.667      ;
; -0.686 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.041     ; 1.664      ;
; -0.686 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.663      ;
; -0.684 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.659      ;
; -0.681 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.041     ; 1.659      ;
; -0.681 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; -0.042     ; 1.658      ;
; -0.680 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.041     ; 1.658      ;
; -0.679 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.062     ; 1.636      ;
; -0.675 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.652      ;
; -0.674 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; -0.158     ; 1.566      ;
; -0.670 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.042     ; 1.647      ;
; -0.644 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; -0.158     ; 1.536      ;
; -0.642 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.044     ; 1.617      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.087      ; 0.597      ;
; 0.350 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.087      ; 0.608      ;
; 0.587 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 0.829      ;
; 0.590 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 0.832      ;
; 0.592 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 0.834      ;
; 0.613 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 0.872      ;
; 0.649 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.087      ; 0.907      ;
; 0.760 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.398      ;
; 0.824 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.463      ;
; 0.828 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.087      ;
; 0.833 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.472      ;
; 0.836 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.475      ;
; 0.839 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.098      ;
; 0.861 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 1.095      ;
; 0.873 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 1.107      ;
; 0.873 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.511      ;
; 0.875 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 1.109      ;
; 0.880 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.122      ;
; 0.887 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.129      ;
; 0.897 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.156      ;
; 0.904 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.146      ;
; 0.905 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.164      ;
; 0.911 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.153      ;
; 0.925 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.167      ;
; 0.937 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.576      ;
; 0.938 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.576      ;
; 0.946 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.188      ;
; 0.946 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.585      ;
; 0.947 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.586      ;
; 0.948 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.586      ;
; 0.949 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.588      ;
; 0.976 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.615      ;
; 0.978 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.617      ;
; 0.978 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.220      ;
; 0.979 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.221      ;
; 0.986 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.229      ;
; 1.001 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.243      ;
; 1.003 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.245      ;
; 1.024 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.663      ;
; 1.045 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.684      ;
; 1.048 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.686      ;
; 1.050 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.292      ;
; 1.059 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.309     ; 0.921      ;
; 1.059 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.309     ; 0.921      ;
; 1.060 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.309     ; 0.922      ;
; 1.060 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.309     ; 0.922      ;
; 1.061 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.309     ; 0.923      ;
; 1.063 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.702      ;
; 1.070 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.708      ;
; 1.074 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.316      ;
; 1.074 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.713      ;
; 1.076 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.715      ;
; 1.091 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.333      ;
; 1.092 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.334      ;
; 1.103 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.345      ;
; 1.103 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.345      ;
; 1.105 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.347      ;
; 1.107 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.349      ;
; 1.112 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.751      ;
; 1.120 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 1.354      ;
; 1.121 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.760      ;
; 1.123 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 1.357      ;
; 1.124 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.763      ;
; 1.124 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.366      ;
; 1.125 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.112      ; 1.408      ;
; 1.126 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 1.360      ;
; 1.129 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.388      ;
; 1.137 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.776      ;
; 1.157 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.416      ;
; 1.157 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.399      ;
; 1.158 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.400      ;
; 1.159 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.112      ; 1.442      ;
; 1.159 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.418      ;
; 1.159 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.401      ;
; 1.161 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.420      ;
; 1.176 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.815      ;
; 1.177 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.087      ; 1.435      ;
; 1.178 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.437      ;
; 1.184 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.426      ;
; 1.189 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.448      ;
; 1.189 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.088      ; 1.448      ;
; 1.190 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.829      ;
; 1.217 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.855      ;
; 1.219 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.858      ;
; 1.229 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.868      ;
; 1.237 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.112      ; 1.520      ;
; 1.248 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.887      ;
; 1.250 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.468      ; 1.889      ;
; 1.266 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.508      ;
; 1.266 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.467      ; 1.904      ;
; 1.267 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.509      ;
; 1.270 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.512      ;
; 1.271 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.071      ; 1.513      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'in'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[0]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.608      ;
; 0.440 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 0.000        ; 0.039      ; 0.650      ;
; 0.620 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.830      ;
; 0.621 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.831      ;
; 0.622 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.832      ;
; 0.623 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.833      ;
; 0.624 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.834      ;
; 0.625 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.835      ;
; 0.626 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.836      ;
; 0.626 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 0.000        ; 0.039      ; 0.836      ;
; 0.627 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.039      ; 0.837      ;
; 0.633 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.844      ;
; 0.635 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; counter:counter|count[7]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[4]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; counter:counter|count[6]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.847      ;
; 0.639 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.849      ;
; 0.642 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.039      ; 0.852      ;
; 0.646 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; in           ; in          ; 0.000        ; 0.039      ; 0.856      ;
; 0.648 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[1]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 0.863      ;
; 0.654 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[1]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.039      ; 0.864      ;
; 0.659 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; in           ; in          ; 0.000        ; 0.039      ; 0.869      ;
; 0.660 ; counter:counter|count[3]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 0.962      ;
; 0.666 ; counter:counter|count[0]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 0.968      ;
; 0.668 ; counter:counter|count[1]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 0.970      ;
; 0.672 ; counter:counter|count[4]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 0.974      ;
; 0.686 ; counter:counter|count[7]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 0.988      ;
; 0.689 ; counter:counter|count[5]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 0.991      ;
; 0.693 ; counter:counter|count[2]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 0.995      ;
; 0.715 ; counter:counter|count[6]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.101      ; 1.017      ;
; 0.723 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.033      ; 0.957      ;
; 0.724 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.033      ; 0.958      ;
; 0.754 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.033      ; 0.988      ;
; 0.782 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.033      ; 1.016      ;
; 0.792 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.039      ; 1.002      ;
; 0.796 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.039      ; 1.006      ;
; 0.797 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.039      ; 1.007      ;
; 0.823 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 0.000        ; 0.039      ; 1.033      ;
; 0.887 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.386      ; 1.474      ;
; 0.899 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 0.000        ; 0.329      ; 1.399      ;
; 0.899 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.329      ; 1.399      ;
; 0.900 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.329      ; 1.400      ;
; 0.901 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.033      ; 1.135      ;
; 0.903 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.116      ;
; 0.906 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.119      ;
; 0.907 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.120      ;
; 0.908 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.121      ;
; 0.910 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.123      ;
; 0.910 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.041      ; 1.122      ;
; 0.910 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.123      ;
; 0.911 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.041      ; 1.123      ;
; 0.911 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.124      ;
; 0.913 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.386      ; 1.500      ;
; 0.913 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 0.000        ; 0.082      ; 1.166      ;
; 0.914 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.129      ;
; 0.916 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 0.000        ; 0.329      ; 1.416      ;
; 0.916 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.129      ;
; 0.917 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.132      ;
; 0.917 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.130      ;
; 0.919 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.134      ;
; 0.919 ; counter:counter|count[6]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.134      ;
; 0.919 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.132      ;
; 0.921 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.136      ;
; 0.921 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.134      ;
; 0.921 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.134      ;
; 0.921 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.134      ;
; 0.921 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.134      ;
; 0.922 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[4]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.137      ;
; 0.922 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.137      ;
; 0.923 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.136      ;
; 0.924 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.041      ; 1.136      ;
; 0.924 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.137      ;
; 0.924 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.137      ;
; 0.925 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.041      ; 1.137      ;
; 0.925 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.041      ; 1.137      ;
; 0.926 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.329      ; 1.426      ;
; 0.927 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.329      ; 1.427      ;
; 0.928 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.143      ;
; 0.928 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.329      ; 1.428      ;
; 0.930 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.143      ;
; 0.932 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.147      ;
; 0.933 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.148      ;
; 0.933 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.044      ; 1.148      ;
; 0.933 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.386      ; 1.520      ;
; 0.934 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.147      ;
; 0.935 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.042      ; 1.148      ;
; 0.939 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.041      ; 1.151      ;
; 0.975 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.386      ; 1.562      ;
; 0.996 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.386      ; 1.583      ;
; 1.002 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.215      ;
; 1.006 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.219      ;
; 1.007 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 0.000        ; 0.042      ; 1.220      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'in'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; in    ; Rise       ; in                                                                                                                                                               ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[1]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[2]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[3]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[4]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[5]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[6]                                                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; in    ; Rise       ; counter:counter|count[7]                                                                                                                                         ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 0.186  ; 0.404        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[1]                                                                                                                                         ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[2]                                                                                                                                         ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[3]                                                                                                                                         ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[4]                                                                                                                                         ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[5]                                                                                                                                         ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[6]                                                                                                                                         ;
; 0.201  ; 0.419        ; 0.218          ; High Pulse Width ; in    ; Rise       ; counter:counter|count[7]                                                                                                                                         ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.215  ; 0.433        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.228  ; 0.446        ; 0.218          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.246  ; 0.479        ; 0.233          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.246  ; 0.479        ; 0.233          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.247  ; 0.480        ; 0.233          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.256  ; 0.489        ; 0.233          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.276  ; 0.509        ; 0.233          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 0.287  ; 0.520        ; 0.233          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 0.288  ; 0.521        ; 0.233          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 0.288  ; 0.521        ; 0.233          ; High Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; 0.375  ; 0.561        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.376  ; 0.562        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 0.381  ; 0.567        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 0.390  ; 0.576        ; 0.186          ; Low Pulse Width  ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.294  ; 0.480        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; 0.294  ; 0.512        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.294  ; 0.512        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.294  ; 0.512        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.298  ; 0.484        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.298  ; 0.484        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.298  ; 0.484        ; 0.186          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; 0.300  ; 0.518        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; 0.301  ; 0.519        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|o                          ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~inputclkctrl|inclk[0]            ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~inputclkctrl|outclk              ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[0]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[1]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[2]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[3]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[4]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[5]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[6]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[7]|clk                  ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[0]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[1]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[2]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[3]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[4]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[5]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[6]|clk                      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[7]|clk                      ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|Tx|clk                           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_DATA|clk          ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_IDLE|clk          ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_START|clk         ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_STOP|clk          ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Wr_en     ; clk_50m    ; 2.617 ; 2.861 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; 3.799 ; 3.997 ; Rise       ; in              ;
; Wrreq     ; in         ; 4.178 ; 4.436 ; Rise       ; in              ;
; syn_clr   ; in         ; 4.225 ; 4.371 ; Rise       ; in              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Wr_en     ; clk_50m    ; -1.172 ; -1.411 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; -2.106 ; -2.357 ; Rise       ; in              ;
; Wrreq     ; in         ; -2.191 ; -2.433 ; Rise       ; in              ;
; syn_clr   ; in         ; -1.943 ; -2.227 ; Rise       ; in              ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Tx           ; clk_50m    ; 13.498 ; 13.599 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 12.641 ; 12.869 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 11.097 ; 10.810 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 11.727 ; 11.481 ; Rise       ; in              ;
;  Data_out[0] ; in         ; 11.599 ; 11.341 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 9.994  ; 9.870  ; Rise       ; in              ;
;  Data_out[2] ; in         ; 10.480 ; 10.427 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 11.145 ; 10.905 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 11.727 ; 11.481 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 11.481 ; 11.317 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 10.943 ; 10.789 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 10.334 ; 10.314 ; Rise       ; in              ;
; Fifo_empty   ; in         ; 8.133  ; 8.318  ; Rise       ; in              ;
; Fifo_full    ; in         ; 6.779  ; 6.705  ; Rise       ; in              ;
; Used_words   ; in         ; 6.136  ; 6.052  ; Rise       ; in              ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Tx           ; clk_50m    ; 13.031 ; 13.126 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 12.160 ; 12.379 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 10.678 ; 10.401 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 9.623  ; 9.503  ; Rise       ; in              ;
;  Data_out[0] ; in         ; 11.166 ; 10.917 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 9.623  ; 9.503  ; Rise       ; in              ;
;  Data_out[2] ; in         ; 10.089 ; 10.038 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 10.728 ; 10.496 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 11.287 ; 11.050 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 11.051 ; 10.892 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 10.535 ; 10.386 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 9.950  ; 9.931  ; Rise       ; in              ;
; Fifo_empty   ; in         ; 7.824  ; 8.003  ; Rise       ; in              ;
; Fifo_full    ; in         ; 6.525  ; 6.453  ; Rise       ; in              ;
; Used_words   ; in         ; 5.911  ; 5.829  ; Rise       ; in              ;
+--------------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_50m ; -0.517 ; -6.408          ;
; in      ; -0.235 ; -1.889          ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_50m ; 0.174 ; 0.000           ;
; in      ; 0.201 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; in      ; -3.000 ; -45.670                       ;
; clk_50m ; -3.000 ; -29.905                       ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.517 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 1.464      ;
; -0.501 ; transmitter:uart_Tx|bit_pos[0]                                                                                                                                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 1.448      ;
; -0.424 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[2]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.870      ;
; -0.421 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[0]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.867      ;
; -0.417 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[5]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.863      ;
; -0.414 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[3]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.860      ;
; -0.397 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[6]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.843      ;
; -0.395 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[4]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.841      ;
; -0.395 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[7]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.841      ;
; -0.361 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.502      ;
; -0.342 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; transmitter:uart_Tx|data[1]              ; in           ; clk_50m     ; 1.000        ; 0.469      ; 1.788      ;
; -0.324 ; transmitter:uart_Tx|data[5]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.256      ;
; -0.322 ; transmitter:uart_Tx|data[6]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.254      ;
; -0.317 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.449      ;
; -0.315 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.447      ;
; -0.311 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.443      ;
; -0.301 ; transmitter:uart_Tx|data[4]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.233      ;
; -0.277 ; transmitter:uart_Tx|data[1]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.209      ;
; -0.273 ; transmitter:uart_Tx|data[2]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.205      ;
; -0.253 ; transmitter:uart_Tx|data[0]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.185      ;
; -0.240 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.185      ;
; -0.239 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.184      ;
; -0.229 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.370      ;
; -0.226 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.367      ;
; -0.214 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.355      ;
; -0.211 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.352      ;
; -0.204 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.345      ;
; -0.202 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.147      ;
; -0.191 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.136      ;
; -0.187 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.319      ;
; -0.186 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.048     ; 1.125      ;
; -0.185 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.317      ;
; -0.182 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.127      ;
; -0.181 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.313      ;
; -0.181 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.126      ;
; -0.178 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.310      ;
; -0.176 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.308      ;
; -0.175 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.120      ;
; -0.174 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.119      ;
; -0.172 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.304      ;
; -0.164 ; transmitter:uart_Tx|bit_pos[2]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.049     ; 1.102      ;
; -0.158 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.103      ;
; -0.156 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.297      ;
; -0.152 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.152      ; 1.291      ;
; -0.147 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.057     ; 1.077      ;
; -0.145 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.057     ; 1.075      ;
; -0.141 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.057     ; 1.071      ;
; -0.134 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.079      ;
; -0.133 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.049     ; 1.071      ;
; -0.131 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.076      ;
; -0.131 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.076      ;
; -0.130 ; transmitter:uart_Tx|data[7]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.062      ;
; -0.125 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.266      ;
; -0.122 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.067      ;
; -0.119 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 1.066      ;
; -0.117 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.062      ;
; -0.115 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.060      ;
; -0.108 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.152      ; 1.247      ;
; -0.102 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.234      ;
; -0.100 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.232      ;
; -0.096 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.228      ;
; -0.094 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.049     ; 1.032      ;
; -0.089 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.230      ;
; -0.082 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.027      ;
; -0.081 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.026      ;
; -0.081 ; transmitter:uart_Tx|data[3]                                                                                                                                      ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; -0.055     ; 1.013      ;
; -0.081 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.152      ; 1.220      ;
; -0.079 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.220      ;
; -0.076 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.217      ;
; -0.075 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.216      ;
; -0.074 ; baudrate:uart_baud|tx_acc[0]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.215      ;
; -0.070 ; baudrate:uart_baud|tx_acc[6]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.211      ;
; -0.068 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.209      ;
; -0.065 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.206      ;
; -0.064 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.196      ;
; -0.062 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.194      ;
; -0.062 ; baudrate:uart_baud|tx_acc[3]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 1.007      ;
; -0.058 ; baudrate:uart_baud|tx_acc[7]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.190      ;
; -0.058 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 1.005      ;
; -0.055 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.049     ; 0.993      ;
; -0.053 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.049     ; 0.991      ;
; -0.053 ; transmitter:uart_Tx|bit_pos[1]                                                                                                                                   ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 1.000      ;
; -0.050 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; -0.048     ; 0.989      ;
; -0.048 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 0.993      ;
; -0.046 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.152      ; 1.185      ;
; -0.046 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 0.991      ;
; -0.042 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 1.000        ; 0.154      ; 1.183      ;
; -0.042 ; transmitter:uart_Tx|bit_pos[2]                                                                                                                                   ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 1.000        ; -0.040     ; 0.989      ;
; -0.034 ; baudrate:uart_baud|tx_acc[8]                                                                                                                                     ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 1.000        ; -0.048     ; 0.973      ;
; -0.033 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.058     ; 0.962      ;
; -0.033 ; baudrate:uart_baud|tx_acc[5]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.152      ; 1.172      ;
; -0.032 ; baudrate:uart_baud|tx_acc[2]                                                                                                                                     ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 1.000        ; 0.152      ; 1.171      ;
; -0.031 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.058     ; 0.960      ;
; -0.027 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                                                          ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; -0.058     ; 0.956      ;
; -0.024 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 0.969      ;
; -0.022 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 0.967      ;
; -0.020 ; baudrate:uart_baud|tx_acc[1]                                                                                                                                     ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 1.000        ; -0.042     ; 0.965      ;
; -0.019 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.151      ;
; -0.017 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.149      ;
; -0.013 ; baudrate:uart_baud|tx_acc[4]                                                                                                                                     ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 1.000        ; 0.145      ; 1.145      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'in'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.235 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; 0.068      ; 1.310      ;
; -0.205 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 1.049      ;
; -0.191 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 1.030      ;
; -0.187 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 1.026      ;
; -0.171 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; 0.068      ; 1.246      ;
; -0.167 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; 0.068      ; 1.242      ;
; -0.142 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.023     ; 1.126      ;
; -0.138 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 1.000        ; 0.143      ; 1.310      ;
; -0.131 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ; in           ; in          ; 1.000        ; 0.179      ; 1.339      ;
; -0.131 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; 0.179      ; 1.339      ;
; -0.129 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 1.000        ; 0.182      ; 1.340      ;
; -0.126 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 0.965      ;
; -0.118 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 0.962      ;
; -0.117 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 0.961      ;
; -0.112 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 0.951      ;
; -0.111 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 0.955      ;
; -0.109 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 0.953      ;
; -0.108 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 0.947      ;
; -0.103 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; 0.068      ; 1.178      ;
; -0.099 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; 0.068      ; 1.174      ;
; -0.078 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.023     ; 1.062      ;
; -0.074 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.023     ; 1.058      ;
; -0.072 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 0.911      ;
; -0.063 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 1.000        ; 0.068      ; 1.138      ;
; -0.063 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 1.000        ; 0.068      ; 1.138      ;
; -0.063 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 1.000        ; 0.068      ; 1.138      ;
; -0.062 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.023     ; 1.046      ;
; -0.053 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 0.892      ;
; -0.049 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.168     ; 0.888      ;
; -0.035 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 0.879      ;
; -0.025 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 0.869      ;
; -0.010 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.023     ; 0.994      ;
; -0.006 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; -0.023     ; 0.990      ;
; 0.002  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.023     ; 0.982      ;
; 0.006  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.023     ; 0.978      ;
; 0.010  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.023     ; 0.974      ;
; 0.011  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.972      ;
; 0.014  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.023     ; 0.970      ;
; 0.015  ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.968      ;
; 0.015  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.968      ;
; 0.020  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.966      ;
; 0.021  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.962      ;
; 0.024  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.962      ;
; 0.030  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.956      ;
; 0.039  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.163     ; 0.805      ;
; 0.044  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; -0.072     ; 0.913      ;
; 0.054  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 1.000        ; -0.038     ; 0.915      ;
; 0.058  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 1.000        ; -0.023     ; 0.926      ;
; 0.059  ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.924      ;
; 0.059  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.924      ;
; 0.060  ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.923      ;
; 0.062  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 1.000        ; -0.023     ; 0.922      ;
; 0.063  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; -0.072     ; 0.894      ;
; 0.067  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.919      ;
; 0.070  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.023     ; 0.914      ;
; 0.072  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.023     ; 0.912      ;
; 0.074  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 1.000        ; -0.023     ; 0.910      ;
; 0.074  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.909      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.023     ; 0.908      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.076  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; 0.194      ; 1.125      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.023     ; 0.907      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.023     ; 0.907      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.077  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.056     ; 0.874      ;
; 0.078  ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.905      ;
; 0.078  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 1.000        ; -0.023     ; 0.906      ;
; 0.078  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.905      ;
; 0.079  ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.904      ;
; 0.079  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 1.000        ; -0.023     ; 0.905      ;
; 0.079  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.904      ;
; 0.082  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 1.000        ; -0.023     ; 0.902      ;
; 0.082  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.904      ;
; 0.082  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 1.000        ; -0.072     ; 0.875      ;
; 0.083  ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.900      ;
; 0.083  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 1.000        ; -0.023     ; 0.901      ;
; 0.083  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.900      ;
; 0.086  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.900      ;
; 0.088  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.898      ;
; 0.089  ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.894      ;
; 0.089  ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.894      ;
; 0.089  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.894      ;
; 0.089  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 1.000        ; -0.024     ; 0.894      ;
; 0.092  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.894      ;
; 0.094  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 1.000        ; -0.033     ; 0.880      ;
; 0.098  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.888      ;
; 0.100  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 1.000        ; -0.021     ; 0.886      ;
; 0.126  ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 1.000        ; -0.024     ; 0.857      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; transmitter:uart_Tx|Tx                   ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; transmitter:uart_Tx|bit_pos[1]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.050      ; 0.314      ;
; 0.292 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.420      ;
; 0.310 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.443      ;
; 0.330 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.463      ;
; 0.408 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.541      ;
; 0.411 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.535      ;
; 0.421 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.545      ;
; 0.423 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.556      ;
; 0.423 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.547      ;
; 0.424 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.752      ;
; 0.432 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.761      ;
; 0.447 ; transmitter:uart_Tx|state.TX_STATE_START ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.580      ;
; 0.448 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.574      ;
; 0.452 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.782      ;
; 0.455 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.784      ;
; 0.456 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.589      ;
; 0.460 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.789      ;
; 0.462 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.790      ;
; 0.462 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.589      ;
; 0.466 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.592      ;
; 0.471 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.799      ;
; 0.474 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.802      ;
; 0.488 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.817      ;
; 0.504 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.833      ;
; 0.506 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.835      ;
; 0.508 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.837      ;
; 0.508 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.634      ;
; 0.510 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.839      ;
; 0.511 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.843      ;
; 0.521 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.647      ;
; 0.522 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.648      ;
; 0.526 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.652      ;
; 0.533 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.659      ;
; 0.534 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.660      ;
; 0.534 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.660      ;
; 0.535 ; baudrate:uart_baud|tx_acc[4]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.661      ;
; 0.539 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.051      ; 0.674      ;
; 0.540 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.152     ; 0.472      ;
; 0.541 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.152     ; 0.473      ;
; 0.542 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.152     ; 0.474      ;
; 0.543 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.152     ; 0.475      ;
; 0.543 ; baudrate:uart_baud|tx_acc[8]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; -0.152     ; 0.475      ;
; 0.544 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.668      ;
; 0.547 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[0]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.671      ;
; 0.548 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.058      ; 0.690      ;
; 0.549 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|bit_pos[1]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.040      ; 0.673      ;
; 0.549 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.877      ;
; 0.553 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.882      ;
; 0.555 ; baudrate:uart_baud|tx_acc[7]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.884      ;
; 0.557 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.886      ;
; 0.566 ; baudrate:uart_baud|tx_acc[3]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.894      ;
; 0.568 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[7]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; baudrate:uart_baud|tx_acc[6]             ; baudrate:uart_baud|tx_acc[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.694      ;
; 0.571 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.900      ;
; 0.572 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.058      ; 0.714      ;
; 0.578 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; baudrate:uart_baud|tx_acc[2]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.907      ;
; 0.578 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.051      ; 0.713      ;
; 0.580 ; baudrate:uart_baud|tx_acc[8]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.051      ; 0.715      ;
; 0.580 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.706      ;
; 0.583 ; transmitter:uart_Tx|bit_pos[0]           ; transmitter:uart_Tx|bit_pos[2]           ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.716      ;
; 0.585 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.718      ;
; 0.595 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[6]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.721      ;
; 0.596 ; transmitter:uart_Tx|state.TX_STATE_STOP  ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.729      ;
; 0.597 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.926      ;
; 0.599 ; baudrate:uart_baud|tx_acc[3]             ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.928      ;
; 0.604 ; transmitter:uart_Tx|state.TX_STATE_DATA  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.737      ;
; 0.608 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50m      ; clk_50m     ; 0.000        ; 0.058      ; 0.750      ;
; 0.608 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.937      ;
; 0.612 ; baudrate:uart_baud|tx_acc[1]             ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.941      ;
; 0.615 ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.049      ; 0.748      ;
; 0.618 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.947      ;
; 0.627 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.753      ;
; 0.628 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.754      ;
; 0.628 ; baudrate:uart_baud|tx_acc[2]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.754      ;
; 0.629 ; baudrate:uart_baud|tx_acc[6]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.958      ;
; 0.632 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|Tx                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.058      ; 0.774      ;
; 0.632 ; baudrate:uart_baud|tx_acc[1]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.960      ;
; 0.632 ; transmitter:uart_Tx|bit_pos[2]           ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50m      ; clk_50m     ; 0.000        ; 0.058      ; 0.774      ;
; 0.636 ; baudrate:uart_baud|tx_acc[0]             ; baudrate:uart_baud|tx_acc[8]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.244      ; 0.964      ;
; 0.637 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.763      ;
; 0.638 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[1]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.764      ;
; 0.639 ; baudrate:uart_baud|tx_acc[7]             ; baudrate:uart_baud|tx_acc[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.765      ;
; 0.639 ; baudrate:uart_baud|tx_acc[4]             ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50m      ; clk_50m     ; 0.000        ; 0.245      ; 0.968      ;
; 0.640 ; baudrate:uart_baud|tx_acc[5]             ; baudrate:uart_baud|tx_acc[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.042      ; 0.766      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'in'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; in           ; in          ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[0]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.314      ;
; 0.223 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; in           ; in          ; 0.000        ; 0.022      ; 0.329      ;
; 0.266 ; counter:counter|count[3]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.478      ;
; 0.269 ; counter:counter|count[0]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.481      ;
; 0.271 ; counter:counter|count[1]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.483      ;
; 0.272 ; counter:counter|count[4]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.484      ;
; 0.277 ; counter:counter|count[7]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.489      ;
; 0.282 ; counter:counter|count[2]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.494      ;
; 0.285 ; counter:counter|count[5]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.497      ;
; 0.292 ; counter:counter|count[6]                                                                                                                          ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; in           ; in          ; 0.000        ; 0.108      ; 0.504      ;
; 0.312 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.418      ;
; 0.313 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.419      ;
; 0.314 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.420      ;
; 0.315 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.421      ;
; 0.317 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.022      ; 0.423      ;
; 0.317 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 0.000        ; 0.022      ; 0.423      ;
; 0.319 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[4]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; counter:counter|count[7]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; counter:counter|count[6]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.428      ;
; 0.324 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[1]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.432      ;
; 0.325 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.022      ; 0.431      ;
; 0.326 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[1]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.022      ; 0.432      ;
; 0.326 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; in           ; in          ; 0.000        ; 0.022      ; 0.432      ;
; 0.332 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; in           ; in          ; 0.000        ; 0.022      ; 0.438      ;
; 0.334 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.042      ; 0.480      ;
; 0.335 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.042      ; 0.481      ;
; 0.346 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.042      ; 0.492      ;
; 0.359 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.042      ; 0.505      ;
; 0.386 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.022      ; 0.492      ;
; 0.388 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.022      ; 0.494      ;
; 0.388 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.022      ; 0.494      ;
; 0.390 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.247      ; 0.741      ;
; 0.402 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.247      ; 0.753      ;
; 0.403 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 0.000        ; 0.022      ; 0.509      ;
; 0.412 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.247      ; 0.763      ;
; 0.431 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; in           ; in          ; 0.000        ; 0.042      ; 0.577      ;
; 0.434 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.247      ; 0.785      ;
; 0.450 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.247      ; 0.801      ;
; 0.451 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.247      ; 0.802      ;
; 0.457 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; in           ; in          ; 0.000        ; 0.038      ; 0.579      ;
; 0.462 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.567      ;
; 0.463 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.568      ;
; 0.464 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.569      ;
; 0.465 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.023      ; 0.572      ;
; 0.465 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.023      ; 0.572      ;
; 0.466 ; counter:counter|count[2]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.574      ;
; 0.466 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.574      ;
; 0.467 ; counter:counter|count[4]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.575      ;
; 0.467 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.575      ;
; 0.468 ; counter:counter|count[6]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.576      ;
; 0.468 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; in           ; in          ; 0.000        ; 0.247      ; 0.819      ;
; 0.468 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.576      ;
; 0.472 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.023      ; 0.579      ;
; 0.472 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.577      ;
; 0.473 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.578      ;
; 0.474 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.579      ;
; 0.474 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.579      ;
; 0.475 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.580      ;
; 0.476 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.584      ;
; 0.476 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.581      ;
; 0.476 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.584      ;
; 0.477 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[2]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.585      ;
; 0.477 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[4]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.585      ;
; 0.477 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.582      ;
; 0.477 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.585      ;
; 0.477 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.585      ;
; 0.478 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[6]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.586      ;
; 0.478 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.586      ;
; 0.479 ; counter:counter|count[1]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.587      ;
; 0.479 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.587      ;
; 0.480 ; counter:counter|count[0]                                                                                                                          ; counter:counter|count[3]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.588      ;
; 0.480 ; counter:counter|count[3]                                                                                                                          ; counter:counter|count[5]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.588      ;
; 0.480 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.588      ;
; 0.480 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; in           ; in          ; 0.000        ; 0.024      ; 0.588      ;
; 0.481 ; counter:counter|count[5]                                                                                                                          ; counter:counter|count[7]                                                                                                                                         ; in           ; in          ; 0.000        ; 0.024      ; 0.589      ;
; 0.485 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.023      ; 0.592      ;
; 0.499 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; in           ; in          ; 0.000        ; 0.168      ; 0.751      ;
; 0.501 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; in           ; in          ; 0.000        ; 0.168      ; 0.753      ;
; 0.502 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; in           ; in          ; 0.000        ; 0.168      ; 0.754      ;
; 0.503 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; in           ; in          ; 0.000        ; 0.168      ; 0.755      ;
; 0.508 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; in           ; in          ; 0.000        ; 0.168      ; 0.760      ;
; 0.509 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; in           ; in          ; 0.000        ; 0.168      ; 0.761      ;
; 0.510 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; in           ; in          ; 0.000        ; 0.168      ; 0.762      ;
; 0.525 ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; in           ; in          ; 0.000        ; 0.021      ; 0.630      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'in'                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; in    ; Rise       ; in                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[1]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[2]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[3]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[4]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[5]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[6]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; in    ; Rise       ; counter:counter|count[7]                                                                                                                                         ;
; -0.153 ; 0.077        ; 0.230          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -0.153 ; 0.077        ; 0.230          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -0.151 ; 0.079        ; 0.230          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -0.150 ; 0.080        ; 0.230          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -0.137 ; 0.047        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[0]                                                                                                                                         ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[1]                                                                                                                                         ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[2]                                                                                                                                         ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[3]                                                                                                                                         ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[4]                                                                                                                                         ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[5]                                                                                                                                         ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[6]                                                                                                                                         ;
; -0.132 ; 0.052        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; counter:counter|count[7]                                                                                                                                         ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -0.114 ; 0.070        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -0.109 ; 0.075        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -0.106 ; 0.078        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -0.098 ; 0.086        ; 0.184          ; Low Pulse Width ; in    ; Rise       ; FIFO:FIFO|scfifo:scfifo_component|scfifo_3j41:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]|clk                                                                                        ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]|clk                                                                                        ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]|clk                                                                                        ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]|clk                                                                                        ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]|clk                                                                                        ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]|clk                                                                                        ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]|clk                                                                                        ;
; 0.043  ; 0.043        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]|clk                                                                                        ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[0]|clk                                                                                                                                             ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[1]|clk                                                                                                                                             ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[2]|clk                                                                                                                                             ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[3]|clk                                                                                                                                             ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[4]|clk                                                                                                                                             ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[5]|clk                                                                                                                                             ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[6]|clk                                                                                                                                             ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; counter|count[7]|clk                                                                                                                                             ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]|clk                                                                        ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]|clk                                                                        ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]|clk                                                                        ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]|clk                                                                        ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]|clk                                                                        ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]|clk                                                                        ;
; 0.066  ; 0.066        ; 0.000          ; Low Pulse Width ; in    ; Rise       ; FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]|clk                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50m'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -0.075 ; 0.109        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[0]|clk                      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[1]|clk                      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[2]|clk                      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[3]|clk                      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[4]|clk                      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[5]|clk                      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[6]|clk                      ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|data[7]|clk                      ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|Tx|clk                           ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_DATA|clk          ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_IDLE|clk          ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_START|clk         ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|state.TX_STATE_STOP|clk          ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[8]|clk                  ;
; 0.105  ; 0.105        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|bit_pos[0]|clk                   ;
; 0.105  ; 0.105        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|bit_pos[1]|clk                   ;
; 0.105  ; 0.105        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_Tx|bit_pos[2]|clk                   ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[0]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[1]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[2]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[3]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[4]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[5]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[6]|clk                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; uart_baud|tx_acc[7]|clk                  ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|o                          ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~inputclkctrl|inclk[0]            ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~inputclkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~input|i                          ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; 0.673  ; 0.889        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; 0.673  ; 0.889        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; 0.673  ; 0.889        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|Tx                   ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; 0.681  ; 0.897        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.682  ; 0.898        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; 0.684  ; 0.900        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[0]              ;
; 0.684  ; 0.900        ; 0.216          ; High Pulse Width ; clk_50m ; Rise       ; transmitter:uart_Tx|data[1]              ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Wr_en     ; clk_50m    ; 1.359 ; 2.030 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; 2.186 ; 2.898 ; Rise       ; in              ;
; Wrreq     ; in         ; 2.445 ; 3.190 ; Rise       ; in              ;
; syn_clr   ; in         ; 2.426 ; 3.153 ; Rise       ; in              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Wr_en     ; clk_50m    ; -0.607 ; -1.257 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; -1.345 ; -2.004 ; Rise       ; in              ;
; Wrreq     ; in         ; -1.391 ; -2.055 ; Rise       ; in              ;
; syn_clr   ; in         ; -1.232 ; -1.899 ; Rise       ; in              ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Tx           ; clk_50m    ; 8.494 ; 7.912 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 7.749 ; 7.213 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 6.224 ; 6.595 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 6.171 ; 6.428 ; Rise       ; in              ;
;  Data_out[0] ; in         ; 6.092 ; 6.349 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 5.247 ; 5.407 ; Rise       ; in              ;
;  Data_out[2] ; in         ; 5.543 ; 5.759 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 5.871 ; 6.067 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 6.171 ; 6.428 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 6.039 ; 6.308 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 5.756 ; 5.990 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 5.484 ; 5.700 ; Rise       ; in              ;
; Fifo_empty   ; in         ; 4.755 ; 4.523 ; Rise       ; in              ;
; Fifo_full    ; in         ; 3.712 ; 3.851 ; Rise       ; in              ;
; Used_words   ; in         ; 3.351 ; 3.433 ; Rise       ; in              ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Tx           ; clk_50m    ; 8.220 ; 7.659 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 7.467 ; 6.952 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 6.002 ; 6.358 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 5.025 ; 5.178 ; Rise       ; in              ;
;  Data_out[0] ; in         ; 5.838 ; 6.085 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 5.025 ; 5.178 ; Rise       ; in              ;
;  Data_out[2] ; in         ; 5.309 ; 5.516 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 5.623 ; 5.811 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 5.911 ; 6.159 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 5.785 ; 6.044 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 5.515 ; 5.739 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 5.252 ; 5.460 ; Rise       ; in              ;
; Fifo_empty   ; in         ; 4.585 ; 4.362 ; Rise       ; in              ;
; Fifo_full    ; in         ; 3.583 ; 3.716 ; Rise       ; in              ;
; Used_words   ; in         ; 3.240 ; 3.320 ; Rise       ; in              ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.662  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  clk_50m         ; -2.662  ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  in              ; -1.528  ; 0.201 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -85.12  ; 0.0   ; 0.0      ; 0.0     ; -92.587             ;
;  clk_50m         ; -45.267 ; 0.000 ; N/A      ; N/A     ; -35.125             ;
;  in              ; -39.853 ; 0.000 ; N/A      ; N/A     ; -57.462             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Wr_en     ; clk_50m    ; 2.931 ; 3.336 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; 4.284 ; 4.665 ; Rise       ; in              ;
; Wrreq     ; in         ; 4.742 ; 5.210 ; Rise       ; in              ;
; syn_clr   ; in         ; 4.741 ; 5.079 ; Rise       ; in              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Wr_en     ; clk_50m    ; -0.607 ; -1.257 ; Rise       ; clk_50m         ;
; Rdreq     ; in         ; -1.345 ; -2.004 ; Rise       ; in              ;
; Wrreq     ; in         ; -1.391 ; -2.055 ; Rise       ; in              ;
; syn_clr   ; in         ; -1.232 ; -1.899 ; Rise       ; in              ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Tx           ; clk_50m    ; 15.088 ; 14.849 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 14.065 ; 13.983 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 12.091 ; 12.017 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 12.808 ; 12.705 ; Rise       ; in              ;
;  Data_out[0] ; in         ; 12.631 ; 12.556 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 10.961 ; 10.920 ; Rise       ; in              ;
;  Data_out[2] ; in         ; 11.481 ; 11.540 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 12.196 ; 12.045 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 12.808 ; 12.705 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 12.531 ; 12.536 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 11.963 ; 11.941 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 11.332 ; 11.407 ; Rise       ; in              ;
; Fifo_empty   ; in         ; 8.960  ; 9.053  ; Rise       ; in              ;
; Fifo_full    ; in         ; 7.396  ; 7.387  ; Rise       ; in              ;
; Used_words   ; in         ; 6.694  ; 6.658  ; Rise       ; in              ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Tx           ; clk_50m    ; 8.220 ; 7.659 ; Rise       ; clk_50m         ;
; Tx2          ; clk_50m    ; 7.467 ; 6.952 ; Rise       ; clk_50m         ;
; Tx_busy      ; clk_50m    ; 6.002 ; 6.358 ; Rise       ; clk_50m         ;
; Data_out[*]  ; in         ; 5.025 ; 5.178 ; Rise       ; in              ;
;  Data_out[0] ; in         ; 5.838 ; 6.085 ; Rise       ; in              ;
;  Data_out[1] ; in         ; 5.025 ; 5.178 ; Rise       ; in              ;
;  Data_out[2] ; in         ; 5.309 ; 5.516 ; Rise       ; in              ;
;  Data_out[3] ; in         ; 5.623 ; 5.811 ; Rise       ; in              ;
;  Data_out[4] ; in         ; 5.911 ; 6.159 ; Rise       ; in              ;
;  Data_out[5] ; in         ; 5.785 ; 6.044 ; Rise       ; in              ;
;  Data_out[6] ; in         ; 5.515 ; 5.739 ; Rise       ; in              ;
;  Data_out[7] ; in         ; 5.252 ; 5.460 ; Rise       ; in              ;
; Fifo_empty   ; in         ; 4.585 ; 4.362 ; Rise       ; in              ;
; Fifo_full    ; in         ; 3.583 ; 3.716 ; Rise       ; in              ;
; Used_words   ; in         ; 3.240 ; 3.320 ; Rise       ; in              ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Used_words    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; syn_clr                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; acy_clr                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50m                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Used_words    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Used_words    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Used_words    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50m    ; clk_50m  ; 293      ; 0        ; 0        ; 0        ;
; in         ; clk_50m  ; 8        ; 0        ; 0        ; 0        ;
; in         ; in       ; 260      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50m    ; clk_50m  ; 293      ; 0        ; 0        ; 0        ;
; in         ; clk_50m  ; 8        ; 0        ; 0        ; 0        ;
; in         ; in       ; 260      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 114   ; 114  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Apr 17 02:05:05 2023
Info: Command: quartus_sta debounce -c debounce
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'debounce.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name in in
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.662             -45.267 clk_50m 
    Info (332119):    -1.528             -39.853 in 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 clk_50m 
    Info (332119):     0.440               0.000 in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -57.462 in 
    Info (332119):    -3.000             -35.125 clk_50m 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.399             -39.378 clk_50m 
    Info (332119):    -1.285             -32.969 in 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clk_50m 
    Info (332119):     0.387               0.000 in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -57.286 in 
    Info (332119):    -3.000             -35.125 clk_50m 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.517              -6.408 clk_50m 
    Info (332119):    -0.235              -1.889 in 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 clk_50m 
    Info (332119):     0.201               0.000 in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.670 in 
    Info (332119):    -3.000             -29.905 clk_50m 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Mon Apr 17 02:05:08 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


