<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>TST (immediate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">TST (immediate)</h2><p>Test bits (immediate)</p>
      <p class="aml">This instruction performs a bitwise AND of a register value and an
immediate value, and discards the results. It updates the condition
flags based on the result.</p>
    <p>
        This is an alias of
        <a href="ands_log_imm.html">ANDS (immediate)</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="ands_log_imm.html">ANDS (immediate)</a>.
        </li><li>The description of <a href="ands_log_imm.html">ANDS (immediate)</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">N</td><td colspan="6" class="lr">immr</td><td colspan="6" class="lr">imms</td><td colspan="5" class="lr">Rn</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td/><td colspan="2" class="droppedname">opc</td><td colspan="6"/><td/><td colspan="6"/><td colspan="6"/><td colspan="5"/><td colspan="5" class="droppedname">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit variant
            </h4><a id="TST_ANDS_32S_log_imm"/>
        Applies when
        <span class="bitdiff"> (sf == 0 &amp;&amp; N == 0)</span><p class="asm-code">TST  <a href="#WnOrWZR" title="Is the 32-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field.">&lt;Wn&gt;</a>, #<a href="#immr_imms" title="For the &quot;32-bit&quot; variant: is the bitmask immediate, encoded in &quot;imms:immr&quot;.">&lt;imm&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ands_log_imm.html#ANDS_32S_log_imm">ANDS</a>  WZR, <a href="ands_log_imm.html#WnOrWZR">&lt;Wn&gt;</a>, #<a href="ands_log_imm.html#immr_imms">&lt;imm&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit variant
            </h4><a id="TST_ANDS_64S_log_imm"/>
        Applies when
        <span class="bitdiff"> (sf == 1)</span><p class="asm-code">TST  <a href="#XnOrXZR__11" title="Is the 64-bit name of the general-purpose source register, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>, #<a href="#N_immr_imms" title="For the &quot;64-bit&quot; variant: is the bitmask immediate, encoded in &quot;N:imms:immr&quot;.">&lt;imm&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ands_log_imm.html#ANDS_64S_log_imm">ANDS</a>  XZR, <a href="ands_log_imm.html#XnOrXZR__11">&lt;Xn&gt;</a>, #<a href="ands_log_imm.html#N_immr_imms">&lt;imm&gt;</a></p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wn&gt;</td><td><a id="WnOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="immr_imms"/>
        
          <p class="aml">For the "32-bit" variant: is the bitmask immediate, encoded in "imms:immr".</p>
        
      </td></tr><tr><td/><td><a id="N_immr_imms"/>
        
          <p class="aml">For the "64-bit" variant: is the bitmask immediate, encoded in "N:imms:immr".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="XnOrXZR__11"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="ands_log_imm.html">ANDS (immediate)</a> gives the operational pseudocode for this instruction.</p></div><div class="alias_ps_section"><h3 class="pseudocode">Operational Information</h3><p>The description of <a href="ands_log_imm.html">ANDS (immediate)</a> gives the operational information for this instruction.</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-06_rel

      2025-06-23 18:22:40
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
