\hypertarget{union__hw__sdhc__blkattr}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+blkattr Union Reference}
\label{union__hw__sdhc__blkattr}\index{\+\_\+hw\+\_\+sdhc\+\_\+blkattr@{\+\_\+hw\+\_\+sdhc\+\_\+blkattr}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+B\+L\+K\+A\+T\+TR -\/ Block Attributes register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+blkattr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__blkattr_a573b7661a2678b491713e0645bb76860}{}\label{union__hw__sdhc__blkattr_a573b7661a2678b491713e0645bb76860}

\item 
struct \hyperlink{struct__hw__sdhc__blkattr_1_1__hw__sdhc__blkattr__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+blkattr\+::\+\_\+hw\+\_\+sdhc\+\_\+blkattr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__blkattr_a6d3e964d81cecc258754aaf9d542e0bb}{}\label{union__hw__sdhc__blkattr_a6d3e964d81cecc258754aaf9d542e0bb}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+B\+L\+K\+A\+T\+TR -\/ Block Attributes register (RW) 

Reset value\+: 0x00000000U

This register is used to configure the number of data blocks and the number of bytes in each block. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
