*drcRulesFile: /home/local/RAMS/egrvlsi07/GDK/Pyxis_SPT_HEP/ic_reflibs/tech_libs/generic13/rule_deck/DRC
*drcRunDir: /home/local/RAMS/egrvlsi07/vlsi/VLSI/Project/and3/and3.cal
*drcLayoutPaths: and3.calibre.gds
*drcLayoutPrimary: and3
*drcLayoutGetFromViewer: 1
*drcResultsFile: and3.drc.results
*drcSummaryFile: and3.drc.summary
