0.7
2020.2
May 22 2025
00:13:55
C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sim_1/imports/School/CPE233/Lab5/file/Exp6_testbench.v,1769753252,verilog,,,,otter_tb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/Lab5/control_unit_dcdr_v_1_07.sv,1748749357,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/Lab5/control_unit_fsm_v_1_07.sv,,CU_DCDR,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/Lab5/control_unit_fsm_v_1_07.sv,1748739420,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/file/dbounce_v1_02.sv,,CU_FSM,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/clk_2n_div_test_v1_01.v,1763167221,verilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/reg_nb_v1_04.v,,clk_2n_div_test,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/univ_sseg_v1_05.v,1744172307,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/PC.sv,1749009472,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/branch_addr_gen.sv,,PC,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/branch_addr_gen.sv,1746601343,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/branch_cond_gen.sv,,branch_addr_gen,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/file/CSR_v1_05.sv,1748747878,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/file/OTTER_Wrapper_v1_08.sv,,CSR,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/file/Exp6_OTTER_Wrapper_v1_02.sv,1769741734,systemVerilog,C:/Users/collw/Documents/School/CPE 333/Lab7/file/otter_mcu_pipeline_template_v2.sv,C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/branch_cond_gen.sv,,OTTER_Wrapper,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/file/dbounce_v1_02.sv,1748938177,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/new/immed_gen.sv,,DBounce,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/Lab7/file/one_shot_posneg_v1_03.sv,1748938176,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/Lab7/Lab4.srcs/sources_1/imports/School/Support Modules/otter_memory_v1_06.sv,,one_shot_bdir,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.sim/sim_1/behav/xsim/glbl.v,1771453660,verilog,,,,glbl,,uvm,,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sim_1/new/tb_pipeline.sv,1771456571,systemVerilog,,,,tb_pipeline,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/imports/School/Support Modules/Lab5/reg_file_v1_02.sv,1771453660,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sim_1/new/tb_pipeline.sv,,RegFile,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/imports/School/Support Modules/otter_memory_v1_06.sv,1771453660,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/imports/School/Support Modules/Lab5/reg_file_v1_02.sv,,Memory,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/imports/School/Support Modules/reg_nb_v1_04.v,1771453660,verilog,,,,reg_nb,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/new/ALU.sv,1771453660,systemVerilog,C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sim_1/new/tb_pipeline.sv;C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/imports/School/Support Modules/Lab5/reg_file_v1_02.sv;C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/imports/School/Support Modules/otter_memory_v1_06.sv;C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/new/branch_cond_gen.sv;C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/new/immed_gen.sv;C:/Users/collw/Documents/School/CPE 333/otter-pipelined/file/otter_mcu_pipeline_template_v2.sv,C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/new/branch_cond_gen.sv,,$unit_ALU_sv_3376878820;ALU,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/new/branch_cond_gen.sv,1771453660,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/new/immed_gen.sv,,branch_cond_gen,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/new/immed_gen.sv,1771453660,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/otter-pipelined/file/otter_mcu_pipeline_template_v2.sv,,immed_gen,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/collw/Documents/School/CPE 333/otter-pipelined/file/otter_mcu_pipeline_template_v2.sv,1771463043,systemVerilog,,C:/Users/collw/Documents/School/CPE 333/otter-pipelined/Lab4.srcs/sources_1/imports/School/Support Modules/otter_memory_v1_06.sv,,OTTER_MCU,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
