{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579778565877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579778565883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 23 14:22:45 2020 " "Processing started: Thu Jan 23 14:22:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579778565883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778565883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778565883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579778566473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579778566474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong_top_an.v(251) " "Verilog HDL information at pong_top_an.v(251): always construct contains both blocking and non-blocking assignments" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 251 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1579778576159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_top_an.v 3 3 " "Found 3 design units, including 3 entities, in source file pong_top_an.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_top_an " "Found entity 1: pong_top_an" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579778576162 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_sync " "Found entity 2: vga_sync" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579778576162 ""} { "Info" "ISGN_ENTITY_NAME" "3 pong_graph_animate " "Found entity 3: pong_graph_animate" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579778576162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778576162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_top_an " "Elaborating entity \"pong_top_an\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579778576195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vsync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vsync_unit\"" {  } { { "pong_top_an.v" "vsync_unit" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579778576212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(113) " "Verilog HDL assignment warning at pong_top_an.v(113): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576213 "|pong_top_an|vga_sync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(123) " "Verilog HDL assignment warning at pong_top_an.v(123): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576213 "|pong_top_an|vga_sync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pong_graph_animate pong_graph_animate:animated " "Elaborating entity \"pong_graph_animate\" for hierarchy \"pong_graph_animate:animated\"" {  } { { "pong_top_an.v" "animated" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579778576233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(157) " "Verilog HDL assignment warning at pong_top_an.v(157): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576234 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(163) " "Verilog HDL assignment warning at pong_top_an.v(163): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576234 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 pong_top_an.v(164) " "Verilog HDL assignment warning at pong_top_an.v(164): truncated value with size 18 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576234 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "bar_y_reg pong_top_an.v(155) " "Verilog HDL warning at pong_top_an.v(155): initial value for variable bar_y_reg should be constant" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 155 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1579778576234 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "x_delta_reg pong_top_an.v(155) " "Verilog HDL warning at pong_top_an.v(155): initial value for variable x_delta_reg should be constant" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 155 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1579778576234 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "y_delta_reg pong_top_an.v(155) " "Verilog HDL warning at pong_top_an.v(155): initial value for variable y_delta_reg should be constant" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 155 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1579778576235 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(175) " "Verilog HDL assignment warning at pong_top_an.v(175): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576235 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(178) " "Verilog HDL assignment warning at pong_top_an.v(178): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576235 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(179) " "Verilog HDL assignment warning at pong_top_an.v(179): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576235 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pong_top_an.v(182) " "Verilog HDL assignment warning at pong_top_an.v(182): truncated value with size 32 to match size of target (18)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576235 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pong_top_an.v(252) " "Verilog HDL assignment warning at pong_top_an.v(252): truncated value with size 32 to match size of target (26)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576235 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pong_top_an.v(253) " "Verilog HDL assignment warning at pong_top_an.v(253): truncated value with size 32 to match size of target (10)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576236 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pong_top_an.v(255) " "Verilog HDL assignment warning at pong_top_an.v(255): truncated value with size 32 to match size of target (5)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576236 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong_top_an.v(259) " "Verilog HDL assignment warning at pong_top_an.v(259): truncated value with size 32 to match size of target (9)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576236 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pong_top_an.v(264) " "Verilog HDL assignment warning at pong_top_an.v(264): truncated value with size 32 to match size of target (2)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576237 "|pong_top_an|pong_graph_animate:animated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong_top_an.v(265) " "Verilog HDL assignment warning at pong_top_an.v(265): truncated value with size 32 to match size of target (9)" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579778576237 "|pong_top_an|pong_graph_animate:animated"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "BAR_Y_SIZE pong_top_an.v(202) " "Verilog HDL error at pong_top_an.v(202): variable \"BAR_Y_SIZE\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "pong_top_an.v" "" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 202 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1579778576237 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pong_graph_animate:animated " "Can't elaborate user hierarchy \"pong_graph_animate:animated\"" {  } { { "pong_top_an.v" "animated" { Text "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/pong_top_an.v" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579778576238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/output_files/pong.map.smsg " "Generated suppressed messages file C:/Users/ahmet/Documents/GitHub/microprocessor/pong_verilog/output_files/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778576268 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579778576330 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 23 14:22:56 2020 " "Processing ended: Thu Jan 23 14:22:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579778576330 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579778576330 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579778576330 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778576330 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579778576948 ""}
