	component NIOSII_Test is
		port (
			audio_interface_ADCDAT                        : in    std_logic                     := 'X';             -- ADCDAT
			audio_interface_ADCLRCK                       : in    std_logic                     := 'X';             -- ADCLRCK
			audio_interface_BCLK                          : in    std_logic                     := 'X';             -- BCLK
			clk_clk                                       : in    std_logic                     := 'X';             -- clk
			pio_pixel_color_external_connection_export    : out   std_logic_vector(23 downto 0);                    -- export
			pio_pixel_position_external_connection_export : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_request_external_connection_export        : in    std_logic                     := 'X';             -- export
			reset_reset                                   : in    std_logic                     := 'X';             -- reset
			sdram_wire_addr                               : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba                                 : out   std_logic;                                        -- ba
			sdram_wire_cas_n                              : out   std_logic;                                        -- cas_n
			sdram_wire_cke                                : out   std_logic;                                        -- cke
			sdram_wire_cs_n                               : out   std_logic;                                        -- cs_n
			sdram_wire_dq                                 : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                                : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                              : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                               : out   std_logic                                         -- we_n
		);
	end component NIOSII_Test;

