# ATM
## implement ATM bank core with System Verilog HDL
![ATM](ATM/images/1.jpg "ATM") *Top Module*

## FSM 
![FSM](ATM/images/2.jpg "FSM") *Finite State Machine*
## Vivado RTL Schematic
![ATM](ATM/images/3.png "ATM") *Top Module*

## Quartus RTL Schematic
![ATM](ATM/images/4.png "ATM") *Top Module*

## Netlist Schematic 
![ATM](ATM/images/5.png "ATM") *Net-list*
