{
    "preprocess": {
        "include": "",
        "define": ""
    },
    "instances": {
        "middle_module": {
            "module": "module",
            "parameter": {},
            "ports": {
                "clk": {
                    "direction": "input",
                    "type": "wire",
                    "width": "[0]"
                },
                "reset": {
                    "direction": "input",
                    "type": "wire",
                    "width": "[0]"
                },
                "out": {
                    "direction": "output",
                    "type": "wire",
                    "width": "[0]"
                }
            },
            "body": {},
            "instances": {
                "u_subTop_0": {
                    "module": "sub_module",
                    "ports": {
                        "clk": "clk",
                        "reset": "reset",
                        "out": "out"
                    }
                },
                "u_sub_1": {
                    "module": "sub_module",
                    "ports": {
                        "clk": "clk",
                        "reset": "reset",
                        "out": "out"
                    }
                }
            }
        }
    },
    "filepath": "/home/dyxn/PycharmProjects/CodeFromAI/design/HDLforAST/middle_module.v"
}