{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668583999328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668583999328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-arch " "Found design unit 1: AddSub-arch" {  } { { "AddSub.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668584012188 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668584012188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668584012188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_tb-arch " "Found design unit 1: AddSub_tb-arch" {  } { { "AddSub_tb.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668584012203 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_tb " "Found entity 1: AddSub_tb" {  } { { "AddSub_tb.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668584012203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668584012203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddSub " "Elaborating entity \"AddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668584012234 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in_int AddSub.vhd(36) " "VHDL Process Statement warning at AddSub.vhd(36): signal \"carry_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668584012250 "|AddSub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in_int AddSub.vhd(48) " "VHDL Process Statement warning at AddSub.vhd(48): signal \"carry_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668584012250 "|AddSub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_in_int AddSub.vhd(23) " "VHDL Process Statement warning at AddSub.vhd(23): inferring latch(es) for signal or variable \"carry_in_int\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1668584012250 "|AddSub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflow AddSub.vhd(23) " "VHDL Process Statement warning at AddSub.vhd(23): inferring latch(es) for signal or variable \"Overflow\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1668584012250 "|AddSub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S AddSub.vhd(23) " "VHDL Process Statement warning at AddSub.vhd(23): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "AddSub.vhd" "" { Text "C:/Users/firas/Desktop/Programmierbare Logik/4.1.4/AddSub.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1668584012250 "|AddSub"}
