{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426695635787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426695635787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 12:20:35 2015 " "Processing started: Wed Mar 18 12:20:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426695635787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426695635787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426695635787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426695636177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/memory_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636693 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "vhdl/testbench/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/memory_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench/cache_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench/cache_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_tb-behaviour " "Found design unit 1: cache_tb-behaviour" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/cache_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_tb " "Found entity 1: cache_tb" {  } { { "vhdl/testbench/cache_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/testbench/cache_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-structural " "Found design unit 1: toplevel-structural" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a " "Found design unit 1: ram-a" {  } { { "vhdl/ram.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/ram.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "vhdl/ram.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/params.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/params.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 params " "Found design unit 1: params" {  } { { "vhdl/params.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/params.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 params-body " "Found design unit 2: params-body" {  } { { "vhdl/params.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/params.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/memory.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2-structural " "Found design unit 1: comparator2-structural" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Found entity 1: comparator2" {  } { { "vhdl/comparator2.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-structural " "Found design unit 1: comparator-structural" {  } { { "vhdl/comparator.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "vhdl/comparator.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/comparator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_set-a " "Found design unit 1: cache_set-a" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache_set.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_set " "Found entity 1: cache_set" {  } { { "vhdl/cache_set.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache_set.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-direct_mapped " "Found design unit 1: cache-direct_mapped" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695636724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426695636771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:xmemory " "Elaborating entity \"memory\" for hierarchy \"memory:xmemory\"" {  } { { "vhdl/toplevel.vhd" "xmemory" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695636880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_done memory.vhd(54) " "Verilog HDL or VHDL warning at memory.vhd(54): object \"delay_done\" assigned a value but never read" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/memory.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426695636943 "|toplevel|memory:xmemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram memory:xmemory\|ram:xram " "Elaborating entity \"ram\" for hierarchy \"memory:xmemory\|ram:xram\"" {  } { { "vhdl/memory.vhd" "xram" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/memory.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695636943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:xcache " "Elaborating entity \"cache\" for hierarchy \"cache:xcache\"" {  } { { "vhdl/toplevel.vhd" "xcache" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695636943 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_opposite_readdata cache.vhd(31) " "VHDL Signal Declaration warning at cache.vhd(31): used implicit default value for signal \"m_opposite_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1426695636974 "|toplevel|cache:xcache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_opposite_waitrequest cache.vhd(32) " "VHDL Signal Declaration warning at cache.vhd(32): used implicit default value for signal \"m_opposite_waitrequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1426695636974 "|toplevel|cache:xcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_set cache:xcache\|cache_set:xcache " "Elaborating entity \"cache_set\" for hierarchy \"cache:xcache\|cache_set:xcache\"" {  } { { "vhdl/cache.vhd" "xcache" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695636974 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:xmemory\|ram:xram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:xmemory\|ram:xram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 524288 " "Parameter NUMWORDS_A set to 524288" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1426695644990 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1426695644990 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1426695644990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:xmemory\|ram:xram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"memory:xmemory\|ram:xram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:xmemory\|ram:xram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"memory:xmemory\|ram:xram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 524288 " "Parameter \"NUMWORDS_A\" = \"524288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426695649677 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1426695649677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_op41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_op41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_op41 " "Found entity 1: altsyncram_op41" {  } { { "db/altsyncram_op41.tdf" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/db/altsyncram_op41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695650208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695650208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a2b " "Found entity 1: decode_a2b" {  } { { "db/decode_a2b.tdf" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/db/decode_a2b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695652974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695652974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3ea.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3ea.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3ea " "Found entity 1: decode_3ea" {  } { { "db/decode_3ea.tdf" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/db/decode_3ea.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695653130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695653130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7ub " "Found entity 1: mux_7ub" {  } { { "db/mux_7ub.tdf" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/db/mux_7ub.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426695653380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426695653380 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1426695658146 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/cache.vhd" 91 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426695659505 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1426695659505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[0\] GND " "Pin \"m_opposite_readdata\[0\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[1\] GND " "Pin \"m_opposite_readdata\[1\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[2\] GND " "Pin \"m_opposite_readdata\[2\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[3\] GND " "Pin \"m_opposite_readdata\[3\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[4\] GND " "Pin \"m_opposite_readdata\[4\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[5\] GND " "Pin \"m_opposite_readdata\[5\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[6\] GND " "Pin \"m_opposite_readdata\[6\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[7\] GND " "Pin \"m_opposite_readdata\[7\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[8\] GND " "Pin \"m_opposite_readdata\[8\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[9\] GND " "Pin \"m_opposite_readdata\[9\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[10\] GND " "Pin \"m_opposite_readdata\[10\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[11\] GND " "Pin \"m_opposite_readdata\[11\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[12\] GND " "Pin \"m_opposite_readdata\[12\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[13\] GND " "Pin \"m_opposite_readdata\[13\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[14\] GND " "Pin \"m_opposite_readdata\[14\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[15\] GND " "Pin \"m_opposite_readdata\[15\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[16\] GND " "Pin \"m_opposite_readdata\[16\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[17\] GND " "Pin \"m_opposite_readdata\[17\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[18\] GND " "Pin \"m_opposite_readdata\[18\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[19\] GND " "Pin \"m_opposite_readdata\[19\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[20\] GND " "Pin \"m_opposite_readdata\[20\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[21\] GND " "Pin \"m_opposite_readdata\[21\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[22\] GND " "Pin \"m_opposite_readdata\[22\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[23\] GND " "Pin \"m_opposite_readdata\[23\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[24\] GND " "Pin \"m_opposite_readdata\[24\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[25\] GND " "Pin \"m_opposite_readdata\[25\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[26\] GND " "Pin \"m_opposite_readdata\[26\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[27\] GND " "Pin \"m_opposite_readdata\[27\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[28\] GND " "Pin \"m_opposite_readdata\[28\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[29\] GND " "Pin \"m_opposite_readdata\[29\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[30\] GND " "Pin \"m_opposite_readdata\[30\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_readdata\[31\] GND " "Pin \"m_opposite_readdata\[31\]\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_readdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_opposite_waitrequest GND " "Pin \"m_opposite_waitrequest\" is stuck at GND" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426695683989 "|toplevel|m_opposite_waitrequest"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426695683989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426695691081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426695720029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695720029 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "53 " "Design contains 53 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[0\] " "No output dependent on input pin \"m_opposite_writedata\[0\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[1\] " "No output dependent on input pin \"m_opposite_writedata\[1\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[2\] " "No output dependent on input pin \"m_opposite_writedata\[2\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[3\] " "No output dependent on input pin \"m_opposite_writedata\[3\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[4\] " "No output dependent on input pin \"m_opposite_writedata\[4\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[5\] " "No output dependent on input pin \"m_opposite_writedata\[5\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[6\] " "No output dependent on input pin \"m_opposite_writedata\[6\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[7\] " "No output dependent on input pin \"m_opposite_writedata\[7\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[8\] " "No output dependent on input pin \"m_opposite_writedata\[8\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[9\] " "No output dependent on input pin \"m_opposite_writedata\[9\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[10\] " "No output dependent on input pin \"m_opposite_writedata\[10\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[11\] " "No output dependent on input pin \"m_opposite_writedata\[11\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[12\] " "No output dependent on input pin \"m_opposite_writedata\[12\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[13\] " "No output dependent on input pin \"m_opposite_writedata\[13\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[14\] " "No output dependent on input pin \"m_opposite_writedata\[14\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[15\] " "No output dependent on input pin \"m_opposite_writedata\[15\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[16\] " "No output dependent on input pin \"m_opposite_writedata\[16\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[17\] " "No output dependent on input pin \"m_opposite_writedata\[17\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[18\] " "No output dependent on input pin \"m_opposite_writedata\[18\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[19\] " "No output dependent on input pin \"m_opposite_writedata\[19\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[20\] " "No output dependent on input pin \"m_opposite_writedata\[20\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[21\] " "No output dependent on input pin \"m_opposite_writedata\[21\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[22\] " "No output dependent on input pin \"m_opposite_writedata\[22\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[23\] " "No output dependent on input pin \"m_opposite_writedata\[23\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[24\] " "No output dependent on input pin \"m_opposite_writedata\[24\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[25\] " "No output dependent on input pin \"m_opposite_writedata\[25\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[26\] " "No output dependent on input pin \"m_opposite_writedata\[26\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[27\] " "No output dependent on input pin \"m_opposite_writedata\[27\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[28\] " "No output dependent on input pin \"m_opposite_writedata\[28\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[29\] " "No output dependent on input pin \"m_opposite_writedata\[29\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[30\] " "No output dependent on input pin \"m_opposite_writedata\[30\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_writedata\[31\] " "No output dependent on input pin \"m_opposite_writedata\[31\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_writedata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[0\] " "No output dependent on input pin \"m_opposite_address\[0\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[1\] " "No output dependent on input pin \"m_opposite_address\[1\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[2\] " "No output dependent on input pin \"m_opposite_address\[2\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[3\] " "No output dependent on input pin \"m_opposite_address\[3\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[4\] " "No output dependent on input pin \"m_opposite_address\[4\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[5\] " "No output dependent on input pin \"m_opposite_address\[5\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[6\] " "No output dependent on input pin \"m_opposite_address\[6\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[7\] " "No output dependent on input pin \"m_opposite_address\[7\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[8\] " "No output dependent on input pin \"m_opposite_address\[8\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[9\] " "No output dependent on input pin \"m_opposite_address\[9\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[10\] " "No output dependent on input pin \"m_opposite_address\[10\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[11\] " "No output dependent on input pin \"m_opposite_address\[11\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[12\] " "No output dependent on input pin \"m_opposite_address\[12\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[13\] " "No output dependent on input pin \"m_opposite_address\[13\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[14\] " "No output dependent on input pin \"m_opposite_address\[14\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[15\] " "No output dependent on input pin \"m_opposite_address\[15\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[16\] " "No output dependent on input pin \"m_opposite_address\[16\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[17\] " "No output dependent on input pin \"m_opposite_address\[17\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_address\[18\] " "No output dependent on input pin \"m_opposite_address\[18\]\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_memwrite " "No output dependent on input pin \"m_opposite_memwrite\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_memwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_opposite_memread " "No output dependent on input pin \"m_opposite_memread\"" {  } { { "vhdl/toplevel.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/comp_arch_project/vhdl/toplevel.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426695724185 "|toplevel|m_opposite_memread"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1426695724185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34959 " "Implemented 34959 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "108 " "Implemented 108 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426695724189 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426695724189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32737 " "Implemented 32737 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426695724189 ""} { "Info" "ICUT_CUT_TM_RAMS" "2048 " "Implemented 2048 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1426695724189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426695724189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426695724309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 12:22:04 2015 " "Processing ended: Wed Mar 18 12:22:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426695724309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426695724309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426695724309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426695724309 ""}
