/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2005 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 312 270)
	(text "altparallel_flash_loader" (rect 29 0 262 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 190 25 202)(font "Arial" ))
	(port
		(pt 0 48)
		(input)
		(text "pfl_clk" (rect 0 0 36 14)(font "Arial" (font_size 8)))
		(text "pfl_clk" (rect 20 42 56 56)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 72)
		(input)
		(text "fpga_conf_done" (rect 0 0 94 14)(font "Arial" (font_size 8)))
		(text "fpga_conf_done" (rect 20 66 114 80)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "fpga_nstatus" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "fpga_nstatus" (rect 20 90 95 104)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 120)
		(input)
		(text "fpga_pgm[2..0]" (rect 0 0 84 14)(font "Arial" (font_size 8)))
		(text "fpga_pgm[]" (rect 20 114 83 128)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "pfl_flash_access_granted" (rect 0 0 149 14)(font "Arial" (font_size 8)))
		(text "pfl_flash_access_granted" (rect 20 138 169 152)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 168)
		(input)
		(text "pfl_nreset" (rect 0 0 57 14)(font "Arial" (font_size 8)))
		(text "pfl_nreset" (rect 20 162 77 176)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 16 168)(line_width 1))
	)
	(port
		(pt 248 40)
		(output)
		(text "flash_addr[addr_width-1..0]" (rect 0 0 96 14)(font "Arial" (font_size 8)))
		(text "flash_addr[]" (rect 171 34 239 48)(font "Arial" (font_size 8)))
		(line (pt 248 40)(pt 232 40)(line_width 3))
	)
	(port
		(pt 248 72)
		(output)
		(text "flash_nwe" (rect 0 0 61 14)(font "Arial" (font_size 8)))
		(text "flash_nwe" (rect 177 66 238 80)(font "Arial" (font_size 8)))
		(line (pt 248 72)(pt 232 72)(line_width 1))
	)
	(port
		(pt 248 88)
		(output)
		(text "flash_nce" (rect 0 0 56 14)(font "Arial" (font_size 8)))
		(text "flash_nce" (rect 181 82 237 96)(font "Arial" (font_size 8)))
		(line (pt 248 88)(pt 232 88)(line_width 1))
	)
	(port
		(pt 248 104)
		(output)
		(text "flash_noe" (rect 0 0 56 14)(font "Arial" (font_size 8)))
		(text "flash_noe" (rect 181 98 237 112)(font "Arial" (font_size 8)))
		(line (pt 248 104)(pt 232 104)(line_width 1))
	)
	(port
		(pt 248 120)
		(output)
		(text "fpga_data[config_data_width-1..0]" (rect 0 0 86 14)(font "Arial" (font_size 8)))
		(text "fpga_data[]" (rect 172 114 236 128)(font "Arial" (font_size 8)))
		(line (pt 248 120)(pt 232 120)(line_width 3))
	)
	(port
		(pt 248 136)
		(output)
		(text "fpga_dclk" (rect 0 0 55 14)(font "Arial" (font_size 8)))
		(text "fpga_dclk" (rect 182 130 237 144)(font "Arial" (font_size 8)))
		(line (pt 248 136)(pt 232 136)(line_width 1))
	)
	(port
		(pt 248 152)
		(output)
		(text "fpga_nconfig" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "fpga_nconfig" (rect 165 146 240 160)(font "Arial" (font_size 8)))
		(line (pt 248 152)(pt 232 152)(line_width 1))
	)
	(port
		(pt 248 168)
		(output)
		(text "pfl_flash_access_request" (rect 0 0 149 14)(font "Arial" (font_size 8)))
		(text "pfl_flash_access_request" (rect 102 162 251 176)(font "Arial" (font_size 8)))
		(line (pt 248 168)(pt 232 168)(line_width 1))
	)
	(port
		(pt 248 56)
		(bidir)
		(text "flash_data[flash_data_width-1..0]" (rect 0 0 95 14)(font "Arial" (font_size 8)))
		(text "flash_data[]" (rect 172 50 239 64)(font "Arial" (font_size 8)))
		(line (pt 248 56)(pt 232 56)(line_width 3))
	)
	(parameter
		"addr_width"
		""
		"Number of address lines (FPP = 19 to 25, PS = 20 to 26)"
		"19" "20" "21" "22" "23" "24" "25" "26"
	)
	(parameter
		"config_data_width"
		""
		"Width of FPGA data bus (FPP = 8, PS = 1)"
		"8" "1"
	)
	(parameter
		"flash_data_width"
		""
		"Width of flash interface data bus"
		"16" "8"
	)
/*
	(parameter
		"auto_restart"
		"\"OFF\""
		"Restart configuration upon error"
		"\"OFF\"" "\"ON\""
	)
*/
	(parameter
		"clk_divisor"
		"1"
		"Integer divider to make pfl_clk less than or equal to 10MHz"
	)
	(parameter
		"option_bits_start_address"
		"0"
		"Byte address of the option bits"
	)
	(drawing
		(line (pt 0 0)(pt 249 0)(line_width 1))
		(line (pt 249 0)(pt 249 207)(line_width 1))
		(line (pt 0 207)(pt 249 207)(line_width 1))
		(line (pt 0 0)(pt 0 207)(line_width 1))
		(line (pt 16 24)(pt 235 24)(line_width 1))
		(line (pt 235 24)(pt 235 185)(line_width 1))
		(line (pt 16 185)(pt 235 185)(line_width 1))
		(line (pt 16 24)(pt 16 185)(line_width 1))
	)
)
