// Seed: 2574219581
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wand id_8,
    output uwire id_9,
    output tri0 id_10,
    input wor id_11,
    output supply1 id_12
);
  always id_3.id_5 = id_1;
  assign id_3 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output wor id_2,
    input tri0 id_3,
    output wire id_4,
    output tri id_5,
    input wire id_6,
    input tri id_7,
    input wor id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output supply1 id_12,
    input wire id_13
);
  wire id_15;
  module_0(
      id_8, id_11, id_11, id_4, id_8, id_11, id_7, id_8, id_1, id_12, id_9, id_7, id_10
  );
  assign id_10 = 1;
endmodule
