<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><title>List of all items in this crate</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0-nightly (2300c2aef 2025-10-12)" data-channel="nightly" data-search-js="search-8d3311b9.js" data-stringdex-js="stringdex-828709d0.js" data-settings-js="settings-c38705f0.js" ><script src="../static.files/storage-e2aeef58.js"></script><script defer src="../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-044be391.svg"></head><body class="rustdoc mod sys"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">All</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../x86/index.html">x86</a><span class="version">0.52.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h3><a href="#macros">Crate Items</a></h3><ul class="block"><li><a href="#macros" title="Macros">Macros</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#statics" title="Statics">Statics</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#functions" title="Functions">Functions</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><h1>List of all items</h1><rustdoc-toolbar></rustdoc-toolbar></div><h3 id="structs">Structs</h3><ul class="all-items"><li><a href="apic/struct.Icr.html">apic::Icr</a></li><li><a href="apic/ioapic/struct.IoApic.html">apic::ioapic::IoApic</a></li><li><a href="apic/x2apic/struct.X2APIC.html">apic::x2apic::X2APIC</a></li><li><a href="apic/xapic/struct.XAPIC.html">apic::xapic::XAPIC</a></li><li><a href="bits32/eflags/struct.EFlags.html">bits32::eflags::EFlags</a></li><li><a href="bits32/paging/struct.IOAddr.html">bits32::paging::IOAddr</a></li><li><a href="bits32/paging/struct.LargePage.html">bits32::paging::LargePage</a></li><li><a href="bits32/paging/struct.PAddr.html">bits32::paging::PAddr</a></li><li><a href="bits32/paging/struct.PDEntry.html">bits32::paging::PDEntry</a></li><li><a href="bits32/paging/struct.PDFlags.html">bits32::paging::PDFlags</a></li><li><a href="bits32/paging/struct.PTEntry.html">bits32::paging::PTEntry</a></li><li><a href="bits32/paging/struct.PTFlags.html">bits32::paging::PTFlags</a></li><li><a href="bits32/paging/struct.Page.html">bits32::paging::Page</a></li><li><a href="bits32/paging/struct.VAddr.html">bits32::paging::VAddr</a></li><li><a href="bits32/task/struct.TaskStateSegment.html">bits32::task::TaskStateSegment</a></li><li><a href="bits64/paging/struct.HugePage.html">bits64::paging::HugePage</a></li><li><a href="bits64/paging/struct.IOAddr.html">bits64::paging::IOAddr</a></li><li><a href="bits64/paging/struct.LargePage.html">bits64::paging::LargePage</a></li><li><a href="bits64/paging/struct.PAddr.html">bits64::paging::PAddr</a></li><li><a href="bits64/paging/struct.PDEntry.html">bits64::paging::PDEntry</a></li><li><a href="bits64/paging/struct.PDFlags.html">bits64::paging::PDFlags</a></li><li><a href="bits64/paging/struct.PDPTEntry.html">bits64::paging::PDPTEntry</a></li><li><a href="bits64/paging/struct.PDPTFlags.html">bits64::paging::PDPTFlags</a></li><li><a href="bits64/paging/struct.PML4Entry.html">bits64::paging::PML4Entry</a></li><li><a href="bits64/paging/struct.PML4Flags.html">bits64::paging::PML4Flags</a></li><li><a href="bits64/paging/struct.PML5Entry.html">bits64::paging::PML5Entry</a></li><li><a href="bits64/paging/struct.PML5Flags.html">bits64::paging::PML5Flags</a></li><li><a href="bits64/paging/struct.PTEntry.html">bits64::paging::PTEntry</a></li><li><a href="bits64/paging/struct.PTFlags.html">bits64::paging::PTFlags</a></li><li><a href="bits64/paging/struct.Page.html">bits64::paging::Page</a></li><li><a href="bits64/paging/struct.VAddr.html">bits64::paging::VAddr</a></li><li><a href="bits64/rflags/struct.RFlags.html">bits64::rflags::RFlags</a></li><li><a href="bits64/segmentation/struct.Descriptor64.html">bits64::segmentation::Descriptor64</a></li><li><a href="bits64/task/struct.TaskStateSegment.html">bits64::task::TaskStateSegment</a></li><li><a href="controlregs/struct.Cr0.html">controlregs::Cr0</a></li><li><a href="controlregs/struct.Cr4.html">controlregs::Cr4</a></li><li><a href="controlregs/struct.Xcr0.html">controlregs::Xcr0</a></li><li><a href="cpuid/struct.ApmInfo.html">cpuid::ApmInfo</a></li><li><a href="cpuid/struct.CacheInfo.html">cpuid::CacheInfo</a></li><li><a href="cpuid/struct.CacheInfoIter.html">cpuid::CacheInfoIter</a></li><li><a href="cpuid/struct.CacheParameter.html">cpuid::CacheParameter</a></li><li><a href="cpuid/struct.CacheParametersIter.html">cpuid::CacheParametersIter</a></li><li><a href="cpuid/struct.CpuId.html">cpuid::CpuId</a></li><li><a href="cpuid/struct.CpuIdResult.html">cpuid::CpuIdResult</a></li><li><a href="cpuid/struct.DatInfo.html">cpuid::DatInfo</a></li><li><a href="cpuid/struct.DatIter.html">cpuid::DatIter</a></li><li><a href="cpuid/struct.DirectCacheAccessInfo.html">cpuid::DirectCacheAccessInfo</a></li><li><a href="cpuid/struct.EpcSection.html">cpuid::EpcSection</a></li><li><a href="cpuid/struct.ExtendedFeatures.html">cpuid::ExtendedFeatures</a></li><li><a href="cpuid/struct.ExtendedProcessorFeatureIdentifiers.html">cpuid::ExtendedProcessorFeatureIdentifiers</a></li><li><a href="cpuid/struct.ExtendedState.html">cpuid::ExtendedState</a></li><li><a href="cpuid/struct.ExtendedStateInfo.html">cpuid::ExtendedStateInfo</a></li><li><a href="cpuid/struct.ExtendedStateIter.html">cpuid::ExtendedStateIter</a></li><li><a href="cpuid/struct.ExtendedTopologyIter.html">cpuid::ExtendedTopologyIter</a></li><li><a href="cpuid/struct.ExtendedTopologyLevel.html">cpuid::ExtendedTopologyLevel</a></li><li><a href="cpuid/struct.FeatureInfo.html">cpuid::FeatureInfo</a></li><li><a href="cpuid/struct.HypervisorInfo.html">cpuid::HypervisorInfo</a></li><li><a href="cpuid/struct.L1CacheTlbInfo.html">cpuid::L1CacheTlbInfo</a></li><li><a href="cpuid/struct.L2And3CacheTlbInfo.html">cpuid::L2And3CacheTlbInfo</a></li><li><a href="cpuid/struct.L2CatInfo.html">cpuid::L2CatInfo</a></li><li><a href="cpuid/struct.L3CatInfo.html">cpuid::L3CatInfo</a></li><li><a href="cpuid/struct.L3MonitoringInfo.html">cpuid::L3MonitoringInfo</a></li><li><a href="cpuid/struct.MemBwAllocationInfo.html">cpuid::MemBwAllocationInfo</a></li><li><a href="cpuid/struct.MemoryEncryptionInfo.html">cpuid::MemoryEncryptionInfo</a></li><li><a href="cpuid/struct.MonitorMwaitInfo.html">cpuid::MonitorMwaitInfo</a></li><li><a href="cpuid/struct.PerformanceMonitoringInfo.html">cpuid::PerformanceMonitoringInfo</a></li><li><a href="cpuid/struct.PerformanceOptimizationInfo.html">cpuid::PerformanceOptimizationInfo</a></li><li><a href="cpuid/struct.ProcessorBrandString.html">cpuid::ProcessorBrandString</a></li><li><a href="cpuid/struct.ProcessorCapacityAndFeatureInfo.html">cpuid::ProcessorCapacityAndFeatureInfo</a></li><li><a href="cpuid/struct.ProcessorFrequencyInfo.html">cpuid::ProcessorFrequencyInfo</a></li><li><a href="cpuid/struct.ProcessorSerial.html">cpuid::ProcessorSerial</a></li><li><a href="cpuid/struct.ProcessorTopologyInfo.html">cpuid::ProcessorTopologyInfo</a></li><li><a href="cpuid/struct.ProcessorTraceInfo.html">cpuid::ProcessorTraceInfo</a></li><li><a href="cpuid/struct.RdtAllocationInfo.html">cpuid::RdtAllocationInfo</a></li><li><a href="cpuid/struct.RdtMonitoringInfo.html">cpuid::RdtMonitoringInfo</a></li><li><a href="cpuid/struct.SgxInfo.html">cpuid::SgxInfo</a></li><li><a href="cpuid/struct.SgxSectionIter.html">cpuid::SgxSectionIter</a></li><li><a href="cpuid/struct.SoCVendorAttributesIter.html">cpuid::SoCVendorAttributesIter</a></li><li><a href="cpuid/struct.SoCVendorBrand.html">cpuid::SoCVendorBrand</a></li><li><a href="cpuid/struct.SoCVendorInfo.html">cpuid::SoCVendorInfo</a></li><li><a href="cpuid/struct.SvmFeatures.html">cpuid::SvmFeatures</a></li><li><a href="cpuid/struct.ThermalPowerInfo.html">cpuid::ThermalPowerInfo</a></li><li><a href="cpuid/struct.Tlb1gbPageInfo.html">cpuid::Tlb1gbPageInfo</a></li><li><a href="cpuid/struct.TscInfo.html">cpuid::TscInfo</a></li><li><a href="cpuid/struct.VendorInfo.html">cpuid::VendorInfo</a></li><li><a href="debugregs/struct.Dr6.html">debugregs::Dr6</a></li><li><a href="debugregs/struct.Dr7.html">debugregs::Dr7</a></li><li><a href="dtables/struct.DescriptorTablePointer.html">dtables::DescriptorTablePointer</a></li><li><a href="irq/struct.InterruptDescription.html">irq::InterruptDescription</a></li><li><a href="irq/struct.PageFaultError.html">irq::PageFaultError</a></li><li><a href="segmentation/struct.Descriptor.html">segmentation::Descriptor</a></li><li><a href="segmentation/struct.DescriptorBuilder.html">segmentation::DescriptorBuilder</a></li><li><a href="segmentation/struct.SegmentSelector.html">segmentation::SegmentSelector</a></li><li><a href="vmx/vmcs/control/struct.EntryControls.html">vmx::vmcs::control::EntryControls</a></li><li><a href="vmx/vmcs/control/struct.ExitControls.html">vmx::vmcs::control::ExitControls</a></li><li><a href="vmx/vmcs/control/struct.PinbasedControls.html">vmx::vmcs::control::PinbasedControls</a></li><li><a href="vmx/vmcs/control/struct.PrimaryControls.html">vmx::vmcs::control::PrimaryControls</a></li><li><a href="vmx/vmcs/control/struct.SecondaryControls.html">vmx::vmcs::control::SecondaryControls</a></li></ul><h3 id="enums">Enums</h3><ul class="all-items"><li><a href="enum.Ring.html">Ring</a></li><li><a href="apic/enum.ApicId.html">apic::ApicId</a></li><li><a href="apic/enum.DeliveryMode.html">apic::DeliveryMode</a></li><li><a href="apic/enum.DeliveryStatus.html">apic::DeliveryStatus</a></li><li><a href="apic/enum.DestinationMode.html">apic::DestinationMode</a></li><li><a href="apic/enum.DestinationShorthand.html">apic::DestinationShorthand</a></li><li><a href="apic/enum.Level.html">apic::Level</a></li><li><a href="apic/enum.TriggerMode.html">apic::TriggerMode</a></li><li><a href="cpuid/enum.Associativity.html">cpuid::Associativity</a></li><li><a href="cpuid/enum.CacheInfoType.html">cpuid::CacheInfoType</a></li><li><a href="cpuid/enum.CacheType.html">cpuid::CacheType</a></li><li><a href="cpuid/enum.DatType.html">cpuid::DatType</a></li><li><a href="cpuid/enum.ExtendedRegisterStateLocation.html">cpuid::ExtendedRegisterStateLocation</a></li><li><a href="cpuid/enum.ExtendedRegisterType.html">cpuid::ExtendedRegisterType</a></li><li><a href="cpuid/enum.Hypervisor.html">cpuid::Hypervisor</a></li><li><a href="cpuid/enum.SgxSectionInfo.html">cpuid::SgxSectionInfo</a></li><li><a href="cpuid/enum.TopologyType.html">cpuid::TopologyType</a></li><li><a href="debugregs/enum.BreakCondition.html">debugregs::BreakCondition</a></li><li><a href="debugregs/enum.BreakSize.html">debugregs::BreakSize</a></li><li><a href="debugregs/enum.Breakpoint.html">debugregs::Breakpoint</a></li><li><a href="segmentation/enum.CodeSegmentType.html">segmentation::CodeSegmentType</a></li><li><a href="segmentation/enum.DataSegmentType.html">segmentation::DataSegmentType</a></li><li><a href="segmentation/enum.SystemDescriptorTypes32.html">segmentation::SystemDescriptorTypes32</a></li><li><a href="segmentation/enum.SystemDescriptorTypes64.html">segmentation::SystemDescriptorTypes64</a></li><li><a href="vmx/enum.VmFail.html">vmx::VmFail</a></li></ul><h3 id="traits">Traits</h3><ul class="all-items"><li><a href="apic/trait.ApicControl.html">apic::ApicControl</a></li><li><a href="random/trait.RdRand.html">random::RdRand</a></li><li><a href="random/trait.RdSeed.html">random::RdSeed</a></li><li><a href="segmentation/trait.BuildDescriptor.html">segmentation::BuildDescriptor</a></li><li><a href="segmentation/trait.GateDescriptorBuilder.html">segmentation::GateDescriptorBuilder</a></li><li><a href="segmentation/trait.LdtDescriptorBuilder.html">segmentation::LdtDescriptorBuilder</a></li><li><a href="segmentation/trait.SegmentDescriptorBuilder.html">segmentation::SegmentDescriptorBuilder</a></li><li><a href="segmentation/trait.TaskGateDescriptorBuilder.html">segmentation::TaskGateDescriptorBuilder</a></li></ul><h3 id="macros">Macros</h3><ul class="all-items"><li><a href="bits64/segmentation/macro.fs_deref.html">bits64::segmentation::fs_deref</a></li><li><a href="bits64/segmentation/macro.gs_deref.html">bits64::segmentation::gs_deref</a></li><li><a href="cpuid/macro.cpuid.html">cpuid::cpuid</a></li><li><a href="macro.fs_deref.html">fs_deref</a></li><li><a href="macro.gs_deref.html">gs_deref</a></li><li><a href="macro.int.html">int</a></li><li><a href="macro.syscall.html">syscall</a></li></ul><h3 id="functions">Functions</h3><ul class="all-items"><li><a href="bits32/eflags/fn.clac.html">bits32::eflags::clac</a></li><li><a href="bits32/eflags/fn.stac.html">bits32::eflags::stac</a></li><li><a href="bits32/paging/fn.pd_index.html">bits32::paging::pd_index</a></li><li><a href="bits32/paging/fn.pt_index.html">bits32::paging::pt_index</a></li><li><a href="bits64/paging/fn.pd_index.html">bits64::paging::pd_index</a></li><li><a href="bits64/paging/fn.pdpt_index.html">bits64::paging::pdpt_index</a></li><li><a href="bits64/paging/fn.pml4_index.html">bits64::paging::pml4_index</a></li><li><a href="bits64/paging/fn.pml5_index.html">bits64::paging::pml5_index</a></li><li><a href="bits64/paging/fn.pt_index.html">bits64::paging::pt_index</a></li><li><a href="bits64/registers/fn.rbp.html">bits64::registers::rbp</a></li><li><a href="bits64/registers/fn.rip.html">bits64::registers::rip</a></li><li><a href="bits64/registers/fn.rsp.html">bits64::registers::rsp</a></li><li><a href="bits64/rflags/fn.read.html">bits64::rflags::read</a></li><li><a href="bits64/rflags/fn.set.html">bits64::rflags::set</a></li><li><a href="bits64/segmentation/fn.load_cs.html">bits64::segmentation::load_cs</a></li><li><a href="bits64/segmentation/fn.rdfsbase.html">bits64::segmentation::rdfsbase</a></li><li><a href="bits64/segmentation/fn.rdgsbase.html">bits64::segmentation::rdgsbase</a></li><li><a href="bits64/segmentation/fn.swapgs.html">bits64::segmentation::swapgs</a></li><li><a href="bits64/segmentation/fn.wrfsbase.html">bits64::segmentation::wrfsbase</a></li><li><a href="bits64/segmentation/fn.wrgsbase.html">bits64::segmentation::wrgsbase</a></li><li><a href="bits64/sgx/fn.encls_create.html">bits64::sgx::encls_create</a></li><li><a href="bits64/sgx/fn.encls_eadd.html">bits64::sgx::encls_eadd</a></li><li><a href="bits64/sgx/fn.encls_eaug.html">bits64::sgx::encls_eaug</a></li><li><a href="bits64/sgx/fn.encls_eblock.html">bits64::sgx::encls_eblock</a></li><li><a href="bits64/sgx/fn.encls_edbgrd.html">bits64::sgx::encls_edbgrd</a></li><li><a href="bits64/sgx/fn.encls_edbgwr.html">bits64::sgx::encls_edbgwr</a></li><li><a href="bits64/sgx/fn.encls_eextend.html">bits64::sgx::encls_eextend</a></li><li><a href="bits64/sgx/fn.encls_einit.html">bits64::sgx::encls_einit</a></li><li><a href="bits64/sgx/fn.encls_eldb.html">bits64::sgx::encls_eldb</a></li><li><a href="bits64/sgx/fn.encls_eldu.html">bits64::sgx::encls_eldu</a></li><li><a href="bits64/sgx/fn.encls_emodpr.html">bits64::sgx::encls_emodpr</a></li><li><a href="bits64/sgx/fn.encls_emodt.html">bits64::sgx::encls_emodt</a></li><li><a href="bits64/sgx/fn.encls_epa.html">bits64::sgx::encls_epa</a></li><li><a href="bits64/sgx/fn.encls_eremove.html">bits64::sgx::encls_eremove</a></li><li><a href="bits64/sgx/fn.encls_etrack.html">bits64::sgx::encls_etrack</a></li><li><a href="bits64/sgx/fn.encls_ewb.html">bits64::sgx::encls_ewb</a></li><li><a href="bits64/sgx/fn.enclu_eaccept.html">bits64::sgx::enclu_eaccept</a></li><li><a href="bits64/sgx/fn.enclu_eacceptcopy.html">bits64::sgx::enclu_eacceptcopy</a></li><li><a href="bits64/sgx/fn.enclu_eenter.html">bits64::sgx::enclu_eenter</a></li><li><a href="bits64/sgx/fn.enclu_eexit.html">bits64::sgx::enclu_eexit</a></li><li><a href="bits64/sgx/fn.enclu_egetkey.html">bits64::sgx::enclu_egetkey</a></li><li><a href="bits64/sgx/fn.enclu_emodepe.html">bits64::sgx::enclu_emodepe</a></li><li><a href="bits64/sgx/fn.enclu_ereport.html">bits64::sgx::enclu_ereport</a></li><li><a href="bits64/sgx/fn.enclu_eresume.html">bits64::sgx::enclu_eresume</a></li><li><a href="bits64/syscall/fn.syscall0.html">bits64::syscall::syscall0</a></li><li><a href="bits64/syscall/fn.syscall1.html">bits64::syscall::syscall1</a></li><li><a href="bits64/syscall/fn.syscall2.html">bits64::syscall::syscall2</a></li><li><a href="bits64/syscall/fn.syscall3.html">bits64::syscall::syscall3</a></li><li><a href="bits64/syscall/fn.syscall4.html">bits64::syscall::syscall4</a></li><li><a href="bits64/syscall/fn.syscall5.html">bits64::syscall::syscall5</a></li><li><a href="bits64/syscall/fn.syscall6.html">bits64::syscall::syscall6</a></li><li><a href="bits64/vmx/fn.vmclear.html">bits64::vmx::vmclear</a></li><li><a href="bits64/vmx/fn.vmlaunch.html">bits64::vmx::vmlaunch</a></li><li><a href="bits64/vmx/fn.vmptrld.html">bits64::vmx::vmptrld</a></li><li><a href="bits64/vmx/fn.vmptrst.html">bits64::vmx::vmptrst</a></li><li><a href="bits64/vmx/fn.vmread.html">bits64::vmx::vmread</a></li><li><a href="bits64/vmx/fn.vmresume.html">bits64::vmx::vmresume</a></li><li><a href="bits64/vmx/fn.vmwrite.html">bits64::vmx::vmwrite</a></li><li><a href="bits64/vmx/fn.vmxoff.html">bits64::vmx::vmxoff</a></li><li><a href="bits64/vmx/fn.vmxon.html">bits64::vmx::vmxon</a></li><li><a href="controlregs/fn.cr0.html">controlregs::cr0</a></li><li><a href="controlregs/fn.cr0_write.html">controlregs::cr0_write</a></li><li><a href="controlregs/fn.cr2.html">controlregs::cr2</a></li><li><a href="controlregs/fn.cr2_write.html">controlregs::cr2_write</a></li><li><a href="controlregs/fn.cr3.html">controlregs::cr3</a></li><li><a href="controlregs/fn.cr3_write.html">controlregs::cr3_write</a></li><li><a href="controlregs/fn.cr4.html">controlregs::cr4</a></li><li><a href="controlregs/fn.cr4_write.html">controlregs::cr4_write</a></li><li><a href="controlregs/fn.xcr0.html">controlregs::xcr0</a></li><li><a href="controlregs/fn.xcr0_write.html">controlregs::xcr0_write</a></li><li><a href="cpuid/native_cpuid/fn.cpuid_count.html">cpuid::native_cpuid::cpuid_count</a></li><li><a href="debugregs/fn.dr0.html">debugregs::dr0</a></li><li><a href="debugregs/fn.dr0_write.html">debugregs::dr0_write</a></li><li><a href="debugregs/fn.dr1.html">debugregs::dr1</a></li><li><a href="debugregs/fn.dr1_write.html">debugregs::dr1_write</a></li><li><a href="debugregs/fn.dr2.html">debugregs::dr2</a></li><li><a href="debugregs/fn.dr2_write.html">debugregs::dr2_write</a></li><li><a href="debugregs/fn.dr3.html">debugregs::dr3</a></li><li><a href="debugregs/fn.dr3_write.html">debugregs::dr3_write</a></li><li><a href="debugregs/fn.dr6.html">debugregs::dr6</a></li><li><a href="debugregs/fn.dr6_write.html">debugregs::dr6_write</a></li><li><a href="debugregs/fn.dr7.html">debugregs::dr7</a></li><li><a href="debugregs/fn.dr7_write.html">debugregs::dr7_write</a></li><li><a href="dtables/fn.ldtr.html">dtables::ldtr</a></li><li><a href="dtables/fn.lgdt.html">dtables::lgdt</a></li><li><a href="dtables/fn.lidt.html">dtables::lidt</a></li><li><a href="dtables/fn.load_ldtr.html">dtables::load_ldtr</a></li><li><a href="dtables/fn.sgdt.html">dtables::sgdt</a></li><li><a href="dtables/fn.sidt.html">dtables::sidt</a></li><li><a href="fence/fn.lfence.html">fence::lfence</a></li><li><a href="fence/fn.mfence.html">fence::mfence</a></li><li><a href="fence/fn.sfence.html">fence::sfence</a></li><li><a href="fn.halt.html">halt</a></li><li><a href="io/fn.inb.html">io::inb</a></li><li><a href="io/fn.inl.html">io::inl</a></li><li><a href="io/fn.inw.html">io::inw</a></li><li><a href="io/fn.outb.html">io::outb</a></li><li><a href="io/fn.outl.html">io::outl</a></li><li><a href="io/fn.outw.html">io::outw</a></li><li><a href="irq/fn.disable.html">irq::disable</a></li><li><a href="irq/fn.enable.html">irq::enable</a></li><li><a href="msr/fn.rdmsr.html">msr::rdmsr</a></li><li><a href="msr/fn.wrmsr.html">msr::wrmsr</a></li><li><a href="random/fn.rdrand16.html">random::rdrand16</a></li><li><a href="random/fn.rdrand32.html">random::rdrand32</a></li><li><a href="random/fn.rdrand64.html">random::rdrand64</a></li><li><a href="random/fn.rdrand_slice.html">random::rdrand_slice</a></li><li><a href="random/fn.rdseed16.html">random::rdseed16</a></li><li><a href="random/fn.rdseed32.html">random::rdseed32</a></li><li><a href="random/fn.rdseed64.html">random::rdseed64</a></li><li><a href="random/fn.rdseed_slice.html">random::rdseed_slice</a></li><li><a href="fn.rdpid.html">rdpid</a></li><li><a href="segmentation/fn.cs.html">segmentation::cs</a></li><li><a href="segmentation/fn.ds.html">segmentation::ds</a></li><li><a href="segmentation/fn.es.html">segmentation::es</a></li><li><a href="segmentation/fn.fs.html">segmentation::fs</a></li><li><a href="segmentation/fn.gs.html">segmentation::gs</a></li><li><a href="segmentation/fn.load_ds.html">segmentation::load_ds</a></li><li><a href="segmentation/fn.load_es.html">segmentation::load_es</a></li><li><a href="segmentation/fn.load_fs.html">segmentation::load_fs</a></li><li><a href="segmentation/fn.load_gs.html">segmentation::load_gs</a></li><li><a href="segmentation/fn.load_ss.html">segmentation::load_ss</a></li><li><a href="segmentation/fn.ss.html">segmentation::ss</a></li><li><a href="task/fn.load_tr.html">task::load_tr</a></li><li><a href="task/fn.tr.html">task::tr</a></li><li><a href="time/fn.rdtsc.html">time::rdtsc</a></li><li><a href="time/fn.rdtscp.html">time::rdtscp</a></li><li><a href="tlb/fn.flush.html">tlb::flush</a></li><li><a href="tlb/fn.flush_all.html">tlb::flush_all</a></li></ul><h3 id="types">Type Aliases</h3><ul class="all-items"><li><a href="bits32/paging/type.PD.html">bits32::paging::PD</a></li><li><a href="bits32/paging/type.PT.html">bits32::paging::PT</a></li><li><a href="bits64/paging/type.PD.html">bits64::paging::PD</a></li><li><a href="bits64/paging/type.PDPT.html">bits64::paging::PDPT</a></li><li><a href="bits64/paging/type.PML4.html">bits64::paging::PML4</a></li><li><a href="bits64/paging/type.PML5.html">bits64::paging::PML5</a></li><li><a href="bits64/paging/type.PT.html">bits64::paging::PT</a></li><li><a href="vmx/type.Result.html">vmx::Result</a></li></ul><h3 id="statics">Statics</h3><ul class="all-items"><li><a href="irq/static.EXCEPTIONS.html">irq::EXCEPTIONS</a></li></ul><h3 id="constants">Constants</h3><ul class="all-items"><li><a href="apic/xapic/constant.XAPIC_EOI.html">apic::xapic::XAPIC_EOI</a></li><li><a href="apic/xapic/constant.XAPIC_ESR.html">apic::xapic::XAPIC_ESR</a></li><li><a href="apic/xapic/constant.XAPIC_ICR0.html">apic::xapic::XAPIC_ICR0</a></li><li><a href="apic/xapic/constant.XAPIC_ICR1.html">apic::xapic::XAPIC_ICR1</a></li><li><a href="apic/xapic/constant.XAPIC_ID.html">apic::xapic::XAPIC_ID</a></li><li><a href="apic/xapic/constant.XAPIC_IRR0.html">apic::xapic::XAPIC_IRR0</a></li><li><a href="apic/xapic/constant.XAPIC_IRR1.html">apic::xapic::XAPIC_IRR1</a></li><li><a href="apic/xapic/constant.XAPIC_IRR2.html">apic::xapic::XAPIC_IRR2</a></li><li><a href="apic/xapic/constant.XAPIC_IRR3.html">apic::xapic::XAPIC_IRR3</a></li><li><a href="apic/xapic/constant.XAPIC_IRR4.html">apic::xapic::XAPIC_IRR4</a></li><li><a href="apic/xapic/constant.XAPIC_IRR5.html">apic::xapic::XAPIC_IRR5</a></li><li><a href="apic/xapic/constant.XAPIC_IRR6.html">apic::xapic::XAPIC_IRR6</a></li><li><a href="apic/xapic/constant.XAPIC_IRR7.html">apic::xapic::XAPIC_IRR7</a></li><li><a href="apic/xapic/constant.XAPIC_ISR0.html">apic::xapic::XAPIC_ISR0</a></li><li><a href="apic/xapic/constant.XAPIC_ISR1.html">apic::xapic::XAPIC_ISR1</a></li><li><a href="apic/xapic/constant.XAPIC_ISR2.html">apic::xapic::XAPIC_ISR2</a></li><li><a href="apic/xapic/constant.XAPIC_ISR3.html">apic::xapic::XAPIC_ISR3</a></li><li><a href="apic/xapic/constant.XAPIC_ISR4.html">apic::xapic::XAPIC_ISR4</a></li><li><a href="apic/xapic/constant.XAPIC_ISR5.html">apic::xapic::XAPIC_ISR5</a></li><li><a href="apic/xapic/constant.XAPIC_ISR6.html">apic::xapic::XAPIC_ISR6</a></li><li><a href="apic/xapic/constant.XAPIC_ISR7.html">apic::xapic::XAPIC_ISR7</a></li><li><a href="apic/xapic/constant.XAPIC_LDR.html">apic::xapic::XAPIC_LDR</a></li><li><a href="apic/xapic/constant.XAPIC_LVT_CMCI.html">apic::xapic::XAPIC_LVT_CMCI</a></li><li><a href="apic/xapic/constant.XAPIC_LVT_ERROR.html">apic::xapic::XAPIC_LVT_ERROR</a></li><li><a href="apic/xapic/constant.XAPIC_LVT_LINT0.html">apic::xapic::XAPIC_LVT_LINT0</a></li><li><a href="apic/xapic/constant.XAPIC_LVT_LINT1.html">apic::xapic::XAPIC_LVT_LINT1</a></li><li><a href="apic/xapic/constant.XAPIC_LVT_PMI.html">apic::xapic::XAPIC_LVT_PMI</a></li><li><a href="apic/xapic/constant.XAPIC_LVT_THERMAL.html">apic::xapic::XAPIC_LVT_THERMAL</a></li><li><a href="apic/xapic/constant.XAPIC_LVT_TIMER.html">apic::xapic::XAPIC_LVT_TIMER</a></li><li><a href="apic/xapic/constant.XAPIC_PPR.html">apic::xapic::XAPIC_PPR</a></li><li><a href="apic/xapic/constant.XAPIC_SVR.html">apic::xapic::XAPIC_SVR</a></li><li><a href="apic/xapic/constant.XAPIC_TIMER_CURRENT_COUNT.html">apic::xapic::XAPIC_TIMER_CURRENT_COUNT</a></li><li><a href="apic/xapic/constant.XAPIC_TIMER_DIV_CONF.html">apic::xapic::XAPIC_TIMER_DIV_CONF</a></li><li><a href="apic/xapic/constant.XAPIC_TIMER_INIT_COUNT.html">apic::xapic::XAPIC_TIMER_INIT_COUNT</a></li><li><a href="apic/xapic/constant.XAPIC_TMR0.html">apic::xapic::XAPIC_TMR0</a></li><li><a href="apic/xapic/constant.XAPIC_TMR1.html">apic::xapic::XAPIC_TMR1</a></li><li><a href="apic/xapic/constant.XAPIC_TMR2.html">apic::xapic::XAPIC_TMR2</a></li><li><a href="apic/xapic/constant.XAPIC_TMR3.html">apic::xapic::XAPIC_TMR3</a></li><li><a href="apic/xapic/constant.XAPIC_TMR4.html">apic::xapic::XAPIC_TMR4</a></li><li><a href="apic/xapic/constant.XAPIC_TMR5.html">apic::xapic::XAPIC_TMR5</a></li><li><a href="apic/xapic/constant.XAPIC_TMR6.html">apic::xapic::XAPIC_TMR6</a></li><li><a href="apic/xapic/constant.XAPIC_TMR7.html">apic::xapic::XAPIC_TMR7</a></li><li><a href="apic/xapic/constant.XAPIC_TPR.html">apic::xapic::XAPIC_TPR</a></li><li><a href="apic/xapic/constant.XAPIC_VERSION.html">apic::xapic::XAPIC_VERSION</a></li><li><a href="bits32/paging/constant.BASE_PAGE_SHIFT.html">bits32::paging::BASE_PAGE_SHIFT</a></li><li><a href="bits32/paging/constant.BASE_PAGE_SIZE.html">bits32::paging::BASE_PAGE_SIZE</a></li><li><a href="bits32/paging/constant.CACHE_LINE_SIZE.html">bits32::paging::CACHE_LINE_SIZE</a></li><li><a href="bits32/paging/constant.LARGE_PAGE_SIZE.html">bits32::paging::LARGE_PAGE_SIZE</a></li><li><a href="bits32/paging/constant.PAGE_SIZE_ENTRIES.html">bits32::paging::PAGE_SIZE_ENTRIES</a></li><li><a href="bits64/paging/constant.BASE_PAGE_SHIFT.html">bits64::paging::BASE_PAGE_SHIFT</a></li><li><a href="bits64/paging/constant.BASE_PAGE_SIZE.html">bits64::paging::BASE_PAGE_SIZE</a></li><li><a href="bits64/paging/constant.CACHE_LINE_SIZE.html">bits64::paging::CACHE_LINE_SIZE</a></li><li><a href="bits64/paging/constant.HUGE_PAGE_SIZE.html">bits64::paging::HUGE_PAGE_SIZE</a></li><li><a href="bits64/paging/constant.LARGE_PAGE_SIZE.html">bits64::paging::LARGE_PAGE_SIZE</a></li><li><a href="bits64/paging/constant.MAXPHYADDR.html">bits64::paging::MAXPHYADDR</a></li><li><a href="bits64/paging/constant.MAXVADDR.html">bits64::paging::MAXVADDR</a></li><li><a href="bits64/paging/constant.MAXVADDR_BITS.html">bits64::paging::MAXVADDR_BITS</a></li><li><a href="bits64/paging/constant.PAGE_SIZE_ENTRIES.html">bits64::paging::PAGE_SIZE_ENTRIES</a></li><li><a href="bits64/paging/constant.PML4_SLOT_SIZE.html">bits64::paging::PML4_SLOT_SIZE</a></li><li><a href="cpuid/constant.CACHE_INFO_TABLE.html">cpuid::CACHE_INFO_TABLE</a></li><li><a href="debugregs/constant.BREAKPOINT_REGS.html">debugregs::BREAKPOINT_REGS</a></li><li><a href="irq/constant.ALIGNMENT_CHECK_VECTOR.html">irq::ALIGNMENT_CHECK_VECTOR</a></li><li><a href="irq/constant.BOUND_RANGE_EXCEEDED_VECTOR.html">irq::BOUND_RANGE_EXCEEDED_VECTOR</a></li><li><a href="irq/constant.BREAKPOINT_VECTOR.html">irq::BREAKPOINT_VECTOR</a></li><li><a href="irq/constant.COPROCESSOR_SEGMENT_OVERRUN_VECTOR.html">irq::COPROCESSOR_SEGMENT_OVERRUN_VECTOR</a></li><li><a href="irq/constant.DEBUG_VECTOR.html">irq::DEBUG_VECTOR</a></li><li><a href="irq/constant.DEVICE_NOT_AVAILABLE_VECTOR.html">irq::DEVICE_NOT_AVAILABLE_VECTOR</a></li><li><a href="irq/constant.DIVIDE_ERROR_VECTOR.html">irq::DIVIDE_ERROR_VECTOR</a></li><li><a href="irq/constant.DOUBLE_FAULT_VECTOR.html">irq::DOUBLE_FAULT_VECTOR</a></li><li><a href="irq/constant.GENERAL_PROTECTION_FAULT_VECTOR.html">irq::GENERAL_PROTECTION_FAULT_VECTOR</a></li><li><a href="irq/constant.INVALID_OPCODE_VECTOR.html">irq::INVALID_OPCODE_VECTOR</a></li><li><a href="irq/constant.INVALID_TSS_VECTOR.html">irq::INVALID_TSS_VECTOR</a></li><li><a href="irq/constant.MACHINE_CHECK_VECTOR.html">irq::MACHINE_CHECK_VECTOR</a></li><li><a href="irq/constant.NONMASKABLE_INTERRUPT_VECTOR.html">irq::NONMASKABLE_INTERRUPT_VECTOR</a></li><li><a href="irq/constant.OVERFLOW_VECTOR.html">irq::OVERFLOW_VECTOR</a></li><li><a href="irq/constant.PAGE_FAULT_VECTOR.html">irq::PAGE_FAULT_VECTOR</a></li><li><a href="irq/constant.SEGMENT_NOT_PRESENT_VECTOR.html">irq::SEGMENT_NOT_PRESENT_VECTOR</a></li><li><a href="irq/constant.SIMD_FLOATING_POINT_VECTOR.html">irq::SIMD_FLOATING_POINT_VECTOR</a></li><li><a href="irq/constant.STACK_SEGEMENT_FAULT_VECTOR.html">irq::STACK_SEGEMENT_FAULT_VECTOR</a></li><li><a href="irq/constant.VIRTUALIZATION_VECTOR.html">irq::VIRTUALIZATION_VECTOR</a></li><li><a href="irq/constant.X87_FPU_VECTOR.html">irq::X87_FPU_VECTOR</a></li><li><a href="msr/constant.APIC_BASE.html">msr::APIC_BASE</a></li><li><a href="msr/constant.BIOS_UPDT_TRIG.html">msr::BIOS_UPDT_TRIG</a></li><li><a href="msr/constant.DEBUGCTLMSR.html">msr::DEBUGCTLMSR</a></li><li><a href="msr/constant.EBL_CR_POWERON.html">msr::EBL_CR_POWERON</a></li><li><a href="msr/constant.IA32_APERF.html">msr::IA32_APERF</a></li><li><a href="msr/constant.IA32_APIC_BASE.html">msr::IA32_APIC_BASE</a></li><li><a href="msr/constant.IA32_A_PMC0.html">msr::IA32_A_PMC0</a></li><li><a href="msr/constant.IA32_A_PMC1.html">msr::IA32_A_PMC1</a></li><li><a href="msr/constant.IA32_A_PMC2.html">msr::IA32_A_PMC2</a></li><li><a href="msr/constant.IA32_A_PMC3.html">msr::IA32_A_PMC3</a></li><li><a href="msr/constant.IA32_A_PMC4.html">msr::IA32_A_PMC4</a></li><li><a href="msr/constant.IA32_A_PMC5.html">msr::IA32_A_PMC5</a></li><li><a href="msr/constant.IA32_A_PMC6.html">msr::IA32_A_PMC6</a></li><li><a href="msr/constant.IA32_A_PMC7.html">msr::IA32_A_PMC7</a></li><li><a href="msr/constant.IA32_BIOS_SIGN_ID.html">msr::IA32_BIOS_SIGN_ID</a></li><li><a href="msr/constant.IA32_BIOS_UPDT_TRIG.html">msr::IA32_BIOS_UPDT_TRIG</a></li><li><a href="msr/constant.IA32_CLOCK_MODULATION.html">msr::IA32_CLOCK_MODULATION</a></li><li><a href="msr/constant.IA32_CPU_DCA_CAP.html">msr::IA32_CPU_DCA_CAP</a></li><li><a href="msr/constant.IA32_CSTAR.html">msr::IA32_CSTAR</a></li><li><a href="msr/constant.IA32_DCA_0_CAP.html">msr::IA32_DCA_0_CAP</a></li><li><a href="msr/constant.IA32_DEBUGCTL.html">msr::IA32_DEBUGCTL</a></li><li><a href="msr/constant.IA32_DS_AREA.html">msr::IA32_DS_AREA</a></li><li><a href="msr/constant.IA32_EFER.html">msr::IA32_EFER</a></li><li><a href="msr/constant.IA32_ENERGY_PERF_BIAS.html">msr::IA32_ENERGY_PERF_BIAS</a></li><li><a href="msr/constant.IA32_FEATURE_CONTROL.html">msr::IA32_FEATURE_CONTROL</a></li><li><a href="msr/constant.IA32_FIXED_CTR0.html">msr::IA32_FIXED_CTR0</a></li><li><a href="msr/constant.IA32_FIXED_CTR1.html">msr::IA32_FIXED_CTR1</a></li><li><a href="msr/constant.IA32_FIXED_CTR2.html">msr::IA32_FIXED_CTR2</a></li><li><a href="msr/constant.IA32_FIXED_CTR_CTRL.html">msr::IA32_FIXED_CTR_CTRL</a></li><li><a href="msr/constant.IA32_FMASK.html">msr::IA32_FMASK</a></li><li><a href="msr/constant.IA32_FS_BASE.html">msr::IA32_FS_BASE</a></li><li><a href="msr/constant.IA32_GS_BASE.html">msr::IA32_GS_BASE</a></li><li><a href="msr/constant.IA32_KERNEL_GSBASE.html">msr::IA32_KERNEL_GSBASE</a></li><li><a href="msr/constant.IA32_LSTAR.html">msr::IA32_LSTAR</a></li><li><a href="msr/constant.IA32_MC0_ADDR.html">msr::IA32_MC0_ADDR</a></li><li><a href="msr/constant.IA32_MC0_ADDR1.html">msr::IA32_MC0_ADDR1</a></li><li><a href="msr/constant.IA32_MC0_CTL.html">msr::IA32_MC0_CTL</a></li><li><a href="msr/constant.IA32_MC0_CTL2.html">msr::IA32_MC0_CTL2</a></li><li><a href="msr/constant.IA32_MC0_MISC.html">msr::IA32_MC0_MISC</a></li><li><a href="msr/constant.IA32_MC0_STATUS.html">msr::IA32_MC0_STATUS</a></li><li><a href="msr/constant.IA32_MC10_ADDR1.html">msr::IA32_MC10_ADDR1</a></li><li><a href="msr/constant.IA32_MC10_CTL.html">msr::IA32_MC10_CTL</a></li><li><a href="msr/constant.IA32_MC10_CTL2.html">msr::IA32_MC10_CTL2</a></li><li><a href="msr/constant.IA32_MC10_MISC.html">msr::IA32_MC10_MISC</a></li><li><a href="msr/constant.IA32_MC10_STATUS.html">msr::IA32_MC10_STATUS</a></li><li><a href="msr/constant.IA32_MC11_ADDR1.html">msr::IA32_MC11_ADDR1</a></li><li><a href="msr/constant.IA32_MC11_CTL.html">msr::IA32_MC11_CTL</a></li><li><a href="msr/constant.IA32_MC11_CTL2.html">msr::IA32_MC11_CTL2</a></li><li><a href="msr/constant.IA32_MC11_MISC.html">msr::IA32_MC11_MISC</a></li><li><a href="msr/constant.IA32_MC11_STATUS.html">msr::IA32_MC11_STATUS</a></li><li><a href="msr/constant.IA32_MC12_ADDR1.html">msr::IA32_MC12_ADDR1</a></li><li><a href="msr/constant.IA32_MC12_CTL.html">msr::IA32_MC12_CTL</a></li><li><a href="msr/constant.IA32_MC12_CTL2.html">msr::IA32_MC12_CTL2</a></li><li><a href="msr/constant.IA32_MC12_MISC.html">msr::IA32_MC12_MISC</a></li><li><a href="msr/constant.IA32_MC12_STATUS.html">msr::IA32_MC12_STATUS</a></li><li><a href="msr/constant.IA32_MC13_ADDR1.html">msr::IA32_MC13_ADDR1</a></li><li><a href="msr/constant.IA32_MC13_CTL.html">msr::IA32_MC13_CTL</a></li><li><a href="msr/constant.IA32_MC13_CTL2.html">msr::IA32_MC13_CTL2</a></li><li><a href="msr/constant.IA32_MC13_MISC.html">msr::IA32_MC13_MISC</a></li><li><a href="msr/constant.IA32_MC13_STATUS.html">msr::IA32_MC13_STATUS</a></li><li><a href="msr/constant.IA32_MC14_ADDR1.html">msr::IA32_MC14_ADDR1</a></li><li><a href="msr/constant.IA32_MC14_CTL.html">msr::IA32_MC14_CTL</a></li><li><a href="msr/constant.IA32_MC14_CTL2.html">msr::IA32_MC14_CTL2</a></li><li><a href="msr/constant.IA32_MC14_MISC.html">msr::IA32_MC14_MISC</a></li><li><a href="msr/constant.IA32_MC14_STATUS.html">msr::IA32_MC14_STATUS</a></li><li><a href="msr/constant.IA32_MC15_ADDR1.html">msr::IA32_MC15_ADDR1</a></li><li><a href="msr/constant.IA32_MC15_CTL.html">msr::IA32_MC15_CTL</a></li><li><a href="msr/constant.IA32_MC15_CTL2.html">msr::IA32_MC15_CTL2</a></li><li><a href="msr/constant.IA32_MC15_MISC.html">msr::IA32_MC15_MISC</a></li><li><a href="msr/constant.IA32_MC15_STATUS.html">msr::IA32_MC15_STATUS</a></li><li><a href="msr/constant.IA32_MC16_ADDR1.html">msr::IA32_MC16_ADDR1</a></li><li><a href="msr/constant.IA32_MC16_CTL.html">msr::IA32_MC16_CTL</a></li><li><a href="msr/constant.IA32_MC16_CTL2.html">msr::IA32_MC16_CTL2</a></li><li><a href="msr/constant.IA32_MC16_MISC.html">msr::IA32_MC16_MISC</a></li><li><a href="msr/constant.IA32_MC16_STATUS.html">msr::IA32_MC16_STATUS</a></li><li><a href="msr/constant.IA32_MC17_ADDR1.html">msr::IA32_MC17_ADDR1</a></li><li><a href="msr/constant.IA32_MC17_CTL.html">msr::IA32_MC17_CTL</a></li><li><a href="msr/constant.IA32_MC17_CTL2.html">msr::IA32_MC17_CTL2</a></li><li><a href="msr/constant.IA32_MC17_MISC.html">msr::IA32_MC17_MISC</a></li><li><a href="msr/constant.IA32_MC17_STATUS.html">msr::IA32_MC17_STATUS</a></li><li><a href="msr/constant.IA32_MC18_ADDR1.html">msr::IA32_MC18_ADDR1</a></li><li><a href="msr/constant.IA32_MC18_CTL.html">msr::IA32_MC18_CTL</a></li><li><a href="msr/constant.IA32_MC18_CTL2.html">msr::IA32_MC18_CTL2</a></li><li><a href="msr/constant.IA32_MC18_MISC.html">msr::IA32_MC18_MISC</a></li><li><a href="msr/constant.IA32_MC18_STATUS.html">msr::IA32_MC18_STATUS</a></li><li><a href="msr/constant.IA32_MC19_ADDR1.html">msr::IA32_MC19_ADDR1</a></li><li><a href="msr/constant.IA32_MC19_CTL.html">msr::IA32_MC19_CTL</a></li><li><a href="msr/constant.IA32_MC19_CTL2.html">msr::IA32_MC19_CTL2</a></li><li><a href="msr/constant.IA32_MC19_MISC.html">msr::IA32_MC19_MISC</a></li><li><a href="msr/constant.IA32_MC19_STATUS.html">msr::IA32_MC19_STATUS</a></li><li><a href="msr/constant.IA32_MC1_ADDR.html">msr::IA32_MC1_ADDR</a></li><li><a href="msr/constant.IA32_MC1_ADDR2.html">msr::IA32_MC1_ADDR2</a></li><li><a href="msr/constant.IA32_MC1_CTL.html">msr::IA32_MC1_CTL</a></li><li><a href="msr/constant.IA32_MC1_CTL2.html">msr::IA32_MC1_CTL2</a></li><li><a href="msr/constant.IA32_MC1_MISC.html">msr::IA32_MC1_MISC</a></li><li><a href="msr/constant.IA32_MC1_STATUS.html">msr::IA32_MC1_STATUS</a></li><li><a href="msr/constant.IA32_MC20_ADDR1.html">msr::IA32_MC20_ADDR1</a></li><li><a href="msr/constant.IA32_MC20_CTL.html">msr::IA32_MC20_CTL</a></li><li><a href="msr/constant.IA32_MC20_CTL2.html">msr::IA32_MC20_CTL2</a></li><li><a href="msr/constant.IA32_MC20_MISC.html">msr::IA32_MC20_MISC</a></li><li><a href="msr/constant.IA32_MC20_STATUS.html">msr::IA32_MC20_STATUS</a></li><li><a href="msr/constant.IA32_MC21_ADDR1.html">msr::IA32_MC21_ADDR1</a></li><li><a href="msr/constant.IA32_MC21_CTL.html">msr::IA32_MC21_CTL</a></li><li><a href="msr/constant.IA32_MC21_CTL2.html">msr::IA32_MC21_CTL2</a></li><li><a href="msr/constant.IA32_MC21_MISC.html">msr::IA32_MC21_MISC</a></li><li><a href="msr/constant.IA32_MC21_STATUS.html">msr::IA32_MC21_STATUS</a></li><li><a href="msr/constant.IA32_MC2_ADDR.html">msr::IA32_MC2_ADDR</a></li><li><a href="msr/constant.IA32_MC2_ADDR1.html">msr::IA32_MC2_ADDR1</a></li><li><a href="msr/constant.IA32_MC2_CTL.html">msr::IA32_MC2_CTL</a></li><li><a href="msr/constant.IA32_MC2_CTL2.html">msr::IA32_MC2_CTL2</a></li><li><a href="msr/constant.IA32_MC2_MISC.html">msr::IA32_MC2_MISC</a></li><li><a href="msr/constant.IA32_MC2_STATUS.html">msr::IA32_MC2_STATUS</a></li><li><a href="msr/constant.IA32_MC3_ADDR.html">msr::IA32_MC3_ADDR</a></li><li><a href="msr/constant.IA32_MC3_ADDR1.html">msr::IA32_MC3_ADDR1</a></li><li><a href="msr/constant.IA32_MC3_CTL.html">msr::IA32_MC3_CTL</a></li><li><a href="msr/constant.IA32_MC3_CTL2.html">msr::IA32_MC3_CTL2</a></li><li><a href="msr/constant.IA32_MC3_MISC.html">msr::IA32_MC3_MISC</a></li><li><a href="msr/constant.IA32_MC3_STATUS.html">msr::IA32_MC3_STATUS</a></li><li><a href="msr/constant.IA32_MC4_ADDR.html">msr::IA32_MC4_ADDR</a></li><li><a href="msr/constant.IA32_MC4_ADDR1.html">msr::IA32_MC4_ADDR1</a></li><li><a href="msr/constant.IA32_MC4_CTL.html">msr::IA32_MC4_CTL</a></li><li><a href="msr/constant.IA32_MC4_CTL2.html">msr::IA32_MC4_CTL2</a></li><li><a href="msr/constant.IA32_MC4_MISC.html">msr::IA32_MC4_MISC</a></li><li><a href="msr/constant.IA32_MC4_STATUS.html">msr::IA32_MC4_STATUS</a></li><li><a href="msr/constant.IA32_MC5_ADDR1.html">msr::IA32_MC5_ADDR1</a></li><li><a href="msr/constant.IA32_MC5_CTL.html">msr::IA32_MC5_CTL</a></li><li><a href="msr/constant.IA32_MC5_CTL2.html">msr::IA32_MC5_CTL2</a></li><li><a href="msr/constant.IA32_MC5_MISC.html">msr::IA32_MC5_MISC</a></li><li><a href="msr/constant.IA32_MC5_STATUS.html">msr::IA32_MC5_STATUS</a></li><li><a href="msr/constant.IA32_MC6_ADDR1.html">msr::IA32_MC6_ADDR1</a></li><li><a href="msr/constant.IA32_MC6_CTL.html">msr::IA32_MC6_CTL</a></li><li><a href="msr/constant.IA32_MC6_CTL2.html">msr::IA32_MC6_CTL2</a></li><li><a href="msr/constant.IA32_MC6_MISC.html">msr::IA32_MC6_MISC</a></li><li><a href="msr/constant.IA32_MC6_STATUS.html">msr::IA32_MC6_STATUS</a></li><li><a href="msr/constant.IA32_MC7_ADDR1.html">msr::IA32_MC7_ADDR1</a></li><li><a href="msr/constant.IA32_MC7_CTL.html">msr::IA32_MC7_CTL</a></li><li><a href="msr/constant.IA32_MC7_CTL2.html">msr::IA32_MC7_CTL2</a></li><li><a href="msr/constant.IA32_MC7_MISC.html">msr::IA32_MC7_MISC</a></li><li><a href="msr/constant.IA32_MC7_STATUS.html">msr::IA32_MC7_STATUS</a></li><li><a href="msr/constant.IA32_MC8_ADDR1.html">msr::IA32_MC8_ADDR1</a></li><li><a href="msr/constant.IA32_MC8_CTL.html">msr::IA32_MC8_CTL</a></li><li><a href="msr/constant.IA32_MC8_CTL2.html">msr::IA32_MC8_CTL2</a></li><li><a href="msr/constant.IA32_MC8_MISC.html">msr::IA32_MC8_MISC</a></li><li><a href="msr/constant.IA32_MC8_STATUS.html">msr::IA32_MC8_STATUS</a></li><li><a href="msr/constant.IA32_MC9_ADDR1.html">msr::IA32_MC9_ADDR1</a></li><li><a href="msr/constant.IA32_MC9_CTL.html">msr::IA32_MC9_CTL</a></li><li><a href="msr/constant.IA32_MC9_CTL2.html">msr::IA32_MC9_CTL2</a></li><li><a href="msr/constant.IA32_MC9_MISC.html">msr::IA32_MC9_MISC</a></li><li><a href="msr/constant.IA32_MC9_STATUS.html">msr::IA32_MC9_STATUS</a></li><li><a href="msr/constant.IA32_MCG_CAP.html">msr::IA32_MCG_CAP</a></li><li><a href="msr/constant.IA32_MCG_CTL.html">msr::IA32_MCG_CTL</a></li><li><a href="msr/constant.IA32_MCG_STATUS.html">msr::IA32_MCG_STATUS</a></li><li><a href="msr/constant.IA32_MISC_ENABLE.html">msr::IA32_MISC_ENABLE</a></li><li><a href="msr/constant.IA32_MONITOR_FILTER_LINE_SIZE.html">msr::IA32_MONITOR_FILTER_LINE_SIZE</a></li><li><a href="msr/constant.IA32_MONITOR_FILTER_SIZE.html">msr::IA32_MONITOR_FILTER_SIZE</a></li><li><a href="msr/constant.IA32_MPERF.html">msr::IA32_MPERF</a></li><li><a href="msr/constant.IA32_MTRRCAP.html">msr::IA32_MTRRCAP</a></li><li><a href="msr/constant.IA32_MTRR_DEF_TYPE.html">msr::IA32_MTRR_DEF_TYPE</a></li><li><a href="msr/constant.IA32_MTRR_FIX16K_80000.html">msr::IA32_MTRR_FIX16K_80000</a></li><li><a href="msr/constant.IA32_MTRR_FIX16K_A0000.html">msr::IA32_MTRR_FIX16K_A0000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_C0000.html">msr::IA32_MTRR_FIX4K_C0000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_C8000.html">msr::IA32_MTRR_FIX4K_C8000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_D0000.html">msr::IA32_MTRR_FIX4K_D0000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_D8000.html">msr::IA32_MTRR_FIX4K_D8000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_E0000.html">msr::IA32_MTRR_FIX4K_E0000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_E8000.html">msr::IA32_MTRR_FIX4K_E8000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_F0000.html">msr::IA32_MTRR_FIX4K_F0000</a></li><li><a href="msr/constant.IA32_MTRR_FIX4K_F8000.html">msr::IA32_MTRR_FIX4K_F8000</a></li><li><a href="msr/constant.IA32_MTRR_FIX64K_00000.html">msr::IA32_MTRR_FIX64K_00000</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE0.html">msr::IA32_MTRR_PHYSBASE0</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE1.html">msr::IA32_MTRR_PHYSBASE1</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE2.html">msr::IA32_MTRR_PHYSBASE2</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE3.html">msr::IA32_MTRR_PHYSBASE3</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE4.html">msr::IA32_MTRR_PHYSBASE4</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE5.html">msr::IA32_MTRR_PHYSBASE5</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE6.html">msr::IA32_MTRR_PHYSBASE6</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE7.html">msr::IA32_MTRR_PHYSBASE7</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE8.html">msr::IA32_MTRR_PHYSBASE8</a></li><li><a href="msr/constant.IA32_MTRR_PHYSBASE9.html">msr::IA32_MTRR_PHYSBASE9</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK0.html">msr::IA32_MTRR_PHYSMASK0</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK1.html">msr::IA32_MTRR_PHYSMASK1</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK2.html">msr::IA32_MTRR_PHYSMASK2</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK3.html">msr::IA32_MTRR_PHYSMASK3</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK4.html">msr::IA32_MTRR_PHYSMASK4</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK5.html">msr::IA32_MTRR_PHYSMASK5</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK6.html">msr::IA32_MTRR_PHYSMASK6</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK7.html">msr::IA32_MTRR_PHYSMASK7</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK8.html">msr::IA32_MTRR_PHYSMASK8</a></li><li><a href="msr/constant.IA32_MTRR_PHYSMASK9.html">msr::IA32_MTRR_PHYSMASK9</a></li><li><a href="msr/constant.IA32_P5_MC_ADDR.html">msr::IA32_P5_MC_ADDR</a></li><li><a href="msr/constant.IA32_P5_MC_TYPE.html">msr::IA32_P5_MC_TYPE</a></li><li><a href="msr/constant.IA32_PACKAGE_THERM_INTERRUPT.html">msr::IA32_PACKAGE_THERM_INTERRUPT</a></li><li><a href="msr/constant.IA32_PACKAGE_THERM_STATUS.html">msr::IA32_PACKAGE_THERM_STATUS</a></li><li><a href="msr/constant.IA32_PAT.html">msr::IA32_PAT</a></li><li><a href="msr/constant.IA32_PEBS_ENABLE.html">msr::IA32_PEBS_ENABLE</a></li><li><a href="msr/constant.IA32_PERFEVTSEL0.html">msr::IA32_PERFEVTSEL0</a></li><li><a href="msr/constant.IA32_PERFEVTSEL1.html">msr::IA32_PERFEVTSEL1</a></li><li><a href="msr/constant.IA32_PERFEVTSEL2.html">msr::IA32_PERFEVTSEL2</a></li><li><a href="msr/constant.IA32_PERFEVTSEL3.html">msr::IA32_PERFEVTSEL3</a></li><li><a href="msr/constant.IA32_PERFEVTSEL4.html">msr::IA32_PERFEVTSEL4</a></li><li><a href="msr/constant.IA32_PERFEVTSEL5.html">msr::IA32_PERFEVTSEL5</a></li><li><a href="msr/constant.IA32_PERFEVTSEL6.html">msr::IA32_PERFEVTSEL6</a></li><li><a href="msr/constant.IA32_PERFEVTSEL7.html">msr::IA32_PERFEVTSEL7</a></li><li><a href="msr/constant.IA32_PERF_CAPABILITIES.html">msr::IA32_PERF_CAPABILITIES</a></li><li><a href="msr/constant.IA32_PERF_CTL.html">msr::IA32_PERF_CTL</a></li><li><a href="msr/constant.IA32_PERF_GLOBAL_CTRL.html">msr::IA32_PERF_GLOBAL_CTRL</a></li><li><a href="msr/constant.IA32_PERF_GLOBAL_OVF_CTRL.html">msr::IA32_PERF_GLOBAL_OVF_CTRL</a></li><li><a href="msr/constant.IA32_PERF_GLOBAL_STAUS.html">msr::IA32_PERF_GLOBAL_STAUS</a></li><li><a href="msr/constant.IA32_PERF_STATUS.html">msr::IA32_PERF_STATUS</a></li><li><a href="msr/constant.IA32_PLATFORM_DCA_CAP.html">msr::IA32_PLATFORM_DCA_CAP</a></li><li><a href="msr/constant.IA32_PLATFORM_ID.html">msr::IA32_PLATFORM_ID</a></li><li><a href="msr/constant.IA32_PMC0.html">msr::IA32_PMC0</a></li><li><a href="msr/constant.IA32_PMC1.html">msr::IA32_PMC1</a></li><li><a href="msr/constant.IA32_PMC2.html">msr::IA32_PMC2</a></li><li><a href="msr/constant.IA32_PMC3.html">msr::IA32_PMC3</a></li><li><a href="msr/constant.IA32_PMC4.html">msr::IA32_PMC4</a></li><li><a href="msr/constant.IA32_PMC5.html">msr::IA32_PMC5</a></li><li><a href="msr/constant.IA32_PMC6.html">msr::IA32_PMC6</a></li><li><a href="msr/constant.IA32_PMC7.html">msr::IA32_PMC7</a></li><li><a href="msr/constant.IA32_PQR_ASSOC.html">msr::IA32_PQR_ASSOC</a></li><li><a href="msr/constant.IA32_QM_CTR.html">msr::IA32_QM_CTR</a></li><li><a href="msr/constant.IA32_QM_EVTSEL.html">msr::IA32_QM_EVTSEL</a></li><li><a href="msr/constant.IA32_SMBASE.html">msr::IA32_SMBASE</a></li><li><a href="msr/constant.IA32_SMM_MONITOR_CTL.html">msr::IA32_SMM_MONITOR_CTL</a></li><li><a href="msr/constant.IA32_SMRR_PHYSBASE.html">msr::IA32_SMRR_PHYSBASE</a></li><li><a href="msr/constant.IA32_SMRR_PHYSMASK.html">msr::IA32_SMRR_PHYSMASK</a></li><li><a href="msr/constant.IA32_STAR.html">msr::IA32_STAR</a></li><li><a href="msr/constant.IA32_SYSENTER_CS.html">msr::IA32_SYSENTER_CS</a></li><li><a href="msr/constant.IA32_SYSENTER_EIP.html">msr::IA32_SYSENTER_EIP</a></li><li><a href="msr/constant.IA32_SYSENTER_ESP.html">msr::IA32_SYSENTER_ESP</a></li><li><a href="msr/constant.IA32_THERM_INTERRUPT.html">msr::IA32_THERM_INTERRUPT</a></li><li><a href="msr/constant.IA32_THERM_STATUS.html">msr::IA32_THERM_STATUS</a></li><li><a href="msr/constant.IA32_TIME_STAMP_COUNTER.html">msr::IA32_TIME_STAMP_COUNTER</a></li><li><a href="msr/constant.IA32_TSC_ADJUST.html">msr::IA32_TSC_ADJUST</a></li><li><a href="msr/constant.IA32_TSC_AUX.html">msr::IA32_TSC_AUX</a></li><li><a href="msr/constant.IA32_TSC_DEADLINE.html">msr::IA32_TSC_DEADLINE</a></li><li><a href="msr/constant.IA32_VMX_BASIC.html">msr::IA32_VMX_BASIC</a></li><li><a href="msr/constant.IA32_VMX_CR0_FIXED0.html">msr::IA32_VMX_CR0_FIXED0</a></li><li><a href="msr/constant.IA32_VMX_CR0_FIXED1.html">msr::IA32_VMX_CR0_FIXED1</a></li><li><a href="msr/constant.IA32_VMX_CR4_FIXED0.html">msr::IA32_VMX_CR4_FIXED0</a></li><li><a href="msr/constant.IA32_VMX_CR4_FIXED1.html">msr::IA32_VMX_CR4_FIXED1</a></li><li><a href="msr/constant.IA32_VMX_CRO_FIXED0.html">msr::IA32_VMX_CRO_FIXED0</a></li><li><a href="msr/constant.IA32_VMX_CRO_FIXED1.html">msr::IA32_VMX_CRO_FIXED1</a></li><li><a href="msr/constant.IA32_VMX_ENTRY_CTLS.html">msr::IA32_VMX_ENTRY_CTLS</a></li><li><a href="msr/constant.IA32_VMX_EPT_VPID_CAP.html">msr::IA32_VMX_EPT_VPID_CAP</a></li><li><a href="msr/constant.IA32_VMX_EPT_VPID_ENUM.html">msr::IA32_VMX_EPT_VPID_ENUM</a></li><li><a href="msr/constant.IA32_VMX_EXIT_CTLS.html">msr::IA32_VMX_EXIT_CTLS</a></li><li><a href="msr/constant.IA32_VMX_FMFUNC.html">msr::IA32_VMX_FMFUNC</a></li><li><a href="msr/constant.IA32_VMX_MISC.html">msr::IA32_VMX_MISC</a></li><li><a href="msr/constant.IA32_VMX_PINBASED_CTLS.html">msr::IA32_VMX_PINBASED_CTLS</a></li><li><a href="msr/constant.IA32_VMX_PROCBASED_CTLS.html">msr::IA32_VMX_PROCBASED_CTLS</a></li><li><a href="msr/constant.IA32_VMX_PROCBASED_CTLS2.html">msr::IA32_VMX_PROCBASED_CTLS2</a></li><li><a href="msr/constant.IA32_VMX_TRUE_ENTRY_CTLS.html">msr::IA32_VMX_TRUE_ENTRY_CTLS</a></li><li><a href="msr/constant.IA32_VMX_TRUE_EXIT_CTLS.html">msr::IA32_VMX_TRUE_EXIT_CTLS</a></li><li><a href="msr/constant.IA32_VMX_TRUE_PINBASED_CTLS.html">msr::IA32_VMX_TRUE_PINBASED_CTLS</a></li><li><a href="msr/constant.IA32_VMX_TRUE_PROCBASED_CTLS.html">msr::IA32_VMX_TRUE_PROCBASED_CTLS</a></li><li><a href="msr/constant.IA32_VMX_VMCS_ENUM.html">msr::IA32_VMX_VMCS_ENUM</a></li><li><a href="msr/constant.IA32_VMX_VMFUNC.html">msr::IA32_VMX_VMFUNC</a></li><li><a href="msr/constant.IA32_X2APIC_APICID.html">msr::IA32_X2APIC_APICID</a></li><li><a href="msr/constant.IA32_X2APIC_CUR_COUNT.html">msr::IA32_X2APIC_CUR_COUNT</a></li><li><a href="msr/constant.IA32_X2APIC_DIV_CONF.html">msr::IA32_X2APIC_DIV_CONF</a></li><li><a href="msr/constant.IA32_X2APIC_EOI.html">msr::IA32_X2APIC_EOI</a></li><li><a href="msr/constant.IA32_X2APIC_ESR.html">msr::IA32_X2APIC_ESR</a></li><li><a href="msr/constant.IA32_X2APIC_ICR.html">msr::IA32_X2APIC_ICR</a></li><li><a href="msr/constant.IA32_X2APIC_INIT_COUNT.html">msr::IA32_X2APIC_INIT_COUNT</a></li><li><a href="msr/constant.IA32_X2APIC_IRR0.html">msr::IA32_X2APIC_IRR0</a></li><li><a href="msr/constant.IA32_X2APIC_IRR1.html">msr::IA32_X2APIC_IRR1</a></li><li><a href="msr/constant.IA32_X2APIC_IRR2.html">msr::IA32_X2APIC_IRR2</a></li><li><a href="msr/constant.IA32_X2APIC_IRR3.html">msr::IA32_X2APIC_IRR3</a></li><li><a href="msr/constant.IA32_X2APIC_IRR4.html">msr::IA32_X2APIC_IRR4</a></li><li><a href="msr/constant.IA32_X2APIC_IRR5.html">msr::IA32_X2APIC_IRR5</a></li><li><a href="msr/constant.IA32_X2APIC_IRR6.html">msr::IA32_X2APIC_IRR6</a></li><li><a href="msr/constant.IA32_X2APIC_IRR7.html">msr::IA32_X2APIC_IRR7</a></li><li><a href="msr/constant.IA32_X2APIC_ISR0.html">msr::IA32_X2APIC_ISR0</a></li><li><a href="msr/constant.IA32_X2APIC_ISR1.html">msr::IA32_X2APIC_ISR1</a></li><li><a href="msr/constant.IA32_X2APIC_ISR2.html">msr::IA32_X2APIC_ISR2</a></li><li><a href="msr/constant.IA32_X2APIC_ISR3.html">msr::IA32_X2APIC_ISR3</a></li><li><a href="msr/constant.IA32_X2APIC_ISR4.html">msr::IA32_X2APIC_ISR4</a></li><li><a href="msr/constant.IA32_X2APIC_ISR5.html">msr::IA32_X2APIC_ISR5</a></li><li><a href="msr/constant.IA32_X2APIC_ISR6.html">msr::IA32_X2APIC_ISR6</a></li><li><a href="msr/constant.IA32_X2APIC_ISR7.html">msr::IA32_X2APIC_ISR7</a></li><li><a href="msr/constant.IA32_X2APIC_LDR.html">msr::IA32_X2APIC_LDR</a></li><li><a href="msr/constant.IA32_X2APIC_LVT_CMCI.html">msr::IA32_X2APIC_LVT_CMCI</a></li><li><a href="msr/constant.IA32_X2APIC_LVT_ERROR.html">msr::IA32_X2APIC_LVT_ERROR</a></li><li><a href="msr/constant.IA32_X2APIC_LVT_LINT0.html">msr::IA32_X2APIC_LVT_LINT0</a></li><li><a href="msr/constant.IA32_X2APIC_LVT_LINT1.html">msr::IA32_X2APIC_LVT_LINT1</a></li><li><a href="msr/constant.IA32_X2APIC_LVT_PMI.html">msr::IA32_X2APIC_LVT_PMI</a></li><li><a href="msr/constant.IA32_X2APIC_LVT_THERMAL.html">msr::IA32_X2APIC_LVT_THERMAL</a></li><li><a href="msr/constant.IA32_X2APIC_LVT_TIMER.html">msr::IA32_X2APIC_LVT_TIMER</a></li><li><a href="msr/constant.IA32_X2APIC_PPR.html">msr::IA32_X2APIC_PPR</a></li><li><a href="msr/constant.IA32_X2APIC_SELF_IPI.html">msr::IA32_X2APIC_SELF_IPI</a></li><li><a href="msr/constant.IA32_X2APIC_SIVR.html">msr::IA32_X2APIC_SIVR</a></li><li><a href="msr/constant.IA32_X2APIC_TMR0.html">msr::IA32_X2APIC_TMR0</a></li><li><a href="msr/constant.IA32_X2APIC_TMR1.html">msr::IA32_X2APIC_TMR1</a></li><li><a href="msr/constant.IA32_X2APIC_TMR2.html">msr::IA32_X2APIC_TMR2</a></li><li><a href="msr/constant.IA32_X2APIC_TMR3.html">msr::IA32_X2APIC_TMR3</a></li><li><a href="msr/constant.IA32_X2APIC_TMR4.html">msr::IA32_X2APIC_TMR4</a></li><li><a href="msr/constant.IA32_X2APIC_TMR5.html">msr::IA32_X2APIC_TMR5</a></li><li><a href="msr/constant.IA32_X2APIC_TMR6.html">msr::IA32_X2APIC_TMR6</a></li><li><a href="msr/constant.IA32_X2APIC_TMR7.html">msr::IA32_X2APIC_TMR7</a></li><li><a href="msr/constant.IA32_X2APIC_TPR.html">msr::IA32_X2APIC_TPR</a></li><li><a href="msr/constant.IA32_X2APIC_VERSION.html">msr::IA32_X2APIC_VERSION</a></li><li><a href="msr/constant.LASTBRANCHFROMIP.html">msr::LASTBRANCHFROMIP</a></li><li><a href="msr/constant.LASTBRANCHTOIP.html">msr::LASTBRANCHTOIP</a></li><li><a href="msr/constant.LASTINTFROMIP.html">msr::LASTINTFROMIP</a></li><li><a href="msr/constant.LASTINTTOIP.html">msr::LASTINTTOIP</a></li><li><a href="msr/constant.MC0_ADDR.html">msr::MC0_ADDR</a></li><li><a href="msr/constant.MC0_CTL.html">msr::MC0_CTL</a></li><li><a href="msr/constant.MC0_MISC.html">msr::MC0_MISC</a></li><li><a href="msr/constant.MC0_STATUS.html">msr::MC0_STATUS</a></li><li><a href="msr/constant.MC1_ADDR.html">msr::MC1_ADDR</a></li><li><a href="msr/constant.MC1_CTL.html">msr::MC1_CTL</a></li><li><a href="msr/constant.MC1_MISC.html">msr::MC1_MISC</a></li><li><a href="msr/constant.MC1_STATUS.html">msr::MC1_STATUS</a></li><li><a href="msr/constant.MC2_ADDR.html">msr::MC2_ADDR</a></li><li><a href="msr/constant.MC2_CTL.html">msr::MC2_CTL</a></li><li><a href="msr/constant.MC2_MISC.html">msr::MC2_MISC</a></li><li><a href="msr/constant.MC2_STATUS.html">msr::MC2_STATUS</a></li><li><a href="msr/constant.MC3_ADDR.html">msr::MC3_ADDR</a></li><li><a href="msr/constant.MC3_CTL.html">msr::MC3_CTL</a></li><li><a href="msr/constant.MC3_MISC.html">msr::MC3_MISC</a></li><li><a href="msr/constant.MC3_STATUS.html">msr::MC3_STATUS</a></li><li><a href="msr/constant.MC4_ADDR.html">msr::MC4_ADDR</a></li><li><a href="msr/constant.MC4_CTL.html">msr::MC4_CTL</a></li><li><a href="msr/constant.MC4_MISC.html">msr::MC4_MISC</a></li><li><a href="msr/constant.MC4_STATUS.html">msr::MC4_STATUS</a></li><li><a href="msr/constant.MCG_CAP.html">msr::MCG_CAP</a></li><li><a href="msr/constant.MCG_CTL.html">msr::MCG_CTL</a></li><li><a href="msr/constant.MCG_STATUS.html">msr::MCG_STATUS</a></li><li><a href="msr/constant.MSR_ALF_ESCR0.html">msr::MSR_ALF_ESCR0</a></li><li><a href="msr/constant.MSR_ALF_ESCR1.html">msr::MSR_ALF_ESCR1</a></li><li><a href="msr/constant.MSR_B0_PMON_BOX_CTRL.html">msr::MSR_B0_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_B0_PMON_BOX_OVF_CTRL.html">msr::MSR_B0_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_B0_PMON_BOX_STATUS.html">msr::MSR_B0_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_B0_PMON_CTR0.html">msr::MSR_B0_PMON_CTR0</a></li><li><a href="msr/constant.MSR_B0_PMON_CTR1.html">msr::MSR_B0_PMON_CTR1</a></li><li><a href="msr/constant.MSR_B0_PMON_CTR2.html">msr::MSR_B0_PMON_CTR2</a></li><li><a href="msr/constant.MSR_B0_PMON_CTR3.html">msr::MSR_B0_PMON_CTR3</a></li><li><a href="msr/constant.MSR_B0_PMON_EVNT_SEL0.html">msr::MSR_B0_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_B0_PMON_EVNT_SEL1.html">msr::MSR_B0_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_B0_PMON_EVNT_SEL2.html">msr::MSR_B0_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_B0_PMON_EVNT_SEL3.html">msr::MSR_B0_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_B0_PMON_MASK.html">msr::MSR_B0_PMON_MASK</a></li><li><a href="msr/constant.MSR_B0_PMON_MATCH.html">msr::MSR_B0_PMON_MATCH</a></li><li><a href="msr/constant.MSR_B1_PMON_BOX_CTRL.html">msr::MSR_B1_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_B1_PMON_BOX_OVF_CTRL.html">msr::MSR_B1_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_B1_PMON_BOX_STATUS.html">msr::MSR_B1_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_B1_PMON_CTR0.html">msr::MSR_B1_PMON_CTR0</a></li><li><a href="msr/constant.MSR_B1_PMON_CTR1.html">msr::MSR_B1_PMON_CTR1</a></li><li><a href="msr/constant.MSR_B1_PMON_CTR2.html">msr::MSR_B1_PMON_CTR2</a></li><li><a href="msr/constant.MSR_B1_PMON_CTR3.html">msr::MSR_B1_PMON_CTR3</a></li><li><a href="msr/constant.MSR_B1_PMON_EVNT_SEL0.html">msr::MSR_B1_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_B1_PMON_EVNT_SEL1.html">msr::MSR_B1_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_B1_PMON_EVNT_SEL2.html">msr::MSR_B1_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_B1_PMON_EVNT_SEL3.html">msr::MSR_B1_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_B1_PMON_MASK.html">msr::MSR_B1_PMON_MASK</a></li><li><a href="msr/constant.MSR_B1_PMON_MATCH.html">msr::MSR_B1_PMON_MATCH</a></li><li><a href="msr/constant.MSR_BBL_CR_CTL.html">msr::MSR_BBL_CR_CTL</a></li><li><a href="msr/constant.MSR_BBL_CR_CTL3.html">msr::MSR_BBL_CR_CTL3</a></li><li><a href="msr/constant.MSR_BPU_CCCR0.html">msr::MSR_BPU_CCCR0</a></li><li><a href="msr/constant.MSR_BPU_CCCR1.html">msr::MSR_BPU_CCCR1</a></li><li><a href="msr/constant.MSR_BPU_CCCR2.html">msr::MSR_BPU_CCCR2</a></li><li><a href="msr/constant.MSR_BPU_CCCR3.html">msr::MSR_BPU_CCCR3</a></li><li><a href="msr/constant.MSR_BPU_COUNTER0.html">msr::MSR_BPU_COUNTER0</a></li><li><a href="msr/constant.MSR_BPU_COUNTER1.html">msr::MSR_BPU_COUNTER1</a></li><li><a href="msr/constant.MSR_BPU_COUNTER2.html">msr::MSR_BPU_COUNTER2</a></li><li><a href="msr/constant.MSR_BPU_COUNTER3.html">msr::MSR_BPU_COUNTER3</a></li><li><a href="msr/constant.MSR_BPU_ESCR0.html">msr::MSR_BPU_ESCR0</a></li><li><a href="msr/constant.MSR_BPU_ESCR1.html">msr::MSR_BPU_ESCR1</a></li><li><a href="msr/constant.MSR_BSU_ESCR0.html">msr::MSR_BSU_ESCR0</a></li><li><a href="msr/constant.MSR_BSU_ESCR1.html">msr::MSR_BSU_ESCR1</a></li><li><a href="msr/constant.MSR_C0_PMON_BOX_CTRL.html">msr::MSR_C0_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C0_PMON_BOX_OVF_CTRL.html">msr::MSR_C0_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C0_PMON_BOX_STATUS.html">msr::MSR_C0_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C0_PMON_CTR0.html">msr::MSR_C0_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C0_PMON_CTR1.html">msr::MSR_C0_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C0_PMON_CTR2.html">msr::MSR_C0_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C0_PMON_CTR3.html">msr::MSR_C0_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C0_PMON_CTR4.html">msr::MSR_C0_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C0_PMON_CTR5.html">msr::MSR_C0_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C0_PMON_EVNT_SEL0.html">msr::MSR_C0_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C0_PMON_EVNT_SEL1.html">msr::MSR_C0_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C0_PMON_EVNT_SEL2.html">msr::MSR_C0_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C0_PMON_EVNT_SEL3.html">msr::MSR_C0_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C0_PMON_EVNT_SEL4.html">msr::MSR_C0_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C0_PMON_EVNT_SEL5.html">msr::MSR_C0_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C1_PMON_BOX_CTRL.html">msr::MSR_C1_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C1_PMON_BOX_OVF_CTRL.html">msr::MSR_C1_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C1_PMON_BOX_STATUS.html">msr::MSR_C1_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C1_PMON_CTR0.html">msr::MSR_C1_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C1_PMON_CTR1.html">msr::MSR_C1_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C1_PMON_CTR2.html">msr::MSR_C1_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C1_PMON_CTR3.html">msr::MSR_C1_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C1_PMON_CTR4.html">msr::MSR_C1_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C1_PMON_CTR5.html">msr::MSR_C1_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C1_PMON_EVNT_SEL0.html">msr::MSR_C1_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C1_PMON_EVNT_SEL1.html">msr::MSR_C1_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C1_PMON_EVNT_SEL2.html">msr::MSR_C1_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C1_PMON_EVNT_SEL3.html">msr::MSR_C1_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C1_PMON_EVNT_SEL4.html">msr::MSR_C1_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C1_PMON_EVNT_SEL5.html">msr::MSR_C1_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C2_PMON_BOX_CTRL.html">msr::MSR_C2_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C2_PMON_BOX_OVF_CTRL.html">msr::MSR_C2_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C2_PMON_BOX_STATUS.html">msr::MSR_C2_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C2_PMON_CTR0.html">msr::MSR_C2_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C2_PMON_CTR1.html">msr::MSR_C2_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C2_PMON_CTR2.html">msr::MSR_C2_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C2_PMON_CTR3.html">msr::MSR_C2_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C2_PMON_CTR4.html">msr::MSR_C2_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C2_PMON_CTR5.html">msr::MSR_C2_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C2_PMON_EVNT_SEL0.html">msr::MSR_C2_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C2_PMON_EVNT_SEL1.html">msr::MSR_C2_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C2_PMON_EVNT_SEL2.html">msr::MSR_C2_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C2_PMON_EVNT_SEL3.html">msr::MSR_C2_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C2_PMON_EVNT_SEL4.html">msr::MSR_C2_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C2_PMON_EVNT_SEL5.html">msr::MSR_C2_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C3_PMON_BOX_CTRL.html">msr::MSR_C3_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C3_PMON_BOX_OVF_CTRL.html">msr::MSR_C3_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C3_PMON_BOX_STATUS.html">msr::MSR_C3_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C3_PMON_CTR0.html">msr::MSR_C3_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C3_PMON_CTR1.html">msr::MSR_C3_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C3_PMON_CTR2.html">msr::MSR_C3_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C3_PMON_CTR3.html">msr::MSR_C3_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C3_PMON_CTR4.html">msr::MSR_C3_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C3_PMON_CTR5.html">msr::MSR_C3_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C3_PMON_EVNT_SEL0.html">msr::MSR_C3_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C3_PMON_EVNT_SEL1.html">msr::MSR_C3_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C3_PMON_EVNT_SEL2.html">msr::MSR_C3_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C3_PMON_EVNT_SEL3.html">msr::MSR_C3_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C3_PMON_EVNT_SEL4.html">msr::MSR_C3_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C3_PMON_EVNT_SEL5.html">msr::MSR_C3_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C4_PMON_BOX_CTRL.html">msr::MSR_C4_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C4_PMON_BOX_OVF_CTRL.html">msr::MSR_C4_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C4_PMON_BOX_STATUS.html">msr::MSR_C4_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C4_PMON_CTR0.html">msr::MSR_C4_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C4_PMON_CTR1.html">msr::MSR_C4_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C4_PMON_CTR2.html">msr::MSR_C4_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C4_PMON_CTR3.html">msr::MSR_C4_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C4_PMON_CTR4.html">msr::MSR_C4_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C4_PMON_CTR5.html">msr::MSR_C4_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C4_PMON_EVNT_SEL0.html">msr::MSR_C4_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C4_PMON_EVNT_SEL1.html">msr::MSR_C4_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C4_PMON_EVNT_SEL2.html">msr::MSR_C4_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C4_PMON_EVNT_SEL3.html">msr::MSR_C4_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C4_PMON_EVNT_SEL4.html">msr::MSR_C4_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C4_PMON_EVNT_SEL5.html">msr::MSR_C4_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C5_PMON_BOX_CTRL.html">msr::MSR_C5_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C5_PMON_BOX_OVF_CTRL.html">msr::MSR_C5_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C5_PMON_BOX_STATUS.html">msr::MSR_C5_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C5_PMON_CTR0.html">msr::MSR_C5_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C5_PMON_CTR1.html">msr::MSR_C5_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C5_PMON_CTR2.html">msr::MSR_C5_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C5_PMON_CTR3.html">msr::MSR_C5_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C5_PMON_CTR4.html">msr::MSR_C5_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C5_PMON_CTR5.html">msr::MSR_C5_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C5_PMON_EVNT_SEL0.html">msr::MSR_C5_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C5_PMON_EVNT_SEL1.html">msr::MSR_C5_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C5_PMON_EVNT_SEL2.html">msr::MSR_C5_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C5_PMON_EVNT_SEL3.html">msr::MSR_C5_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C5_PMON_EVNT_SEL4.html">msr::MSR_C5_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C5_PMON_EVNT_SEL5.html">msr::MSR_C5_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C6_PMON_BOX_CTRL.html">msr::MSR_C6_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C6_PMON_BOX_OVF_CTRL.html">msr::MSR_C6_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C6_PMON_BOX_STATUS.html">msr::MSR_C6_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C6_PMON_CTR0.html">msr::MSR_C6_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C6_PMON_CTR1.html">msr::MSR_C6_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C6_PMON_CTR2.html">msr::MSR_C6_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C6_PMON_CTR3.html">msr::MSR_C6_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C6_PMON_CTR4.html">msr::MSR_C6_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C6_PMON_CTR5.html">msr::MSR_C6_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C6_PMON_EVNT_SEL0.html">msr::MSR_C6_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C6_PMON_EVNT_SEL1.html">msr::MSR_C6_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C6_PMON_EVNT_SEL2.html">msr::MSR_C6_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C6_PMON_EVNT_SEL3.html">msr::MSR_C6_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C6_PMON_EVNT_SEL4.html">msr::MSR_C6_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C6_PMON_EVNT_SEL5.html">msr::MSR_C6_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C7_PMON_BOX_CTRL.html">msr::MSR_C7_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C7_PMON_BOX_OVF_CTRL.html">msr::MSR_C7_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C7_PMON_BOX_STATUS.html">msr::MSR_C7_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C7_PMON_CTR0.html">msr::MSR_C7_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C7_PMON_CTR1.html">msr::MSR_C7_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C7_PMON_CTR2.html">msr::MSR_C7_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C7_PMON_CTR3.html">msr::MSR_C7_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C7_PMON_CTR4.html">msr::MSR_C7_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C7_PMON_CTR5.html">msr::MSR_C7_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C7_PMON_EVNT_SEL0.html">msr::MSR_C7_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C7_PMON_EVNT_SEL1.html">msr::MSR_C7_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C7_PMON_EVNT_SEL2.html">msr::MSR_C7_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C7_PMON_EVNT_SEL3.html">msr::MSR_C7_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C7_PMON_EVNT_SEL4.html">msr::MSR_C7_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C7_PMON_EVNT_SEL5.html">msr::MSR_C7_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C8_PMON_BOX_CTRL.html">msr::MSR_C8_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C8_PMON_BOX_OVF_CTRL.html">msr::MSR_C8_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C8_PMON_BOX_STATUS.html">msr::MSR_C8_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C8_PMON_CTR0.html">msr::MSR_C8_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C8_PMON_CTR1.html">msr::MSR_C8_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C8_PMON_CTR2.html">msr::MSR_C8_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C8_PMON_CTR3.html">msr::MSR_C8_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C8_PMON_CTR4.html">msr::MSR_C8_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C8_PMON_CTR5.html">msr::MSR_C8_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C8_PMON_EVNT_SEL0.html">msr::MSR_C8_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C8_PMON_EVNT_SEL1.html">msr::MSR_C8_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C8_PMON_EVNT_SEL2.html">msr::MSR_C8_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C8_PMON_EVNT_SEL3.html">msr::MSR_C8_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C8_PMON_EVNT_SEL4.html">msr::MSR_C8_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C8_PMON_EVNT_SEL5.html">msr::MSR_C8_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_C9_PMON_BOX_CTRL.html">msr::MSR_C9_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_C9_PMON_BOX_OVF_CTRL.html">msr::MSR_C9_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_C9_PMON_BOX_STATUS.html">msr::MSR_C9_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_C9_PMON_CTR0.html">msr::MSR_C9_PMON_CTR0</a></li><li><a href="msr/constant.MSR_C9_PMON_CTR1.html">msr::MSR_C9_PMON_CTR1</a></li><li><a href="msr/constant.MSR_C9_PMON_CTR2.html">msr::MSR_C9_PMON_CTR2</a></li><li><a href="msr/constant.MSR_C9_PMON_CTR3.html">msr::MSR_C9_PMON_CTR3</a></li><li><a href="msr/constant.MSR_C9_PMON_CTR4.html">msr::MSR_C9_PMON_CTR4</a></li><li><a href="msr/constant.MSR_C9_PMON_CTR5.html">msr::MSR_C9_PMON_CTR5</a></li><li><a href="msr/constant.MSR_C9_PMON_EVNT_SEL0.html">msr::MSR_C9_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_C9_PMON_EVNT_SEL1.html">msr::MSR_C9_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_C9_PMON_EVNT_SEL2.html">msr::MSR_C9_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_C9_PMON_EVNT_SEL3.html">msr::MSR_C9_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_C9_PMON_EVNT_SEL4.html">msr::MSR_C9_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_C9_PMON_EVNT_SEL5.html">msr::MSR_C9_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_CONFIG_TDP_CONTROL.html">msr::MSR_CONFIG_TDP_CONTROL</a></li><li><a href="msr/constant.MSR_CONFIG_TDP_LEVEL1.html">msr::MSR_CONFIG_TDP_LEVEL1</a></li><li><a href="msr/constant.MSR_CONFIG_TDP_LEVEL2.html">msr::MSR_CONFIG_TDP_LEVEL2</a></li><li><a href="msr/constant.MSR_CONFIG_TDP_NOMINAL.html">msr::MSR_CONFIG_TDP_NOMINAL</a></li><li><a href="msr/constant.MSR_CORE_C1_RESIDENCY.html">msr::MSR_CORE_C1_RESIDENCY</a></li><li><a href="msr/constant.MSR_CORE_C3_RESIDENCY.html">msr::MSR_CORE_C3_RESIDENCY</a></li><li><a href="msr/constant.MSR_CORE_C4_RESIDENCY.html">msr::MSR_CORE_C4_RESIDENCY</a></li><li><a href="msr/constant.MSR_CORE_C6_RESIDENCY.html">msr::MSR_CORE_C6_RESIDENCY</a></li><li><a href="msr/constant.MSR_CORE_C7_RESIDENCY.html">msr::MSR_CORE_C7_RESIDENCY</a></li><li><a href="msr/constant.MSR_CRU_ESCR0.html">msr::MSR_CRU_ESCR0</a></li><li><a href="msr/constant.MSR_CRU_ESCR1.html">msr::MSR_CRU_ESCR1</a></li><li><a href="msr/constant.MSR_CRU_ESCR2.html">msr::MSR_CRU_ESCR2</a></li><li><a href="msr/constant.MSR_CRU_ESCR3.html">msr::MSR_CRU_ESCR3</a></li><li><a href="msr/constant.MSR_CRU_ESCR4.html">msr::MSR_CRU_ESCR4</a></li><li><a href="msr/constant.MSR_CRU_ESCR5.html">msr::MSR_CRU_ESCR5</a></li><li><a href="msr/constant.MSR_DAC_ESCR0.html">msr::MSR_DAC_ESCR0</a></li><li><a href="msr/constant.MSR_DAC_ESCR1.html">msr::MSR_DAC_ESCR1</a></li><li><a href="msr/constant.MSR_DEBUGCTLA.html">msr::MSR_DEBUGCTLA</a></li><li><a href="msr/constant.MSR_DEBUGCTLB.html">msr::MSR_DEBUGCTLB</a></li><li><a href="msr/constant.MSR_DRAM_ENERGY_STATUS.html">msr::MSR_DRAM_ENERGY_STATUS</a></li><li><a href="msr/constant.MSR_DRAM_PERF_STATUS.html">msr::MSR_DRAM_PERF_STATUS</a></li><li><a href="msr/constant.MSR_DRAM_POWER_INFO.html">msr::MSR_DRAM_POWER_INFO</a></li><li><a href="msr/constant.MSR_DRAM_POWER_LIMIT.html">msr::MSR_DRAM_POWER_LIMIT</a></li><li><a href="msr/constant.MSR_EBC_FREQUENCY_ID.html">msr::MSR_EBC_FREQUENCY_ID</a></li><li><a href="msr/constant.MSR_EBC_HARD_POWERON.html">msr::MSR_EBC_HARD_POWERON</a></li><li><a href="msr/constant.MSR_EBC_SOFT_POWERON.html">msr::MSR_EBC_SOFT_POWERON</a></li><li><a href="msr/constant.MSR_EBL_CR_POWERON.html">msr::MSR_EBL_CR_POWERON</a></li><li><a href="msr/constant.MSR_EFSB_DRDY0.html">msr::MSR_EFSB_DRDY0</a></li><li><a href="msr/constant.MSR_EFSB_DRDY1.html">msr::MSR_EFSB_DRDY1</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL0.html">msr::MSR_EMON_L3_CTR_CTL0</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL1.html">msr::MSR_EMON_L3_CTR_CTL1</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL2.html">msr::MSR_EMON_L3_CTR_CTL2</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL3.html">msr::MSR_EMON_L3_CTR_CTL3</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL4.html">msr::MSR_EMON_L3_CTR_CTL4</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL5.html">msr::MSR_EMON_L3_CTR_CTL5</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL6.html">msr::MSR_EMON_L3_CTR_CTL6</a></li><li><a href="msr/constant.MSR_EMON_L3_CTR_CTL7.html">msr::MSR_EMON_L3_CTR_CTL7</a></li><li><a href="msr/constant.MSR_EMON_L3_GL_CTL.html">msr::MSR_EMON_L3_GL_CTL</a></li><li><a href="msr/constant.MSR_ERROR_CONTROL.html">msr::MSR_ERROR_CONTROL</a></li><li><a href="msr/constant.MSR_FIRM_ESCR0.html">msr::MSR_FIRM_ESCR0</a></li><li><a href="msr/constant.MSR_FIRM_ESCR1.html">msr::MSR_FIRM_ESCR1</a></li><li><a href="msr/constant.MSR_FLAME_CCCR0.html">msr::MSR_FLAME_CCCR0</a></li><li><a href="msr/constant.MSR_FLAME_CCCR1.html">msr::MSR_FLAME_CCCR1</a></li><li><a href="msr/constant.MSR_FLAME_CCCR2.html">msr::MSR_FLAME_CCCR2</a></li><li><a href="msr/constant.MSR_FLAME_CCCR3.html">msr::MSR_FLAME_CCCR3</a></li><li><a href="msr/constant.MSR_FLAME_COUNTER0.html">msr::MSR_FLAME_COUNTER0</a></li><li><a href="msr/constant.MSR_FLAME_COUNTER1.html">msr::MSR_FLAME_COUNTER1</a></li><li><a href="msr/constant.MSR_FLAME_COUNTER2.html">msr::MSR_FLAME_COUNTER2</a></li><li><a href="msr/constant.MSR_FLAME_COUNTER3.html">msr::MSR_FLAME_COUNTER3</a></li><li><a href="msr/constant.MSR_FLAME_ESCR0.html">msr::MSR_FLAME_ESCR0</a></li><li><a href="msr/constant.MSR_FLAME_ESCR1.html">msr::MSR_FLAME_ESCR1</a></li><li><a href="msr/constant.MSR_FSB_ESCR0.html">msr::MSR_FSB_ESCR0</a></li><li><a href="msr/constant.MSR_FSB_ESCR1.html">msr::MSR_FSB_ESCR1</a></li><li><a href="msr/constant.MSR_FSB_FREQ.html">msr::MSR_FSB_FREQ</a></li><li><a href="msr/constant.MSR_GQ_SNOOP_MESF.html">msr::MSR_GQ_SNOOP_MESF</a></li><li><a href="msr/constant.MSR_IA32_ADDR0_END.html">msr::MSR_IA32_ADDR0_END</a></li><li><a href="msr/constant.MSR_IA32_ADDR0_START.html">msr::MSR_IA32_ADDR0_START</a></li><li><a href="msr/constant.MSR_IA32_ADDR1_END.html">msr::MSR_IA32_ADDR1_END</a></li><li><a href="msr/constant.MSR_IA32_ADDR1_START.html">msr::MSR_IA32_ADDR1_START</a></li><li><a href="msr/constant.MSR_IA32_ADDR2_END.html">msr::MSR_IA32_ADDR2_END</a></li><li><a href="msr/constant.MSR_IA32_ADDR2_START.html">msr::MSR_IA32_ADDR2_START</a></li><li><a href="msr/constant.MSR_IA32_ADDR3_END.html">msr::MSR_IA32_ADDR3_END</a></li><li><a href="msr/constant.MSR_IA32_ADDR3_START.html">msr::MSR_IA32_ADDR3_START</a></li><li><a href="msr/constant.MSR_IA32_CR3_MATCH.html">msr::MSR_IA32_CR3_MATCH</a></li><li><a href="msr/constant.MSR_IA32_RTIT_CTL.html">msr::MSR_IA32_RTIT_CTL</a></li><li><a href="msr/constant.MSR_IA32_RTIT_OUTPUT_BASE.html">msr::MSR_IA32_RTIT_OUTPUT_BASE</a></li><li><a href="msr/constant.MSR_IA32_RTIT_OUTPUT_MASK_PTRS.html">msr::MSR_IA32_RTIT_OUTPUT_MASK_PTRS</a></li><li><a href="msr/constant.MSR_IA32_RTIT_STATUS.html">msr::MSR_IA32_RTIT_STATUS</a></li><li><a href="msr/constant.MSR_IA32_TSX_CTRL.html">msr::MSR_IA32_TSX_CTRL</a></li><li><a href="msr/constant.MSR_IFSB_BUSQ0.html">msr::MSR_IFSB_BUSQ0</a></li><li><a href="msr/constant.MSR_IFSB_BUSQ1.html">msr::MSR_IFSB_BUSQ1</a></li><li><a href="msr/constant.MSR_IFSB_CNTR7.html">msr::MSR_IFSB_CNTR7</a></li><li><a href="msr/constant.MSR_IFSB_CTL6.html">msr::MSR_IFSB_CTL6</a></li><li><a href="msr/constant.MSR_IFSB_SNPQ0.html">msr::MSR_IFSB_SNPQ0</a></li><li><a href="msr/constant.MSR_IFSB_SNPQ1.html">msr::MSR_IFSB_SNPQ1</a></li><li><a href="msr/constant.MSR_IQ_CCCR0.html">msr::MSR_IQ_CCCR0</a></li><li><a href="msr/constant.MSR_IQ_CCCR1.html">msr::MSR_IQ_CCCR1</a></li><li><a href="msr/constant.MSR_IQ_CCCR2.html">msr::MSR_IQ_CCCR2</a></li><li><a href="msr/constant.MSR_IQ_CCCR3.html">msr::MSR_IQ_CCCR3</a></li><li><a href="msr/constant.MSR_IQ_CCCR4.html">msr::MSR_IQ_CCCR4</a></li><li><a href="msr/constant.MSR_IQ_CCCR5.html">msr::MSR_IQ_CCCR5</a></li><li><a href="msr/constant.MSR_IQ_COUNTER4.html">msr::MSR_IQ_COUNTER4</a></li><li><a href="msr/constant.MSR_IQ_COUNTER5.html">msr::MSR_IQ_COUNTER5</a></li><li><a href="msr/constant.MSR_IQ_ESCR0.html">msr::MSR_IQ_ESCR0</a></li><li><a href="msr/constant.MSR_IQ_ESCR1.html">msr::MSR_IQ_ESCR1</a></li><li><a href="msr/constant.MSR_IS_ESCR0.html">msr::MSR_IS_ESCR0</a></li><li><a href="msr/constant.MSR_IS_ESCR1.html">msr::MSR_IS_ESCR1</a></li><li><a href="msr/constant.MSR_ITLB_ESCR0.html">msr::MSR_ITLB_ESCR0</a></li><li><a href="msr/constant.MSR_ITLB_ESCR1.html">msr::MSR_ITLB_ESCR1</a></li><li><a href="msr/constant.MSR_IX_ESCR0.html">msr::MSR_IX_ESCR0</a></li><li><a href="msr/constant.MSR_LASTBRANCH_0.html">msr::MSR_LASTBRANCH_0</a></li><li><a href="msr/constant.MSR_LASTBRANCH_0_FROM_IP.html">msr::MSR_LASTBRANCH_0_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_0_TO_IP.html">msr::MSR_LASTBRANCH_0_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_1.html">msr::MSR_LASTBRANCH_1</a></li><li><a href="msr/constant.MSR_LASTBRANCH_10_FROM_IP.html">msr::MSR_LASTBRANCH_10_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_10_TO_IP.html">msr::MSR_LASTBRANCH_10_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_11_FROM_IP.html">msr::MSR_LASTBRANCH_11_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_11_TO_IP.html">msr::MSR_LASTBRANCH_11_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_12_FROM_IP.html">msr::MSR_LASTBRANCH_12_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_12_TO_IP.html">msr::MSR_LASTBRANCH_12_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_13_FROM_IP.html">msr::MSR_LASTBRANCH_13_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_13_TO_IP.html">msr::MSR_LASTBRANCH_13_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_14_FROM_IP.html">msr::MSR_LASTBRANCH_14_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_14_TO_IP.html">msr::MSR_LASTBRANCH_14_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_15_FROM_IP.html">msr::MSR_LASTBRANCH_15_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_15_TO_IP.html">msr::MSR_LASTBRANCH_15_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_1_FROM_IP.html">msr::MSR_LASTBRANCH_1_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_1_TO_IP.html">msr::MSR_LASTBRANCH_1_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_2.html">msr::MSR_LASTBRANCH_2</a></li><li><a href="msr/constant.MSR_LASTBRANCH_2_FROM_IP.html">msr::MSR_LASTBRANCH_2_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_2_TO_IP.html">msr::MSR_LASTBRANCH_2_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_3.html">msr::MSR_LASTBRANCH_3</a></li><li><a href="msr/constant.MSR_LASTBRANCH_3_FROM_IP.html">msr::MSR_LASTBRANCH_3_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_3_TO_IP.html">msr::MSR_LASTBRANCH_3_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_4.html">msr::MSR_LASTBRANCH_4</a></li><li><a href="msr/constant.MSR_LASTBRANCH_4_FROM_IP.html">msr::MSR_LASTBRANCH_4_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_4_TO_IP.html">msr::MSR_LASTBRANCH_4_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_5.html">msr::MSR_LASTBRANCH_5</a></li><li><a href="msr/constant.MSR_LASTBRANCH_5_FROM_IP.html">msr::MSR_LASTBRANCH_5_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_5_TO_IP.html">msr::MSR_LASTBRANCH_5_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_6.html">msr::MSR_LASTBRANCH_6</a></li><li><a href="msr/constant.MSR_LASTBRANCH_6_FROM_IP.html">msr::MSR_LASTBRANCH_6_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_6_TO_IP.html">msr::MSR_LASTBRANCH_6_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_7.html">msr::MSR_LASTBRANCH_7</a></li><li><a href="msr/constant.MSR_LASTBRANCH_7_FROM_IP.html">msr::MSR_LASTBRANCH_7_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_7_TO_IP.html">msr::MSR_LASTBRANCH_7_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_8_FROM_IP.html">msr::MSR_LASTBRANCH_8_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_8_TO_IP.html">msr::MSR_LASTBRANCH_8_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_9_FROM_IP.html">msr::MSR_LASTBRANCH_9_FROM_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_9_TO_IP.html">msr::MSR_LASTBRANCH_9_TO_IP</a></li><li><a href="msr/constant.MSR_LASTBRANCH_TOS.html">msr::MSR_LASTBRANCH_TOS</a></li><li><a href="msr/constant.MSR_LBR_SELECT.html">msr::MSR_LBR_SELECT</a></li><li><a href="msr/constant.MSR_LER_FROM_LIP.html">msr::MSR_LER_FROM_LIP</a></li><li><a href="msr/constant.MSR_LER_TO_LIP.html">msr::MSR_LER_TO_LIP</a></li><li><a href="msr/constant.MSR_M0_PMON_ADDR_MASK.html">msr::MSR_M0_PMON_ADDR_MASK</a></li><li><a href="msr/constant.MSR_M0_PMON_ADDR_MATCH.html">msr::MSR_M0_PMON_ADDR_MATCH</a></li><li><a href="msr/constant.MSR_M0_PMON_BOX_CTRL.html">msr::MSR_M0_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_M0_PMON_BOX_OVF_CTRL.html">msr::MSR_M0_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_M0_PMON_BOX_STATUS.html">msr::MSR_M0_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_M0_PMON_CTR0.html">msr::MSR_M0_PMON_CTR0</a></li><li><a href="msr/constant.MSR_M0_PMON_CTR1.html">msr::MSR_M0_PMON_CTR1</a></li><li><a href="msr/constant.MSR_M0_PMON_CTR2.html">msr::MSR_M0_PMON_CTR2</a></li><li><a href="msr/constant.MSR_M0_PMON_CTR3.html">msr::MSR_M0_PMON_CTR3</a></li><li><a href="msr/constant.MSR_M0_PMON_CTR4.html">msr::MSR_M0_PMON_CTR4</a></li><li><a href="msr/constant.MSR_M0_PMON_CTR5.html">msr::MSR_M0_PMON_CTR5</a></li><li><a href="msr/constant.MSR_M0_PMON_DSP.html">msr::MSR_M0_PMON_DSP</a></li><li><a href="msr/constant.MSR_M0_PMON_EVNT_SEL0.html">msr::MSR_M0_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_M0_PMON_EVNT_SEL1.html">msr::MSR_M0_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_M0_PMON_EVNT_SEL2.html">msr::MSR_M0_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_M0_PMON_EVNT_SEL3.html">msr::MSR_M0_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_M0_PMON_EVNT_SEL4.html">msr::MSR_M0_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_M0_PMON_EVNT_SEL5.html">msr::MSR_M0_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_M0_PMON_ISS.html">msr::MSR_M0_PMON_ISS</a></li><li><a href="msr/constant.MSR_M0_PMON_MAP.html">msr::MSR_M0_PMON_MAP</a></li><li><a href="msr/constant.MSR_M0_PMON_MM_CONFIG.html">msr::MSR_M0_PMON_MM_CONFIG</a></li><li><a href="msr/constant.MSR_M0_PMON_MSC_THR.html">msr::MSR_M0_PMON_MSC_THR</a></li><li><a href="msr/constant.MSR_M0_PMON_PGT.html">msr::MSR_M0_PMON_PGT</a></li><li><a href="msr/constant.MSR_M0_PMON_PLD.html">msr::MSR_M0_PMON_PLD</a></li><li><a href="msr/constant.MSR_M0_PMON_TIMESTAMP.html">msr::MSR_M0_PMON_TIMESTAMP</a></li><li><a href="msr/constant.MSR_M0_PMON_ZDP.html">msr::MSR_M0_PMON_ZDP</a></li><li><a href="msr/constant.MSR_M1_PMON_ADDR_MASK.html">msr::MSR_M1_PMON_ADDR_MASK</a></li><li><a href="msr/constant.MSR_M1_PMON_ADDR_MATCH.html">msr::MSR_M1_PMON_ADDR_MATCH</a></li><li><a href="msr/constant.MSR_M1_PMON_BOX_CTRL.html">msr::MSR_M1_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_M1_PMON_BOX_OVF_CTRL.html">msr::MSR_M1_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_M1_PMON_BOX_STATUS.html">msr::MSR_M1_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_M1_PMON_CTR0.html">msr::MSR_M1_PMON_CTR0</a></li><li><a href="msr/constant.MSR_M1_PMON_CTR1.html">msr::MSR_M1_PMON_CTR1</a></li><li><a href="msr/constant.MSR_M1_PMON_CTR2.html">msr::MSR_M1_PMON_CTR2</a></li><li><a href="msr/constant.MSR_M1_PMON_CTR3.html">msr::MSR_M1_PMON_CTR3</a></li><li><a href="msr/constant.MSR_M1_PMON_CTR4.html">msr::MSR_M1_PMON_CTR4</a></li><li><a href="msr/constant.MSR_M1_PMON_CTR5.html">msr::MSR_M1_PMON_CTR5</a></li><li><a href="msr/constant.MSR_M1_PMON_DSP.html">msr::MSR_M1_PMON_DSP</a></li><li><a href="msr/constant.MSR_M1_PMON_EVNT_SEL0.html">msr::MSR_M1_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_M1_PMON_EVNT_SEL1.html">msr::MSR_M1_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_M1_PMON_EVNT_SEL2.html">msr::MSR_M1_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_M1_PMON_EVNT_SEL3.html">msr::MSR_M1_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_M1_PMON_EVNT_SEL4.html">msr::MSR_M1_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_M1_PMON_EVNT_SEL5.html">msr::MSR_M1_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_M1_PMON_ISS.html">msr::MSR_M1_PMON_ISS</a></li><li><a href="msr/constant.MSR_M1_PMON_MAP.html">msr::MSR_M1_PMON_MAP</a></li><li><a href="msr/constant.MSR_M1_PMON_MM_CONFIG.html">msr::MSR_M1_PMON_MM_CONFIG</a></li><li><a href="msr/constant.MSR_M1_PMON_MSC_THR.html">msr::MSR_M1_PMON_MSC_THR</a></li><li><a href="msr/constant.MSR_M1_PMON_PGT.html">msr::MSR_M1_PMON_PGT</a></li><li><a href="msr/constant.MSR_M1_PMON_PLD.html">msr::MSR_M1_PMON_PLD</a></li><li><a href="msr/constant.MSR_M1_PMON_TIMESTAMP.html">msr::MSR_M1_PMON_TIMESTAMP</a></li><li><a href="msr/constant.MSR_M1_PMON_ZDP.html">msr::MSR_M1_PMON_ZDP</a></li><li><a href="msr/constant.MSR_MC0_MISC.html">msr::MSR_MC0_MISC</a></li><li><a href="msr/constant.MSR_MC10_ADDR.html">msr::MSR_MC10_ADDR</a></li><li><a href="msr/constant.MSR_MC10_CTL.html">msr::MSR_MC10_CTL</a></li><li><a href="msr/constant.MSR_MC10_MISC.html">msr::MSR_MC10_MISC</a></li><li><a href="msr/constant.MSR_MC10_STATUS.html">msr::MSR_MC10_STATUS</a></li><li><a href="msr/constant.MSR_MC11_ADDR.html">msr::MSR_MC11_ADDR</a></li><li><a href="msr/constant.MSR_MC11_CTL.html">msr::MSR_MC11_CTL</a></li><li><a href="msr/constant.MSR_MC11_MISC.html">msr::MSR_MC11_MISC</a></li><li><a href="msr/constant.MSR_MC11_STATUS.html">msr::MSR_MC11_STATUS</a></li><li><a href="msr/constant.MSR_MC12_ADDR.html">msr::MSR_MC12_ADDR</a></li><li><a href="msr/constant.MSR_MC12_CTL.html">msr::MSR_MC12_CTL</a></li><li><a href="msr/constant.MSR_MC12_MISC.html">msr::MSR_MC12_MISC</a></li><li><a href="msr/constant.MSR_MC12_STATUS.html">msr::MSR_MC12_STATUS</a></li><li><a href="msr/constant.MSR_MC13_ADDR.html">msr::MSR_MC13_ADDR</a></li><li><a href="msr/constant.MSR_MC13_CTL.html">msr::MSR_MC13_CTL</a></li><li><a href="msr/constant.MSR_MC13_MISC.html">msr::MSR_MC13_MISC</a></li><li><a href="msr/constant.MSR_MC13_STATUS.html">msr::MSR_MC13_STATUS</a></li><li><a href="msr/constant.MSR_MC14_ADDR.html">msr::MSR_MC14_ADDR</a></li><li><a href="msr/constant.MSR_MC14_CTL.html">msr::MSR_MC14_CTL</a></li><li><a href="msr/constant.MSR_MC14_MISC.html">msr::MSR_MC14_MISC</a></li><li><a href="msr/constant.MSR_MC14_STATUS.html">msr::MSR_MC14_STATUS</a></li><li><a href="msr/constant.MSR_MC15_ADDR.html">msr::MSR_MC15_ADDR</a></li><li><a href="msr/constant.MSR_MC15_CTL.html">msr::MSR_MC15_CTL</a></li><li><a href="msr/constant.MSR_MC15_MISC.html">msr::MSR_MC15_MISC</a></li><li><a href="msr/constant.MSR_MC15_STATUS.html">msr::MSR_MC15_STATUS</a></li><li><a href="msr/constant.MSR_MC16_ADDR.html">msr::MSR_MC16_ADDR</a></li><li><a href="msr/constant.MSR_MC16_CTL.html">msr::MSR_MC16_CTL</a></li><li><a href="msr/constant.MSR_MC16_MISC.html">msr::MSR_MC16_MISC</a></li><li><a href="msr/constant.MSR_MC16_STATUS.html">msr::MSR_MC16_STATUS</a></li><li><a href="msr/constant.MSR_MC17_ADDR.html">msr::MSR_MC17_ADDR</a></li><li><a href="msr/constant.MSR_MC17_CTL.html">msr::MSR_MC17_CTL</a></li><li><a href="msr/constant.MSR_MC17_MISC.html">msr::MSR_MC17_MISC</a></li><li><a href="msr/constant.MSR_MC17_STATUS.html">msr::MSR_MC17_STATUS</a></li><li><a href="msr/constant.MSR_MC18_ADDR.html">msr::MSR_MC18_ADDR</a></li><li><a href="msr/constant.MSR_MC18_CTL.html">msr::MSR_MC18_CTL</a></li><li><a href="msr/constant.MSR_MC18_MISC.html">msr::MSR_MC18_MISC</a></li><li><a href="msr/constant.MSR_MC18_STATUS.html">msr::MSR_MC18_STATUS</a></li><li><a href="msr/constant.MSR_MC19_ADDR.html">msr::MSR_MC19_ADDR</a></li><li><a href="msr/constant.MSR_MC19_CTL.html">msr::MSR_MC19_CTL</a></li><li><a href="msr/constant.MSR_MC19_MISC.html">msr::MSR_MC19_MISC</a></li><li><a href="msr/constant.MSR_MC19_STATUS.html">msr::MSR_MC19_STATUS</a></li><li><a href="msr/constant.MSR_MC1_MISC.html">msr::MSR_MC1_MISC</a></li><li><a href="msr/constant.MSR_MC20_ADDR.html">msr::MSR_MC20_ADDR</a></li><li><a href="msr/constant.MSR_MC20_CTL.html">msr::MSR_MC20_CTL</a></li><li><a href="msr/constant.MSR_MC20_MISC.html">msr::MSR_MC20_MISC</a></li><li><a href="msr/constant.MSR_MC20_STATUS.html">msr::MSR_MC20_STATUS</a></li><li><a href="msr/constant.MSR_MC21_ADDR.html">msr::MSR_MC21_ADDR</a></li><li><a href="msr/constant.MSR_MC21_CTL.html">msr::MSR_MC21_CTL</a></li><li><a href="msr/constant.MSR_MC21_MISC.html">msr::MSR_MC21_MISC</a></li><li><a href="msr/constant.MSR_MC21_STATUS.html">msr::MSR_MC21_STATUS</a></li><li><a href="msr/constant.MSR_MC22_ADDR.html">msr::MSR_MC22_ADDR</a></li><li><a href="msr/constant.MSR_MC22_CTL.html">msr::MSR_MC22_CTL</a></li><li><a href="msr/constant.MSR_MC22_MISC.html">msr::MSR_MC22_MISC</a></li><li><a href="msr/constant.MSR_MC22_STATUS.html">msr::MSR_MC22_STATUS</a></li><li><a href="msr/constant.MSR_MC23_ADDR.html">msr::MSR_MC23_ADDR</a></li><li><a href="msr/constant.MSR_MC23_CTL.html">msr::MSR_MC23_CTL</a></li><li><a href="msr/constant.MSR_MC23_MISC.html">msr::MSR_MC23_MISC</a></li><li><a href="msr/constant.MSR_MC23_STATUS.html">msr::MSR_MC23_STATUS</a></li><li><a href="msr/constant.MSR_MC24_ADDR.html">msr::MSR_MC24_ADDR</a></li><li><a href="msr/constant.MSR_MC24_CTL.html">msr::MSR_MC24_CTL</a></li><li><a href="msr/constant.MSR_MC24_MISC.html">msr::MSR_MC24_MISC</a></li><li><a href="msr/constant.MSR_MC24_STATUS.html">msr::MSR_MC24_STATUS</a></li><li><a href="msr/constant.MSR_MC25_ADDR.html">msr::MSR_MC25_ADDR</a></li><li><a href="msr/constant.MSR_MC25_CTL.html">msr::MSR_MC25_CTL</a></li><li><a href="msr/constant.MSR_MC25_MISC.html">msr::MSR_MC25_MISC</a></li><li><a href="msr/constant.MSR_MC25_STATUS.html">msr::MSR_MC25_STATUS</a></li><li><a href="msr/constant.MSR_MC26_ADDR.html">msr::MSR_MC26_ADDR</a></li><li><a href="msr/constant.MSR_MC26_CTL.html">msr::MSR_MC26_CTL</a></li><li><a href="msr/constant.MSR_MC26_MISC.html">msr::MSR_MC26_MISC</a></li><li><a href="msr/constant.MSR_MC26_STATUS.html">msr::MSR_MC26_STATUS</a></li><li><a href="msr/constant.MSR_MC2_MISC.html">msr::MSR_MC2_MISC</a></li><li><a href="msr/constant.MSR_MC3_ADDR.html">msr::MSR_MC3_ADDR</a></li><li><a href="msr/constant.MSR_MC3_CTL.html">msr::MSR_MC3_CTL</a></li><li><a href="msr/constant.MSR_MC3_MISC.html">msr::MSR_MC3_MISC</a></li><li><a href="msr/constant.MSR_MC3_STATUS.html">msr::MSR_MC3_STATUS</a></li><li><a href="msr/constant.MSR_MC4_ADDR.html">msr::MSR_MC4_ADDR</a></li><li><a href="msr/constant.MSR_MC4_CTL.html">msr::MSR_MC4_CTL</a></li><li><a href="msr/constant.MSR_MC4_CTL2.html">msr::MSR_MC4_CTL2</a></li><li><a href="msr/constant.MSR_MC4_MISC.html">msr::MSR_MC4_MISC</a></li><li><a href="msr/constant.MSR_MC4_STATUS.html">msr::MSR_MC4_STATUS</a></li><li><a href="msr/constant.MSR_MC5_ADDR.html">msr::MSR_MC5_ADDR</a></li><li><a href="msr/constant.MSR_MC5_CTL.html">msr::MSR_MC5_CTL</a></li><li><a href="msr/constant.MSR_MC5_MISC.html">msr::MSR_MC5_MISC</a></li><li><a href="msr/constant.MSR_MC5_STATUS.html">msr::MSR_MC5_STATUS</a></li><li><a href="msr/constant.MSR_MC6_ADDR.html">msr::MSR_MC6_ADDR</a></li><li><a href="msr/constant.MSR_MC6_CTL.html">msr::MSR_MC6_CTL</a></li><li><a href="msr/constant.MSR_MC6_MISC.html">msr::MSR_MC6_MISC</a></li><li><a href="msr/constant.MSR_MC6_STATUS.html">msr::MSR_MC6_STATUS</a></li><li><a href="msr/constant.MSR_MC7_ADDR.html">msr::MSR_MC7_ADDR</a></li><li><a href="msr/constant.MSR_MC7_CTL.html">msr::MSR_MC7_CTL</a></li><li><a href="msr/constant.MSR_MC7_MISC.html">msr::MSR_MC7_MISC</a></li><li><a href="msr/constant.MSR_MC7_STATUS.html">msr::MSR_MC7_STATUS</a></li><li><a href="msr/constant.MSR_MC8_ADDR.html">msr::MSR_MC8_ADDR</a></li><li><a href="msr/constant.MSR_MC8_CTL.html">msr::MSR_MC8_CTL</a></li><li><a href="msr/constant.MSR_MC8_MISC.html">msr::MSR_MC8_MISC</a></li><li><a href="msr/constant.MSR_MC8_STATUS.html">msr::MSR_MC8_STATUS</a></li><li><a href="msr/constant.MSR_MC9_ADDR.html">msr::MSR_MC9_ADDR</a></li><li><a href="msr/constant.MSR_MC9_CTL.html">msr::MSR_MC9_CTL</a></li><li><a href="msr/constant.MSR_MC9_MISC.html">msr::MSR_MC9_MISC</a></li><li><a href="msr/constant.MSR_MC9_STATUS.html">msr::MSR_MC9_STATUS</a></li><li><a href="msr/constant.MSR_MCG_MISC.html">msr::MSR_MCG_MISC</a></li><li><a href="msr/constant.MSR_MCG_R10.html">msr::MSR_MCG_R10</a></li><li><a href="msr/constant.MSR_MCG_R11.html">msr::MSR_MCG_R11</a></li><li><a href="msr/constant.MSR_MCG_R12.html">msr::MSR_MCG_R12</a></li><li><a href="msr/constant.MSR_MCG_R13.html">msr::MSR_MCG_R13</a></li><li><a href="msr/constant.MSR_MCG_R14.html">msr::MSR_MCG_R14</a></li><li><a href="msr/constant.MSR_MCG_R8.html">msr::MSR_MCG_R8</a></li><li><a href="msr/constant.MSR_MCG_R9.html">msr::MSR_MCG_R9</a></li><li><a href="msr/constant.MSR_MCG_RAX.html">msr::MSR_MCG_RAX</a></li><li><a href="msr/constant.MSR_MCG_RBP.html">msr::MSR_MCG_RBP</a></li><li><a href="msr/constant.MSR_MCG_RBX.html">msr::MSR_MCG_RBX</a></li><li><a href="msr/constant.MSR_MCG_RCX.html">msr::MSR_MCG_RCX</a></li><li><a href="msr/constant.MSR_MCG_RDI.html">msr::MSR_MCG_RDI</a></li><li><a href="msr/constant.MSR_MCG_RDX.html">msr::MSR_MCG_RDX</a></li><li><a href="msr/constant.MSR_MCG_RFLAGS.html">msr::MSR_MCG_RFLAGS</a></li><li><a href="msr/constant.MSR_MCG_RIP.html">msr::MSR_MCG_RIP</a></li><li><a href="msr/constant.MSR_MCG_RSI.html">msr::MSR_MCG_RSI</a></li><li><a href="msr/constant.MSR_MISC_PWR_MGMT.html">msr::MSR_MISC_PWR_MGMT</a></li><li><a href="msr/constant.MSR_MOB_ESCR0.html">msr::MSR_MOB_ESCR0</a></li><li><a href="msr/constant.MSR_MOB_ESCR1.html">msr::MSR_MOB_ESCR1</a></li><li><a href="msr/constant.MSR_MS_CCCR0.html">msr::MSR_MS_CCCR0</a></li><li><a href="msr/constant.MSR_MS_CCCR1.html">msr::MSR_MS_CCCR1</a></li><li><a href="msr/constant.MSR_MS_CCCR2.html">msr::MSR_MS_CCCR2</a></li><li><a href="msr/constant.MSR_MS_CCCR3.html">msr::MSR_MS_CCCR3</a></li><li><a href="msr/constant.MSR_MS_COUNTER0.html">msr::MSR_MS_COUNTER0</a></li><li><a href="msr/constant.MSR_MS_COUNTER1.html">msr::MSR_MS_COUNTER1</a></li><li><a href="msr/constant.MSR_MS_COUNTER2.html">msr::MSR_MS_COUNTER2</a></li><li><a href="msr/constant.MSR_MS_COUNTER3.html">msr::MSR_MS_COUNTER3</a></li><li><a href="msr/constant.MSR_MS_ESCR0.html">msr::MSR_MS_ESCR0</a></li><li><a href="msr/constant.MSR_MS_ESCR1.html">msr::MSR_MS_ESCR1</a></li><li><a href="msr/constant.MSR_OFFCORE_RSP_0.html">msr::MSR_OFFCORE_RSP_0</a></li><li><a href="msr/constant.MSR_OFFCORE_RSP_1.html">msr::MSR_OFFCORE_RSP_1</a></li><li><a href="msr/constant.MSR_PEBS_ENABLE.html">msr::MSR_PEBS_ENABLE</a></li><li><a href="msr/constant.MSR_PEBS_LD_LAT.html">msr::MSR_PEBS_LD_LAT</a></li><li><a href="msr/constant.MSR_PEBS_MATRIX_VERT.html">msr::MSR_PEBS_MATRIX_VERT</a></li><li><a href="msr/constant.MSR_PEBS_NUM_ALT.html">msr::MSR_PEBS_NUM_ALT</a></li><li><a href="msr/constant.MSR_PERF_CAPABILITIES.html">msr::MSR_PERF_CAPABILITIES</a></li><li><a href="msr/constant.MSR_PERF_FIXED_CTR0.html">msr::MSR_PERF_FIXED_CTR0</a></li><li><a href="msr/constant.MSR_PERF_FIXED_CTR1.html">msr::MSR_PERF_FIXED_CTR1</a></li><li><a href="msr/constant.MSR_PERF_FIXED_CTR2.html">msr::MSR_PERF_FIXED_CTR2</a></li><li><a href="msr/constant.MSR_PERF_FIXED_CTR_CTRL.html">msr::MSR_PERF_FIXED_CTR_CTRL</a></li><li><a href="msr/constant.MSR_PERF_GLOBAL_CTRL.html">msr::MSR_PERF_GLOBAL_CTRL</a></li><li><a href="msr/constant.MSR_PERF_GLOBAL_OVF_CTRL.html">msr::MSR_PERF_GLOBAL_OVF_CTRL</a></li><li><a href="msr/constant.MSR_PERF_GLOBAL_STAUS.html">msr::MSR_PERF_GLOBAL_STAUS</a></li><li><a href="msr/constant.MSR_PERF_STATUS.html">msr::MSR_PERF_STATUS</a></li><li><a href="msr/constant.MSR_PKGC3_IRTL.html">msr::MSR_PKGC3_IRTL</a></li><li><a href="msr/constant.MSR_PKGC6_IRTL.html">msr::MSR_PKGC6_IRTL</a></li><li><a href="msr/constant.MSR_PKGC7_IRTL.html">msr::MSR_PKGC7_IRTL</a></li><li><a href="msr/constant.MSR_PKG_C10_RESIDENCY.html">msr::MSR_PKG_C10_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_C2_RESIDENCY.html">msr::MSR_PKG_C2_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_C3_RESIDENCY.html">msr::MSR_PKG_C3_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_C4_RESIDENCY.html">msr::MSR_PKG_C4_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_C6C_RESIDENCY.html">msr::MSR_PKG_C6C_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_C6_RESIDENCY.html">msr::MSR_PKG_C6_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_C7_RESIDENCY.html">msr::MSR_PKG_C7_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_C9_RESIDENCY.html">msr::MSR_PKG_C9_RESIDENCY</a></li><li><a href="msr/constant.MSR_PKG_CST_CONFIG_CONTROL.html">msr::MSR_PKG_CST_CONFIG_CONTROL</a></li><li><a href="msr/constant.MSR_PKG_ENERGY_STATUS.html">msr::MSR_PKG_ENERGY_STATUS</a></li><li><a href="msr/constant.MSR_PKG_PERF_STATUS.html">msr::MSR_PKG_PERF_STATUS</a></li><li><a href="msr/constant.MSR_PKG_POWER_INFO.html">msr::MSR_PKG_POWER_INFO</a></li><li><a href="msr/constant.MSR_PKG_POWER_LIMIT.html">msr::MSR_PKG_POWER_LIMIT</a></li><li><a href="msr/constant.MSR_PLATFORM_BRV.html">msr::MSR_PLATFORM_BRV</a></li><li><a href="msr/constant.MSR_PLATFORM_ID.html">msr::MSR_PLATFORM_ID</a></li><li><a href="msr/constant.MSR_PLATFORM_INFO.html">msr::MSR_PLATFORM_INFO</a></li><li><a href="msr/constant.MSR_PMG_IO_CAPTURE_BASE.html">msr::MSR_PMG_IO_CAPTURE_BASE</a></li><li><a href="msr/constant.MSR_PMH_ESCR0.html">msr::MSR_PMH_ESCR0</a></li><li><a href="msr/constant.MSR_PMH_ESCR1.html">msr::MSR_PMH_ESCR1</a></li><li><a href="msr/constant.MSR_POWER_CTL.html">msr::MSR_POWER_CTL</a></li><li><a href="msr/constant.MSR_PP0_ENERGY_STATUS.html">msr::MSR_PP0_ENERGY_STATUS</a></li><li><a href="msr/constant.MSR_PP0_PERF_STATUS.html">msr::MSR_PP0_PERF_STATUS</a></li><li><a href="msr/constant.MSR_PP0_POLICY.html">msr::MSR_PP0_POLICY</a></li><li><a href="msr/constant.MSR_PP0_POWER_LIMIT.html">msr::MSR_PP0_POWER_LIMIT</a></li><li><a href="msr/constant.MSR_PP1_ENERGY_STATUS.html">msr::MSR_PP1_ENERGY_STATUS</a></li><li><a href="msr/constant.MSR_PP1_POLICY.html">msr::MSR_PP1_POLICY</a></li><li><a href="msr/constant.MSR_PP1_POWER_LIMIT.html">msr::MSR_PP1_POWER_LIMIT</a></li><li><a href="msr/constant.MSR_R0_PMON_BOX_CTRL.html">msr::MSR_R0_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_R0_PMON_BOX_OVF_CTRL.html">msr::MSR_R0_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_R0_PMON_BOX_STATUS.html">msr::MSR_R0_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR0.html">msr::MSR_R0_PMON_CTR0</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR1.html">msr::MSR_R0_PMON_CTR1</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR2.html">msr::MSR_R0_PMON_CTR2</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR3.html">msr::MSR_R0_PMON_CTR3</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR4.html">msr::MSR_R0_PMON_CTR4</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR5.html">msr::MSR_R0_PMON_CTR5</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR6.html">msr::MSR_R0_PMON_CTR6</a></li><li><a href="msr/constant.MSR_R0_PMON_CTR7.html">msr::MSR_R0_PMON_CTR7</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL0.html">msr::MSR_R0_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL1.html">msr::MSR_R0_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL2.html">msr::MSR_R0_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL3.html">msr::MSR_R0_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL4.html">msr::MSR_R0_PMON_EVNT_SEL4</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL5.html">msr::MSR_R0_PMON_EVNT_SEL5</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL6.html">msr::MSR_R0_PMON_EVNT_SEL6</a></li><li><a href="msr/constant.MSR_R0_PMON_EVNT_SEL7.html">msr::MSR_R0_PMON_EVNT_SEL7</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P0.html">msr::MSR_R0_PMON_IPERF0_P0</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P1.html">msr::MSR_R0_PMON_IPERF0_P1</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P2.html">msr::MSR_R0_PMON_IPERF0_P2</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P3.html">msr::MSR_R0_PMON_IPERF0_P3</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P4.html">msr::MSR_R0_PMON_IPERF0_P4</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P5.html">msr::MSR_R0_PMON_IPERF0_P5</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P6.html">msr::MSR_R0_PMON_IPERF0_P6</a></li><li><a href="msr/constant.MSR_R0_PMON_IPERF0_P7.html">msr::MSR_R0_PMON_IPERF0_P7</a></li><li><a href="msr/constant.MSR_R0_PMON_QLX_P0.html">msr::MSR_R0_PMON_QLX_P0</a></li><li><a href="msr/constant.MSR_R0_PMON_QLX_P1.html">msr::MSR_R0_PMON_QLX_P1</a></li><li><a href="msr/constant.MSR_R0_PMON_QLX_P2.html">msr::MSR_R0_PMON_QLX_P2</a></li><li><a href="msr/constant.MSR_R0_PMON_QLX_P3.html">msr::MSR_R0_PMON_QLX_P3</a></li><li><a href="msr/constant.MSR_R1_PMON_BOX_CTRL.html">msr::MSR_R1_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_R1_PMON_BOX_OVF_CTRL.html">msr::MSR_R1_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_R1_PMON_BOX_STATUS.html">msr::MSR_R1_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR10.html">msr::MSR_R1_PMON_CTR10</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR11.html">msr::MSR_R1_PMON_CTR11</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR12.html">msr::MSR_R1_PMON_CTR12</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR13.html">msr::MSR_R1_PMON_CTR13</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR14.html">msr::MSR_R1_PMON_CTR14</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR15.html">msr::MSR_R1_PMON_CTR15</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR8.html">msr::MSR_R1_PMON_CTR8</a></li><li><a href="msr/constant.MSR_R1_PMON_CTR9.html">msr::MSR_R1_PMON_CTR9</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL10.html">msr::MSR_R1_PMON_EVNT_SEL10</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL11.html">msr::MSR_R1_PMON_EVNT_SEL11</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL12.html">msr::MSR_R1_PMON_EVNT_SEL12</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL13.html">msr::MSR_R1_PMON_EVNT_SEL13</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL14.html">msr::MSR_R1_PMON_EVNT_SEL14</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL15.html">msr::MSR_R1_PMON_EVNT_SEL15</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL8.html">msr::MSR_R1_PMON_EVNT_SEL8</a></li><li><a href="msr/constant.MSR_R1_PMON_EVNT_SEL9.html">msr::MSR_R1_PMON_EVNT_SEL9</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P10.html">msr::MSR_R1_PMON_IPERF1_P10</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P11.html">msr::MSR_R1_PMON_IPERF1_P11</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P12.html">msr::MSR_R1_PMON_IPERF1_P12</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P13.html">msr::MSR_R1_PMON_IPERF1_P13</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P14.html">msr::MSR_R1_PMON_IPERF1_P14</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P15.html">msr::MSR_R1_PMON_IPERF1_P15</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P8.html">msr::MSR_R1_PMON_IPERF1_P8</a></li><li><a href="msr/constant.MSR_R1_PMON_IPERF1_P9.html">msr::MSR_R1_PMON_IPERF1_P9</a></li><li><a href="msr/constant.MSR_R1_PMON_QLX_P4.html">msr::MSR_R1_PMON_QLX_P4</a></li><li><a href="msr/constant.MSR_R1_PMON_QLX_P5.html">msr::MSR_R1_PMON_QLX_P5</a></li><li><a href="msr/constant.MSR_R1_PMON_QLX_P6.html">msr::MSR_R1_PMON_QLX_P6</a></li><li><a href="msr/constant.MSR_R1_PMON_QLX_P7.html">msr::MSR_R1_PMON_QLX_P7</a></li><li><a href="msr/constant.MSR_RAPL_POWER_UNIT.html">msr::MSR_RAPL_POWER_UNIT</a></li><li><a href="msr/constant.MSR_RAT_ESCR0.html">msr::MSR_RAT_ESCR0</a></li><li><a href="msr/constant.MSR_RAT_ESCR1.html">msr::MSR_RAT_ESCR1</a></li><li><a href="msr/constant.MSR_S0_PMON_BOX_CTRL.html">msr::MSR_S0_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_S0_PMON_BOX_OVF_CTRL.html">msr::MSR_S0_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_S0_PMON_BOX_STATUS.html">msr::MSR_S0_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_S0_PMON_CTR0.html">msr::MSR_S0_PMON_CTR0</a></li><li><a href="msr/constant.MSR_S0_PMON_CTR1.html">msr::MSR_S0_PMON_CTR1</a></li><li><a href="msr/constant.MSR_S0_PMON_CTR2.html">msr::MSR_S0_PMON_CTR2</a></li><li><a href="msr/constant.MSR_S0_PMON_CTR3.html">msr::MSR_S0_PMON_CTR3</a></li><li><a href="msr/constant.MSR_S0_PMON_EVNT_SEL0.html">msr::MSR_S0_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_S0_PMON_EVNT_SEL1.html">msr::MSR_S0_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_S0_PMON_EVNT_SEL2.html">msr::MSR_S0_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_S0_PMON_EVNT_SEL3.html">msr::MSR_S0_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_S0_PMON_MASK.html">msr::MSR_S0_PMON_MASK</a></li><li><a href="msr/constant.MSR_S0_PMON_MATCH.html">msr::MSR_S0_PMON_MATCH</a></li><li><a href="msr/constant.MSR_S1_PMON_BOX_CTRL.html">msr::MSR_S1_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_S1_PMON_BOX_OVF_CTRL.html">msr::MSR_S1_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_S1_PMON_BOX_STATUS.html">msr::MSR_S1_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_S1_PMON_CTR0.html">msr::MSR_S1_PMON_CTR0</a></li><li><a href="msr/constant.MSR_S1_PMON_CTR1.html">msr::MSR_S1_PMON_CTR1</a></li><li><a href="msr/constant.MSR_S1_PMON_CTR2.html">msr::MSR_S1_PMON_CTR2</a></li><li><a href="msr/constant.MSR_S1_PMON_CTR3.html">msr::MSR_S1_PMON_CTR3</a></li><li><a href="msr/constant.MSR_S1_PMON_EVNT_SEL0.html">msr::MSR_S1_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_S1_PMON_EVNT_SEL1.html">msr::MSR_S1_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_S1_PMON_EVNT_SEL2.html">msr::MSR_S1_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_S1_PMON_EVNT_SEL3.html">msr::MSR_S1_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_S1_PMON_MASK.html">msr::MSR_S1_PMON_MASK</a></li><li><a href="msr/constant.MSR_S1_PMON_MATCH.html">msr::MSR_S1_PMON_MATCH</a></li><li><a href="msr/constant.MSR_SAAT_ESCR0.html">msr::MSR_SAAT_ESCR0</a></li><li><a href="msr/constant.MSR_SAAT_ESCR1.html">msr::MSR_SAAT_ESCR1</a></li><li><a href="msr/constant.MSR_SMI_COUNT.html">msr::MSR_SMI_COUNT</a></li><li><a href="msr/constant.MSR_SMM_BLOCKED.html">msr::MSR_SMM_BLOCKED</a></li><li><a href="msr/constant.MSR_SMM_DELAYED.html">msr::MSR_SMM_DELAYED</a></li><li><a href="msr/constant.MSR_SMM_FEATURE_CONTROL.html">msr::MSR_SMM_FEATURE_CONTROL</a></li><li><a href="msr/constant.MSR_SMM_MCA_CAP.html">msr::MSR_SMM_MCA_CAP</a></li><li><a href="msr/constant.MSR_SMRR_PHYSMASK.html">msr::MSR_SMRR_PHYSMASK</a></li><li><a href="msr/constant.MSR_SSU_ESCR0.html">msr::MSR_SSU_ESCR0</a></li><li><a href="msr/constant.MSR_TBPU_ESCR0.html">msr::MSR_TBPU_ESCR0</a></li><li><a href="msr/constant.MSR_TBPU_ESCR1.html">msr::MSR_TBPU_ESCR1</a></li><li><a href="msr/constant.MSR_TC_ESCR0.html">msr::MSR_TC_ESCR0</a></li><li><a href="msr/constant.MSR_TC_ESCR1.html">msr::MSR_TC_ESCR1</a></li><li><a href="msr/constant.MSR_TEMPERATURE_TARGET.html">msr::MSR_TEMPERATURE_TARGET</a></li><li><a href="msr/constant.MSR_THERM2_CTL.html">msr::MSR_THERM2_CTL</a></li><li><a href="msr/constant.MSR_TURBO_ACTIVATION_RATIO.html">msr::MSR_TURBO_ACTIVATION_RATIO</a></li><li><a href="msr/constant.MSR_TURBO_POWER_CURRENT_LIMIT.html">msr::MSR_TURBO_POWER_CURRENT_LIMIT</a></li><li><a href="msr/constant.MSR_TURBO_RATIO_LIMIT.html">msr::MSR_TURBO_RATIO_LIMIT</a></li><li><a href="msr/constant.MSR_U2L_ESCR0.html">msr::MSR_U2L_ESCR0</a></li><li><a href="msr/constant.MSR_U2L_ESCR1.html">msr::MSR_U2L_ESCR1</a></li><li><a href="msr/constant.MSR_UNCORE_ADDR_OPCODE_MATCH.html">msr::MSR_UNCORE_ADDR_OPCODE_MATCH</a></li><li><a href="msr/constant.MSR_UNCORE_FIXED_CTR0.html">msr::MSR_UNCORE_FIXED_CTR0</a></li><li><a href="msr/constant.MSR_UNCORE_FIXED_CTR_CTRL.html">msr::MSR_UNCORE_FIXED_CTR_CTRL</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL0.html">msr::MSR_UNCORE_PERFEVTSEL0</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL1.html">msr::MSR_UNCORE_PERFEVTSEL1</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL2.html">msr::MSR_UNCORE_PERFEVTSEL2</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL3.html">msr::MSR_UNCORE_PERFEVTSEL3</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL4.html">msr::MSR_UNCORE_PERFEVTSEL4</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL5.html">msr::MSR_UNCORE_PERFEVTSEL5</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL6.html">msr::MSR_UNCORE_PERFEVTSEL6</a></li><li><a href="msr/constant.MSR_UNCORE_PERFEVTSEL7.html">msr::MSR_UNCORE_PERFEVTSEL7</a></li><li><a href="msr/constant.MSR_UNCORE_PERF_GLOBAL_CTRL.html">msr::MSR_UNCORE_PERF_GLOBAL_CTRL</a></li><li><a href="msr/constant.MSR_UNCORE_PERF_GLOBAL_OVF_CTRL.html">msr::MSR_UNCORE_PERF_GLOBAL_OVF_CTRL</a></li><li><a href="msr/constant.MSR_UNCORE_PERF_GLOBAL_STATUS.html">msr::MSR_UNCORE_PERF_GLOBAL_STATUS</a></li><li><a href="msr/constant.MSR_UNCORE_PMC0.html">msr::MSR_UNCORE_PMC0</a></li><li><a href="msr/constant.MSR_UNCORE_PMC1.html">msr::MSR_UNCORE_PMC1</a></li><li><a href="msr/constant.MSR_UNCORE_PMC2.html">msr::MSR_UNCORE_PMC2</a></li><li><a href="msr/constant.MSR_UNCORE_PMC3.html">msr::MSR_UNCORE_PMC3</a></li><li><a href="msr/constant.MSR_UNCORE_PMC4.html">msr::MSR_UNCORE_PMC4</a></li><li><a href="msr/constant.MSR_UNCORE_PMC5.html">msr::MSR_UNCORE_PMC5</a></li><li><a href="msr/constant.MSR_UNCORE_PMC6.html">msr::MSR_UNCORE_PMC6</a></li><li><a href="msr/constant.MSR_UNCORE_PMC7.html">msr::MSR_UNCORE_PMC7</a></li><li><a href="msr/constant.MSR_UNC_ARB_PERFEVTSEL0.html">msr::MSR_UNC_ARB_PERFEVTSEL0</a></li><li><a href="msr/constant.MSR_UNC_ARB_PERFEVTSEL1.html">msr::MSR_UNC_ARB_PERFEVTSEL1</a></li><li><a href="msr/constant.MSR_UNC_ARB_PER_CTR0.html">msr::MSR_UNC_ARB_PER_CTR0</a></li><li><a href="msr/constant.MSR_UNC_ARB_PER_CTR1.html">msr::MSR_UNC_ARB_PER_CTR1</a></li><li><a href="msr/constant.MSR_UNC_CBO_0_PERFEVTSEL0.html">msr::MSR_UNC_CBO_0_PERFEVTSEL0</a></li><li><a href="msr/constant.MSR_UNC_CBO_0_PERFEVTSEL1.html">msr::MSR_UNC_CBO_0_PERFEVTSEL1</a></li><li><a href="msr/constant.MSR_UNC_CBO_0_PER_CTR0.html">msr::MSR_UNC_CBO_0_PER_CTR0</a></li><li><a href="msr/constant.MSR_UNC_CBO_0_PER_CTR1.html">msr::MSR_UNC_CBO_0_PER_CTR1</a></li><li><a href="msr/constant.MSR_UNC_CBO_1_PERFEVTSEL0.html">msr::MSR_UNC_CBO_1_PERFEVTSEL0</a></li><li><a href="msr/constant.MSR_UNC_CBO_1_PERFEVTSEL1.html">msr::MSR_UNC_CBO_1_PERFEVTSEL1</a></li><li><a href="msr/constant.MSR_UNC_CBO_1_PER_CTR0.html">msr::MSR_UNC_CBO_1_PER_CTR0</a></li><li><a href="msr/constant.MSR_UNC_CBO_1_PER_CTR1.html">msr::MSR_UNC_CBO_1_PER_CTR1</a></li><li><a href="msr/constant.MSR_UNC_CBO_2_PERFEVTSEL0.html">msr::MSR_UNC_CBO_2_PERFEVTSEL0</a></li><li><a href="msr/constant.MSR_UNC_CBO_2_PERFEVTSEL1.html">msr::MSR_UNC_CBO_2_PERFEVTSEL1</a></li><li><a href="msr/constant.MSR_UNC_CBO_2_PER_CTR0.html">msr::MSR_UNC_CBO_2_PER_CTR0</a></li><li><a href="msr/constant.MSR_UNC_CBO_2_PER_CTR1.html">msr::MSR_UNC_CBO_2_PER_CTR1</a></li><li><a href="msr/constant.MSR_UNC_CBO_3_PERFEVTSEL0.html">msr::MSR_UNC_CBO_3_PERFEVTSEL0</a></li><li><a href="msr/constant.MSR_UNC_CBO_3_PERFEVTSEL1.html">msr::MSR_UNC_CBO_3_PERFEVTSEL1</a></li><li><a href="msr/constant.MSR_UNC_CBO_3_PER_CTR0.html">msr::MSR_UNC_CBO_3_PER_CTR0</a></li><li><a href="msr/constant.MSR_UNC_CBO_3_PER_CTR1.html">msr::MSR_UNC_CBO_3_PER_CTR1</a></li><li><a href="msr/constant.MSR_UNC_CBO_CONFIG.html">msr::MSR_UNC_CBO_CONFIG</a></li><li><a href="msr/constant.MSR_UNC_PERF_FIXED_CTR.html">msr::MSR_UNC_PERF_FIXED_CTR</a></li><li><a href="msr/constant.MSR_UNC_PERF_FIXED_CTRL.html">msr::MSR_UNC_PERF_FIXED_CTRL</a></li><li><a href="msr/constant.MSR_UNC_PERF_GLOBAL_CTRL.html">msr::MSR_UNC_PERF_GLOBAL_CTRL</a></li><li><a href="msr/constant.MSR_UNC_PERF_GLOBAL_STATUS.html">msr::MSR_UNC_PERF_GLOBAL_STATUS</a></li><li><a href="msr/constant.MSR_U_PMON_CTR.html">msr::MSR_U_PMON_CTR</a></li><li><a href="msr/constant.MSR_U_PMON_EVNT_SEL.html">msr::MSR_U_PMON_EVNT_SEL</a></li><li><a href="msr/constant.MSR_U_PMON_GLOBAL_CTRL.html">msr::MSR_U_PMON_GLOBAL_CTRL</a></li><li><a href="msr/constant.MSR_U_PMON_GLOBAL_OVF_CTRL.html">msr::MSR_U_PMON_GLOBAL_OVF_CTRL</a></li><li><a href="msr/constant.MSR_U_PMON_GLOBAL_STATUS.html">msr::MSR_U_PMON_GLOBAL_STATUS</a></li><li><a href="msr/constant.MSR_W_PMON_BOX_CTRL.html">msr::MSR_W_PMON_BOX_CTRL</a></li><li><a href="msr/constant.MSR_W_PMON_BOX_OVF_CTRL.html">msr::MSR_W_PMON_BOX_OVF_CTRL</a></li><li><a href="msr/constant.MSR_W_PMON_BOX_STATUS.html">msr::MSR_W_PMON_BOX_STATUS</a></li><li><a href="msr/constant.MSR_W_PMON_CTR0.html">msr::MSR_W_PMON_CTR0</a></li><li><a href="msr/constant.MSR_W_PMON_CTR1.html">msr::MSR_W_PMON_CTR1</a></li><li><a href="msr/constant.MSR_W_PMON_CTR2.html">msr::MSR_W_PMON_CTR2</a></li><li><a href="msr/constant.MSR_W_PMON_CTR3.html">msr::MSR_W_PMON_CTR3</a></li><li><a href="msr/constant.MSR_W_PMON_EVNT_SEL0.html">msr::MSR_W_PMON_EVNT_SEL0</a></li><li><a href="msr/constant.MSR_W_PMON_EVNT_SEL1.html">msr::MSR_W_PMON_EVNT_SEL1</a></li><li><a href="msr/constant.MSR_W_PMON_EVNT_SEL2.html">msr::MSR_W_PMON_EVNT_SEL2</a></li><li><a href="msr/constant.MSR_W_PMON_EVNT_SEL3.html">msr::MSR_W_PMON_EVNT_SEL3</a></li><li><a href="msr/constant.MSR_W_PMON_FIXED_CTR.html">msr::MSR_W_PMON_FIXED_CTR</a></li><li><a href="msr/constant.MSR_W_PMON_FIXED_CTR_CTL.html">msr::MSR_W_PMON_FIXED_CTR_CTL</a></li><li><a href="msr/constant.P5_MC_ADDR.html">msr::P5_MC_ADDR</a></li><li><a href="msr/constant.P5_MC_TYPE.html">msr::P5_MC_TYPE</a></li><li><a href="msr/constant.ROB_CR_BKUPTMPDR6.html">msr::ROB_CR_BKUPTMPDR6</a></li><li><a href="msr/constant.SYSENTER_CS_MSR.html">msr::SYSENTER_CS_MSR</a></li><li><a href="msr/constant.SYSENTER_EIP_MSR.html">msr::SYSENTER_EIP_MSR</a></li><li><a href="msr/constant.SYSENTER_ESP_MSR.html">msr::SYSENTER_ESP_MSR</a></li><li><a href="msr/constant.TEST_CTL.html">msr::TEST_CTL</a></li><li><a href="msr/constant.TSC.html">msr::TSC</a></li><li><a href="vmx/vmcs/control/constant.APIC_ACCESS_ADDR_FULL.html">vmx::vmcs::control::APIC_ACCESS_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.APIC_ACCESS_ADDR_HIGH.html">vmx::vmcs::control::APIC_ACCESS_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.CR0_GUEST_HOST_MASK.html">vmx::vmcs::control::CR0_GUEST_HOST_MASK</a></li><li><a href="vmx/vmcs/control/constant.CR0_READ_SHADOW.html">vmx::vmcs::control::CR0_READ_SHADOW</a></li><li><a href="vmx/vmcs/control/constant.CR3_TARGET_COUNT.html">vmx::vmcs::control::CR3_TARGET_COUNT</a></li><li><a href="vmx/vmcs/control/constant.CR3_TARGET_VALUE0.html">vmx::vmcs::control::CR3_TARGET_VALUE0</a></li><li><a href="vmx/vmcs/control/constant.CR3_TARGET_VALUE1.html">vmx::vmcs::control::CR3_TARGET_VALUE1</a></li><li><a href="vmx/vmcs/control/constant.CR3_TARGET_VALUE2.html">vmx::vmcs::control::CR3_TARGET_VALUE2</a></li><li><a href="vmx/vmcs/control/constant.CR3_TARGET_VALUE3.html">vmx::vmcs::control::CR3_TARGET_VALUE3</a></li><li><a href="vmx/vmcs/control/constant.CR4_GUEST_HOST_MASK.html">vmx::vmcs::control::CR4_GUEST_HOST_MASK</a></li><li><a href="vmx/vmcs/control/constant.CR4_READ_SHADOW.html">vmx::vmcs::control::CR4_READ_SHADOW</a></li><li><a href="vmx/vmcs/control/constant.ENCLS_EXITING_BITMAP_FULL.html">vmx::vmcs::control::ENCLS_EXITING_BITMAP_FULL</a></li><li><a href="vmx/vmcs/control/constant.ENCLS_EXITING_BITMAP_HIGH.html">vmx::vmcs::control::ENCLS_EXITING_BITMAP_HIGH</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT0_FULL.html">vmx::vmcs::control::EOI_EXIT0_FULL</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT0_HIGH.html">vmx::vmcs::control::EOI_EXIT0_HIGH</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT1_FULL.html">vmx::vmcs::control::EOI_EXIT1_FULL</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT1_HIGH.html">vmx::vmcs::control::EOI_EXIT1_HIGH</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT2_FULL.html">vmx::vmcs::control::EOI_EXIT2_FULL</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT2_HIGH.html">vmx::vmcs::control::EOI_EXIT2_HIGH</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT3_FULL.html">vmx::vmcs::control::EOI_EXIT3_FULL</a></li><li><a href="vmx/vmcs/control/constant.EOI_EXIT3_HIGH.html">vmx::vmcs::control::EOI_EXIT3_HIGH</a></li><li><a href="vmx/vmcs/control/constant.EPTP_FULL.html">vmx::vmcs::control::EPTP_FULL</a></li><li><a href="vmx/vmcs/control/constant.EPTP_HIGH.html">vmx::vmcs::control::EPTP_HIGH</a></li><li><a href="vmx/vmcs/control/constant.EPTP_INDEX.html">vmx::vmcs::control::EPTP_INDEX</a></li><li><a href="vmx/vmcs/control/constant.EPTP_LIST_ADDR_FULL.html">vmx::vmcs::control::EPTP_LIST_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.EPTP_LIST_ADDR_HIGH.html">vmx::vmcs::control::EPTP_LIST_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.EXCEPTION_BITMAP.html">vmx::vmcs::control::EXCEPTION_BITMAP</a></li><li><a href="vmx/vmcs/control/constant.EXECUTIVE_VMCS_PTR_FULL.html">vmx::vmcs::control::EXECUTIVE_VMCS_PTR_FULL</a></li><li><a href="vmx/vmcs/control/constant.EXECUTIVE_VMCS_PTR_HIGH.html">vmx::vmcs::control::EXECUTIVE_VMCS_PTR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.IO_BITMAP_A_ADDR_FULL.html">vmx::vmcs::control::IO_BITMAP_A_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.IO_BITMAP_A_ADDR_HIGH.html">vmx::vmcs::control::IO_BITMAP_A_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.IO_BITMAP_B_ADDR_FULL.html">vmx::vmcs::control::IO_BITMAP_B_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.IO_BITMAP_B_ADDR_HIGH.html">vmx::vmcs::control::IO_BITMAP_B_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.MSR_BITMAPS_ADDR_FULL.html">vmx::vmcs::control::MSR_BITMAPS_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.MSR_BITMAPS_ADDR_HIGH.html">vmx::vmcs::control::MSR_BITMAPS_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.PAGE_FAULT_ERR_CODE_MASK.html">vmx::vmcs::control::PAGE_FAULT_ERR_CODE_MASK</a></li><li><a href="vmx/vmcs/control/constant.PAGE_FAULT_ERR_CODE_MATCH.html">vmx::vmcs::control::PAGE_FAULT_ERR_CODE_MATCH</a></li><li><a href="vmx/vmcs/control/constant.PINBASED_EXEC_CONTROLS.html">vmx::vmcs::control::PINBASED_EXEC_CONTROLS</a></li><li><a href="vmx/vmcs/control/constant.PLE_GAP.html">vmx::vmcs::control::PLE_GAP</a></li><li><a href="vmx/vmcs/control/constant.PLE_WINDOW.html">vmx::vmcs::control::PLE_WINDOW</a></li><li><a href="vmx/vmcs/control/constant.PML_ADDR_FULL.html">vmx::vmcs::control::PML_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.PML_ADDR_HIGH.html">vmx::vmcs::control::PML_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.POSTED_INTERRUPT_DESC_ADDR_FULL.html">vmx::vmcs::control::POSTED_INTERRUPT_DESC_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.POSTED_INTERRUPT_DESC_ADDR_HIGH.html">vmx::vmcs::control::POSTED_INTERRUPT_DESC_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.POSTED_INTERRUPT_NOTIFICATION_VECTOR.html">vmx::vmcs::control::POSTED_INTERRUPT_NOTIFICATION_VECTOR</a></li><li><a href="vmx/vmcs/control/constant.PRIMARY_PROCBASED_EXEC_CONTROLS.html">vmx::vmcs::control::PRIMARY_PROCBASED_EXEC_CONTROLS</a></li><li><a href="vmx/vmcs/control/constant.SECONDARY_PROCBASED_EXEC_CONTROLS.html">vmx::vmcs::control::SECONDARY_PROCBASED_EXEC_CONTROLS</a></li><li><a href="vmx/vmcs/control/constant.SUBPAGE_PERM_TABLE_PTR_FULL.html">vmx::vmcs::control::SUBPAGE_PERM_TABLE_PTR_FULL</a></li><li><a href="vmx/vmcs/control/constant.SUBPAGE_PERM_TABLE_PTR_HIGH.html">vmx::vmcs::control::SUBPAGE_PERM_TABLE_PTR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.TPR_THRESHOLD.html">vmx::vmcs::control::TPR_THRESHOLD</a></li><li><a href="vmx/vmcs/control/constant.TSC_MULTIPLIER_FULL.html">vmx::vmcs::control::TSC_MULTIPLIER_FULL</a></li><li><a href="vmx/vmcs/control/constant.TSC_MULTIPLIER_HIGH.html">vmx::vmcs::control::TSC_MULTIPLIER_HIGH</a></li><li><a href="vmx/vmcs/control/constant.TSC_OFFSET_FULL.html">vmx::vmcs::control::TSC_OFFSET_FULL</a></li><li><a href="vmx/vmcs/control/constant.TSC_OFFSET_HIGH.html">vmx::vmcs::control::TSC_OFFSET_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VIRT_APIC_ADDR_FULL.html">vmx::vmcs::control::VIRT_APIC_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.VIRT_APIC_ADDR_HIGH.html">vmx::vmcs::control::VIRT_APIC_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VIRT_EXCEPTION_INFO_ADDR_FULL.html">vmx::vmcs::control::VIRT_EXCEPTION_INFO_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.VIRT_EXCEPTION_INFO_ADDR_HIGH.html">vmx::vmcs::control::VIRT_EXCEPTION_INFO_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VMENTRY_CONTROLS.html">vmx::vmcs::control::VMENTRY_CONTROLS</a></li><li><a href="vmx/vmcs/control/constant.VMENTRY_EXCEPTION_ERR_CODE.html">vmx::vmcs::control::VMENTRY_EXCEPTION_ERR_CODE</a></li><li><a href="vmx/vmcs/control/constant.VMENTRY_INSTRUCTION_LEN.html">vmx::vmcs::control::VMENTRY_INSTRUCTION_LEN</a></li><li><a href="vmx/vmcs/control/constant.VMENTRY_INTERRUPTION_INFO_FIELD.html">vmx::vmcs::control::VMENTRY_INTERRUPTION_INFO_FIELD</a></li><li><a href="vmx/vmcs/control/constant.VMENTRY_MSR_LOAD_ADDR_FULL.html">vmx::vmcs::control::VMENTRY_MSR_LOAD_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.VMENTRY_MSR_LOAD_ADDR_HIGH.html">vmx::vmcs::control::VMENTRY_MSR_LOAD_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VMENTRY_MSR_LOAD_COUNT.html">vmx::vmcs::control::VMENTRY_MSR_LOAD_COUNT</a></li><li><a href="vmx/vmcs/control/constant.VMEXIT_CONTROLS.html">vmx::vmcs::control::VMEXIT_CONTROLS</a></li><li><a href="vmx/vmcs/control/constant.VMEXIT_MSR_LOAD_ADDR_FULL.html">vmx::vmcs::control::VMEXIT_MSR_LOAD_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.VMEXIT_MSR_LOAD_ADDR_HIGH.html">vmx::vmcs::control::VMEXIT_MSR_LOAD_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VMEXIT_MSR_LOAD_COUNT.html">vmx::vmcs::control::VMEXIT_MSR_LOAD_COUNT</a></li><li><a href="vmx/vmcs/control/constant.VMEXIT_MSR_STORE_ADDR_FULL.html">vmx::vmcs::control::VMEXIT_MSR_STORE_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.VMEXIT_MSR_STORE_ADDR_HIGH.html">vmx::vmcs::control::VMEXIT_MSR_STORE_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VMEXIT_MSR_STORE_COUNT.html">vmx::vmcs::control::VMEXIT_MSR_STORE_COUNT</a></li><li><a href="vmx/vmcs/control/constant.VMREAD_BITMAP_ADDR_FULL.html">vmx::vmcs::control::VMREAD_BITMAP_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.VMREAD_BITMAP_ADDR_HIGH.html">vmx::vmcs::control::VMREAD_BITMAP_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VMWRITE_BITMAP_ADDR_FULL.html">vmx::vmcs::control::VMWRITE_BITMAP_ADDR_FULL</a></li><li><a href="vmx/vmcs/control/constant.VMWRITE_BITMAP_ADDR_HIGH.html">vmx::vmcs::control::VMWRITE_BITMAP_ADDR_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VM_FUNCTION_CONTROLS_FULL.html">vmx::vmcs::control::VM_FUNCTION_CONTROLS_FULL</a></li><li><a href="vmx/vmcs/control/constant.VM_FUNCTION_CONTROLS_HIGH.html">vmx::vmcs::control::VM_FUNCTION_CONTROLS_HIGH</a></li><li><a href="vmx/vmcs/control/constant.VPID.html">vmx::vmcs::control::VPID</a></li><li><a href="vmx/vmcs/control/constant.XSS_EXITING_BITMAP_FULL.html">vmx::vmcs::control::XSS_EXITING_BITMAP_FULL</a></li><li><a href="vmx/vmcs/control/constant.XSS_EXITING_BITMAP_HIGH.html">vmx::vmcs::control::XSS_EXITING_BITMAP_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.ACTIVITY_STATE.html">vmx::vmcs::guest::ACTIVITY_STATE</a></li><li><a href="vmx/vmcs/guest/constant.CR0.html">vmx::vmcs::guest::CR0</a></li><li><a href="vmx/vmcs/guest/constant.CR3.html">vmx::vmcs::guest::CR3</a></li><li><a href="vmx/vmcs/guest/constant.CR4.html">vmx::vmcs::guest::CR4</a></li><li><a href="vmx/vmcs/guest/constant.CS_ACCESS_RIGHTS.html">vmx::vmcs::guest::CS_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.CS_BASE.html">vmx::vmcs::guest::CS_BASE</a></li><li><a href="vmx/vmcs/guest/constant.CS_LIMIT.html">vmx::vmcs::guest::CS_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.CS_SELECTOR.html">vmx::vmcs::guest::CS_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.DR7.html">vmx::vmcs::guest::DR7</a></li><li><a href="vmx/vmcs/guest/constant.DS_ACCESS_RIGHTS.html">vmx::vmcs::guest::DS_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.DS_BASE.html">vmx::vmcs::guest::DS_BASE</a></li><li><a href="vmx/vmcs/guest/constant.DS_LIMIT.html">vmx::vmcs::guest::DS_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.DS_SELECTOR.html">vmx::vmcs::guest::DS_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.ES_ACCESS_RIGHTS.html">vmx::vmcs::guest::ES_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.ES_BASE.html">vmx::vmcs::guest::ES_BASE</a></li><li><a href="vmx/vmcs/guest/constant.ES_LIMIT.html">vmx::vmcs::guest::ES_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.ES_SELECTOR.html">vmx::vmcs::guest::ES_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.FS_ACCESS_RIGHTS.html">vmx::vmcs::guest::FS_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.FS_BASE.html">vmx::vmcs::guest::FS_BASE</a></li><li><a href="vmx/vmcs/guest/constant.FS_LIMIT.html">vmx::vmcs::guest::FS_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.FS_SELECTOR.html">vmx::vmcs::guest::FS_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.GDTR_BASE.html">vmx::vmcs::guest::GDTR_BASE</a></li><li><a href="vmx/vmcs/guest/constant.GDTR_LIMIT.html">vmx::vmcs::guest::GDTR_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.GS_ACCESS_RIGHTS.html">vmx::vmcs::guest::GS_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.GS_BASE.html">vmx::vmcs::guest::GS_BASE</a></li><li><a href="vmx/vmcs/guest/constant.GS_LIMIT.html">vmx::vmcs::guest::GS_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.GS_SELECTOR.html">vmx::vmcs::guest::GS_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.IA32_BNDCFGS_FULL.html">vmx::vmcs::guest::IA32_BNDCFGS_FULL</a></li><li><a href="vmx/vmcs/guest/constant.IA32_BNDCFGS_HIGH.html">vmx::vmcs::guest::IA32_BNDCFGS_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.IA32_DEBUGCTL_FULL.html">vmx::vmcs::guest::IA32_DEBUGCTL_FULL</a></li><li><a href="vmx/vmcs/guest/constant.IA32_DEBUGCTL_HIGH.html">vmx::vmcs::guest::IA32_DEBUGCTL_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.IA32_EFER_FULL.html">vmx::vmcs::guest::IA32_EFER_FULL</a></li><li><a href="vmx/vmcs/guest/constant.IA32_EFER_HIGH.html">vmx::vmcs::guest::IA32_EFER_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.IA32_PAT_FULL.html">vmx::vmcs::guest::IA32_PAT_FULL</a></li><li><a href="vmx/vmcs/guest/constant.IA32_PAT_HIGH.html">vmx::vmcs::guest::IA32_PAT_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.IA32_PERF_GLOBAL_CTRL_FULL.html">vmx::vmcs::guest::IA32_PERF_GLOBAL_CTRL_FULL</a></li><li><a href="vmx/vmcs/guest/constant.IA32_PERF_GLOBAL_CTRL_HIGH.html">vmx::vmcs::guest::IA32_PERF_GLOBAL_CTRL_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.IA32_RTIT_CTL_FULL.html">vmx::vmcs::guest::IA32_RTIT_CTL_FULL</a></li><li><a href="vmx/vmcs/guest/constant.IA32_RTIT_CTL_HIGH.html">vmx::vmcs::guest::IA32_RTIT_CTL_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.IA32_SYSENTER_CS.html">vmx::vmcs::guest::IA32_SYSENTER_CS</a></li><li><a href="vmx/vmcs/guest/constant.IA32_SYSENTER_EIP.html">vmx::vmcs::guest::IA32_SYSENTER_EIP</a></li><li><a href="vmx/vmcs/guest/constant.IA32_SYSENTER_ESP.html">vmx::vmcs::guest::IA32_SYSENTER_ESP</a></li><li><a href="vmx/vmcs/guest/constant.IDTR_BASE.html">vmx::vmcs::guest::IDTR_BASE</a></li><li><a href="vmx/vmcs/guest/constant.IDTR_LIMIT.html">vmx::vmcs::guest::IDTR_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.INTERRUPTIBILITY_STATE.html">vmx::vmcs::guest::INTERRUPTIBILITY_STATE</a></li><li><a href="vmx/vmcs/guest/constant.INTERRUPT_STATUS.html">vmx::vmcs::guest::INTERRUPT_STATUS</a></li><li><a href="vmx/vmcs/guest/constant.LDTR_ACCESS_RIGHTS.html">vmx::vmcs::guest::LDTR_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.LDTR_BASE.html">vmx::vmcs::guest::LDTR_BASE</a></li><li><a href="vmx/vmcs/guest/constant.LDTR_LIMIT.html">vmx::vmcs::guest::LDTR_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.LDTR_SELECTOR.html">vmx::vmcs::guest::LDTR_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.LINK_PTR_FULL.html">vmx::vmcs::guest::LINK_PTR_FULL</a></li><li><a href="vmx/vmcs/guest/constant.LINK_PTR_HIGH.html">vmx::vmcs::guest::LINK_PTR_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE0_FULL.html">vmx::vmcs::guest::PDPTE0_FULL</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE0_HIGH.html">vmx::vmcs::guest::PDPTE0_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE1_FULL.html">vmx::vmcs::guest::PDPTE1_FULL</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE1_HIGH.html">vmx::vmcs::guest::PDPTE1_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE2_FULL.html">vmx::vmcs::guest::PDPTE2_FULL</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE2_HIGH.html">vmx::vmcs::guest::PDPTE2_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE3_FULL.html">vmx::vmcs::guest::PDPTE3_FULL</a></li><li><a href="vmx/vmcs/guest/constant.PDPTE3_HIGH.html">vmx::vmcs::guest::PDPTE3_HIGH</a></li><li><a href="vmx/vmcs/guest/constant.PENDING_DBG_EXCEPTIONS.html">vmx::vmcs::guest::PENDING_DBG_EXCEPTIONS</a></li><li><a href="vmx/vmcs/guest/constant.PML_INDEX.html">vmx::vmcs::guest::PML_INDEX</a></li><li><a href="vmx/vmcs/guest/constant.RFLAGS.html">vmx::vmcs::guest::RFLAGS</a></li><li><a href="vmx/vmcs/guest/constant.RIP.html">vmx::vmcs::guest::RIP</a></li><li><a href="vmx/vmcs/guest/constant.RSP.html">vmx::vmcs::guest::RSP</a></li><li><a href="vmx/vmcs/guest/constant.SMBASE.html">vmx::vmcs::guest::SMBASE</a></li><li><a href="vmx/vmcs/guest/constant.SS_ACCESS_RIGHTS.html">vmx::vmcs::guest::SS_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.SS_BASE.html">vmx::vmcs::guest::SS_BASE</a></li><li><a href="vmx/vmcs/guest/constant.SS_LIMIT.html">vmx::vmcs::guest::SS_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.SS_SELECTOR.html">vmx::vmcs::guest::SS_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.TR_ACCESS_RIGHTS.html">vmx::vmcs::guest::TR_ACCESS_RIGHTS</a></li><li><a href="vmx/vmcs/guest/constant.TR_BASE.html">vmx::vmcs::guest::TR_BASE</a></li><li><a href="vmx/vmcs/guest/constant.TR_LIMIT.html">vmx::vmcs::guest::TR_LIMIT</a></li><li><a href="vmx/vmcs/guest/constant.TR_SELECTOR.html">vmx::vmcs::guest::TR_SELECTOR</a></li><li><a href="vmx/vmcs/guest/constant.VMX_PREEMPTION_TIMER_VALUE.html">vmx::vmcs::guest::VMX_PREEMPTION_TIMER_VALUE</a></li><li><a href="vmx/vmcs/host/constant.CR0.html">vmx::vmcs::host::CR0</a></li><li><a href="vmx/vmcs/host/constant.CR3.html">vmx::vmcs::host::CR3</a></li><li><a href="vmx/vmcs/host/constant.CR4.html">vmx::vmcs::host::CR4</a></li><li><a href="vmx/vmcs/host/constant.CS_SELECTOR.html">vmx::vmcs::host::CS_SELECTOR</a></li><li><a href="vmx/vmcs/host/constant.DS_SELECTOR.html">vmx::vmcs::host::DS_SELECTOR</a></li><li><a href="vmx/vmcs/host/constant.ES_SELECTOR.html">vmx::vmcs::host::ES_SELECTOR</a></li><li><a href="vmx/vmcs/host/constant.FS_BASE.html">vmx::vmcs::host::FS_BASE</a></li><li><a href="vmx/vmcs/host/constant.FS_SELECTOR.html">vmx::vmcs::host::FS_SELECTOR</a></li><li><a href="vmx/vmcs/host/constant.GDTR_BASE.html">vmx::vmcs::host::GDTR_BASE</a></li><li><a href="vmx/vmcs/host/constant.GS_BASE.html">vmx::vmcs::host::GS_BASE</a></li><li><a href="vmx/vmcs/host/constant.GS_SELECTOR.html">vmx::vmcs::host::GS_SELECTOR</a></li><li><a href="vmx/vmcs/host/constant.IA32_EFER_FULL.html">vmx::vmcs::host::IA32_EFER_FULL</a></li><li><a href="vmx/vmcs/host/constant.IA32_EFER_HIGH.html">vmx::vmcs::host::IA32_EFER_HIGH</a></li><li><a href="vmx/vmcs/host/constant.IA32_PAT_FULL.html">vmx::vmcs::host::IA32_PAT_FULL</a></li><li><a href="vmx/vmcs/host/constant.IA32_PAT_HIGH.html">vmx::vmcs::host::IA32_PAT_HIGH</a></li><li><a href="vmx/vmcs/host/constant.IA32_PERF_GLOBAL_CTRL_FULL.html">vmx::vmcs::host::IA32_PERF_GLOBAL_CTRL_FULL</a></li><li><a href="vmx/vmcs/host/constant.IA32_PERF_GLOBAL_CTRL_HIGH.html">vmx::vmcs::host::IA32_PERF_GLOBAL_CTRL_HIGH</a></li><li><a href="vmx/vmcs/host/constant.IA32_SYSENTER_CS.html">vmx::vmcs::host::IA32_SYSENTER_CS</a></li><li><a href="vmx/vmcs/host/constant.IA32_SYSENTER_EIP.html">vmx::vmcs::host::IA32_SYSENTER_EIP</a></li><li><a href="vmx/vmcs/host/constant.IA32_SYSENTER_ESP.html">vmx::vmcs::host::IA32_SYSENTER_ESP</a></li><li><a href="vmx/vmcs/host/constant.IDTR_BASE.html">vmx::vmcs::host::IDTR_BASE</a></li><li><a href="vmx/vmcs/host/constant.RIP.html">vmx::vmcs::host::RIP</a></li><li><a href="vmx/vmcs/host/constant.RSP.html">vmx::vmcs::host::RSP</a></li><li><a href="vmx/vmcs/host/constant.SS_SELECTOR.html">vmx::vmcs::host::SS_SELECTOR</a></li><li><a href="vmx/vmcs/host/constant.TR_BASE.html">vmx::vmcs::host::TR_BASE</a></li><li><a href="vmx/vmcs/host/constant.TR_SELECTOR.html">vmx::vmcs::host::TR_SELECTOR</a></li><li><a href="vmx/vmcs/ro/constant.EXIT_QUALIFICATION.html">vmx::vmcs::ro::EXIT_QUALIFICATION</a></li><li><a href="vmx/vmcs/ro/constant.EXIT_REASON.html">vmx::vmcs::ro::EXIT_REASON</a></li><li><a href="vmx/vmcs/ro/constant.GUEST_LINEAR_ADDR.html">vmx::vmcs::ro::GUEST_LINEAR_ADDR</a></li><li><a href="vmx/vmcs/ro/constant.GUEST_PHYSICAL_ADDR_FULL.html">vmx::vmcs::ro::GUEST_PHYSICAL_ADDR_FULL</a></li><li><a href="vmx/vmcs/ro/constant.GUEST_PHYSICAL_ADDR_HIGH.html">vmx::vmcs::ro::GUEST_PHYSICAL_ADDR_HIGH</a></li><li><a href="vmx/vmcs/ro/constant.IDT_VECTORING_ERR_CODE.html">vmx::vmcs::ro::IDT_VECTORING_ERR_CODE</a></li><li><a href="vmx/vmcs/ro/constant.IDT_VECTORING_INFO.html">vmx::vmcs::ro::IDT_VECTORING_INFO</a></li><li><a href="vmx/vmcs/ro/constant.IO_RCX.html">vmx::vmcs::ro::IO_RCX</a></li><li><a href="vmx/vmcs/ro/constant.IO_RDI.html">vmx::vmcs::ro::IO_RDI</a></li><li><a href="vmx/vmcs/ro/constant.IO_RIP.html">vmx::vmcs::ro::IO_RIP</a></li><li><a href="vmx/vmcs/ro/constant.IO_RSI.html">vmx::vmcs::ro::IO_RSI</a></li><li><a href="vmx/vmcs/ro/constant.VMEXIT_INSTRUCTION_INFO.html">vmx::vmcs::ro::VMEXIT_INSTRUCTION_INFO</a></li><li><a href="vmx/vmcs/ro/constant.VMEXIT_INSTRUCTION_LEN.html">vmx::vmcs::ro::VMEXIT_INSTRUCTION_LEN</a></li><li><a href="vmx/vmcs/ro/constant.VMEXIT_INTERRUPTION_ERR_CODE.html">vmx::vmcs::ro::VMEXIT_INTERRUPTION_ERR_CODE</a></li><li><a href="vmx/vmcs/ro/constant.VMEXIT_INTERRUPTION_INFO.html">vmx::vmcs::ro::VMEXIT_INTERRUPTION_INFO</a></li><li><a href="vmx/vmcs/ro/constant.VM_INSTRUCTION_ERROR.html">vmx::vmcs::ro::VM_INSTRUCTION_ERROR</a></li></ul></section></div></main></body></html>