module Data_memory(
    input [31:0] A, WD,
    input clk, WE,
    output [31:0] RD
);
    reg [31:0] Data_mem [0:10000];
    assign RD = Data_mem[A];

    always @(posedge clk) begin
        if (WE)
            Data_mem[A] <= WD;
    end
endmodule
