
---------- Begin Simulation Statistics ----------
final_tick                                28288095000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    272                       # Simulator instruction rate (inst/s)
host_mem_usage                               10655072                       # Number of bytes of host memory used
host_op_rate                                      280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 50985.00                       # Real time elapsed on the host
host_tick_rate                                 338217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13881506                       # Number of instructions simulated
sim_ops                                      14266490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017244                       # Number of seconds simulated
sim_ticks                                 17243985625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.495184                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   46150                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67377                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1027                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5108                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             55468                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9541                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2312                       # Number of indirect misses.
system.cpu.branchPred.lookups                  103520                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18047                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1325                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      550681                       # Number of instructions committed
system.cpu.committedOps                        622568                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.554388                       # CPI: cycles per instruction
system.cpu.discardedOps                         15107                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             304214                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            146999                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75237                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1694055                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.219568                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1027                       # number of quiesce instructions executed
system.cpu.numCycles                          2508015                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1027                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  349564     56.15%     56.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2164      0.35%     56.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158902     25.52%     82.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111938     17.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   622568                       # Class of committed instruction
system.cpu.quiesceCycles                     25082362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          813960                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2227                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464171                       # Transaction distribution
system.membus.trans_dist::ReadResp             465062                       # Transaction distribution
system.membus.trans_dist::WriteReq             278465                       # Transaction distribution
system.membus.trans_dist::WriteResp            278465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          577                       # Transaction distribution
system.membus.trans_dist::CleanEvict              425                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1488715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47022394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744847                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005310                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744847                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2012009900                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20531750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              483109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4027750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16952840                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2876812039                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1098750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987116                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987116                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3156952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50274122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5305167375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          3484593                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4277014735                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2761964000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3800513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19002567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2850385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3800513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29453980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3800513                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2850385                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6650899                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3800513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19002567                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6650899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6650899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36104878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2850385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6650899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9501284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2850385                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       980052                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3830437                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2850385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9501284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       980052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13331721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       269312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       269312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1464890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       908100                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       908100    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       908100                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2181698525                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2584964000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1864793946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22803081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38005135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1925602162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38005135                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38063126                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76068261                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1902799081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60866207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38005135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2001670423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34204621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1839448529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    972931454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2846584604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041340696                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1774839800                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2816180497                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34204621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2880789226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2747771254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5662765101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          219                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          245                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       812805                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        96497                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         909303                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       812805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       812805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       812805                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        96497                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        909303                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29702636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17272896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1717832098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       980052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3622364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1722492505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2141500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22803081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    972931454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3800513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1001676548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2141500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     22861072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2690763551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3800513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       980052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3622364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2724169054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    724936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006369420500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          764                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          764                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836385                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286862                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15283033270                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27464372020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32933.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59183.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       986                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432959                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251298                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.331535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.138465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.050903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1025      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1125      2.26%      4.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          682      1.37%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          660      1.33%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1255      2.53%      9.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          610      1.23%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          611      1.23%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          818      1.65%     13.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42901     86.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     607.397906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    930.541783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           502     65.71%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.13%     65.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.13%     65.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.13%     66.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.39%     66.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.13%     66.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71      9.29%     75.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.13%     76.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.13%     76.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.13%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.13%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.13%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.26%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          174     22.77%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           764                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     353.259162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     72.343468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    470.627796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            481     62.96%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      1.57%     64.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      0.79%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.13%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.26%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.39%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.26%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.39%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.13%     66.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.13%     67.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.13%     67.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.13%     67.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.13%     67.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.13%     67.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      1.83%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     30.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           764                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29699264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17272960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29702572                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17272896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1722.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1001.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1722.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17243840000                       # Total gap between requests
system.mem_ctrls.avgGap                      23493.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29618688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57991.233682671322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1717624257.182132720947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 980051.849237145274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3614941.542842999101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2208306.178636123892                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22803080.943765286356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 972868359.138405442238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3800513.490627547726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          577                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1177900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27402720620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19296840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41176660                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15744978250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7266044720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 332759282655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1137870300                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58895.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59204.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72818.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42232.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27287657.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1182624.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1269375.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1111201.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24524209.350000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17115991.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        844072781.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       375101863.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     165081155.399998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     234800453.587521                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     162310587.599998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1823007041.887462                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        105.718427                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8406587455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    932820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7907939920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2054                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15264737.098345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    92062461.788543                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1027    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       778375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12611210000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15676885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       220952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           220952                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       220952                       # number of overall hits
system.cpu.icache.overall_hits::total          220952                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          219                       # number of overall misses
system.cpu.icache.overall_misses::total           219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9517500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9517500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9517500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9517500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       221171                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       221171                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       221171                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       221171                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000990                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000990                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000990                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000990                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43458.904110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43458.904110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43458.904110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43458.904110                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          219                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          219                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          219                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          219                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9167375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9167375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9167375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9167375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000990                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000990                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000990                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000990                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.159817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.159817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.159817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.159817                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       220952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          220952                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       221171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       221171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000990                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000990                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43458.904110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43458.904110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9167375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9167375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.159817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.159817                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.525110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                57                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                  2050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.525110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.741260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.741260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          375                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            442561                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           442561                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       261938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           261938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       261938                       # number of overall hits
system.cpu.dcache.overall_hits::total          261938                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1295                       # number of overall misses
system.cpu.dcache.overall_misses::total          1295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97004750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97004750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97004750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97004750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       263233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       263233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       263233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       263233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004920                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004920                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74907.142857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74907.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74907.142857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74907.142857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          577                       # number of writebacks
system.cpu.dcache.writebacks::total               577                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1001                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74300625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74300625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74300625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74300625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22557875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22557875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74226.398601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74226.398601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74226.398601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74226.398601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.509469                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.509469                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       160192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          160192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51125625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51125625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       160864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76079.799107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76079.799107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50062000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50062000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22557875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22557875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74497.023810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74497.023810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.056840                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.056840                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45879125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45879125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73642.255217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73642.255217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24238625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24238625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73673.632219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73673.632219                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.743580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              296295                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            313.539683                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.743580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1053934                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1053934                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28288095000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28288181250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    272                       # Simulator instruction rate (inst/s)
host_mem_usage                               10655072                       # Number of bytes of host memory used
host_op_rate                                      280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 50985.09                       # Real time elapsed on the host
host_tick_rate                                 338218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13881515                       # Number of instructions simulated
sim_ops                                      14266505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017244                       # Number of seconds simulated
sim_ticks                                 17244071875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.494086                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   46152                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67381                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1028                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5110                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             55468                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9541                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2312                       # Number of indirect misses.
system.cpu.branchPred.lookups                  103526                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18049                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1325                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      550690                       # Number of instructions committed
system.cpu.committedOps                        622583                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.554564                       # CPI: cycles per instruction
system.cpu.discardedOps                         15114                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             304231                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            146999                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75240                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1694149                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.219560                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1027                       # number of quiesce instructions executed
system.cpu.numCycles                          2508153                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1027                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  349572     56.15%     56.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2164      0.35%     56.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 158908     25.52%     82.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite                111938     17.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   622583                       # Class of committed instruction
system.cpu.quiesceCycles                     25082362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          814004                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2229                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              464171                       # Transaction distribution
system.membus.trans_dist::ReadResp             465063                       # Transaction distribution
system.membus.trans_dist::WriteReq             278465                       # Transaction distribution
system.membus.trans_dist::WriteResp            278465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          577                       # Transaction distribution
system.membus.trans_dist::CleanEvict              426                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           673                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1464890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1488718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       132302                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47022458                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744848                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005310                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744848                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2012013275                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20531750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              483109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4027750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16958590                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2876812039                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1098750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       591360                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987116                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987116                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2961408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3022848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3156952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22878                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47382528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48365568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50274122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5305167375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.numRequests          3484593                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4277014735                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         24.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2761964000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3800494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19002472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2850371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3800494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29453832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3800494                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2850371                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6650865                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3800494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19002472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6650865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6650865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36104698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2850371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6650865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9501236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2850371                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       980047                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3830418                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2850371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9501236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       980047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13331654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       463133                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       269312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       269312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1449984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1464890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46399488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46876140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       908100                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       908100    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       908100                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2181698525                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2584964000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1864784619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22802967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38004945                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1925592531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38004945                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38062936                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76067881                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1902789564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60865903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38004945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2001660411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34204450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1839439329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    972926587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2846570367                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1041335488                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1774830923                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2816166411                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34204450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2880774817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2747757510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5662736777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          219                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          245                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       812801                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        96497                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         909298                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       812801                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       812801                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       812801                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        96497                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        909298                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29702700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17272896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              464110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        57991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1717823506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       980047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3626058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1722487601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2141490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22802967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    972926587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3800494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1001671538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2141490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     22860958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2690750093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3800494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       980047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3626058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2724159139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    724936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006369420500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          764                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          764                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836387                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286862                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      464109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    464109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15283033270                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2320260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27464398270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32933.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59183.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       986                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432960                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  251298                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                464108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.301805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.098303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.079789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1025      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1126      2.27%      4.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          682      1.37%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          660      1.33%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1256      2.53%      9.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          611      1.23%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          611      1.23%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          819      1.65%     13.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42901     86.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49691                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     607.397906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    930.541783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           502     65.71%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.13%     65.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.13%     65.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.13%     66.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.39%     66.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.13%     66.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           71      9.29%     75.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.13%     76.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.13%     76.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.13%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.13%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.13%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.26%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          174     22.77%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           764                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     353.259162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     72.343468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    470.627796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            481     62.96%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      1.57%     64.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      0.79%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.13%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.26%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.39%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.26%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.39%     66.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.13%     66.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.13%     67.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.13%     67.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.13%     67.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.13%     67.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.13%     67.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      1.83%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     30.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           764                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29699328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17272960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29702636                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17272896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1722.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1001.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1722.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17244041875                       # Total gap between requests
system.mem_ctrls.avgGap                      23493.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29618688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 57990.943626822482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1717615666.108443498611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 980046.947293299949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3618634.882313722745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2208295.133309400175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22802966.889164630324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 972863493.124358177185                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3800494.481527437922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          577                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1177900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27402720620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19296840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41202910                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15744978250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7266044720                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 332759282655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1137870300                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58895.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59204.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72818.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42216.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27287657.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1182624.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1269375.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1111201.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24524209.350000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17117368.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           844074600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       375101863.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     165118319.099998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     234806704.275021                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     162310919.399998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1823053984.424962                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        105.720621                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8406587455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    932849250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7907996920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2054                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     15264737.098345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    92062461.788543                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1027    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       778375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12611296250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15676885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       220964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           220964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       220964                       # number of overall hits
system.cpu.icache.overall_hits::total          220964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          219                       # number of overall misses
system.cpu.icache.overall_misses::total           219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9517500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9517500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9517500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9517500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       221183                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       221183                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       221183                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       221183                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000990                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000990                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000990                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000990                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43458.904110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43458.904110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43458.904110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43458.904110                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          219                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          219                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          219                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          219                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9167375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9167375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9167375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9167375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000990                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000990                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000990                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000990                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.159817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.159817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.159817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.159817                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       220964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          220964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       221183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       221183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000990                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000990                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43458.904110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43458.904110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9167375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9167375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.159817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.159817                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.525162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4229583                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               447                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9462.154362                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.525162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.741260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.741260                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          375                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            442585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           442585                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       261942                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           261942                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       261942                       # number of overall hits
system.cpu.dcache.overall_hits::total          261942                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1296                       # number of overall misses
system.cpu.dcache.overall_misses::total          1296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97065375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97065375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97065375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97065375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       263238                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       263238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       263238                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       263238                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004923                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004923                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004923                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74896.122685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74896.122685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74896.122685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74896.122685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          577                       # number of writebacks
system.cpu.dcache.writebacks::total               577                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10191                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74359750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74359750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74359750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74359750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22557875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22557875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003806                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003806                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003806                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74211.327345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74211.327345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74211.327345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74211.327345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.509469                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.509469                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    946                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       160196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          160196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51186250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51186250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       160869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       160869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76056.835067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76056.835067                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1038                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50121125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50121125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22557875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22557875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74474.182764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74474.182764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.056840                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.056840                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45879125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45879125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73642.255217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73642.255217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9153                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24238625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24238625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73673.632219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73673.632219                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.743646                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              544725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            374.381443                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.743646                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1053955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1053955                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28288181250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
