{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573478225595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573478225595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 14:17:05 2019 " "Processing started: Mon Nov 11 14:17:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573478225595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573478225595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573478225595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573478225809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573478225810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE1_SOC.v 3 3 " "Using design file DE1_SOC.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_single " "Found entity 1: ram_single" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573478231250 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_byte " "Found entity 2: display_byte" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573478231250 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SOC " "Found entity 3: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573478231250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573478231250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573478231253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SOC.v(91) " "Verilog HDL assignment warning at DE1_SOC.v(91): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573478231254 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SOC.v(93) " "Verilog HDL assignment warning at DE1_SOC.v(93): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573478231254 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC.v(38) " "Output port \"DRAM_ADDR\" at DE1_SOC.v(38) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC.v(39) " "Output port \"DRAM_BA\" at DE1_SOC.v(39) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] DE1_SOC.v(63) " "Output port \"LEDR\[7..0\]\" at DE1_SOC.v(63) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC.v(40) " "Output port \"DRAM_CAS_N\" at DE1_SOC.v(40) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC.v(41) " "Output port \"DRAM_CKE\" at DE1_SOC.v(41) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC.v(42) " "Output port \"DRAM_CLK\" at DE1_SOC.v(42) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC.v(43) " "Output port \"DRAM_CS_N\" at DE1_SOC.v(43) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC.v(45) " "Output port \"DRAM_LDQM\" at DE1_SOC.v(45) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC.v(46) " "Output port \"DRAM_RAS_N\" at DE1_SOC.v(46) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC.v(47) " "Output port \"DRAM_UDQM\" at DE1_SOC.v(47) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC.v(48) " "Output port \"DRAM_WE_N\" at DE1_SOC.v(48) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573478231255 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_byte display_byte:address_display " "Elaborating entity \"display_byte\" for hierarchy \"display_byte:address_display\"" {  } { { "DE1_SOC.v" "address_display" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573478231260 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digit.data_a 0 DE1_SOC.v(16) " "Net \"digit.data_a\" at DE1_SOC.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573478231261 "|DE1_SOC|display_byte:address_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digit.waddr_a 0 DE1_SOC.v(16) " "Net \"digit.waddr_a\" at DE1_SOC.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573478231261 "|DE1_SOC|display_byte:address_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digit.we_a 0 DE1_SOC.v(16) " "Net \"digit.we_a\" at DE1_SOC.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573478231261 "|DE1_SOC|display_byte:address_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_single ram_single:ram_mem " "Elaborating entity \"ram_single\" for hierarchy \"ram_single:ram_mem\"" {  } { { "DE1_SOC.v" "ram_mem" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573478231263 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display_byte:data_display\|digit " "RAM logic \"display_byte:data_display\|digit\" is uninferred due to inappropriate RAM size" {  } { { "DE1_SOC.v" "digit" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1573478231466 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display_byte:sw_display\|digit " "RAM logic \"display_byte:sw_display\|digit\" is uninferred due to inappropriate RAM size" {  } { { "DE1_SOC.v" "digit" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1573478231466 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display_byte:address_display\|digit " "RAM logic \"display_byte:address_display\|digit\" is uninferred due to inappropriate RAM size" {  } { { "DE1_SOC.v" "digit" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1573478231466 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573478231466 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_single:ram_mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_single:ram_mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573478231511 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573478231511 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573478231511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_single:ram_mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram_single:ram_mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573478231548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_single:ram_mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram_single:ram_mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573478231548 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573478231548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09n1 " "Found entity 1: altsyncram_09n1" {  } { { "db/altsyncram_09n1.tdf" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/db/altsyncram_09n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573478231582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573478231582 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573478231666 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1573478231666 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[0\] address\[0\]~_emulated address\[0\]~1 " "Register \"address\[0\]\" is converted into an equivalent circuit using register \"address\[0\]~_emulated\" and latch \"address\[0\]~1\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[1\] address\[1\]~_emulated address\[1\]~5 " "Register \"address\[1\]\" is converted into an equivalent circuit using register \"address\[1\]~_emulated\" and latch \"address\[1\]~5\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[2\] address\[2\]~_emulated address\[2\]~9 " "Register \"address\[2\]\" is converted into an equivalent circuit using register \"address\[2\]~_emulated\" and latch \"address\[2\]~9\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[3\] address\[3\]~_emulated address\[3\]~13 " "Register \"address\[3\]\" is converted into an equivalent circuit using register \"address\[3\]~_emulated\" and latch \"address\[3\]~13\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[4\] address\[4\]~_emulated address\[4\]~17 " "Register \"address\[4\]\" is converted into an equivalent circuit using register \"address\[4\]~_emulated\" and latch \"address\[4\]~17\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[5\] address\[5\]~_emulated address\[5\]~21 " "Register \"address\[5\]\" is converted into an equivalent circuit using register \"address\[5\]~_emulated\" and latch \"address\[5\]~21\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[6\] address\[6\]~_emulated address\[6\]~25 " "Register \"address\[6\]\" is converted into an equivalent circuit using register \"address\[6\]~_emulated\" and latch \"address\[6\]~25\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[7\] address\[7\]~_emulated address\[7\]~29 " "Register \"address\[7\]\" is converted into an equivalent circuit using register \"address\[7\]~_emulated\" and latch \"address\[7\]~29\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[8\] address\[8\]~_emulated address\[8\]~33 " "Register \"address\[8\]\" is converted into an equivalent circuit using register \"address\[8\]~_emulated\" and latch \"address\[8\]~33\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "address\[9\] address\[9\]~_emulated address\[9\]~37 " "Register \"address\[9\]\" is converted into an equivalent circuit using register \"address\[9\]~_emulated\" and latch \"address\[9\]~37\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573478231668 "|DE1_SOC|address[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1573478231668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573478231678 "|DE1_SOC|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573478231678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573478231744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573478231975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573478231975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478232009 "|DE1_SOC|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478232009 "|DE1_SOC|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478232009 "|DE1_SOC|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573478232009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573478232010 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573478232010 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1573478232010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573478232010 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573478232010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573478232010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1107 " "Peak virtual memory: 1107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573478232018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 14:17:12 2019 " "Processing ended: Mon Nov 11 14:17:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573478232018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573478232018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573478232018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573478232018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573478232648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573478232649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 14:17:12 2019 " "Processing started: Mon Nov 11 14:17:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573478232649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573478232649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573478232649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573478232679 ""}
{ "Info" "0" "" "Project  = DE1_SOC" {  } {  } 0 0 "Project  = DE1_SOC" 0 0 "Fitter" 0 0 1573478232679 ""}
{ "Info" "0" "" "Revision = DE1_SOC" {  } {  } 0 0 "Revision = DE1_SOC" 0 0 "Fitter" 0 0 1573478232680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573478232778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573478232778 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573478232809 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1573478232847 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1573478232847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573478233186 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573478233202 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573478233254 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573478233258 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1573478242480 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[2\]~inputCLKENA0 10 global CLKCTRL_G6 " "KEY\[2\]~inputCLKENA0 with 10 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1573478242642 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 9 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 9 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1573478242642 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[3\]~inputCLKENA0 8 global CLKCTRL_G5 " "KEY\[3\]~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1573478242642 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1573478242642 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573478242643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573478242646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573478242647 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573478242648 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573478242648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573478242648 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573478242649 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573478243533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC.SDC " "Synopsys Design Constraints File file not found: 'DE1_SOC.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573478243533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573478243534 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "address\[9\]~38\|combout " "Node \"address\[9\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|dataf " "Node \"Add0~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|sumout " "Node \"Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "address\[9\]~38\|datad " "Node \"address\[9\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~1\|dataf " "Node \"Add0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|sumout " "Node \"Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "address\[8\]~34\|datad " "Node \"address\[8\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "address\[8\]~34\|combout " "Node \"address\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~33\|dataf " "Node \"Add0~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "Add0~33\|sumout " "Node \"Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "address\[7\]~30\|datad " "Node \"address\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "address\[7\]~30\|combout " "Node \"address\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~29\|dataf " "Node \"Add0~29\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|sumout " "Node \"Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "address\[6\]~26\|datad " "Node \"address\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""} { "Warning" "WSTA_SCC_NODE" "address\[6\]~26\|combout " "Node \"address\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243535 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~25\|dataf " "Node \"Add0~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "Add0~25\|sumout " "Node \"Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[5\]~22\|datad " "Node \"address\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[5\]~22\|combout " "Node \"address\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243536 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~21\|dataf " "Node \"Add0~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "Add0~21\|sumout " "Node \"Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[4\]~18\|datad " "Node \"address\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[4\]~18\|combout " "Node \"address\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243536 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~17\|dataf " "Node \"Add0~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "Add0~17\|sumout " "Node \"Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[3\]~14\|datad " "Node \"address\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[3\]~14\|combout " "Node \"address\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243536 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~13\|dataf " "Node \"Add0~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "Add0~13\|sumout " "Node \"Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[2\]~10\|datad " "Node \"address\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[2\]~10\|combout " "Node \"address\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243536 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~9\|dataf " "Node \"Add0~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "Add0~9\|sumout " "Node \"Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[1\]~6\|datad " "Node \"address\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[1\]~6\|combout " "Node \"address\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "address\[0\]~2\|combout " "Node \"address\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""} { "Warning" "WSTA_SCC_NODE" "address\[0\]~2\|datad " "Node \"address\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478243536 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573478243536 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573478243538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573478243538 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573478243539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573478243560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573478243561 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573478243561 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573478243634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573478248267 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1573478248637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573478249402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573478250017 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573478251482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573478251483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573478252829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573478255908 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573478255908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573478257397 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573478257397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573478257399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573478258802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573478258836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573478259309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573478259309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573478259784 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573478263788 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mikowalik/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573478263988 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1573478263988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.fit.smsg " "Generated suppressed messages file /home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573478264039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2985 " "Peak virtual memory: 2985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573478264383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 14:17:44 2019 " "Processing ended: Mon Nov 11 14:17:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573478264383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573478264383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573478264383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573478264383 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573478265091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573478265091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 14:17:44 2019 " "Processing started: Mon Nov 11 14:17:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573478265091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573478265091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573478265091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1573478265624 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573478270179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573478270552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 14:17:50 2019 " "Processing ended: Mon Nov 11 14:17:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573478270552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573478270552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573478270552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573478270552 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573478270682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573478271187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573478271188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 14:17:51 2019 " "Processing started: Mon Nov 11 14:17:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573478271188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573478271188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC -c DE1_SOC " "Command: quartus_sta DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573478271188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573478271223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573478271652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573478271653 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1573478271688 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1573478271688 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573478272169 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC.SDC " "Synopsys Design Constraints File file not found: 'DE1_SOC.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573478272183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478272183 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573478272184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573478272184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573478272184 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573478272184 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478272184 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "address\[9\]~38\|combout " "Node \"address\[9\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272184 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|dataa " "Node \"Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272184 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|sumout " "Node \"Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272184 ""} { "Warning" "WSTA_SCC_NODE" "address\[9\]~38\|dataf " "Node \"address\[9\]~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272184 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272184 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~1\|datab " "Node \"Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|sumout " "Node \"Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[8\]~34\|dataf " "Node \"address\[8\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[8\]~34\|combout " "Node \"address\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~33\|datac " "Node \"Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~33\|sumout " "Node \"Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[7\]~30\|dataf " "Node \"address\[7\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[7\]~30\|combout " "Node \"address\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "address\[6\]~26\|combout " "Node \"address\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|datac " "Node \"Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|sumout " "Node \"Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[6\]~26\|datae " "Node \"address\[6\]~26\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~25\|dataa " "Node \"Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~25\|sumout " "Node \"Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[5\]~22\|datae " "Node \"address\[5\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[5\]~22\|combout " "Node \"address\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~21\|datac " "Node \"Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~21\|sumout " "Node \"Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[4\]~18\|dataf " "Node \"address\[4\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[4\]~18\|combout " "Node \"address\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~17\|datad " "Node \"Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~17\|sumout " "Node \"Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[3\]~14\|datad " "Node \"address\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[3\]~14\|combout " "Node \"address\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~13\|datad " "Node \"Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~13\|sumout " "Node \"Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[2\]~10\|datad " "Node \"address\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[2\]~10\|combout " "Node \"address\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~9\|datac " "Node \"Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "Add0~9\|sumout " "Node \"Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[1\]~6\|datac " "Node \"address\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""} { "Warning" "WSTA_SCC_NODE" "address\[1\]~6\|combout " "Node \"address\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272185 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 91 -1 0 } } { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272185 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "address\[0\]~2\|combout " "Node \"address\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272186 ""} { "Warning" "WSTA_SCC_NODE" "address\[0\]~2\|datad " "Node \"address\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573478272186 ""}  } { { "DE1_SOC.v" "" { Text "/home/mikowalik/Desktop/studia/informatyka/FPGA/assignment5/e1/DE1_SOC.v" 94 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573478272186 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573478272187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478272187 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573478272188 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573478272193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573478272208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573478272208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.935 " "Worst-case setup slack is -29.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.935            -177.608 KEY\[0\]  " "  -29.935            -177.608 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.296            -380.620 CLOCK_50  " "  -29.296            -380.620 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.092             -18.915 KEY\[2\]  " "   -2.092             -18.915 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478272208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 CLOCK_50  " "    0.375               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 KEY\[2\]  " "    0.849               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 KEY\[0\]  " "    1.571               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478272209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.239 " "Worst-case recovery slack is -2.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.239             -21.827 KEY\[2\]  " "   -2.239             -21.827 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478272210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.418 " "Worst-case removal slack is 1.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418               0.000 KEY\[2\]  " "    1.418               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478272211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -139.457 CLOCK_50  " "   -2.636            -139.457 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.458 KEY\[2\]  " "   -0.394              -5.458 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.202 KEY\[3\]  " "   -0.394              -5.202 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -2.020 KEY\[0\]  " "   -0.180              -2.020 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478272211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478272211 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478272218 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478272218 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573478272220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573478272251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573478273367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478273410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573478273412 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573478273412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.612 " "Worst-case setup slack is -29.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.612            -175.362 KEY\[0\]  " "  -29.612            -175.362 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.733            -367.755 CLOCK_50  " "  -28.733            -367.755 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.968             -17.504 KEY\[2\]  " "   -1.968             -17.504 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478273413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 CLOCK_50  " "    0.217               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 KEY\[2\]  " "    0.712               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 KEY\[0\]  " "    1.453               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478273414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.998 " "Worst-case recovery slack is -1.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.998             -19.366 KEY\[2\]  " "   -1.998             -19.366 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478273415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.232 " "Worst-case removal slack is 1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232               0.000 KEY\[2\]  " "    1.232               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478273415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -139.143 CLOCK_50  " "   -2.636            -139.143 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.199 KEY\[2\]  " "   -0.394              -5.199 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.233 KEY\[3\]  " "   -0.394              -4.233 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -1.738 KEY\[0\]  " "   -0.214              -1.738 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478273416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478273416 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478273422 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478273422 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573478273424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573478273547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573478274521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478274565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573478274566 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573478274566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.463 " "Worst-case setup slack is -18.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.463            -111.679 KEY\[0\]  " "  -18.463            -111.679 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.215            -246.431 CLOCK_50  " "  -18.215            -246.431 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708              -5.551 KEY\[2\]  " "   -0.708              -5.551 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 KEY\[2\]  " "    0.237               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 CLOCK_50  " "    0.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 KEY\[0\]  " "    0.996               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.015 " "Worst-case recovery slack is -1.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015              -9.709 KEY\[2\]  " "   -1.015              -9.709 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.755 " "Worst-case removal slack is 0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 KEY\[2\]  " "    0.755               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -141.626 CLOCK_50  " "   -2.636            -141.626 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -7.174 KEY\[0\]  " "   -0.417              -7.174 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369              -4.570 KEY\[2\]  " "   -0.369              -4.570 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -3.671 KEY\[3\]  " "   -0.365              -3.671 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274570 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.143 ns " "Worst Case Available Settling Time: 0.143 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274575 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478274575 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573478274577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478274704 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573478274705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573478274705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.764 " "Worst-case setup slack is -16.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.764            -101.343 KEY\[0\]  " "  -16.764            -101.343 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.451            -222.508 CLOCK_50  " "  -16.451            -222.508 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -3.345 KEY\[2\]  " "   -0.454              -3.345 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.073 " "Worst-case hold slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 KEY\[2\]  " "    0.073               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 CLOCK_50  " "    0.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 KEY\[0\]  " "    0.900               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.745 " "Worst-case recovery slack is -0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745              -7.060 KEY\[2\]  " "   -0.745              -7.060 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.545 " "Worst-case removal slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 KEY\[2\]  " "    0.545               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -143.809 CLOCK_50  " "   -2.636            -143.809 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -7.642 KEY\[0\]  " "   -0.442              -7.642 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -5.698 KEY\[2\]  " "   -0.427              -5.698 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -4.726 KEY\[3\]  " "   -0.427              -4.726 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573478274709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573478274709 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.222 ns " "Worst Case Available Settling Time: 0.222 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274715 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573478274715 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573478274715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573478276386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573478276387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 55 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1353 " "Peak virtual memory: 1353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573478276425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 14:17:56 2019 " "Processing ended: Mon Nov 11 14:17:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573478276425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573478276425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573478276425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573478276425 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Quartus Prime Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573478276575 ""}
