Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr 12 15:38:37 2024
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   5           
TIMING-18  Warning           Missing input or output delay  14          
TIMING-20  Warning           Non-clocked latch              14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1626)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4558)
5. checking no_input_delay (8)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1626)
---------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pixCounter2_reg[23]/Q (HIGH)

 There are 1448 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4558)
---------------------------------------------------
 There are 4558 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.000        0.000                      0                  127        0.163        0.000                      0                  127        4.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        29.000        0.000                      0                  127        0.163        0.000                      0                  127        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       29.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.000ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 3.545ns (33.955%)  route 6.895ns (66.045%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.671     5.274    ImageData/CLK
    RAMB36_X0Y21         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.146 r  ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.211    ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.636 r  ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=1, routed)           3.663    12.299    ImageData/MemoryArray_reg_1_6_n_35
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.423 r  ImageData/MemoryArray_reg_i_10/O
                         net (fo=1, routed)           1.566    13.989    ImageData/MemoryArray_reg_i_10_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124    14.113 r  ImageData/MemoryArray_reg_i_2/O
                         net (fo=1, routed)           1.601    15.714    ColorPalette/ADDRARDADDR[6]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    45.316    
                         clock uncertainty           -0.035    45.280    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    44.714    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.714    
                         arrival time                         -15.714    
  -------------------------------------------------------------------
                         slack                                 29.000    

Slack (MET) :             29.344ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_6_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 3.545ns (35.065%)  route 6.565ns (64.935%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.261ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.658     5.261    ImageData/CLK
    RAMB36_X0Y25         RAMB36E1                                     r  ImageData/MemoryArray_reg_6_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.133 r  ImageData/MemoryArray_reg_6_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.198    ImageData/MemoryArray_reg_6_7_n_0
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.623 r  ImageData/MemoryArray_reg_7_7/DOADO[0]
                         net (fo=1, routed)           5.036    13.659    ImageData/MemoryArray_reg_7_7_n_35
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124    13.783 r  ImageData/MemoryArray_reg_i_9/O
                         net (fo=1, routed)           0.286    14.069    ImageData/MemoryArray_reg_i_9_n_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.193 r  ImageData/MemoryArray_reg_i_1/O
                         net (fo=1, routed)           1.177    15.371    ColorPalette/ADDRARDADDR[7]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    45.316    
                         clock uncertainty           -0.035    45.280    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    44.714    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.714    
                         arrival time                         -15.371    
  -------------------------------------------------------------------
                         slack                                 29.344    

Slack (MET) :             29.614ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.819ns  (logic 3.545ns (36.103%)  route 6.274ns (63.897%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.686     5.288    ImageData/CLK
    RAMB36_X0Y17         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.160 r  ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.225    ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.650 r  ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=1, routed)           3.409    12.060    ImageData/MemoryArray_reg_1_0_n_35
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.184 r  ImageData/MemoryArray_reg_i_16/O
                         net (fo=1, routed)           1.424    13.608    ImageData/MemoryArray_reg_i_16_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124    13.732 r  ImageData/MemoryArray_reg_i_8/O
                         net (fo=1, routed)           1.375    15.107    ColorPalette/ADDRARDADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    45.323    
                         clock uncertainty           -0.035    45.287    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    44.721    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.721    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                 29.614    

Slack (MET) :             29.865ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_6_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 3.545ns (37.684%)  route 5.862ns (62.316%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.855     5.457    ImageData/CLK
    RAMB36_X0Y6          RAMB36E1                                     r  ImageData/MemoryArray_reg_6_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.329 r  ImageData/MemoryArray_reg_6_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.394    ImageData/MemoryArray_reg_6_3_n_0
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.819 r  ImageData/MemoryArray_reg_7_3/DOADO[0]
                         net (fo=1, routed)           2.633    11.453    ImageData/MemoryArray_reg_7_3_n_35
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.577 r  ImageData/MemoryArray_reg_i_13/O
                         net (fo=1, routed)           1.554    13.131    ImageData/MemoryArray_reg_i_13_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.255 r  ImageData/MemoryArray_reg_i_5/O
                         net (fo=1, routed)           1.609    14.864    ColorPalette/ADDRARDADDR[3]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.195    45.331    
                         clock uncertainty           -0.035    45.296    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    44.730    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.730    
                         arrival time                         -14.864    
  -------------------------------------------------------------------
                         slack                                 29.865    

Slack (MET) :             30.065ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 3.545ns (37.796%)  route 5.834ns (62.204%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.675     5.277    ImageData/CLK
    RAMB36_X0Y15         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  ImageData/MemoryArray_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    ImageData/MemoryArray_reg_0_2_n_0
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 r  ImageData/MemoryArray_reg_1_2/DOADO[0]
                         net (fo=1, routed)           2.973    11.612    ImageData/MemoryArray_reg_1_2_n_35
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.736 r  ImageData/MemoryArray_reg_i_14/O
                         net (fo=1, routed)           1.415    13.151    ImageData/MemoryArray_reg_i_14_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124    13.275 r  ImageData/MemoryArray_reg_i_6/O
                         net (fo=1, routed)           1.381    14.656    ColorPalette/ADDRARDADDR[2]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    45.323    
                         clock uncertainty           -0.035    45.287    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    44.721    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.721    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                 30.065    

Slack (MET) :             30.136ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_8_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 3.421ns (36.729%)  route 5.893ns (63.271%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.661     5.264    ImageData/CLK
    RAMB36_X0Y23         RAMB36E1                                     r  ImageData/MemoryArray_reg_8_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.136 r  ImageData/MemoryArray_reg_8_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.201    ImageData/MemoryArray_reg_8_1_n_0
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.626 r  ImageData/MemoryArray_reg_9_1/DOADO[0]
                         net (fo=1, routed)           4.029    12.655    ImageData/MemoryArray_reg_9_1_n_35
    SLICE_X30Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.779 r  ImageData/MemoryArray_reg_i_7/O
                         net (fo=1, routed)           1.799    14.578    ColorPalette/ADDRARDADDR[1]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.180    45.316    
                         clock uncertainty           -0.035    45.280    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    44.714    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.714    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 30.136    

Slack (MET) :             30.719ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 3.545ns (41.018%)  route 5.098ns (58.982%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.360ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.758     5.360    ImageData/CLK
    RAMB36_X2Y18         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.232 r  ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.297    ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.722 r  ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=1, routed)           3.170    11.892    ImageData/MemoryArray_reg_1_5_n_35
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.016 r  ImageData/MemoryArray_reg_i_11/O
                         net (fo=1, routed)           0.632    12.649    ImageData/MemoryArray_reg_i_11_n_0
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124    12.773 r  ImageData/MemoryArray_reg_i_3/O
                         net (fo=1, routed)           1.230    14.003    ColorPalette/ADDRARDADDR[5]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    45.323    
                         clock uncertainty           -0.035    45.287    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    44.721    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.721    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 30.719    

Slack (MET) :             30.829ns  (required time - arrival time)
  Source:                 ImageData/MemoryArray_reg_2_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 3.545ns (41.134%)  route 5.073ns (58.866%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns = ( 45.136 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.672     5.274    ImageData/CLK
    RAMB36_X1Y17         RAMB36E1                                     r  ImageData/MemoryArray_reg_2_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.146 r  ImageData/MemoryArray_reg_2_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.211    ImageData/MemoryArray_reg_2_4_n_0
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.636 r  ImageData/MemoryArray_reg_3_4/DOADO[0]
                         net (fo=1, routed)           2.278    10.914    ImageData/MemoryArray_reg_3_4_n_35
    SLICE_X62Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.038 r  ImageData/MemoryArray_reg_i_12/O
                         net (fo=1, routed)           1.360    12.398    ImageData/MemoryArray_reg_i_12_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I4_O)        0.124    12.522 r  ImageData/MemoryArray_reg_i_4/O
                         net (fo=1, routed)           1.370    13.892    ColorPalette/ADDRARDADDR[4]
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.713    45.136    ColorPalette/CLK
    RAMB18_X1Y4          RAMB18E1                                     r  ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism              0.187    45.323    
                         clock uncertainty           -0.035    45.287    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    44.721    ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         44.721    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                 30.829    

Slack (MET) :             32.558ns  (required time - arrival time)
  Source:                 ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ImageData/MemoryArray_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 0.668ns (10.169%)  route 5.901ns (89.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 45.038 - 40.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.809     5.412    ImageData/CLK
    SLICE_X8Y31          FDCE                                         r  ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.518     5.930 f  ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=8, routed)           2.169     8.099    ImageData/ImageData/MemoryArray_reg_0_0_cooolgate_en_sig_1
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.150     8.249 r  ImageData/MemoryArray_reg_0_7_ENARDEN_cooolgate_en_gate_66/O
                         net (fo=1, routed)           3.732    11.980    ImageData/MemoryArray_reg_0_7_ENARDEN_cooolgate_en_sig_36
    RAMB36_X2Y22         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.616    45.038    ImageData/CLK
    RAMB36_X2Y22         RAMB36E1                                     r  ImageData/MemoryArray_reg_0_7/CLKARDCLK
                         clock pessimism              0.180    45.218    
                         clock uncertainty           -0.035    45.183    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    44.538    ImageData/MemoryArray_reg_0_7
  -------------------------------------------------------------------
                         required time                         44.538    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                 32.558    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 ImageData/ImageData/MemoryArray_reg_8_3_cooolgate_en_gate_34_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ImageData/MemoryArray_reg_8_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 0.572ns (9.396%)  route 5.516ns (90.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 44.962 - 40.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.813     5.416    ImageData/CLK
    SLICE_X35Y46         FDCE                                         r  ImageData/ImageData/MemoryArray_reg_8_3_cooolgate_en_gate_34_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.456     5.872 f  ImageData/ImageData/MemoryArray_reg_8_3_cooolgate_en_gate_34_cooolDelFlop/Q
                         net (fo=8, routed)           1.295     7.167    ImageData/ImageData/MemoryArray_reg_8_3_cooolgate_en_sig_19
    SLICE_X8Y44          LUT3 (Prop_lut3_I1_O)        0.116     7.283 r  ImageData/MemoryArray_reg_8_1_ENARDEN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           4.221    11.504    ImageData/MemoryArray_reg_8_1_ENARDEN_cooolgate_en_sig_38
    RAMB36_X0Y23         RAMB36E1                                     r  ImageData/MemoryArray_reg_8_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.540    44.962    ImageData/CLK
    RAMB36_X0Y23         RAMB36E1                                     r  ImageData/MemoryArray_reg_8_1/CLKARDCLK
                         clock pessimism              0.180    45.142    
                         clock uncertainty           -0.035    45.107    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    44.460    ImageData/MemoryArray_reg_8_1
  -------------------------------------------------------------------
                         required time                         44.460    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                 32.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 psiface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.596     1.515    psiface/CLK
    SLICE_X85Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  psiface/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.110     1.767    psiface/reset_bit_count
    SLICE_X84Y135        LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  psiface/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    psiface/FSM_onehot_state[1]_i_1_n_0
    SLICE_X84Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     2.032    psiface/CLK
    SLICE_X84Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X84Y135        FDRE (Hold_fdre_C_D)         0.120     1.648    psiface/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 psiface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.593     1.512    psiface/CLK
    SLICE_X80Y137        FDRE                                         r  psiface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y137        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  psiface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.743    psiface/ps2_data_clean_reg_n_0
    SLICE_X80Y137        FDRE                                         r  psiface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.863     2.029    psiface/CLK
    SLICE_X80Y137        FDRE                                         r  psiface/ps2_data_s_reg/C
                         clock pessimism             -0.516     1.512    
    SLICE_X80Y137        FDRE (Hold_fdre_C_D)         0.060     1.572    psiface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 psiface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.560%)  route 0.071ns (25.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.596     1.515    psiface/CLK
    SLICE_X84Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.164     1.679 r  psiface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.071     1.751    psiface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X85Y135        LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  psiface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.796    psiface/ps2_clk_h_inv_i_1_n_0
    SLICE_X85Y135        FDRE                                         r  psiface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     2.032    psiface/CLK
    SLICE_X85Y135        FDRE                                         r  psiface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.503     1.528    
    SLICE_X85Y135        FDRE (Hold_fdre_C_D)         0.092     1.620    psiface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 psiface/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.591     1.510    psiface/CLK
    SLICE_X78Y137        FDRE                                         r  psiface/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  psiface/data_count_reg[3]/Q
                         net (fo=5, routed)           0.073     1.748    psiface/data_count_reg[3]
    SLICE_X79Y137        LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  psiface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    psiface/data_count[2]_i_1_n_0
    SLICE_X79Y137        FDRE                                         r  psiface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.862     2.027    psiface/CLK
    SLICE_X79Y137        FDRE                                         r  psiface/data_count_reg[2]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X79Y137        FDRE (Hold_fdre_C_D)         0.091     1.614    psiface/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 psiface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/ps2_data_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.770%)  route 0.074ns (26.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.596     1.515    psiface/CLK
    SLICE_X84Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.164     1.679 r  psiface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.074     1.754    psiface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X85Y135        LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  psiface/ps2_data_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.799    psiface/ps2_data_h_inv_i_1_n_0
    SLICE_X85Y135        FDRE                                         r  psiface/ps2_data_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     2.032    psiface/CLK
    SLICE_X85Y135        FDRE                                         r  psiface/ps2_data_h_reg_inv/C
                         clock pessimism             -0.503     1.528    
    SLICE_X85Y135        FDRE (Hold_fdre_C_D)         0.092     1.620    psiface/ps2_data_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 psiface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.591     1.510    psiface/CLK
    SLICE_X79Y137        FDRE                                         r  psiface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  psiface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.132     1.783    psiface/data_count_reg[2]
    SLICE_X78Y137        LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  psiface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    psiface/data_count[0]_i_1_n_0
    SLICE_X78Y137        FDRE                                         r  psiface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.862     2.027    psiface/CLK
    SLICE_X78Y137        FDRE                                         r  psiface/data_count_reg[0]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.120     1.643    psiface/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 psiface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.591     1.510    psiface/CLK
    SLICE_X79Y137        FDRE                                         r  psiface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y137        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  psiface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.136     1.787    psiface/data_count_reg[2]
    SLICE_X78Y137        LUT6 (Prop_lut6_I2_O)        0.045     1.832 r  psiface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    psiface/data_count[1]_i_1_n_0
    SLICE_X78Y137        FDRE                                         r  psiface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.862     2.027    psiface/CLK
    SLICE_X78Y137        FDRE                                         r  psiface/data_count_reg[1]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X78Y137        FDRE (Hold_fdre_C_D)         0.121     1.644    psiface/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 psiface/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.597     1.516    psiface/CLK
    SLICE_X87Y136        FDRE                                         r  psiface/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y136        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  psiface/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.141     1.799    psiface/clk_count_reg[3]
    SLICE_X88Y136        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  psiface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    psiface/clk_count[0]_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  psiface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.867     2.033    psiface/CLK
    SLICE_X88Y136        FDRE                                         r  psiface/clk_count_reg[0]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.121     1.652    psiface/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 psiface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.596     1.515    psiface/CLK
    SLICE_X85Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  psiface/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.162     1.819    psiface/FSM_onehot_state_reg_n_0_[2]
    SLICE_X84Y135        LUT4 (Prop_lut4_I3_O)        0.046     1.865 r  psiface/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.865    psiface/FSM_onehot_state[3]_i_1_n_0
    SLICE_X84Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     2.032    psiface/CLK
    SLICE_X84Y135        FDRE                                         r  psiface/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X84Y135        FDRE (Hold_fdre_C_D)         0.131     1.659    psiface/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 psiface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.597     1.516    psiface/CLK
    SLICE_X88Y136        FDRE                                         r  psiface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y136        FDRE (Prop_fdre_C_Q)         0.148     1.664 r  psiface/clk_inter_reg/Q
                         net (fo=5, routed)           0.101     1.766    psiface/clk_inter
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.098     1.864 r  psiface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    psiface/clk_count[2]_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  psiface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.867     2.033    psiface/CLK
    SLICE_X88Y136        FDRE                                         r  psiface/clk_count_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.121     1.637    psiface/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17  ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4   ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15  ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15  ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y13  ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y18  ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y21  ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y22  ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y18  ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5   ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y16  pixCounter2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y16  pixCounter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y18  pixCounter2_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y18  pixCounter2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y18  pixCounter2_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y18  pixCounter2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y19  pixCounter2_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y19  pixCounter2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y19  pixCounter2_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.000      34.500     SLICE_X19Y19  pixCounter2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y16  pixCounter2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y16  pixCounter2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y18  pixCounter2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y18  pixCounter2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y18  pixCounter2_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y18  pixCounter2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y19  pixCounter2_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y19  pixCounter2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y19  pixCounter2_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y19  pixCounter2_reg[13]/C



