// Seed: 736527125
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_4 = id_7;
  assign id_6 = !1;
  wire id_8;
  genvar id_9;
  assign id_5 = id_7;
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3
    , id_9,
    input tri0 id_4,
    output wor id_5,
    input tri0 id_6,
    output supply1 id_7
);
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
endmodule
