+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                               SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[0]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                               SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[11]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[25]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[26]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[27]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[28]/R|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[8]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[31]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[3]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[2]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[30]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[19]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[9]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[23]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[12]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[6]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[27]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[0]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[26]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[18]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[11]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[5]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[21]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                             SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[1]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[15]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[20]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[16]/D|
|               clk_fpga_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[14]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                      SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/var_trig_states_reg[2]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D|
| clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D|
| clk_out2_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D|
| clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D|
| clk_out1_SCS_TT_TEST_clk_wiz_0_0 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_rst_reg/D|
| clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D|
| clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D|
| clk_out3_SCS_TT_TEST_clk_wiz_1_0_1 |clk_out1_SCS_TT_TEST_clk_wiz_0_0 |                                SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
