Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Sep 30 19:27:24 2021
| Host         : system76-pc running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |           14 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             101 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+-------------------------------+------------------+----------------+
|  clkdivider/clk_out1 |                           | db1/reset                     |                1 |              1 |
|  clkdivider/clk_out1 | xvga1/hreset              |                               |                1 |              1 |
|  clkdivider/clk_out1 | db1/clean_out_reg_1       |                               |                1 |              1 |
|  clkdivider/clk_out1 | db1/new_input_i_1_n_0     |                               |                1 |              1 |
|  clkdivider/clk_out1 | db1/clean_out_reg_0       |                               |                1 |              1 |
|  clkdivider/clk_out1 |                           | xvga1/hcount_out_reg[6]_0     |                2 |              4 |
|  clkdivider/clk_out1 |                           | xvga1/hcount_out_reg[7]_0     |                1 |              4 |
|  clkdivider/clk_out1 |                           | pg/moon/pixel_out[11]_i_1_n_0 |                4 |              4 |
|  clkdivider/clk_out1 | xvga1/hreset              | xvga1/vcount_out0             |                4 |              9 |
|  clkdivider/clk_out1 | xvga1/hcount_out_reg[0]_0 | db1/reset                     |                3 |             10 |
|  clkdivider/clk_out1 |                           | xvga1/hreset                  |                6 |             11 |
|  clkdivider/clk_out1 | db3/count                 | db1/clean_out_reg_1           |                5 |             20 |
|  clkdivider/clk_out1 | db2/count                 | db1/clean_out_reg_0           |                5 |             20 |
|  clkdivider/clk_out1 | db1/count                 | db1/new_input_i_1_n_0         |                5 |             20 |
|  clkdivider/clk_out1 | xvga1/puck_y              | db1/reset                     |                6 |             22 |
|  clkdivider/clk_out1 |                           |                               |               30 |             55 |
+----------------------+---------------------------+-------------------------------+------------------+----------------+


