\subsection{pllcfg\+\_\+arch Architecture Reference}
\label{classpllcfg_1_1pllcfg__arch}\index{pllcfg\+\_\+arch@{pllcfg\+\_\+arch}}


Collaboration diagram for pllcfg\+\_\+arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=180pt]{d6/de1/classpllcfg_1_1pllcfg__arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf inst\+\_\+reg\+\_\+procA}{\bfseries  ( {\bfseries {\bfseries {\bf sclkA}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf inst\+\_\+reg\+\_\+procB}{\bfseries  ( {\bfseries {\bfseries {\bf sclkB}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf din\+\_\+reg\+\_\+procA}{\bfseries  ( {\bfseries {\bfseries {\bf sclkA}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf din\+\_\+reg\+\_\+procB}{\bfseries  ( {\bfseries {\bfseries {\bf sclkB}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf dout\+\_\+reg\+\_\+procA}{\bfseries  ( {\bfseries {\bfseries {\bf sclkA}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf dout\+\_\+reg\+\_\+procB}{\bfseries  ( {\bfseries {\bfseries {\bf sclkB}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf ram}{\bfseries  ( {\bfseries {\bfseries {\bf sclkA}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf mreset}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf mcfg\+\_\+components}   
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst\+\_\+regA} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst\+\_\+reg\+A\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf din\+\_\+regA} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf din\+\_\+reg\+A\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+regA} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+A\+\_\+sen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+A\+\_\+len} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst\+\_\+regB} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst\+\_\+reg\+B\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf din\+\_\+regB} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf din\+\_\+reg\+B\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+regB} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+B\+\_\+sen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dout\+\_\+reg\+B\+\_\+len} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem} {\bfseries {\bfseries {\bf marray32x16}} \textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+weA} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+weB} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oeA} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oeB} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf fsma}  {\bfseries mcfg32wm\+\_\+fsm}   
\item 
{\bf fsmb}  {\bfseries mcfg32wm\+\_\+fsm}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 122} of file {\bf pllcfg.\+vhd}.



\subsubsection{Member Function Documentation}
\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!din\+\_\+reg\+\_\+procA@{din\+\_\+reg\+\_\+procA}}
\index{din\+\_\+reg\+\_\+procA@{din\+\_\+reg\+\_\+procA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{din\+\_\+reg\+\_\+proc\+Asclk\+A,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} din\+\_\+reg\+\_\+procA(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclkA}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpllcfg_1_1pllcfg__arch_ab1712af6015c9a05b943f669e543f23b}


Definition at line {\bf 229} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!din\+\_\+reg\+\_\+procB@{din\+\_\+reg\+\_\+procB}}
\index{din\+\_\+reg\+\_\+procB@{din\+\_\+reg\+\_\+procB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{din\+\_\+reg\+\_\+proc\+Bsclk\+B,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} din\+\_\+reg\+\_\+procB(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclkB}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpllcfg_1_1pllcfg__arch_a6ca396407bd783cca20a3d45d8fbec4a}


Definition at line {\bf 244} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+reg\+\_\+procA@{dout\+\_\+reg\+\_\+procA}}
\index{dout\+\_\+reg\+\_\+procA@{dout\+\_\+reg\+\_\+procA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+\_\+proc\+Asclk\+A,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} dout\+\_\+reg\+\_\+procA(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclkA}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpllcfg_1_1pllcfg__arch_aa7591c0168c73e10d0e6326c77fbb5df}


Definition at line {\bf 262} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+reg\+\_\+procB@{dout\+\_\+reg\+\_\+procB}}
\index{dout\+\_\+reg\+\_\+procB@{dout\+\_\+reg\+\_\+procB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+\_\+proc\+Bsclk\+B,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} dout\+\_\+reg\+\_\+procB(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclkB}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpllcfg_1_1pllcfg__arch_afa64ad31b0ea053bc6b162fb255a5105}


Definition at line {\bf 291} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!inst\+\_\+reg\+\_\+procA@{inst\+\_\+reg\+\_\+procA}}
\index{inst\+\_\+reg\+\_\+procA@{inst\+\_\+reg\+\_\+procA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{inst\+\_\+reg\+\_\+proc\+Asclk\+A,lreset}]{\setlength{\rightskip}{0pt plus 5cm}inst\+\_\+reg\+\_\+procA (
\begin{DoxyParamCaption}
\item[{}]{sclkA, }
\item[{}]{lreset}
\end{DoxyParamCaption}
)}\label{classpllcfg_1_1pllcfg__arch_afb7d8fe2529fed4703bba19dd0156f6c}


Definition at line {\bf 195} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!inst\+\_\+reg\+\_\+procB@{inst\+\_\+reg\+\_\+procB}}
\index{inst\+\_\+reg\+\_\+procB@{inst\+\_\+reg\+\_\+procB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{inst\+\_\+reg\+\_\+proc\+Bsclk\+B,lreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} inst\+\_\+reg\+\_\+procB(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclkB}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf lreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpllcfg_1_1pllcfg__arch_a0274500c7f6da12937cf082530736494}


Definition at line {\bf 210} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!ram@{ram}}
\index{ram@{ram}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{ramsclk\+A,mreset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} ram(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclkA}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf mreset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpllcfg_1_1pllcfg__arch_a7bce640fc6b86aca6b15f00512c6efaa}


Definition at line {\bf 316} of file {\bf pllcfg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!din\+\_\+regA@{din\+\_\+regA}}
\index{din\+\_\+regA@{din\+\_\+regA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{din\+\_\+regA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\+\_\+regA} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a931d7b15e20621a44451db98c21a03de}


Definition at line {\bf 127} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!din\+\_\+reg\+A\+\_\+en@{din\+\_\+reg\+A\+\_\+en}}
\index{din\+\_\+reg\+A\+\_\+en@{din\+\_\+reg\+A\+\_\+en}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{din\+\_\+reg\+A\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\+\_\+reg\+A\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a1862e05a53e520c35e6bcf8d9fe7c183}


Definition at line {\bf 128} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!din\+\_\+regB@{din\+\_\+regB}}
\index{din\+\_\+regB@{din\+\_\+regB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{din\+\_\+regB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\+\_\+regB} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a41cf1a229e86c2a5dd939cda24e8fee7}


Definition at line {\bf 136} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!din\+\_\+reg\+B\+\_\+en@{din\+\_\+reg\+B\+\_\+en}}
\index{din\+\_\+reg\+B\+\_\+en@{din\+\_\+reg\+B\+\_\+en}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{din\+\_\+reg\+B\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\+\_\+reg\+B\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a17697867a8ef4e9dd40db2e1d81b899e}


Definition at line {\bf 137} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+regA@{dout\+\_\+regA}}
\index{dout\+\_\+regA@{dout\+\_\+regA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+regA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+regA} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a7ee2753d3d4364a7c54c3926f125ec0d}


Definition at line {\bf 130} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+reg\+A\+\_\+len@{dout\+\_\+reg\+A\+\_\+len}}
\index{dout\+\_\+reg\+A\+\_\+len@{dout\+\_\+reg\+A\+\_\+len}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+A\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+A\+\_\+len} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_ad2fb8b64bfc0f2470252f110684e095d}


Definition at line {\bf 131} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+reg\+A\+\_\+sen@{dout\+\_\+reg\+A\+\_\+sen}}
\index{dout\+\_\+reg\+A\+\_\+sen@{dout\+\_\+reg\+A\+\_\+sen}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+A\+\_\+sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+A\+\_\+sen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a73b0b7c3b97291c6c0b31f38ad2c2510}


Definition at line {\bf 131} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+regB@{dout\+\_\+regB}}
\index{dout\+\_\+regB@{dout\+\_\+regB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+regB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+regB} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_aafdf7f6f4f203cbadfc40e337946e8f1}


Definition at line {\bf 139} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+reg\+B\+\_\+len@{dout\+\_\+reg\+B\+\_\+len}}
\index{dout\+\_\+reg\+B\+\_\+len@{dout\+\_\+reg\+B\+\_\+len}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+B\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+B\+\_\+len} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a6f99c37b3c99de7bd17babfbd8425df0}


Definition at line {\bf 140} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!dout\+\_\+reg\+B\+\_\+sen@{dout\+\_\+reg\+B\+\_\+sen}}
\index{dout\+\_\+reg\+B\+\_\+sen@{dout\+\_\+reg\+B\+\_\+sen}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{dout\+\_\+reg\+B\+\_\+sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dout\+\_\+reg\+B\+\_\+sen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a8b51654458f7375b3e06a656746125ef}


Definition at line {\bf 140} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!fsma@{fsma}}
\index{fsma@{fsma}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{fsma}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsma} {\bfseries \textcolor{vhdlchar}{mcfg32wm\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpllcfg_1_1pllcfg__arch_a390256fcd5b0d991611315af797384ad}


Definition at line {\bf 173} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!fsmb@{fsmb}}
\index{fsmb@{fsmb}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{fsmb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsmb} {\bfseries \textcolor{vhdlchar}{mcfg32wm\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpllcfg_1_1pllcfg__arch_acd720666ee284074bcacfdc5cfabd4f3}


Definition at line {\bf 190} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!inst\+\_\+regA@{inst\+\_\+regA}}
\index{inst\+\_\+regA@{inst\+\_\+regA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{inst\+\_\+regA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+regA} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a53af9967f8aabf4ba2a1432ad1ed5f6a}


Definition at line {\bf 124} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!inst\+\_\+reg\+A\+\_\+en@{inst\+\_\+reg\+A\+\_\+en}}
\index{inst\+\_\+reg\+A\+\_\+en@{inst\+\_\+reg\+A\+\_\+en}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{inst\+\_\+reg\+A\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+reg\+A\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a1a18cd614eadf719c683bf398f870044}


Definition at line {\bf 125} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!inst\+\_\+regB@{inst\+\_\+regB}}
\index{inst\+\_\+regB@{inst\+\_\+regB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{inst\+\_\+regB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+regB} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a486d685cf404911f9ac13afcf084431e}


Definition at line {\bf 133} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!inst\+\_\+reg\+B\+\_\+en@{inst\+\_\+reg\+B\+\_\+en}}
\index{inst\+\_\+reg\+B\+\_\+en@{inst\+\_\+reg\+B\+\_\+en}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{inst\+\_\+reg\+B\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst\+\_\+reg\+B\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a73ecabd1efc2435da19be86f5957731c}


Definition at line {\bf 134} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!mcfg\+\_\+components@{mcfg\+\_\+components}}
\index{mcfg\+\_\+components@{mcfg\+\_\+components}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{mcfg\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mcfg\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpllcfg_1_1pllcfg__arch_ab6db651ca11ad8fa1b76b8d6fa0f3109}


Definition at line {\bf 151} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!mem@{mem}}
\index{mem@{mem}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{mem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem} {\bfseries {\bfseries {\bf marray32x16}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a4b4fd236cf7e0d1aa565ee820033ab99}


Definition at line {\bf 143} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!mem\+\_\+weA@{mem\+\_\+weA}}
\index{mem\+\_\+weA@{mem\+\_\+weA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{mem\+\_\+weA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+weA} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_aa3eaa5695cd8eb6ec3950ee7cbf06824}


Definition at line {\bf 144} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!mem\+\_\+weB@{mem\+\_\+weB}}
\index{mem\+\_\+weB@{mem\+\_\+weB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{mem\+\_\+weB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+weB} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a184599e8f5da454ae73b6fbe4fdbb48e}


Definition at line {\bf 145} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!oeA@{oeA}}
\index{oeA@{oeA}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{oeA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oeA} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a8a0f6f0f96943186a5efa8cb98c6e821}


Definition at line {\bf 147} of file {\bf pllcfg.\+vhd}.

\index{pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}!oeB@{oeB}}
\index{oeB@{oeB}!pllcfg\+::pllcfg\+\_\+arch@{pllcfg\+::pllcfg\+\_\+arch}}
\paragraph[{oeB}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oeB} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpllcfg_1_1pllcfg__arch_a5e80b5e221a16b8a0b5dc9e37ea97d74}


Definition at line {\bf 147} of file {\bf pllcfg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf pllcfg.\+vhd}\end{DoxyCompactItemize}
