{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644432652085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644432652086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  9 13:50:51 2022 " "Processing started: Wed Feb  9 13:50:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644432652086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432652086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432652086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644432652676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644432652676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/charrom2k0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/charrom2k0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM2k0-SYN " "Found design unit 1: CharROM2k0-SYN" {  } { { "../Components/TERMINAL/CharROM2k0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667249 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM2k0 " "Found entity 1: CharROM2k0" {  } { { "../Components/TERMINAL/CharROM2k0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/displayram2k4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/displayram2k4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k4-SYN " "Found design unit 1: displayram2k4-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667252 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K4 " "Found entity 1: DisplayRam2K4" {  } { { "../Components/TERMINAL/DisplayRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/graphicram2k4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/graphicram2k4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Graphicram2k4-SYN " "Found design unit 1: Graphicram2k4-SYN" {  } { { "../Components/TERMINAL/GraphicRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667255 ""} { "Info" "ISGN_ENTITY_NAME" "1 GraphicRam2K4 " "Found entity 1: GraphicRam2K4" {  } { { "../Components/TERMINAL/GraphicRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/cgagrfrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/cgagrfrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CGAGrfrom-SYN " "Found design unit 1: CGAGrfrom-SYN" {  } { { "../Components/TERMINAL/CGAGrfRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAGrfRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667258 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGAGrfRom " "Found entity 1: CGAGrfRom" {  } { { "../Components/TERMINAL/CGAGrfRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAGrfRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllto50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllto50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllto50-SYN " "Found design unit 1: pllto50-SYN" {  } { { "PLLto50.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/PLLto50.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667261 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLLto50 " "Found entity 1: PLLto50" {  } { { "PLLto50.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/PLLto50.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/keymaprom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/keymaprom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymaprom-SYN " "Found design unit 1: keymaprom-SYN" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667267 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyMapRom " "Found entity 1: keyMapRom" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667269 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667274 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/brg/brg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/brg/brg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRG-rtl " "Found design unit 1: BRG-rtl" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667277 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRG " "Found entity 1: BRG" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/mmu/mmu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/mmu/mmu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMU4-rtl " "Found design unit 1: MMU4-rtl" {  } { { "../Components/MMU/MMU4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/MMU/MMU4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667281 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMU4 " "Found entity 1: MMU4" {  } { { "../Components/MMU/MMU4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/MMU/MMU4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667285 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667288 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667298 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667301 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667305 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667308 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667311 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/roms/z80/z80_cmon_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/roms/z80/z80_cmon_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cmon_rom-SYN " "Found design unit 1: z80_cmon_rom-SYN" {  } { { "../ROMS/Z80/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CMON_ROM " "Found entity 1: Z80_CMON_ROM" {  } { { "../ROMS/Z80/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432667315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432667315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644432667401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_ledsel Microcomputer.vhd(131) " "Verilog HDL or VHDL warning at Microcomputer.vhd(131): object \"n_ledsel\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644432667403 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"T80s:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432667440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:cpu1\|T80:u0\"" {  } { { "../Components/Z80/T80s.vhd" "u0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432667453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "../Components/Z80/T80.vhd" "mcode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432667528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "../Components/Z80/T80.vhd" "alu" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432667863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "../Components/Z80/T80.vhd" "Regs" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432667883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80_CMON_ROM Z80_CMON_ROM:rom1 " "Elaborating entity \"Z80_CMON_ROM\" for hierarchy \"Z80_CMON_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432667907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_CMON_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432667986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../ROMS/Z80/CMON32.HEX " "Parameter \"init_file\" = \"../../ROMS/Z80/CMON32.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668001 ""}  } { { "../ROMS/Z80/Z80_CMON_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432668001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05s3 " "Found entity 1: altsyncram_05s3" {  } { { "db/altsyncram_05s3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432668058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432668058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05s3 Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated " "Elaborating entity \"altsyncram_05s3\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mgq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgq2 " "Found entity 1: altsyncram_mgq2" {  } { { "db/altsyncram_mgq2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_mgq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432668122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432668122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mgq2 Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|altsyncram_mgq2:altsyncram1 " "Elaborating entity \"altsyncram_mgq2\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|altsyncram_mgq2:altsyncram1\"" {  } { { "db/altsyncram_05s3.tdf" "altsyncram1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668122 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CMON32.HEX 128 10 " "Width of data items in \"CMON32.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 CMON32.HEX " "Data at line (1) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CMON32.HEX " "Data at line (2) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CMON32.HEX " "Data at line (3) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CMON32.HEX " "Data at line (4) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CMON32.HEX " "Data at line (5) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CMON32.HEX " "Data at line (6) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CMON32.HEX " "Data at line (7) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CMON32.HEX " "Data at line (8) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CMON32.HEX " "Data at line (9) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CMON32.HEX " "Data at line (10) of memory initialization file \"CMON32.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432668128 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1644432668128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_05s3.tdf" "mgl_prim2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_05s3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432668331 ""}  } { { "db/altsyncram_05s3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432668331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Z80_CMON_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_05s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMU4 MMU4:MemoryManagement " "Elaborating entity \"MMU4\" for hierarchy \"MMU4:MemoryManagement\"" {  } { { "Microcomputer.vhd" "MemoryManagement" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io1 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRG BRG:brg1 " "Elaborating entity \"BRG\" for hierarchy \"BRG:brg1\"" {  } { { "Microcomputer.vhd" "brg1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io2 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io2\"" {  } { { "Microcomputer.vhd" "io2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432668935 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gcursAddr SBCTextDisplayRGB.vhd(163) " "VHDL Signal Declaration warning at SBCTextDisplayRGB.vhd(163): used explicit default value for signal \"gcursAddr\" because signal was never assigned a value" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1644432668937 "|Microcomputer|SBCTextDisplayRGB:io2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gcursAddr_xx SBCTextDisplayRGB.vhd(166) " "Verilog HDL or VHDL warning at SBCTextDisplayRGB.vhd(166): object \"gcursAddr_xx\" assigned a value but never read" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644432668937 "|Microcomputer|SBCTextDisplayRGB:io2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMapRom SBCTextDisplayRGB:io2\|keyMapRom:keyRom " "Elaborating entity \"keyMapRom\" for hierarchy \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "keyRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Components/TERMINAL/keymap_en.hex " "Parameter \"init_file\" = \"../Components/TERMINAL/keymap_en.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669210 ""}  } { { "../Components/TERMINAL/keyMapRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432669210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4lr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4lr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4lr3 " "Found entity 1: altsyncram_4lr3" {  } { { "db/altsyncram_4lr3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_4lr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432669271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432669271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4lr3 SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\|altsyncram_4lr3:auto_generated " "Elaborating entity \"altsyncram_4lr3\" for hierarchy \"SBCTextDisplayRGB:io2\|keyMapRom:keyRom\|altsyncram:altsyncram_component\|altsyncram_4lr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669272 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "keymap_en.hex 32 10 " "Width of data items in \"keymap_en.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 keymap_en.hex " "Data at line (1) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 keymap_en.hex " "Data at line (2) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 keymap_en.hex " "Data at line (3) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 keymap_en.hex " "Data at line (4) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 keymap_en.hex " "Data at line (5) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 keymap_en.hex " "Data at line (6) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 keymap_en.hex " "Data at line (7) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 keymap_en.hex " "Data at line (8) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 keymap_en.hex " "Data at line (9) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 keymap_en.hex " "Data at line (10) of memory initialization file \"keymap_en.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669274 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap_en.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1644432669274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM2k0 SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom " "Elaborating entity \"CharROM2k0\" for hierarchy \"SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_CHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/CharROM2k0.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/CharROM2k0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Components/TERMINAL/CGAFontBold.HEX " "Parameter \"init_file\" = \"../../Components/TERMINAL/CGAFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669324 ""}  } { { "../Components/TERMINAL/CharROM2k0.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432669324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2c2 " "Found entity 1: altsyncram_h2c2" {  } { { "db/altsyncram_h2c2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_h2c2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432669387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432669387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2c2 SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_h2c2:auto_generated " "Elaborating entity \"altsyncram_h2c2\" for hierarchy \"SBCTextDisplayRGB:io2\|CharROM2k0:\\GEN_EXT_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_h2c2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669387 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CGAFontBold.HEX 64 10 " "Width of data items in \"CGAFontBold.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 CGAFontBold.HEX " "Data at line (1) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CGAFontBold.HEX " "Data at line (2) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CGAFontBold.HEX " "Data at line (3) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CGAFontBold.HEX " "Data at line (4) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CGAFontBold.HEX " "Data at line (5) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CGAFontBold.HEX " "Data at line (6) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CGAFontBold.HEX " "Data at line (7) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CGAFontBold.HEX " "Data at line (8) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CGAFontBold.HEX " "Data at line (9) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CGAFontBold.HEX " "Data at line (10) of memory initialization file \"CGAFontBold.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1644432669391 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1644432669391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicRam2K4 SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam " "Elaborating entity \"GraphicRam2K4\" for hierarchy \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KGRFRAM:dispGrfRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/GraphicRam2K4.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/GraphicRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669439 ""}  } { { "../Components/TERMINAL/GraphicRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432669439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_la72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_la72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_la72 " "Found entity 1: altsyncram_la72" {  } { { "db/altsyncram_la72.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432669501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432669501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_la72 SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated " "Elaborating entity \"altsyncram_la72\" for hierarchy \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432669578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432669578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_la72.tdf" "decode2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432669642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432669642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated\|decode_e8a:rden_decode_a " "Elaborating entity \"decode_e8a\" for hierarchy \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated\|decode_e8a:rden_decode_a\"" {  } { { "db/altsyncram_la72.tdf" "rden_decode_a" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nb " "Found entity 1: mux_5nb" {  } { { "db/mux_5nb.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/mux_5nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432669706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432669706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nb SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated\|mux_5nb:mux4 " "Elaborating entity \"mux_5nb\" for hierarchy \"SBCTextDisplayRGB:io2\|GraphicRam2K4:\\GEN_2KGRFRAM:dispGrfRam\|altsyncram:altsyncram_component\|altsyncram_la72:auto_generated\|mux_5nb:mux4\"" {  } { { "db/altsyncram_la72.tdf" "mux4" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K4 SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K4\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K4.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2400 " "Parameter \"numwords_a\" = \"2400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2400 " "Parameter \"numwords_b\" = \"2400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432669747 ""}  } { { "../Components/TERMINAL/DisplayRam2K4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432669747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3772.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3772.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3772 " "Found entity 1: altsyncram_3772" {  } { { "db/altsyncram_3772.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_3772.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432669813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432669813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3772 SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_3772:auto_generated " "Elaborating entity \"altsyncram_3772\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K4:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_3772:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "Microcomputer.vhd" "sd1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432669843 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644432670303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.09.13:51:15 Progress: Loading sld0df0660b/alt_sld_fab_wrapper_hw.tcl " "2022.02.09.13:51:15 Progress: Loading sld0df0660b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432675394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432678785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432679007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432681132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432681269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432681402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432681569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432681575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432681575 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644432682283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0df0660b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0df0660b/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432682581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432682581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432682675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432682675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432682678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432682678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432682753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432682753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432682869 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432682869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432682869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432682956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432682956 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io5\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io5\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1644432685837 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io4\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io4\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1644432685838 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io3\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io3\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1644432685838 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:io1\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:io1\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1644432685838 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io2\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io2\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 211 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1644432685838 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1644432685838 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io5\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io5\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io4\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io4\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io3\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io3\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:io1\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:io1\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644432690888 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644432690888 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644432690888 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 386 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432690890 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod1\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 387 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432690890 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod2\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432690890 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644432690890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bufferedUART:io5\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"bufferedUART:io5\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432690925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bufferedUART:io5\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"bufferedUART:io5\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432690925 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432690925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ce1 " "Found entity 1: altsyncram_3ce1" {  } { { "db/altsyncram_3ce1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_3ce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432690990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432690990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 386 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432691070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432691070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432691070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432691070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644432691070 ""}  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 386 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644432691070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432691125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432691125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432691150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432691150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432691189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432691189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432691289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432691289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644432691368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432691368 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/MMU/MMU4.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/MMU/MMU4.vhd" 41 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 90 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 87 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 89 -1 0 } } { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd" 108 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 963 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 88 -1 0 } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 188 -1 0 } } { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 903 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1644432692308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1644432692308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432700281 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd" 119 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1644432700552 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "grafON Low " "Register grafON will power up to Low" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 186 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1644432700552 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd" 557 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1644432700552 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd" 557 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1644432700552 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd" 557 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1644432700552 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1644432700552 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644432709042 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SBCTextDisplayRGB:io2\|Add6~0 " "Logic cell \"SBCTextDisplayRGB:io2\|Add6~0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Add6~0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432709091 ""} { "Info" "ISCL_SCL_CELL_NAME" "SBCTextDisplayRGB:io2\|Add6~2 " "Logic cell \"SBCTextDisplayRGB:io2\|Add6~2\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Add6~2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432709091 ""} { "Info" "ISCL_SCL_CELL_NAME" "SBCTextDisplayRGB:io2\|Add6~4 " "Logic cell \"SBCTextDisplayRGB:io2\|Add6~4\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Add6~4" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432709091 ""} { "Info" "ISCL_SCL_CELL_NAME" "SBCTextDisplayRGB:io2\|Add6~6 " "Logic cell \"SBCTextDisplayRGB:io2\|Add6~6\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Add6~6" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432709091 ""} { "Info" "ISCL_SCL_CELL_NAME" "SBCTextDisplayRGB:io2\|Add6~8 " "Logic cell \"SBCTextDisplayRGB:io2\|Add6~8\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Add6~8" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432709091 ""} { "Info" "ISCL_SCL_CELL_NAME" "SBCTextDisplayRGB:io2\|Add6~10 " "Logic cell \"SBCTextDisplayRGB:io2\|Add6~10\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Add6~10" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432709091 ""} { "Info" "ISCL_SCL_CELL_NAME" "SBCTextDisplayRGB:io2\|Add6~12 " "Logic cell \"SBCTextDisplayRGB:io2\|Add6~12\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Add6~12" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd" 389 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1644432709091 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1644432709091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644432710556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644432710556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5639 " "Implemented 5639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644432711051 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644432711051 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1644432711051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5474 " "Implemented 5474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644432711051 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1644432711051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644432711051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644432711110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  9 13:51:51 2022 " "Processing ended: Wed Feb  9 13:51:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644432711110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644432711110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644432711110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644432711110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1644432712679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644432712679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  9 13:51:52 2022 " "Processing started: Wed Feb  9 13:51:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644432712679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644432712679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644432712680 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644432712834 ""}
{ "Info" "0" "" "Project  = Microcomputer" {  } {  } 0 0 "Project  = Microcomputer" 0 0 "Fitter" 0 0 1644432712835 ""}
{ "Info" "0" "" "Revision = Microcomputer" {  } {  } 0 0 "Revision = Microcomputer" 0 0 "Fitter" 0 0 1644432712835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1644432712991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644432712992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microcomputer EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"Microcomputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644432713040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644432713097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644432713097 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644432713274 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1644432713282 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644432713552 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644432713552 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644432713552 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644432713552 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1644432713552 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644432713552 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1644432713581 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1644432713581 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1644432713581 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1644432713581 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644432713584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1644432713778 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644432715218 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644432715218 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644432715218 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1644432715218 ""}
{ "Info" "ISTA_SDC_FOUND" "Microcomputer.sdc " "Reading SDC File: 'Microcomputer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1644432715233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 41 clk25 port " "Ignored filter at Microcomputer.sdc(41): clk25 could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1644432715235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Microcomputer.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at Microcomputer.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk25\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{clk25\}\] " "create_clock -name \{clk25\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{clk25\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715236 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 54 pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at Microcomputer.sdc(54): pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1644432715237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 54 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at Microcomputer.sdc(54): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1644432715237 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Microcomputer.sdc 54 Argument <targets> is an empty collection " "Ignored create_generated_clock at Microcomputer.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk25\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk25\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Microcomputer.sdc 54 Argument -source is an empty collection " "Ignored create_generated_clock at Microcomputer.sdc(54): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 71 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at Microcomputer.sdc(71): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1644432715238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 71 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(71): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 72 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(72): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 73 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(73): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715239 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 74 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(74): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715239 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 79 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(79): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715239 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 80 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(80): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 81 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(81): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 82 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(82): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 87 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(87): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 88 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(88): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715241 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 89 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(89): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715241 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 90 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(90): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715241 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 95 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(95): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715241 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 96 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(96): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715242 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 97 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(97): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715242 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 98 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(98): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715242 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 103 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(103): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715243 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 104 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(104): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715243 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 105 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(105): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715243 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 106 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(106): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715244 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 111 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(111): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715244 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 112 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(112): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715244 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 113 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(113): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 114 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(114): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 119 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(119): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 120 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(120): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 121 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(121): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715246 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 122 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(122): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715246 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 127 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(127): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715246 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 128 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(128): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 129 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(129): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 130 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(130): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 143 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(143): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 144 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(144): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 145 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(145): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 146 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(146): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 159 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(159): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715249 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 160 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(160): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715249 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 161 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(161): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715250 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 162 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(162): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715250 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 175 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(175): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715251 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 176 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(176): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715251 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 177 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(177): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715251 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 178 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(178): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715251 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 191 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(191): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715252 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 192 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(192): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715252 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 193 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(193): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715252 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 194 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(194): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715253 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 195 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(195): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715253 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 196 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(196): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715253 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 197 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(197): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715253 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 198 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(198): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715253 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 199 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(199): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715254 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 200 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(200): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715254 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 201 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(201): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715254 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 202 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(202): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715254 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 203 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(203): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715255 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 204 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(204): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715255 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 205 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(205): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715255 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 206 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(206): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715255 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 207 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(207): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715255 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 208 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(208): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715256 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 209 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(209): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715256 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 210 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(210): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715256 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 211 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(211): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715256 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 212 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(212): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715257 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 213 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(213): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715257 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 214 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(214): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715257 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 215 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(215): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715257 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 216 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(216): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715257 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 217 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(217): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715258 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 218 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(218): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715258 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 219 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715258 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 219 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 220 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715258 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 220 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 221 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(221): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715259 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 222 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(222): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715259 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 223 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(223): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715259 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 224 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(224): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715259 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 225 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(225): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715260 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 226 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(226): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715260 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 227 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(227): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715260 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 228 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(228): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715261 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 229 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(229): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715261 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 230 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(230): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715261 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 231 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(231): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715261 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 232 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(232): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715261 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 233 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(233): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715262 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 234 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(234): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715262 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 235 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(235): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715262 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 236 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(236): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715262 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 237 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(237): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715263 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 238 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(238): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715263 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 239 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(239): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715263 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 240 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(240): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715263 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 241 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(241): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715263 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 242 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(242): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715264 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 243 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(243): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715264 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 244 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(244): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715264 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 245 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715265 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 245 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 246 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432715265 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 246 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1644432715265 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|data_sig\[7\] clk " "Register sd_controller:sd1\|data_sig\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1644432715294 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1644432715294 "|Microcomputer|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432715341 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1644432715341 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1644432715341 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 BRG:brg1\|baud_clk " "   1.000 BRG:brg1\|baud_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 BRG:brg2\|baud_clk " "   1.000 BRG:brg2\|baud_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 BRG:brg3\|baud_clk " "   1.000 BRG:brg3\|baud_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 BRG:brg4\|baud_clk " "   1.000 BRG:brg4\|baud_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cpuClock " "   1.000     cpuClock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 T80s:cpu1\|IORQ_n " "   1.000 T80s:cpu1\|IORQ_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1644432715341 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1644432715341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715917 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 11639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClock  " "Automatically promoted node cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|WR_n " "Destination node T80s:cpu1\|WR_n" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|RD_n " "Destination node T80s:cpu1\|RD_n" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[0\] " "Destination node T80s:cpu1\|T80:u0\|A\[0\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[1\] " "Destination node T80s:cpu1\|T80:u0\|A\[1\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[2\] " "Destination node T80s:cpu1\|T80:u0\|A\[2\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[3\] " "Destination node T80s:cpu1\|T80:u0\|A\[3\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[4\] " "Destination node T80s:cpu1\|T80:u0\|A\[4\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[5\] " "Destination node T80s:cpu1\|T80:u0\|A\[5\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[6\] " "Destination node T80s:cpu1\|T80:u0\|A\[6\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[7\] " "Destination node T80s:cpu1\|T80:u0\|A\[7\]" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1644432715917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715917 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715918 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 11216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BRG:brg1\|baud_clk  " "Automatically promoted node BRG:brg1\|baud_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRG:brg1\|baud_clk~0 " "Destination node BRG:brg1\|baud_clk~0" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715918 ""}  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 1267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BRG:brg2\|baud_clk  " "Automatically promoted node BRG:brg2\|baud_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRG:brg2\|baud_clk~0 " "Destination node BRG:brg2\|baud_clk~0" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715918 ""}  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BRG:brg3\|baud_clk  " "Automatically promoted node BRG:brg3\|baud_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRG:brg3\|baud_clk~0 " "Destination node BRG:brg3\|baud_clk~0" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715918 ""}  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BRG:brg4\|baud_clk  " "Automatically promoted node BRG:brg4\|baud_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRG:brg4\|baud_clk~0 " "Destination node BRG:brg4\|baud_clk~0" {  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715918 ""}  } { { "../Components/BRG/brg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715918 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "n_ioWR  " "Automatically promoted node n_ioWR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_sdCardCS~0 " "Destination node n_sdCardCS~0" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 182 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 4342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~14 " "Destination node comb~14" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_interface5CS~2 " "Destination node n_interface5CS~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 4351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~13 " "Destination node comb~13" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~7 " "Destination node comb~7" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~5 " "Destination node comb~5" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~3 " "Destination node comb~3" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~25 " "Destination node comb~25" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 6375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~26 " "Destination node comb~26" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 6379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1644432715918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715918 ""}  } { { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~14  " "Automatically promoted node comb~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715919 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~12  " "Automatically promoted node comb~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715919 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715919 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~4  " "Automatically promoted node comb~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715919 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~6  " "Automatically promoted node comb~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715919 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~13  " "Automatically promoted node comb~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|reset~0 " "Destination node bufferedUART:io1\|reset~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 3879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|txBuffer\[0\]~0 " "Destination node bufferedUART:io1\|txBuffer\[0\]~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 241 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxBuffer~14 " "Destination node bufferedUART:io1\|rxBuffer~14" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io1\|rxCurrentByteBuffer\[0\]~1 " "Destination node bufferedUART:io1\|rxCurrentByteBuffer\[0\]~1" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 8347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715919 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io4\|reset~0 " "Destination node bufferedUART:io4\|reset~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io4\|txBuffer\[0\]~0 " "Destination node bufferedUART:io4\|txBuffer\[0\]~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 241 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io4\|rxBuffer~14 " "Destination node bufferedUART:io4\|rxBuffer~14" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io4\|rxCurrentByteBuffer\[0\]~1 " "Destination node bufferedUART:io4\|rxCurrentByteBuffer\[0\]~1" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 8346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715919 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~5  " "Automatically promoted node comb~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|reset~0 " "Destination node bufferedUART:io3\|reset~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 3986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|txBuffer\[0\]~0 " "Destination node bufferedUART:io3\|txBuffer\[0\]~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 241 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~14 " "Destination node bufferedUART:io3\|rxBuffer~14" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxCurrentByteBuffer\[0\]~1 " "Destination node bufferedUART:io3\|rxCurrentByteBuffer\[0\]~1" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 8330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715920 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~7  " "Automatically promoted node comb~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io5\|reset~0 " "Destination node bufferedUART:io5\|reset~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 3933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io5\|rxBuffer~14 " "Destination node bufferedUART:io5\|rxBuffer~14" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 5455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io5\|rxCurrentByteBuffer\[0\]~1 " "Destination node bufferedUART:io5\|rxCurrentByteBuffer\[0\]~1" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 8345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715920 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~9  " "Automatically promoted node comb~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:io2\|process_2~1 " "Destination node SBCTextDisplayRGB:io2\|process_2~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 8019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1644432715920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1644432715920 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~8  " "Automatically promoted node comb~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1644432715920 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 2866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644432715920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644432716718 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644432716725 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644432716726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644432716736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644432716749 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644432716763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644432716763 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644432716770 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644432717071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1644432717078 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644432717078 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644432717425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1644432717440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644432718499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644432719997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644432720068 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644432729508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644432729509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644432730680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 1.3% " "6e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1644432735320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1644432736647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1644432736647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1644432745193 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644432745193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644432745197 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.64 " "Total time spent on timing analysis during the Fitter is 5.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644432745477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644432745527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644432746293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1644432746296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1644432747334 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644432748726 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[0\] 3.3-V LVTTL E1 " "Pin sramData\[0\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[0\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[1\] 3.3-V LVTTL C1 " "Pin sramData\[1\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[1\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[2\] 3.3-V LVTTL B1 " "Pin sramData\[2\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[2\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[3\] 3.3-V LVTTL B3 " "Pin sramData\[3\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[3\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[4\] 3.3-V LVTTL B2 " "Pin sramData\[4\] uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[4\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[5\] 3.3-V LVTTL C2 " "Pin sramData\[5\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[5\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[6\] 3.3-V LVTTL D2 " "Pin sramData\[6\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[6\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sramData\[7\] 3.3-V LVTTL F2 " "Pin sramData\[7\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sramData[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sramData\[7\]" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Clk 3.3-V LVTTL R1 " "Pin ps2Clk uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ps2Clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Data 3.3-V LVTTL R2 " "Pin ps2Data uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ps2Data } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_extReset 3.3-V LVTTL Y13 " "Pin n_extReset uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { n_extReset } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_extReset" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts1 3.3-V LVTTL A13 " "Pin cts1 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { cts1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cts1" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T2 " "Pin clk uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts2 3.3-V LVTTL AB15 " "Pin cts2 uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { cts2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cts2" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts3 3.3-V LVTTL AB17 " "Pin cts3 uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { cts3 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cts3" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cts4 3.3-V LVTTL AB19 " "Pin cts4 uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { cts4 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cts4" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdMISO 3.3-V LVTTL A20 " "Pin sdMISO uses I/O standard 3.3-V LVTTL at A20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdMISO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdMISO" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd1 3.3-V LVTTL B13 " "Pin rxd1 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { rxd1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd1" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd2 3.3-V LVTTL AB14 " "Pin rxd2 uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { rxd2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd2" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd3 3.3-V LVTTL AB16 " "Pin rxd3 uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { rxd3 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd3" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd4 3.3-V LVTTL AB18 " "Pin rxd4 uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { rxd4 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd4" } } } } { "Microcomputer.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1644432749496 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1644432749496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/output_files/Microcomputer.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/output_files/Microcomputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644432749890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 119 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5585 " "Peak virtual memory: 5585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644432751443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  9 13:52:31 2022 " "Processing ended: Wed Feb  9 13:52:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644432751443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644432751443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644432751443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644432751443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644432752770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644432752771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  9 13:52:32 2022 " "Processing started: Wed Feb  9 13:52:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644432752771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644432752771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644432752771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1644432753257 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1644432754788 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1644432754819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644432755621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  9 13:52:35 2022 " "Processing ended: Wed Feb  9 13:52:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644432755621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644432755621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644432755621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644432755621 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1644432756294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644432757111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644432757111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  9 13:52:36 2022 " "Processing started: Wed Feb  9 13:52:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644432757111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1644432757111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microcomputer -c Microcomputer " "Command: quartus_sta Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644432757112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1644432757266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1644432757621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1644432757621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432757681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432757681 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644432758203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644432758203 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644432758203 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1644432758203 ""}
{ "Info" "ISTA_SDC_FOUND" "Microcomputer.sdc " "Reading SDC File: 'Microcomputer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1644432758217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 41 clk25 port " "Ignored filter at Microcomputer.sdc(41): clk25 could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Microcomputer.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at Microcomputer.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk25\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{clk25\}\] " "create_clock -name \{clk25\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_ports \{clk25\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758220 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 54 pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at Microcomputer.sdc(54): pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 54 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at Microcomputer.sdc(54): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758221 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Microcomputer.sdc 54 Argument <targets> is an empty collection " "Ignored create_generated_clock at Microcomputer.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk25\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk25\} \[get_pins \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758222 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Microcomputer.sdc 54 Argument -source is an empty collection " "Ignored create_generated_clock at Microcomputer.sdc(54): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Microcomputer.sdc 71 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at Microcomputer.sdc(71): pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 71 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(71): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758222 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 72 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(72): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758223 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 73 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(73): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758223 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 74 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(74): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758223 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 79 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(79): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758223 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 80 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(80): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758224 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 81 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(81): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758224 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 82 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(82): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg2\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758224 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 87 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(87): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758225 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 88 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(88): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758225 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 89 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(89): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758225 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 90 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(90): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758226 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 95 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(95): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758226 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 96 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(96): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758226 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 97 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(97): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758227 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 98 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(98): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg4\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758227 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 103 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(103): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758227 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 104 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(104): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758228 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 105 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(105): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758228 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 106 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(106): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758228 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 111 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(111): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758228 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 112 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(112): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758229 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 113 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(113): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758229 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 114 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(114): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg1\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758229 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 119 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(119): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758230 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 120 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(120): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758230 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 121 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(121): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758230 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 122 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(122): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758230 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 127 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(127): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758231 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 128 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(128): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758231 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 129 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(129): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758231 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 130 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(130): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{BRG:brg3\|baud_clk\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758232 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 143 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(143): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758232 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 144 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(144): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758232 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 145 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(145): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758233 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 146 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(146): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758233 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 159 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(159): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758234 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 160 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(160): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758234 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 161 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(161): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758234 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 162 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(162): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{cpuClock\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758234 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 175 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(175): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758235 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 176 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(176): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758235 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 177 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(177): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758235 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 178 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(178): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758236 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 191 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(191): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758236 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 192 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(192): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758236 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 193 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(193): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758237 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 194 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(194): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758237 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 195 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(195): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758237 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 196 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(196): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758237 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 197 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(197): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 198 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(198): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 199 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(199): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 200 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(200): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 201 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(201): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758238 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 202 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(202): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758239 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 203 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(203): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758239 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 204 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(204): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758239 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 205 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(205): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758239 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 206 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(206): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 207 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(207): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 208 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(208): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 209 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(209): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 210 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(210): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758240 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 211 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(211): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758241 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 212 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(212): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758241 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 213 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(213): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758241 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 214 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(214): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758242 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 215 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(215): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758242 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 216 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(216): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758242 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 217 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(217): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758242 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 218 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(218): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758243 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 219 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758243 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 219 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 220 Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -rise_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758243 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 220 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 221 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(221): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758244 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 222 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(222): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758244 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 223 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(223): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758244 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 224 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(224): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg2\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758244 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 225 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(225): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 226 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(226): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 227 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(227): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 228 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(228): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg4\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 229 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(229): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758245 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 230 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(230): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758246 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 231 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(231): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758246 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 232 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(232): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg1\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758246 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 233 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(233): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758246 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 234 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(234): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 235 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(235): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 236 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(236): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{BRG:brg3\|baud_clk\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 237 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(237): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 238 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(238): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 238 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758247 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 238 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 239 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(239): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 240 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(240): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{cpuClock\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 241 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(241): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 241 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 241 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 242 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(242): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 242 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758248 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 242 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 243 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(243): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -setup 0.100  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 243 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758249 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 243 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 244 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(244): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{T80s:cpu1\|IORQ_n\}\] -hold 0.070  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 244 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758249 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 244 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 245 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758249 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 245 Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -rise_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 245 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 246 Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_from with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1644432758249 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Microcomputer.sdc 246 Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_to with value \[get_clocks \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc" 246 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1644432758249 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|data_sig\[7\] clk " "Register sd_controller:sd1\|data_sig\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1644432758271 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1644432758271 "|Microcomputer|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432758293 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432758293 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1644432758293 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1644432758294 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644432758309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644432758684 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644432758684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.242 " "Worst-case setup slack is -14.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.242           -3773.491 cpuClock  " "  -14.242           -3773.491 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.712            -546.399 T80s:cpu1\|IORQ_n  " "   -6.712            -546.399 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.708            -222.933 BRG:brg2\|baud_clk  " "   -5.708            -222.933 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.460            -217.738 BRG:brg1\|baud_clk  " "   -5.460            -217.738 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.206            -221.793 BRG:brg4\|baud_clk  " "   -5.206            -221.793 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.059            -216.210 BRG:brg3\|baud_clk  " "   -5.059            -216.210 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.687               0.000 altera_reserved_tck  " "   45.687               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432758686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.876 " "Worst-case hold slack is -0.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876             -24.617 T80s:cpu1\|IORQ_n  " "   -0.876             -24.617 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 BRG:brg3\|baud_clk  " "    0.394               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 BRG:brg2\|baud_clk  " "    0.397               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 BRG:brg4\|baud_clk  " "    0.448               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 BRG:brg1\|baud_clk  " "    0.455               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 cpuClock  " "    0.456               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432758708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.720 " "Worst-case recovery slack is -4.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720            -124.880 BRG:brg1\|baud_clk  " "   -4.720            -124.880 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.641            -120.682 BRG:brg2\|baud_clk  " "   -4.641            -120.682 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499            -119.005 BRG:brg3\|baud_clk  " "   -4.499            -119.005 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499            -118.973 BRG:brg4\|baud_clk  " "   -4.499            -118.973 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.599               0.000 altera_reserved_tck  " "   96.599               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432758716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.805 " "Worst-case removal slack is 0.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 BRG:brg2\|baud_clk  " "    0.805               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 BRG:brg4\|baud_clk  " "    0.993               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 BRG:brg1\|baud_clk  " "    1.066               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130               0.000 BRG:brg3\|baud_clk  " "    1.130               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 altera_reserved_tck  " "    1.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432758726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -610.817 T80s:cpu1\|IORQ_n  " "   -3.201            -610.817 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg1\|baud_clk  " "   -3.201             -83.953 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg2\|baud_clk  " "   -3.201             -83.953 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg3\|baud_clk  " "   -3.201             -83.953 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg4\|baud_clk  " "   -3.201             -83.953 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -524.911 cpuClock  " "   -1.487            -524.911 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432758733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432758733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432759138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432759138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432759138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432759138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.708 ns " "Worst Case Available Settling Time: 342.708 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432759138 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432759138 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644432759138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644432759149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644432759195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644432760343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|data_sig\[7\] clk " "Register sd_controller:sd1\|data_sig\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1644432760801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1644432760801 "|Microcomputer|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432760809 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432760809 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1644432760809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644432760855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644432760855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.295 " "Worst-case setup slack is -13.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.295           -3531.845 cpuClock  " "  -13.295           -3531.845 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.184            -511.178 T80s:cpu1\|IORQ_n  " "   -6.184            -511.178 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.296            -207.092 BRG:brg2\|baud_clk  " "   -5.296            -207.092 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.099            -203.943 BRG:brg1\|baud_clk  " "   -5.099            -203.943 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.833            -206.336 BRG:brg4\|baud_clk  " "   -4.833            -206.336 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.741            -200.995 BRG:brg3\|baud_clk  " "   -4.741            -200.995 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.044               0.000 altera_reserved_tck  " "   46.044               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432760865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.800 " "Worst-case hold slack is -0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800             -28.614 T80s:cpu1\|IORQ_n  " "   -0.800             -28.614 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 BRG:brg3\|baud_clk  " "    0.368               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 BRG:brg2\|baud_clk  " "    0.369               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 cpuClock  " "    0.402               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 BRG:brg1\|baud_clk  " "    0.405               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 BRG:brg4\|baud_clk  " "    0.405               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432760890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.452 " "Worst-case recovery slack is -4.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.452            -117.700 BRG:brg1\|baud_clk  " "   -4.452            -117.700 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.403            -114.321 BRG:brg2\|baud_clk  " "   -4.403            -114.321 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.268            -112.810 BRG:brg4\|baud_clk  " "   -4.268            -112.810 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.265            -112.949 BRG:brg3\|baud_clk  " "   -4.265            -112.949 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.780               0.000 altera_reserved_tck  " "   96.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432760903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.796 " "Worst-case removal slack is 0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 BRG:brg2\|baud_clk  " "    0.796               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 BRG:brg4\|baud_clk  " "    0.995               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 BRG:brg1\|baud_clk  " "    1.043               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 BRG:brg3\|baud_clk  " "    1.115               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 altera_reserved_tck  " "    1.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432760915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -605.680 T80s:cpu1\|IORQ_n  " "   -3.201            -605.680 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg1\|baud_clk  " "   -3.201             -83.953 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg2\|baud_clk  " "   -3.201             -83.953 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg3\|baud_clk  " "   -3.201             -83.953 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -83.953 BRG:brg4\|baud_clk  " "   -3.201             -83.953 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -524.911 cpuClock  " "   -1.487            -524.911 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.264               0.000 altera_reserved_tck  " "   49.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432760923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432760923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432761402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432761402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432761402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432761402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.357 ns " "Worst Case Available Settling Time: 343.357 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432761402 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432761402 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644432761402 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644432761420 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sd_controller:sd1\|data_sig\[7\] clk " "Register sd_controller:sd1\|data_sig\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1644432761710 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1644432761710 "|Microcomputer|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432761718 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1644432761718 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1644432761718 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1644432761734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1644432761734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.644 " "Worst-case setup slack is -5.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.644           -1451.385 cpuClock  " "   -5.644           -1451.385 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.145            -138.849 T80s:cpu1\|IORQ_n  " "   -2.145            -138.849 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.138             -69.298 BRG:brg2\|baud_clk  " "   -2.138             -69.298 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058             -68.443 BRG:brg1\|baud_clk  " "   -2.058             -68.443 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901             -69.467 BRG:brg4\|baud_clk  " "   -1.901             -69.467 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777             -66.167 BRG:brg3\|baud_clk  " "   -1.777             -66.167 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.393               0.000 altera_reserved_tck  " "   48.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432761748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.185 " "Worst-case hold slack is -0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -2.168 T80s:cpu1\|IORQ_n  " "   -0.185              -2.168 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 BRG:brg1\|baud_clk  " "    0.139               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 BRG:brg3\|baud_clk  " "    0.148               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 BRG:brg2\|baud_clk  " "    0.151               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 BRG:brg4\|baud_clk  " "    0.171               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 cpuClock  " "    0.186               0.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432761781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.747 " "Worst-case recovery slack is -1.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747             -44.786 BRG:brg2\|baud_clk  " "   -1.747             -44.786 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698             -44.268 BRG:brg4\|baud_clk  " "   -1.698             -44.268 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669             -43.650 BRG:brg3\|baud_clk  " "   -1.669             -43.650 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594             -41.894 BRG:brg1\|baud_clk  " "   -1.594             -41.894 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.418               0.000 altera_reserved_tck  " "   98.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432761800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.257 " "Worst-case removal slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 BRG:brg2\|baud_clk  " "    0.257               0.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 BRG:brg4\|baud_clk  " "    0.284               0.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 BRG:brg1\|baud_clk  " "    0.311               0.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 BRG:brg3\|baud_clk  " "    0.338               0.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 altera_reserved_tck  " "    0.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432761819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -353.000 cpuClock  " "   -1.000            -353.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -281.326 T80s:cpu1\|IORQ_n  " "   -1.000            -281.326 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg1\|baud_clk  " "   -1.000             -53.000 BRG:brg1\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg2\|baud_clk  " "   -1.000             -53.000 BRG:brg2\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg3\|baud_clk  " "   -1.000             -53.000 BRG:brg3\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -53.000 BRG:brg4\|baud_clk  " "   -1.000             -53.000 BRG:brg4\|baud_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644432761835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644432761835 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432762411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432762411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432762411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432762411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.223 ns " "Worst Case Available Settling Time: 347.223 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432762411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644432762411 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644432762411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644432762920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644432762923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 127 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644432763206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  9 13:52:43 2022 " "Processing ended: Wed Feb  9 13:52:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644432763206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644432763206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644432763206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644432763206 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1644432764196 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 294 s " "Quartus Prime Full Compilation was successful. 0 errors, 294 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644432764197 ""}
