

================================================================
== Vitis HLS Report for 'sha_update'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.844 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50803|    57395|  0.406 ms|  0.459 ms|  50803|  57395|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_local_memcpy_fu_88    |local_memcpy   |        1|       49|  8.000 ns|  0.392 us|    1|   49|       no|
        |grp_sha_transform_fu_100  |sha_transform  |      395|      395|  3.160 us|  3.160 us|  395|  395|       no|
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- sha_update_label4  |    50800|    57344|  400 ~ 448|          -|          -|  127 ~ 128|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 7 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%count_addr_02 = alloca i32 1"   --->   Operation 8 'alloca' 'count_addr_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_1" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/sha.tcl:17]   --->   Operation 9 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count" [data/benchmarks/sha/sha.c:156]   --->   Operation 10 'read' 'count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buffer_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %buffer_offset" [data/benchmarks/sha/sha.c:156]   --->   Operation 11 'read' 'buffer_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sha_info_count_lo_load = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:156]   --->   Operation 12 'load' 'sha_info_count_lo_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln156)   --->   "%shl_ln156 = shl i32 %count_read, i32 3" [data/benchmarks/sha/sha.c:156]   --->   Operation 13 'shl' 'shl_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln156 = add i32 %sha_info_count_lo_load, i32 %shl_ln156" [data/benchmarks/sha/sha.c:156]   --->   Operation 14 'add' 'add_ln156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln156 = icmp_ult  i32 %add_ln156, i32 %sha_info_count_lo_load" [data/benchmarks/sha/sha.c:156]   --->   Operation 15 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sha_info_count_hi_load = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:157]   --->   Operation 16 'load' 'sha_info_count_hi_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln157 = add i32 %sha_info_count_hi_load, i32 1" [data/benchmarks/sha/sha.c:157]   --->   Operation 17 'add' 'add_ln157' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln160)   --->   "%select_ln156 = select i1 %icmp_ln156, i32 %add_ln157, i32 %sha_info_count_hi_load" [data/benchmarks/sha/sha.c:156]   --->   Operation 18 'select' 'select_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln159 = store i32 %add_ln156, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:159]   --->   Operation 19 'store' 'store_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln160)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %count_read, i32 29, i32 31" [data/benchmarks/sha/sha.c:160]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln160)   --->   "%zext_ln160 = zext i3 %lshr_ln" [data/benchmarks/sha/sha.c:160]   --->   Operation 21 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln160 = add i32 %select_ln156, i32 %zext_ln160" [data/benchmarks/sha/sha.c:160]   --->   Operation 22 'add' 'add_ln160' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_read, i32 6, i32 31" [data/benchmarks/sha/sha.c:163]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%icmp_ln163 = icmp_sgt  i26 %tmp, i26 0" [data/benchmarks/sha/sha.c:163]   --->   Operation 24 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln157 = store i32 %add_ln160, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:157]   --->   Operation 25 'store' 'store_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln156 = store i32 %count_read, i32 %count_addr_02" [data/benchmarks/sha/sha.c:156]   --->   Operation 26 'store' 'store_ln156' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln163 = br void %while.body" [data/benchmarks/sha/sha.c:163]   --->   Operation 28 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%count_load = load i32 %count_addr_02" [data/benchmarks/sha/sha.c:168]   --->   Operation 29 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_load, i32 6, i32 31" [data/benchmarks/sha/sha.c:163]   --->   Operation 30 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.84ns)   --->   "%icmp_ln163_1 = icmp_sgt  i26 %tmp_2, i26 0" [data/benchmarks/sha/sha.c:163]   --->   Operation 31 'icmp' 'icmp_ln163_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163_1, void %while.end.loopexit, void %while.body.split" [data/benchmarks/sha/sha.c:163]   --->   Operation 32 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [data/benchmarks/sha/sha.c:163]   --->   Operation 33 'load' 'idx_load' <Predicate = (icmp_ln163_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %idx_load" [data/benchmarks/sha/sha.c:163]   --->   Operation 34 'trunc' 'trunc_ln163' <Predicate = (icmp_ln163_1)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.99ns)   --->   "%call_ln165 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 64, i14 %trunc_ln163, i32 %sha_info_data" [data/benchmarks/sha/sha.c:165]   --->   Operation 35 'call' 'call_ln165' <Predicate = (icmp_ln163_1)> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln168 = add i32 %count_load, i32 4294967232" [data/benchmarks/sha/sha.c:168]   --->   Operation 36 'add' 'add_ln168' <Predicate = (icmp_ln163_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.88ns)   --->   "%add_ln163 = add i32 %idx_load, i32 64" [data/benchmarks/sha/sha.c:163]   --->   Operation 37 'add' 'add_ln163' <Predicate = (icmp_ln163_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln168 = store i32 %add_ln168, i32 %count_addr_02" [data/benchmarks/sha/sha.c:168]   --->   Operation 38 'store' 'store_ln168' <Predicate = (icmp_ln163_1)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln163 = store i32 %add_ln163, i32 %idx" [data/benchmarks/sha/sha.c:163]   --->   Operation 39 'store' 'store_ln163' <Predicate = (icmp_ln163_1)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln163_1 = trunc i32 %count_read" [data/benchmarks/sha/sha.c:163]   --->   Operation 40 'trunc' 'trunc_ln163_1' <Predicate = (!icmp_ln163_1 & icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %count_read, i32 6, i32 13" [data/benchmarks/sha/sha.c:163]   --->   Operation 41 'partselect' 'tmp_1' <Predicate = (!icmp_ln163_1 & icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_1, i6 0" [data/benchmarks/sha/sha.c:163]   --->   Operation 42 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln163_1 & icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i6 %trunc_ln163_1" [data/benchmarks/sha/sha.c:170]   --->   Operation 43 'zext' 'zext_ln170' <Predicate = (!icmp_ln163_1 & icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.22ns)   --->   "%select_ln170 = select i1 %icmp_ln163, i32 %zext_ln170, i32 %count_read" [data/benchmarks/sha/sha.c:170]   --->   Operation 44 'select' 'select_ln170' <Predicate = (!icmp_ln163_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.34ns)   --->   "%select_ln170_1 = select i1 %icmp_ln163, i14 %and_ln, i14 0" [data/benchmarks/sha/sha.c:170]   --->   Operation 45 'select' 'select_ln170_1' <Predicate = (!icmp_ln163_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [2/2] (1.99ns)   --->   "%call_ln170 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 %select_ln170, i14 %select_ln170_1, i32 %sha_info_data" [data/benchmarks/sha/sha.c:170]   --->   Operation 46 'call' 'call_ln170' <Predicate = (!icmp_ln163_1)> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln165 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 64, i14 %trunc_ln163, i32 %sha_info_data" [data/benchmarks/sha/sha.c:165]   --->   Operation 47 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln166 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:166]   --->   Operation 48 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln164 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 128, i64 127" [data/benchmarks/sha/sha.c:164]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/sha/sha.c:169]   --->   Operation 50 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln166 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:166]   --->   Operation 51 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln163 = br void %while.body" [data/benchmarks/sha/sha.c:163]   --->   Operation 52 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln170 = call void @local_memcpy, i8 %buffer_r, i1 %buffer_offset_read, i32 %select_ln170, i14 %select_ln170_1, i32 %sha_info_data" [data/benchmarks/sha/sha.c:170]   --->   Operation 53 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln171 = ret" [data/benchmarks/sha/sha.c:171]   --->   Operation 54 'ret' 'ret_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sha_info_count_lo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sha_info_count_hi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sha_info_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca           ) [ 0111110]
count_addr_02           (alloca           ) [ 0111110]
specpipeline_ln17       (specpipeline     ) [ 0000000]
count_read              (read             ) [ 0011110]
buffer_offset_read      (read             ) [ 0011111]
sha_info_count_lo_load  (load             ) [ 0000000]
shl_ln156               (shl              ) [ 0000000]
add_ln156               (add              ) [ 0000000]
icmp_ln156              (icmp             ) [ 0000000]
sha_info_count_hi_load  (load             ) [ 0000000]
add_ln157               (add              ) [ 0000000]
select_ln156            (select           ) [ 0000000]
store_ln159             (store            ) [ 0000000]
lshr_ln                 (partselect       ) [ 0000000]
zext_ln160              (zext             ) [ 0000000]
add_ln160               (add              ) [ 0000000]
tmp                     (partselect       ) [ 0000000]
icmp_ln163              (icmp             ) [ 0011110]
store_ln157             (store            ) [ 0000000]
store_ln156             (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln163                (br               ) [ 0000000]
count_load              (load             ) [ 0000000]
tmp_2                   (partselect       ) [ 0000000]
icmp_ln163_1            (icmp             ) [ 0011110]
br_ln163                (br               ) [ 0000000]
idx_load                (load             ) [ 0000000]
trunc_ln163             (trunc            ) [ 0001000]
add_ln168               (add              ) [ 0000000]
add_ln163               (add              ) [ 0000000]
store_ln168             (store            ) [ 0000000]
store_ln163             (store            ) [ 0000000]
trunc_ln163_1           (trunc            ) [ 0000000]
tmp_1                   (partselect       ) [ 0000000]
and_ln                  (bitconcatenate   ) [ 0000000]
zext_ln170              (zext             ) [ 0000000]
select_ln170            (select           ) [ 0000001]
select_ln170_1          (select           ) [ 0000001]
call_ln165              (call             ) [ 0000000]
speclooptripcount_ln164 (speclooptripcount) [ 0000000]
specloopname_ln169      (specloopname     ) [ 0000000]
call_ln166              (call             ) [ 0000000]
br_ln163                (br               ) [ 0000000]
call_ln170              (call             ) [ 0000000]
ret_ln171               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sha_info_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_info_digest">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_memcpy"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_transform"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="idx_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="count_addr_02_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_addr_02/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="count_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buffer_offset_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_offset_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_local_memcpy_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="32" slack="0"/>
<pin id="93" dir="0" index="4" bw="14" slack="0"/>
<pin id="94" dir="0" index="5" bw="32" slack="0"/>
<pin id="95" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/2 call_ln170/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_sha_transform_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln166/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sha_info_count_lo_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_count_lo_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shl_ln156_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln156/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln156_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln156_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sha_info_count_hi_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_count_hi_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln157_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln156_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln156/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln159_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lshr_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="6" slack="0"/>
<pin id="159" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln160_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln160_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="26" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln163_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="26" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln157_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln156_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="count_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="26" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln163_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="26" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="idx_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln163_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln163/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln168_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln163_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln168_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln163_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln163_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln163_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln170_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln170_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln170_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="14" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170_1/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="idx_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="301" class="1005" name="count_addr_02_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_addr_02 "/>
</bind>
</comp>

<comp id="308" class="1005" name="count_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="buffer_offset_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="buffer_offset_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln163_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln163 "/>
</bind>
</comp>

<comp id="329" class="1005" name="trunc_ln163_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="1"/>
<pin id="331" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln163 "/>
</bind>
</comp>

<comp id="334" class="1005" name="select_ln170_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln170 "/>
</bind>
</comp>

<comp id="339" class="1005" name="select_ln170_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="1"/>
<pin id="341" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln170_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="76" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="108" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="108" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="124" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="134" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="130" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="118" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="76" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="154" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="140" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="76" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="168" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="76" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="223"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="237"><net_src comp="206" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="225" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="233" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="258" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="255" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="3"/><net_sink comp="88" pin=3"/></net>

<net id="291"><net_src comp="267" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="88" pin=4"/></net>

<net id="297"><net_src comp="68" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="304"><net_src comp="72" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="311"><net_src comp="76" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="318"><net_src comp="82" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="323"><net_src comp="184" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="332"><net_src comp="228" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="337"><net_src comp="279" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="342"><net_src comp="286" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="88" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sha_info_count_lo | {1 }
	Port: sha_info_count_hi | {1 }
	Port: sha_info_data | {2 3 6 }
	Port: sha_info_digest | {4 5 }
 - Input state : 
	Port: sha_update : buffer_r | {2 3 6 }
	Port: sha_update : buffer_offset | {1 }
	Port: sha_update : count | {1 }
	Port: sha_update : sha_info_count_lo | {1 }
	Port: sha_update : sha_info_count_hi | {1 }
	Port: sha_update : sha_info_data | {4 5 }
	Port: sha_update : sha_info_digest | {4 5 }
  - Chain level:
	State 1
		icmp_ln156 : 1
		add_ln157 : 1
		select_ln156 : 2
		store_ln159 : 1
		zext_ln160 : 1
		add_ln160 : 3
		icmp_ln163 : 1
		store_ln157 : 4
		store_ln0 : 1
	State 2
		tmp_2 : 1
		icmp_ln163_1 : 2
		br_ln163 : 3
		trunc_ln163 : 1
		call_ln165 : 2
		add_ln168 : 1
		add_ln163 : 1
		store_ln168 : 2
		store_ln163 : 2
		and_ln : 1
		zext_ln170 : 1
		select_ln170 : 2
		select_ln170_1 : 2
		call_ln170 : 3
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |     grp_local_memcpy_fu_88    |    0    | 0.905429|   187   |   374   |    0    |
|          |    grp_sha_transform_fu_100   |    0    | 3.26757 |   1351  |   1594  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        add_ln156_fu_118       |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln157_fu_134       |    0    |    0    |    0    |    39   |    0    |
|    add   |        add_ln160_fu_168       |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln168_fu_233       |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln163_fu_239       |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |       icmp_ln156_fu_124       |    0    |    0    |    0    |    39   |    0    |
|   icmp   |       icmp_ln163_fu_184       |    0    |    0    |    0    |    33   |    0    |
|          |      icmp_ln163_1_fu_219      |    0    |    0    |    0    |    33   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |      select_ln156_fu_140      |    0    |    0    |    0    |    32   |    0    |
|  select  |      select_ln170_fu_279      |    0    |    0    |    0    |    32   |    0    |
|          |     select_ln170_1_fu_286     |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   |     count_read_read_fu_76     |    0    |    0    |    0    |    0    |    0    |
|          | buffer_offset_read_read_fu_82 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    shl   |        shl_ln156_fu_112       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         lshr_ln_fu_154        |    0    |    0    |    0    |    0    |    0    |
|partselect|           tmp_fu_174          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_209         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_258         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   zext   |       zext_ln160_fu_164       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln170_fu_275       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   trunc  |       trunc_ln163_fu_228      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln163_1_fu_255     |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         and_ln_fu_267         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |  4.173  |   1538  |   2346  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|buffer_offset_read_reg_315|    1   |
|   count_addr_02_reg_301  |   32   |
|    count_read_reg_308    |   32   |
|    icmp_ln163_reg_320    |    1   |
|        idx_reg_294       |   32   |
|  select_ln170_1_reg_339  |   14   |
|   select_ln170_reg_334   |   32   |
|    trunc_ln163_reg_329   |   14   |
+--------------------------+--------+
|           Total          |   158  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_local_memcpy_fu_88 |  p3  |   3  |  32  |   96   ||    14   |
| grp_local_memcpy_fu_88 |  p4  |   4  |  14  |   56   ||    20   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   152  || 0.872571||    34   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    4   |  1538  |  2346  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   34   |    -   |
|  Register |    -   |    -   |   158  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |  1696  |  2380  |    0   |
+-----------+--------+--------+--------+--------+--------+
