<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group Instance : \TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)"></a>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)'>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)" >\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)" >Variables</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)">Variables for Group Instance  \TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_edge_cp"  onclick="checkLink(this)" target="detailFrame">reg_bit_edge_cp</a></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="grp321.html" >Go back</a><br clear=all>
<span class=titlename>Group Instances:</span>
<br clear=all>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)</a><br>
<a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)"  onclick="showContent('\\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)')">\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58980</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36361</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13441</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12288</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59027</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35868</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13218</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12026</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59644</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35595</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12615</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11409</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59009</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35628</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12886</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11700</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59641</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35198</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12679</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11485</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58953</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35794</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13184</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11972</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59117</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35670</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12996</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11902</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58402</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35817</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12963</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11822</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58574</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36385</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13722</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12512</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59648</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35089</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12260</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11074</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">57624</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">37139</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">14332</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">13177</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59646</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35473</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12731</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11545</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58613</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36728</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13832</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12659</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59376</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35519</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12829</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11686</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59464</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35775</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12820</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11696</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59421</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35216</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12503</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11300</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58166</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36673</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13686</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12475</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59256</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35491</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12968</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11764</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58418</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36369</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13760</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12564</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58989</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35230</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12011</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">10797</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59795</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35164</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12549</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11348</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59553</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35184</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12364</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11194</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">57800</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36963</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">14045</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12864</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59026</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36093</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13522</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12336</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59232</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36109</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13241</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12076</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59521</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35374</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12359</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11159</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59429</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35810</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13200</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12011</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58762</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35875</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13103</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11953</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">60057</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">34782</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12152</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11028</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58062</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36685</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13725</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12506</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59491</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35296</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12583</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11398</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59309</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">34910</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">11897</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">10709</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59011</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35948</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13443</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12271</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59739</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">34998</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12240</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11059</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58001</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36762</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13953</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12726</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59585</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35534</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12841</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11678</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58902</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36439</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13994</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12809</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58275</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36620</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13952</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12664</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59767</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35472</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12757</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11603</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59965</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">34672</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12042</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">10866</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">59796</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35043</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12362</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11140</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58859</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">35888</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">12998</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">11791</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)'>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_cp">Summary for Variable reg_bit_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>value[0]</td>
<td class="rt">58182</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>value[1]</td>
<td class="rt">36605</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_edge_cp"></a><span class="repname" id="inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_edge_cp">Summary for Variable reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for reg_bit_edge_cp</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>fall</td>
<td class="rt">13901</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>rise</td>
<td class="rt">12650</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(8).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[13]_(9).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(10).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(11).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(8).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[14]_(9).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(10).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(11).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(8).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[15]_(9).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(10).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(11).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(3).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(4).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(5).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(6).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(7).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(8).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[16]_(9).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17].reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(1).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(10).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(11).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
  <ul name="\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2)">
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_cp">Variable : reg_bit_cp</a>    </li>
    <li>
      <a href="#inst_tag_\TB.soc_ifc_reg_uvm .seed_bit_cg[17]_(2).reg_bit_edge_cp">Variable : reg_bit_edge_cp</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
