
---------- Begin Simulation Statistics ----------
final_tick                                41332058500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79121                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   149047                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1263.88                       # Real time elapsed on the host
host_tick_rate                               32702473                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041332                       # Number of seconds simulated
sim_ticks                                 41332058500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119951540                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58053969                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.826641                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.826641                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5498779                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3101699                       # number of floating regfile writes
system.cpu.idleCycles                           87304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               484952                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22153200                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.371345                       # Inst execution rate
system.cpu.iew.exec_refs                     39500737                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15949314                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5307862                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23884944                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 74                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7111                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16315490                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           201057440                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23551423                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1047159                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             196025150                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  36959                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3411388                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 390244                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3488511                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1213                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       370473                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         114479                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 219642210                       # num instructions consuming a value
system.cpu.iew.wb_count                     195597606                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619990                       # average fanout of values written-back
system.cpu.iew.wb_producers                 136176063                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.366173                       # insts written-back per cycle
system.cpu.iew.wb_sent                      195782964                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                299294952                       # number of integer regfile reads
system.cpu.int_regfile_writes               155484070                       # number of integer regfile writes
system.cpu.ipc                               1.209715                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.209715                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1781727      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151500849     76.88%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               764372      0.39%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                854008      0.43%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              477089      0.24%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  457      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193797      0.10%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               383967      0.19%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1250160      0.63%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                313      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22749339     11.54%     91.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14474696      7.34%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1030711      0.52%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1610771      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197072314                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5392937                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10628696                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5013133                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6594370                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2893887                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014684                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2420682     83.65%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  12728      0.44%     84.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   560      0.02%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 215098      7.43%     91.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                101923      3.52%     95.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19618      0.68%     95.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           123260      4.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              192791537                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          469070588                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    190584473                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         207144326                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  201057258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 197072314                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 182                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12680049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             83960                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            116                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     18994463                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82576814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.386533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.462551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31723112     38.42%     38.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6963414      8.43%     46.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8206038      9.94%     56.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9041405     10.95%     67.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7819709      9.47%     77.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5976869      7.24%     84.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6815336      8.25%     92.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3730036      4.52%     97.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2300895      2.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82576814                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.384013                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            666173                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           165436                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23884944                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16315490                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83578984                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82664118                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          886                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808381                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            886                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23976108                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19669686                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            486250                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10026155                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9499647                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.748655                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1127214                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          539654                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508139                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31515                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          451                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        12640329                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            385816                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80778433                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.332025                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.813474                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34615312     42.85%     42.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10280816     12.73%     55.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5289219      6.55%     62.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9382261     11.61%     73.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2534847      3.14%     76.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3821356      4.73%     81.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3362739      4.16%     85.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1986347      2.46%     88.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9505536     11.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80778433                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9505536                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34691336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34691336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34691336                       # number of overall hits
system.cpu.dcache.overall_hits::total        34691336                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       352767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352767                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       352767                       # number of overall misses
system.cpu.dcache.overall_misses::total        352767                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22455461992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22455461992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22455461992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22455461992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35044103                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35044103                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35044103                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35044103                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63655.222830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63655.222830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63655.222830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63655.222830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23795                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.053724                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242967                       # number of writebacks
system.cpu.dcache.writebacks::total            242967                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        93968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        93968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93968                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18145289492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18145289492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18145289492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18145289492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70113.445152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70113.445152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70113.445152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70113.445152                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19306722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19306722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       159796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        159796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8124672000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8124672000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19466518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19466518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50844.026133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50844.026133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        81779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        81779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78017                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78017                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4251337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4251337500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54492.450363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54492.450363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       192971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       192971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14330789992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14330789992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74263.956719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74263.956719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12189                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13893951992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13893951992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76854.731068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76854.731068                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.646539                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34950135                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.047933                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.646539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70347004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70347004                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19928919                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29352822                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30880120                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2024709                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 390244                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9274881                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                100709                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              205587554                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                545308                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23575822                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15949318                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23460                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109817                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21160389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      111046800                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23976108                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11135000                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      60922928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  981884                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  353                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2180                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17359566                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                170227                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82576814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.556227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.367760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47336587     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1486372      1.80%     59.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3843852      4.65%     63.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3135528      3.80%     67.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2008764      2.43%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2326273      2.82%     72.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2405913      2.91%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1865703      2.26%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18167822     22.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82576814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.290043                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.343349                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17212895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17212895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17212895                       # number of overall hits
system.cpu.icache.overall_hits::total        17212895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146670                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146670                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146670                       # number of overall misses
system.cpu.icache.overall_misses::total        146670                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2009826500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2009826500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2009826500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2009826500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17359565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17359565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17359565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17359565                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008449                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13703.051067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13703.051067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13703.051067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13703.051067                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          359                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145394                       # number of writebacks
system.cpu.icache.writebacks::total            145394                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          768                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          768                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          768                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          768                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145902                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145902                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145902                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145902                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1837949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1837949500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1837949500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1837949500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008405                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12597.150827                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12597.150827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12597.150827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12597.150827                       # average overall mshr miss latency
system.cpu.icache.replacements                 145394                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17212895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17212895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146670                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146670                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2009826500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2009826500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17359565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17359565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13703.051067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13703.051067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145902                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1837949500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1837949500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12597.150827                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12597.150827                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.611167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17358797                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145902                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.975730                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.611167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989475                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989475                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34865032                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34865032                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17359889                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           460                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4060673                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1425682                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                32522                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1213                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 737904                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48031                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41332058500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 390244                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21031063                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9916606                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2633                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31734487                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              19501781                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              204045995                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                134155                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 812084                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1019                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               18336245                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              18                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           227297132                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   534526272                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                314706079                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6401245                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 18964339                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      38                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11707698                       # count of insts added to the skid buffer
system.cpu.rob.reads                        272247591                       # The number of ROB reads
system.cpu.rob.writes                       403841271                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49666                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194204                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144538                       # number of overall hits
system.l2.overall_hits::.cpu.data               49666                       # number of overall hits
system.l2.overall_hits::total                  194204                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209132                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1363                       # number of overall misses
system.l2.overall_misses::.cpu.data            209132                       # number of overall misses
system.l2.overall_misses::total                210495                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17223624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17319589000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95965000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17223624000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17319589000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258798                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404699                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258798                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404699                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808090                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520127                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808090                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520127                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70407.190022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82357.668841                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82280.286943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70407.190022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82357.668841                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82280.286943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198754                       # number of writebacks
system.l2.writebacks::total                    198754                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82039500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15096599750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15178639250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82039500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15096599750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15178639250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520127                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520127                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60190.388848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72186.942936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72109.262690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60190.388848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72186.942936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72109.262690                       # average overall mshr miss latency
system.l2.replacements                         202632                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242967                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145394                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145394                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145394                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145394                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19662                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161133                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13408668000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13408668000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83214.909423                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83214.909423                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11770268250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11770268250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73046.913109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73046.913109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95965000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95965000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70407.190022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70407.190022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82039500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82039500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60190.388848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60190.388848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3814956000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3814956000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79479.905831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79479.905831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3326331500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3326331500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69300.016667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69300.016667                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8122.971479                       # Cycle average of tags in use
system.l2.tags.total_refs                      808305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.834027                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.670220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.880136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8068.421124                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991574                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6677464                       # Number of tag accesses
system.l2.tags.data_accesses                  6677464                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000708859500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11888                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11888                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              610905                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186905                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198754                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210495                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198754                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.704997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.838395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.114902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11883     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11888                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.716521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.682252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.094073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8124     68.34%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.16%     68.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2880     24.23%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              721      6.06%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              144      1.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11888                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13471680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    325.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41331800500                       # Total gap between requests
system.mem_ctrls.avgGap                     100994.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13384128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2110516.707025371026                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 323819535.869475305080                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 307714264.945212006569                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1363                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198754                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     37060500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8195218750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 986821004000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27190.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39186.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4965037.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13384448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13471680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1363                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209132                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210495                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198754                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198754                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2110517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    323827278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        325937795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2110517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2110517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    307757621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       307757621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    307757621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2110517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    323827278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       633695416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210490                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198726                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12466                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4285591750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8232279250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20360.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39110.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78026                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91388                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239798                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.215123                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.794753                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.538186                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173705     72.44%     72.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45407     18.94%     91.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9545      3.98%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5261      2.19%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3513      1.46%     99.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1252      0.52%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          625      0.26%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          214      0.09%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          276      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239798                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13471360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              325.930053                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              307.714265                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       857721060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455878170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751463580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518257260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3262509120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17901925590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    796204800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24543959580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.823789                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1919429000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1380080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38032549500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       854465220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454155240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751435020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519092460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3262509120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17811946530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    871976640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24525580230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.379113                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2116306500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1380080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  37835672000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198754                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3019                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161133                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49362                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622763                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26191936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26191936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26191936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210495                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301821000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263118750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19197                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180795                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145902                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78003                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437197                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775884                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1213081                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18642880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32112960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50755840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202633                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607333                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039269                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606395     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    938      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607333                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41332058500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792551500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218856493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388197999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
