INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/vivadoproject.srcs/sources_1/new/ServoDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module servo_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan/Documents/GitHub/ECE385FinalProject/FPGA/vivadoproject/vivadoproject.srcs/sim_1/new/ServoTestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ServoTestbench
