#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1836190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1836320 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1836c00 .functor NOT 1, L_0x1872350, C4<0>, C4<0>, C4<0>;
L_0x1872060 .functor XOR 1, L_0x1871e90, L_0x1871fc0, C4<0>, C4<0>;
L_0x1872240 .functor XOR 1, L_0x1872060, L_0x1872170, C4<0>, C4<0>;
v0x1860ab0_0 .net *"_ivl_10", 0 0, L_0x1872170;  1 drivers
v0x1860bb0_0 .net *"_ivl_12", 0 0, L_0x1872240;  1 drivers
v0x1860c90_0 .net *"_ivl_2", 0 0, L_0x1871df0;  1 drivers
v0x1860d50_0 .net *"_ivl_4", 0 0, L_0x1871e90;  1 drivers
v0x1860e30_0 .net *"_ivl_6", 0 0, L_0x1871fc0;  1 drivers
v0x1860f60_0 .net *"_ivl_8", 0 0, L_0x1872060;  1 drivers
v0x1861040_0 .var "clk", 0 0;
v0x18610e0_0 .net "reset", 0 0, v0x185fa80_0;  1 drivers
v0x1861180_0 .var/2u "stats1", 159 0;
v0x18612f0_0 .var/2u "strobe", 0 0;
v0x18613b0_0 .net "tb_match", 0 0, L_0x1872350;  1 drivers
v0x1861470_0 .net "tb_mismatch", 0 0, L_0x1836c00;  1 drivers
v0x1861530_0 .net "w", 0 0, v0x185fb50_0;  1 drivers
v0x18615d0_0 .net "z_dut", 0 0, v0x1860700_0;  1 drivers
v0x1861670_0 .net "z_ref", 0 0, L_0x1827780;  1 drivers
L_0x1871df0 .concat [ 1 0 0 0], L_0x1827780;
L_0x1871e90 .concat [ 1 0 0 0], L_0x1827780;
L_0x1871fc0 .concat [ 1 0 0 0], v0x1860700_0;
L_0x1872170 .concat [ 1 0 0 0], L_0x1827780;
L_0x1872350 .cmp/eeq 1, L_0x1871df0, L_0x1872240;
S_0x18364b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1836320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1801a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1801a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1801ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1801b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1801b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1801b80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x1827780 .functor OR 1, L_0x18718b0, L_0x1871b60, C4<0>, C4<0>;
v0x1827980_0 .net *"_ivl_0", 31 0, L_0x1861740;  1 drivers
L_0x7f1858d200a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1827a20_0 .net *"_ivl_11", 28 0, L_0x7f1858d200a8;  1 drivers
L_0x7f1858d200f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x185eca0_0 .net/2u *"_ivl_12", 31 0, L_0x7f1858d200f0;  1 drivers
v0x185ed90_0 .net *"_ivl_14", 0 0, L_0x1871b60;  1 drivers
L_0x7f1858d20018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x185ee50_0 .net *"_ivl_3", 28 0, L_0x7f1858d20018;  1 drivers
L_0x7f1858d20060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x185ef80_0 .net/2u *"_ivl_4", 31 0, L_0x7f1858d20060;  1 drivers
v0x185f060_0 .net *"_ivl_6", 0 0, L_0x18718b0;  1 drivers
v0x185f120_0 .net *"_ivl_8", 31 0, L_0x1871a20;  1 drivers
v0x185f200_0 .net "clk", 0 0, v0x1861040_0;  1 drivers
v0x185f350_0 .var "next", 2 0;
v0x185f430_0 .net "reset", 0 0, v0x185fa80_0;  alias, 1 drivers
v0x185f4f0_0 .var "state", 2 0;
v0x185f5d0_0 .net "w", 0 0, v0x185fb50_0;  alias, 1 drivers
v0x185f690_0 .net "z", 0 0, L_0x1827780;  alias, 1 drivers
E_0x1831510 .event anyedge, v0x185f4f0_0, v0x185f5d0_0;
E_0x1830630 .event posedge, v0x185f200_0;
L_0x1861740 .concat [ 3 29 0 0], v0x185f4f0_0, L_0x7f1858d20018;
L_0x18718b0 .cmp/eq 32, L_0x1861740, L_0x7f1858d20060;
L_0x1871a20 .concat [ 3 29 0 0], v0x185f4f0_0, L_0x7f1858d200a8;
L_0x1871b60 .cmp/eq 32, L_0x1871a20, L_0x7f1858d200f0;
S_0x185f7d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0x1836320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x185f9c0_0 .net "clk", 0 0, v0x1861040_0;  alias, 1 drivers
v0x185fa80_0 .var "reset", 0 0;
v0x185fb50_0 .var "w", 0 0;
E_0x1830890/0 .event negedge, v0x185f200_0;
E_0x1830890/1 .event posedge, v0x185f200_0;
E_0x1830890 .event/or E_0x1830890/0, E_0x1830890/1;
S_0x185fc50 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1836320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x185fe60 .param/l "A" 0 4 9, C4<00>;
P_0x185fea0 .param/l "B" 0 4 9, C4<01>;
P_0x185fee0 .param/l "C" 0 4 9, C4<10>;
P_0x185ff20 .param/l "D" 0 4 9, C4<11>;
P_0x185ff60 .param/l "E" 0 4 9, C4<100>;
P_0x185ffa0 .param/l "F" 0 4 9, C4<101>;
v0x1860350_0 .net "clk", 0 0, v0x1861040_0;  alias, 1 drivers
v0x1860460_0 .net "reset", 0 0, v0x185fa80_0;  alias, 1 drivers
v0x1860570_0 .var "state", 2 0;
v0x1860610_0 .net "w", 0 0, v0x185fb50_0;  alias, 1 drivers
v0x1860700_0 .var "z", 0 0;
E_0x18169f0 .event posedge, v0x185f430_0, v0x185f200_0;
S_0x1860890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1836320;
 .timescale -12 -12;
E_0x1840530 .event anyedge, v0x18612f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18612f0_0;
    %nor/r;
    %assign/vec4 v0x18612f0_0, 0;
    %wait E_0x1840530;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x185f7d0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1830890;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x185fb50_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x185fa80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18364b0;
T_2 ;
    %wait E_0x1830630;
    %load/vec4 v0x185f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x185f4f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x185f350_0;
    %assign/vec4 v0x185f4f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18364b0;
T_3 ;
Ewait_0 .event/or E_0x1831510, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x185f4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x185f350_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x185f5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x185f350_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x185f5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x185f350_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x185f5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x185f350_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x185f5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x185f350_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x185f5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x185f350_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x185f5d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x185f350_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x185fc50;
T_4 ;
    %wait E_0x18169f0;
    %load/vec4 v0x1860460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1860700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1860570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1860610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1860700_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1860610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1860700_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1860610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1860700_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1860610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1860700_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1860610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1860700_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1860610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1860570_0, 0;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1860700_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1836320;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1861040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18612f0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1836320;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1861040_0;
    %inv;
    %store/vec4 v0x1861040_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1836320;
T_7 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x185f9c0_0, v0x1861470_0, v0x1861040_0, v0x18610e0_0, v0x1861530_0, v0x1861670_0, v0x18615d0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1836320;
T_8 ;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1861180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1836320;
T_9 ;
    %wait E_0x1830890;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1861180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1861180_0, 4, 32;
    %load/vec4 v0x18613b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1861180_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1861180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1861180_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1861670_0;
    %load/vec4 v0x1861670_0;
    %load/vec4 v0x18615d0_0;
    %xor;
    %load/vec4 v0x1861670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1861180_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1861180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1861180_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q6/iter0/response25/top_module.sv";
