module testbench();

timeunit 10ns;

timeprecision 1ns;

logic Clk = 0;

logic Reset_Load_clear, Run;

logic [7:0] A