<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RTC Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rtc__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RTC Registers<div class="ingroups"><a class="el" href="group__STM32F4xx__defines.html">STM32F4xx Defines</a> &raquo; <a class="el" href="group__rtc__defines.html">RTC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Real Time Clock registers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RTC Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__rtc__registers.png" border="0" usemap="#agroup____rtc____registers" alt=""/></div>
<map name="agroup____rtc____registers" id="agroup____rtc____registers">
<area shape="rect" href="group__rtc__alarm__values.html" title="Applies to RTC_ALRMAR and RTC_ALRMBR." alt="" coords="345,5,487,45"/>
<area shape="rect" href="group__rtc__calr__values.html" title=" " alt="" coords="329,69,503,109"/>
<area shape="rect" href="group__rtc__cr__values.html" title="Note: Bits [31:24] are reserved, and must be kept at reset value." alt="" coords="341,133,491,173"/>
<area shape="rect" href="group__rtc__defines.html" title="Defined Constants and Types for the STM32F4xx RTC" alt="" coords="5,313,104,338"/>
<area shape="rect" title="Real Time Clock registers." alt="" coords="152,313,263,338"/>
<area shape="rect" href="group__rtc__dr__values.html" title="Note: Bits [31:24] and [7:6] are reserved, and must be kept at reset value." alt="" coords="347,197,485,237"/>
<area shape="rect" href="group__rtc__isr__values.html" title="Note: Bits [31:17] and [15] are reserved, and must be kept at reset value." alt="" coords="342,262,490,317"/>
<area shape="rect" href="group__rtc__prer__values.html" title=" " alt="" coords="334,341,498,381"/>
<area shape="rect" href="group__rtc__tafcr__values.html" title=" " alt="" coords="311,406,521,461"/>
<area shape="rect" href="group__rtc__tr__values.html" title="Note: Bits [31:23], 15, and 7 are reserved, and must be kept at reset value." alt="" coords="345,485,487,525"/>
<area shape="rect" href="group__rtc__tsdr__values.html" title=" " alt="" coords="337,550,495,605"/>
<area shape="rect" href="group__rtc__tstr__values.html" title=" " alt="" coords="337,629,495,683"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rtc__tr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__tr__values.html">RTC Time register (RTC_TR) values</a></td></tr>
<tr class="memdesc:group__rtc__tr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Note: Bits [31:23], 15, and 7 are reserved, and must be kept at reset value. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__dr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__dr__values.html">RTC Date register (RTC_DR) values</a></td></tr>
<tr class="memdesc:group__rtc__dr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Note: Bits [31:24] and [7:6] are reserved, and must be kept at reset value. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__cr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__cr__values.html">RTC control register (RTC_CR) values</a></td></tr>
<tr class="memdesc:group__rtc__cr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Note: Bits [31:24] are reserved, and must be kept at reset value. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__isr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__isr__values.html">RTC initialization and status register (RTC_ISR) values</a></td></tr>
<tr class="memdesc:group__rtc__isr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Note: Bits [31:17] and [15] are reserved, and must be kept at reset value. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__prer__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__prer__values.html">RTC prescaler register (RTC_PRER) values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__alarm__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__alarm__values.html">RTC Alarm register values</a></td></tr>
<tr class="memdesc:group__rtc__alarm__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Applies to RTC_ALRMAR and RTC_ALRMBR. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__tstr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__tstr__values.html">RTC time stamp time register (RTC_TSTR) values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__tsdr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__tsdr__values.html">RTC time stamp date register (RTC_TSDR) values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__calr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__calr__values.html">RTC calibration register (RTC_CALR) values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rtc__tafcr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__tafcr__values.html">RTC tamper and alternate function configuration register (RTC_TAFCR) values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab7f3968366871c360f334e13b2e5f03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gab7f3968366871c360f334e13b2e5f03c">RTC_TR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x00)</td></tr>
<tr class="memdesc:gab7f3968366871c360f334e13b2e5f03c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC time register (RTC_TR)  <a href="group__rtc__registers.html#gab7f3968366871c360f334e13b2e5f03c">More...</a><br /></td></tr>
<tr class="separator:gab7f3968366871c360f334e13b2e5f03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eb15145a17a67b7e2d3bebde53aa96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga86eb15145a17a67b7e2d3bebde53aa96">RTC_DR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x04)</td></tr>
<tr class="memdesc:ga86eb15145a17a67b7e2d3bebde53aa96"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC date register (RTC_DR)  <a href="group__rtc__registers.html#ga86eb15145a17a67b7e2d3bebde53aa96">More...</a><br /></td></tr>
<tr class="separator:ga86eb15145a17a67b7e2d3bebde53aa96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12a646e66898472d5b47da87e6a39f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gab12a646e66898472d5b47da87e6a39f9">RTC_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x08)</td></tr>
<tr class="memdesc:gab12a646e66898472d5b47da87e6a39f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC control register (RTC_CR)  <a href="group__rtc__registers.html#gab12a646e66898472d5b47da87e6a39f9">More...</a><br /></td></tr>
<tr class="separator:gab12a646e66898472d5b47da87e6a39f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cc36a11795e461447f19b75ab3424e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gae2cc36a11795e461447f19b75ab3424e">RTC_ISR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x0c)</td></tr>
<tr class="memdesc:gae2cc36a11795e461447f19b75ab3424e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC initialization and status register (RTC_ISR)  <a href="group__rtc__registers.html#gae2cc36a11795e461447f19b75ab3424e">More...</a><br /></td></tr>
<tr class="separator:gae2cc36a11795e461447f19b75ab3424e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f602eed6e850324e6864df92284f6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga6f602eed6e850324e6864df92284f6c5">RTC_PRER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x10)</td></tr>
<tr class="memdesc:ga6f602eed6e850324e6864df92284f6c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC prescaler register (RTC_PRER)  <a href="group__rtc__registers.html#ga6f602eed6e850324e6864df92284f6c5">More...</a><br /></td></tr>
<tr class="separator:ga6f602eed6e850324e6864df92284f6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0bc0df97c0174474d9b40d4c77a50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga2b0bc0df97c0174474d9b40d4c77a50f">RTC_WUTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x14)</td></tr>
<tr class="memdesc:ga2b0bc0df97c0174474d9b40d4c77a50f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC wakeup timer register (RTC_WUTR)  <a href="group__rtc__registers.html#ga2b0bc0df97c0174474d9b40d4c77a50f">More...</a><br /></td></tr>
<tr class="separator:ga2b0bc0df97c0174474d9b40d4c77a50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8569e0a01af40c33a5a5a032c48d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gae8569e0a01af40c33a5a5a032c48d862">RTC_CALIBR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x18)</td></tr>
<tr class="memdesc:gae8569e0a01af40c33a5a5a032c48d862"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC calibration register (RTC_CALIBR) NB: see also RTC_CALR.  <a href="group__rtc__registers.html#gae8569e0a01af40c33a5a5a032c48d862">More...</a><br /></td></tr>
<tr class="separator:gae8569e0a01af40c33a5a5a032c48d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e42f3d5ad92ab8a5598ad9d8f30d2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga4e42f3d5ad92ab8a5598ad9d8f30d2ac">RTC_ALRMAR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x1c)</td></tr>
<tr class="memdesc:ga4e42f3d5ad92ab8a5598ad9d8f30d2ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC alarm X register (RTC_ALRMxR)  <a href="group__rtc__registers.html#ga4e42f3d5ad92ab8a5598ad9d8f30d2ac">More...</a><br /></td></tr>
<tr class="separator:ga4e42f3d5ad92ab8a5598ad9d8f30d2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9133a5540853ecbe332c037b24fe98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gaa9133a5540853ecbe332c037b24fe98f">RTC_ALRMBR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x20)</td></tr>
<tr class="separator:gaa9133a5540853ecbe332c037b24fe98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6487e9420e94ef109d0431f42c3c740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gab6487e9420e94ef109d0431f42c3c740">RTC_WPR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x24)</td></tr>
<tr class="memdesc:gab6487e9420e94ef109d0431f42c3c740"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC write protection register (RTC_WPR)  <a href="group__rtc__registers.html#gab6487e9420e94ef109d0431f42c3c740">More...</a><br /></td></tr>
<tr class="separator:gab6487e9420e94ef109d0431f42c3c740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31831515499751f2b047e98bc7bf433f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga31831515499751f2b047e98bc7bf433f">RTC_SSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x28)</td></tr>
<tr class="memdesc:ga31831515499751f2b047e98bc7bf433f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC sub second register (RTC_SSR) (high and med+ only)  <a href="group__rtc__registers.html#ga31831515499751f2b047e98bc7bf433f">More...</a><br /></td></tr>
<tr class="separator:ga31831515499751f2b047e98bc7bf433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f31c8249774ba3fe317d45ee7193ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gad1f31c8249774ba3fe317d45ee7193ee">RTC_SHIFTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x2c)</td></tr>
<tr class="memdesc:gad1f31c8249774ba3fe317d45ee7193ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC shift control register (RTC_SHIFTR) (high and med+ only)  <a href="group__rtc__registers.html#gad1f31c8249774ba3fe317d45ee7193ee">More...</a><br /></td></tr>
<tr class="separator:gad1f31c8249774ba3fe317d45ee7193ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5fd9c320bed9cf67fd2ab262a2d787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga3b5fd9c320bed9cf67fd2ab262a2d787">RTC_TSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x30)</td></tr>
<tr class="memdesc:ga3b5fd9c320bed9cf67fd2ab262a2d787"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC time stamp time register (RTC_TSTR)  <a href="group__rtc__registers.html#ga3b5fd9c320bed9cf67fd2ab262a2d787">More...</a><br /></td></tr>
<tr class="separator:ga3b5fd9c320bed9cf67fd2ab262a2d787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e2138d67ef50e75f212682ef83437e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gab1e2138d67ef50e75f212682ef83437e">RTC_TSDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x34)</td></tr>
<tr class="memdesc:gab1e2138d67ef50e75f212682ef83437e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC time stamp date register (RTC_TSDR)  <a href="group__rtc__registers.html#gab1e2138d67ef50e75f212682ef83437e">More...</a><br /></td></tr>
<tr class="separator:gab1e2138d67ef50e75f212682ef83437e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4232d0efe2370a09beee71638e4707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga3f4232d0efe2370a09beee71638e4707">RTC_TSSSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x38)</td></tr>
<tr class="memdesc:ga3f4232d0efe2370a09beee71638e4707"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC timestamp sub second register (RTC_TSSSR) (high and med+ only)  <a href="group__rtc__registers.html#ga3f4232d0efe2370a09beee71638e4707">More...</a><br /></td></tr>
<tr class="separator:ga3f4232d0efe2370a09beee71638e4707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf647bb57bb905fe6a9a3377ca34424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gafaf647bb57bb905fe6a9a3377ca34424">RTC_CALR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x3c)</td></tr>
<tr class="memdesc:gafaf647bb57bb905fe6a9a3377ca34424"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC calibration register (RTC_CALR) (high and med+ only)  <a href="group__rtc__registers.html#gafaf647bb57bb905fe6a9a3377ca34424">More...</a><br /></td></tr>
<tr class="separator:gafaf647bb57bb905fe6a9a3377ca34424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26de03df250ff35784528913577c72df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga26de03df250ff35784528913577c72df">RTC_TAFCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x40)</td></tr>
<tr class="memdesc:ga26de03df250ff35784528913577c72df"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC tamper and alternate function configuration register (RTC_TAFCR)  <a href="group__rtc__registers.html#ga26de03df250ff35784528913577c72df">More...</a><br /></td></tr>
<tr class="separator:ga26de03df250ff35784528913577c72df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabf37f9d0b410bf5d664037a8e7484d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gaaabf37f9d0b410bf5d664037a8e7484d">RTC_ALRMASSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x44)</td></tr>
<tr class="memdesc:gaaabf37f9d0b410bf5d664037a8e7484d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC alarm X sub second register (RTC_ALRMxSSR) (high and med+ only)  <a href="group__rtc__registers.html#gaaabf37f9d0b410bf5d664037a8e7484d">More...</a><br /></td></tr>
<tr class="separator:gaaabf37f9d0b410bf5d664037a8e7484d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4919be7b0a730288b5c2eb1eae16a68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga4919be7b0a730288b5c2eb1eae16a68d">RTC_ALRMBSSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x48)</td></tr>
<tr class="separator:ga4919be7b0a730288b5c2eb1eae16a68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7765dbc5fc80310d28f75cb3d71089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#ga1d7765dbc5fc80310d28f75cb3d71089">RTC_BKP_BASE</a>&#160;&#160;&#160;(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x50)</td></tr>
<tr class="separator:ga1d7765dbc5fc80310d28f75cb3d71089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab701eac43b9bf61cd11922c15a4d8ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtc__registers.html#gab701eac43b9bf61cd11922c15a4d8ee1">RTC_BKPXR</a>(reg)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__rtc__registers.html#ga1d7765dbc5fc80310d28f75cb3d71089">RTC_BKP_BASE</a> + (4 * (reg)))</td></tr>
<tr class="memdesc:gab701eac43b9bf61cd11922c15a4d8ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC backup registers (RTC_BKPxR)  <a href="group__rtc__registers.html#gab701eac43b9bf61cd11922c15a4d8ee1">More...</a><br /></td></tr>
<tr class="separator:gab701eac43b9bf61cd11922c15a4d8ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Real Time Clock registers. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4e42f3d5ad92ab8a5598ad9d8f30d2ac" name="ga4e42f3d5ad92ab8a5598ad9d8f30d2ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e42f3d5ad92ab8a5598ad9d8f30d2ac">&#9670;&nbsp;</a></span>RTC_ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMAR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC alarm X register (RTC_ALRMxR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00070">70</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gaaabf37f9d0b410bf5d664037a8e7484d" name="gaaabf37f9d0b410bf5d664037a8e7484d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaabf37f9d0b410bf5d664037a8e7484d">&#9670;&nbsp;</a></span>RTC_ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMASSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC alarm X sub second register (RTC_ALRMxSSR) (high and med+ only) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00096">96</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gaa9133a5540853ecbe332c037b24fe98f" name="gaa9133a5540853ecbe332c037b24fe98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9133a5540853ecbe332c037b24fe98f">&#9670;&nbsp;</a></span>RTC_ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMBR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00071">71</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga4919be7b0a730288b5c2eb1eae16a68d" name="ga4919be7b0a730288b5c2eb1eae16a68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4919be7b0a730288b5c2eb1eae16a68d">&#9670;&nbsp;</a></span>RTC_ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALRMBSSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00097">97</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga1d7765dbc5fc80310d28f75cb3d71089" name="ga1d7765dbc5fc80310d28f75cb3d71089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d7765dbc5fc80310d28f75cb3d71089">&#9670;&nbsp;</a></span>RTC_BKP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BKP_BASE&#160;&#160;&#160;(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00099">99</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gab701eac43b9bf61cd11922c15a4d8ee1" name="gab701eac43b9bf61cd11922c15a4d8ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab701eac43b9bf61cd11922c15a4d8ee1">&#9670;&nbsp;</a></span>RTC_BKPXR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BKPXR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__rtc__registers.html#ga1d7765dbc5fc80310d28f75cb3d71089">RTC_BKP_BASE</a> + (4 * (reg)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC backup registers (RTC_BKPxR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00101">101</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gae8569e0a01af40c33a5a5a032c48d862" name="gae8569e0a01af40c33a5a5a032c48d862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8569e0a01af40c33a5a5a032c48d862">&#9670;&nbsp;</a></span>RTC_CALIBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALIBR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC calibration register (RTC_CALIBR) NB: see also RTC_CALR. </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00067">67</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gafaf647bb57bb905fe6a9a3377ca34424" name="gafaf647bb57bb905fe6a9a3377ca34424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf647bb57bb905fe6a9a3377ca34424">&#9670;&nbsp;</a></span>RTC_CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CALR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC calibration register (RTC_CALR) (high and med+ only) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00090">90</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gab12a646e66898472d5b47da87e6a39f9" name="gab12a646e66898472d5b47da87e6a39f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12a646e66898472d5b47da87e6a39f9">&#9670;&nbsp;</a></span>RTC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC control register (RTC_CR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00055">55</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga86eb15145a17a67b7e2d3bebde53aa96" name="ga86eb15145a17a67b7e2d3bebde53aa96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86eb15145a17a67b7e2d3bebde53aa96">&#9670;&nbsp;</a></span>RTC_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC date register (RTC_DR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00052">52</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gae2cc36a11795e461447f19b75ab3424e" name="gae2cc36a11795e461447f19b75ab3424e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cc36a11795e461447f19b75ab3424e">&#9670;&nbsp;</a></span>RTC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ISR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC initialization and status register (RTC_ISR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00058">58</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga6f602eed6e850324e6864df92284f6c5" name="ga6f602eed6e850324e6864df92284f6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f602eed6e850324e6864df92284f6c5">&#9670;&nbsp;</a></span>RTC_PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_PRER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC prescaler register (RTC_PRER) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00061">61</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gad1f31c8249774ba3fe317d45ee7193ee" name="gad1f31c8249774ba3fe317d45ee7193ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1f31c8249774ba3fe317d45ee7193ee">&#9670;&nbsp;</a></span>RTC_SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SHIFTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x2c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC shift control register (RTC_SHIFTR) (high and med+ only) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00080">80</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga31831515499751f2b047e98bc7bf433f" name="ga31831515499751f2b047e98bc7bf433f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31831515499751f2b047e98bc7bf433f">&#9670;&nbsp;</a></span>RTC_SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC sub second register (RTC_SSR) (high and med+ only) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00077">77</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga26de03df250ff35784528913577c72df" name="ga26de03df250ff35784528913577c72df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26de03df250ff35784528913577c72df">&#9670;&nbsp;</a></span>RTC_TAFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TAFCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC tamper and alternate function configuration register (RTC_TAFCR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00093">93</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gab7f3968366871c360f334e13b2e5f03c" name="gab7f3968366871c360f334e13b2e5f03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7f3968366871c360f334e13b2e5f03c">&#9670;&nbsp;</a></span>RTC_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC time register (RTC_TR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00049">49</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gab1e2138d67ef50e75f212682ef83437e" name="gab1e2138d67ef50e75f212682ef83437e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e2138d67ef50e75f212682ef83437e">&#9670;&nbsp;</a></span>RTC_TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSDR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC time stamp date register (RTC_TSDR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00085">85</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga3f4232d0efe2370a09beee71638e4707" name="ga3f4232d0efe2370a09beee71638e4707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f4232d0efe2370a09beee71638e4707">&#9670;&nbsp;</a></span>RTC_TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSSSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC timestamp sub second register (RTC_TSSSR) (high and med+ only) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00087">87</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga3b5fd9c320bed9cf67fd2ab262a2d787" name="ga3b5fd9c320bed9cf67fd2ab262a2d787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5fd9c320bed9cf67fd2ab262a2d787">&#9670;&nbsp;</a></span>RTC_TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_TSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC time stamp time register (RTC_TSTR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00083">83</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="gab6487e9420e94ef109d0431f42c3c740" name="gab6487e9420e94ef109d0431f42c3c740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6487e9420e94ef109d0431f42c3c740">&#9670;&nbsp;</a></span>RTC_WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WPR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC write protection register (RTC_WPR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00074">74</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
<a id="ga2b0bc0df97c0174474d9b40d4c77a50f" name="ga2b0bc0df97c0174474d9b40d4c77a50f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b0bc0df97c0174474d9b40d4c77a50f">&#9670;&nbsp;</a></span>RTC_WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_WUTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC wakeup timer register (RTC_WUTR) </p>

<p class="definition">Definition at line <a class="el" href="rtc__common__l1f024_8h_source.html#l00064">64</a> of file <a class="el" href="rtc__common__l1f024_8h_source.html">rtc_common_l1f024.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:42 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
