{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590973819045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590973819050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 18:10:18 2020 " "Processing started: Sun May 31 18:10:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590973819050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973819050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8BitComputer -c 8BitComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973819050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590973819278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590973819278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590973825390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590973825391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/Accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590973825392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file addsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590973825393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590973825412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter_1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter_1\"" {  } { { "main.sv" "ProgramCounter_1" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/main.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590973825413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ProgramCounter.v(11) " "Verilog HDL assignment warning at ProgramCounter.v(11): truncated value with size 32 to match size of target (4)" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/ProgramCounter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590973825414 "|main|ProgramCounter:ProgramCounter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract AddSubtract:AddSubtract_1 " "Elaborating entity \"AddSubtract\" for hierarchy \"AddSubtract:AddSubtract_1\"" {  } { { "main.sv" "AddSubtract_1" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/main.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590973825417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AddSubtract.v(11) " "Verilog HDL assignment warning at AddSubtract.v(11): truncated value with size 32 to match size of target (8)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TB AddSubtract.v(12) " "Verilog HDL Always Construct warning at AddSubtract.v(12): variable \"TB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TB AddSubtract.v(13) " "Verilog HDL Always Construct warning at AddSubtract.v(13): variable \"TB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TB AddSubtract.v(9) " "Verilog HDL Always Construct warning at AddSubtract.v(9): inferring latch(es) for variable \"TB\", which holds its previous value in one or more paths through the always construct" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[0\] AddSubtract.v(9) " "Inferred latch for \"TB\[0\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[1\] AddSubtract.v(9) " "Inferred latch for \"TB\[1\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[2\] AddSubtract.v(9) " "Inferred latch for \"TB\[2\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[3\] AddSubtract.v(9) " "Inferred latch for \"TB\[3\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[4\] AddSubtract.v(9) " "Inferred latch for \"TB\[4\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[5\] AddSubtract.v(9) " "Inferred latch for \"TB\[5\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[6\] AddSubtract.v(9) " "Inferred latch for \"TB\[6\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TB\[7\] AddSubtract.v(9) " "Inferred latch for \"TB\[7\]\" at AddSubtract.v(9)" {  } { { "AddSubtract.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/AddSubtract.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825418 "|main|AddSubtract:AddSubtract_1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:ProgramCounter_1\|counter\[0\] ProgramCounter:ProgramCounter_1\|counter\[0\]~_emulated ProgramCounter:ProgramCounter_1\|counter\[0\]~1 " "Register \"ProgramCounter:ProgramCounter_1\|counter\[0\]\" is converted into an equivalent circuit using register \"ProgramCounter:ProgramCounter_1\|counter\[0\]~_emulated\" and latch \"ProgramCounter:ProgramCounter_1\|counter\[0\]~1\"" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/ProgramCounter.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590973825647 "|main|ProgramCounter:ProgramCounter_1|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:ProgramCounter_1\|counter\[1\] ProgramCounter:ProgramCounter_1\|counter\[1\]~_emulated ProgramCounter:ProgramCounter_1\|counter\[1\]~6 " "Register \"ProgramCounter:ProgramCounter_1\|counter\[1\]\" is converted into an equivalent circuit using register \"ProgramCounter:ProgramCounter_1\|counter\[1\]~_emulated\" and latch \"ProgramCounter:ProgramCounter_1\|counter\[1\]~6\"" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/ProgramCounter.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590973825647 "|main|ProgramCounter:ProgramCounter_1|counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:ProgramCounter_1\|counter\[2\] ProgramCounter:ProgramCounter_1\|counter\[2\]~_emulated ProgramCounter:ProgramCounter_1\|counter\[2\]~11 " "Register \"ProgramCounter:ProgramCounter_1\|counter\[2\]\" is converted into an equivalent circuit using register \"ProgramCounter:ProgramCounter_1\|counter\[2\]~_emulated\" and latch \"ProgramCounter:ProgramCounter_1\|counter\[2\]~11\"" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/ProgramCounter.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590973825647 "|main|ProgramCounter:ProgramCounter_1|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ProgramCounter:ProgramCounter_1\|counter\[3\] ProgramCounter:ProgramCounter_1\|counter\[3\]~_emulated ProgramCounter:ProgramCounter_1\|counter\[3\]~16 " "Register \"ProgramCounter:ProgramCounter_1\|counter\[3\]\" is converted into an equivalent circuit using register \"ProgramCounter:ProgramCounter_1\|counter\[3\]~_emulated\" and latch \"ProgramCounter:ProgramCounter_1\|counter\[3\]~16\"" {  } { { "ProgramCounter.v" "" { Text "C:/Users/Tom/Documents/Drive/8bit Computer/Quartus/ProgramCounter.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1590973825647 "|main|ProgramCounter:ProgramCounter_1|counter[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1590973825647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590973825701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590973825976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590973825976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590973825993 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590973825993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590973825993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590973825993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590973825999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 18:10:25 2020 " "Processing ended: Sun May 31 18:10:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590973825999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590973825999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590973825999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590973825999 ""}
