#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Oct  4 10:47:08 2023
# Process ID: 28100
# Current directory: C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1
# Command line: vivado.exe -log bd_639e_0_phy_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_639e_0_phy_0.tcl
# Log file: C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1/bd_639e_0_phy_0.vds
# Journal file: C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1\vivado.jou
# Running On: Nikon-DSLR, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34277 MB
#-----------------------------------------------------------
source bd_639e_0_phy_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 454.867 ; gain = 161.996
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_639e_0_phy_0
Command: synth_design -top bd_639e_0_phy_0 -part xc7a200tsbg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6368
WARNING: [Synth 8-11065] parameter 'FIFO_DEPTH' becomes localparam in 'mipi_dphy_v4_3_6_rx_ppm_fifo' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:3713]
WARNING: [Synth 8-11065] parameter 'CALIB_IDLE' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5265]
WARNING: [Synth 8-11065] parameter 'CALIB_INIT_CHK' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5266]
WARNING: [Synth 8-11065] parameter 'IDELAY_INCR' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5267]
WARNING: [Synth 8-11065] parameter 'CALIB_WAIT' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5268]
WARNING: [Synth 8-11065] parameter 'MATCH_CHK' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5269]
WARNING: [Synth 8-11065] parameter 'MISMATCH_CHK' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5270]
WARNING: [Synth 8-11065] parameter 'HALF_UI' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5271]
WARNING: [Synth 8-11065] parameter 'FINAL_CHK' becomes localparam in 'mipi_dphy_v4_3_6_rx_calib_cntrl' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:5272]
INFO: [Synth 8-11241] undeclared symbol 'stable_clk_period_ns', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:6067]
INFO: [Synth 8-11241] undeclared symbol 'stable_clk_period_ns', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:6838]
WARNING: [Synth 8-11065] parameter 'TIME_OUT' becomes localparam in 'mipi_dphy_v4_3_6_tx_rst_logic' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:10878]
WARNING: [Synth 8-11065] parameter 'TIME_OUT' becomes localparam in 'mipi_dphy_v4_3_6_rx_rst_logic' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:11392]
WARNING: [Synth 8-11065] parameter 'TIME_OUT' becomes localparam in 'mipi_dphy_v4_3_6_tx_support_rst_logic' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:12127]
WARNING: [Synth 8-11065] parameter 'TIME_OUT' becomes localparam in 'mipi_dphy_v4_3_6_rx_support_rst_logic' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:12502]
WARNING: [Synth 8-11065] parameter 'AXI_CLK_PS' becomes localparam in 'mipi_dphy_v4_3_6_rx_data_lane' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:14939]
WARNING: [Synth 8-11065] parameter 'DIV4_TO_CORE_CLK_CNT' becomes localparam in 'mipi_dphy_v4_3_6_rx_data_lane' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:14940]
INFO: [Synth 8-11241] undeclared symbol 'hs_clk_state_byteclk_sync', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:22368]
INFO: [Synth 8-11241] undeclared symbol 'ac_start_in_sync', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:24091]
INFO: [Synth 8-11241] undeclared symbol 'tx_dl_en_lp_tst_i', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:24487]
INFO: [Synth 8-11241] undeclared symbol 'tx_dl_en_hs_tst_i', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:24488]
INFO: [Synth 8-11241] undeclared symbol 'tx_dl_en_lp_tst_i', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:24563]
INFO: [Synth 8-11241] undeclared symbol 'tx_dl_en_hs_tst_i', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:24564]
INFO: [Synth 8-11241] undeclared symbol 'lpdt_silence_start', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:24699]
WARNING: [Synth 8-11065] parameter 'LPX_PERIOD_MIN' becomes localparam in 'mipi_dphy_v4_3_6_rx_fab_top' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:27466]
WARNING: [Synth 8-11065] parameter 'BYTE_UI' becomes localparam in 'mipi_dphy_v4_3_6_rx_fab_top' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:27467]
WARNING: [Synth 8-11065] parameter 'CL_ACTIVE_BYTE_UI' becomes localparam in 'mipi_dphy_v4_3_6_rx_fab_top' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:27468]
WARNING: [Synth 8-11065] parameter 'RESET_PULSE_EXTN' becomes localparam in 'mipi_dphy_v4_3_6_rx_fab_top' with formal parameter declaration list [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:27502]
INFO: [Synth 8-11241] undeclared symbol 'pll_locked_sync', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:32604]
INFO: [Synth 8-11241] undeclared symbol 'pclk_nibble_i', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:33226]
INFO: [Synth 8-11241] undeclared symbol 'nclk_nibble_i', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:33227]
INFO: [Synth 8-11241] undeclared symbol 'rx_clk_in_pd', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:36332]
INFO: [Synth 8-11241] undeclared symbol 'rx_clk_in_pc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:36369]
INFO: [Synth 8-11241] undeclared symbol 'cal_pass', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:36796]
INFO: [Synth 8-11241] undeclared symbol 'cal_done', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/hdl/mipi_dphy_v4_3_vl_rfs.sv:36797]
INFO: [Synth 8-11241] undeclared symbol 'dl0_rxskewcalhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:818]
INFO: [Synth 8-11241] undeclared symbol 'dl1_rxskewcalhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:855]
INFO: [Synth 8-11241] undeclared symbol 'dl2_rxskewcalhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:892]
INFO: [Synth 8-11241] undeclared symbol 'dl3_rxskewcalhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:928]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxvalidhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:970]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxactivehs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:971]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:973]
INFO: [Synth 8-11241] undeclared symbol 'dl4_stopstate', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:978]
INFO: [Synth 8-11241] undeclared symbol 'dl4_ulpsactivenot', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:980]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxclkesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:984]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxlpdtesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:985]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxulpsesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:986]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxvalidesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:989]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errsoths', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:993]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errsotsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:994]
INFO: [Synth 8-11241] undeclared symbol 'dl4_erresc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:995]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errsyncesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:996]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errcontrol', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:997]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxvalidhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1020]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxactivehs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1021]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1023]
INFO: [Synth 8-11241] undeclared symbol 'dl5_stopstate', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1028]
INFO: [Synth 8-11241] undeclared symbol 'dl5_ulpsactivenot', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1030]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxclkesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1034]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxlpdtesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1035]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxulpsesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1036]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxvalidesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1039]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errsoths', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1043]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errsotsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1044]
INFO: [Synth 8-11241] undeclared symbol 'dl5_erresc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1045]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errsyncesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1046]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errcontrol', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1047]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxvalidhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1069]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxactivehs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1070]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1072]
INFO: [Synth 8-11241] undeclared symbol 'dl6_stopstate', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1077]
INFO: [Synth 8-11241] undeclared symbol 'dl6_ulpsactivenot', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1079]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxclkesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1083]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxlpdtesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1084]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxulpsesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1085]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxvalidesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1088]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errsoths', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1092]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errsotsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1093]
INFO: [Synth 8-11241] undeclared symbol 'dl6_erresc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1094]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errsyncesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1095]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errcontrol', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1096]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxvalidhs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1118]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxactivehs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1119]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1121]
INFO: [Synth 8-11241] undeclared symbol 'dl7_stopstate', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1126]
INFO: [Synth 8-11241] undeclared symbol 'dl7_ulpsactivenot', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1128]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxclkesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1132]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxlpdtesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1133]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxulpsesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1134]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxvalidesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1137]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errsoths', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1141]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errsotsynchs', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1142]
INFO: [Synth 8-11241] undeclared symbol 'dl7_erresc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1143]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errsyncesc', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1144]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errcontrol', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1145]
INFO: [Synth 8-11241] undeclared symbol 'w_dlyctrl_rdy_out', assumed default net type 'wire' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1230]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1346.203 ; gain = 409.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_639e_0_phy_0' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0.v:90]
INFO: [Synth 8-6157] synthesizing module 'bd_639e_0_phy_0_core' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_core.v:92]
INFO: [Synth 8-6157] synthesizing module 'bd_639e_0_phy_0_c1' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_c1.v:98]
INFO: [Synth 8-6157] synthesizing module 'bd_639e_0_phy_0_support' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:102]
WARNING: [Synth 8-7071] port 'lane0_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'lane1_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'lane2_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'lane3_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'lane4_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'lane5_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'lane6_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'lane7_tap' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'alt_skew_calb' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'init_periodic_skew_calb' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_valid_l0' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_rd_data_l0' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_addr_l0' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_data_l0' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_en_l0' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l0' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'calib_status_l0' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_valid_l1' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_rd_data_l1' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_addr_l1' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_data_l1' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_en_l1' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l1' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'calib_status_l1' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_valid_l2' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_rd_data_l2' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_addr_l2' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_data_l2' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_en_l2' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l2' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'calib_status_l2' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_valid_l3' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_rd_data_l3' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_addr_l3' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_data_l3' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_wr_en_l3' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'riu_nibble_sel_l3' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7071] port 'calib_status_l3' of module 'mipi_dphy_v4_3_6_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
WARNING: [Synth 8-7023] instance 'dphy_rx_fab_top' of module 'mipi_dphy_v4_3_6_rx_fab_top' has 320 connections declared, but only 282 given [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:765]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:78896]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:78896]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
WARNING: [Synth 8-7071] port 'dlyctrl_rdy_in' of module 'mipi_dphy_v4_3_6_rx_ioi_7series' is unconnected for instance 'bd_639e_0_phy_0_rx_ioi_i' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1213]
WARNING: [Synth 8-7071] port 'idelay_tap_dyn_val_out' of module 'mipi_dphy_v4_3_6_rx_ioi_7series' is unconnected for instance 'bd_639e_0_phy_0_rx_ioi_i' [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1213]
WARNING: [Synth 8-7023] instance 'bd_639e_0_phy_0_rx_ioi_i' of module 'mipi_dphy_v4_3_6_rx_ioi_7series' has 20 connections declared, but only 18 given [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:1213]
INFO: [Synth 8-6155] done synthesizing module 'bd_639e_0_phy_0_support' (0#1) [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:102]
INFO: [Synth 8-6155] done synthesizing module 'bd_639e_0_phy_0_c1' (0#1) [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_c1.v:98]
INFO: [Synth 8-6155] done synthesizing module 'bd_639e_0_phy_0_core' (0#1) [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_core.v:92]
INFO: [Synth 8-6155] done synthesizing module 'bd_639e_0_phy_0' (0#1) [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0.v:90]
WARNING: [Synth 8-3848] Net rx_dl4_lp_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:554]
WARNING: [Synth 8-3848] Net rx_dl4_lp_dn_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:555]
WARNING: [Synth 8-3848] Net rx_dl4_hs_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:557]
WARNING: [Synth 8-3848] Net rx_dl5_lp_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:569]
WARNING: [Synth 8-3848] Net rx_dl5_lp_dn_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:570]
WARNING: [Synth 8-3848] Net rx_dl5_hs_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:572]
WARNING: [Synth 8-3848] Net rx_dl6_lp_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:584]
WARNING: [Synth 8-3848] Net rx_dl6_lp_dn_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:585]
WARNING: [Synth 8-3848] Net rx_dl6_hs_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:587]
WARNING: [Synth 8-3848] Net rx_dl7_lp_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:599]
WARNING: [Synth 8-3848] Net rx_dl7_lp_dn_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:600]
WARNING: [Synth 8-3848] Net rx_dl7_hs_dp_w in module/entity bd_639e_0_phy_0_support does not have driver. [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0/support/bd_639e_0_phy_0_support.v:602]
WARNING: [Synth 8-7129] Port io_reset in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_clk_active in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port cal_start in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port dlyctrl_rdy_in in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[7] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[6] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[5] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[4] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[3] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[2] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[1] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_val_pass_in[0] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[63] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[62] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[61] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[60] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[59] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[58] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[57] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[56] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[55] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[54] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[53] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[52] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[51] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[50] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[49] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[48] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[47] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[46] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[45] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[44] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[43] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[42] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[41] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[40] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[39] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[38] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[37] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[36] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[35] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[34] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[33] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[32] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[31] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[30] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[29] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[28] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[27] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[26] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[25] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[24] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[23] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[22] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[21] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[20] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[19] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[18] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[17] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[16] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[15] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[14] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[13] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[12] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[11] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[10] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[9] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[8] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[7] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[6] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[5] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[4] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[3] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[2] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[1] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_ioi_dyn[0] in module mipi_dphy_v4_3_6_rx_ioi_7series is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_rst_n in module mipi_dphy_v4_3_6_rx_sync_cell__parameterized7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.223 ; gain = 547.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.223 ; gain = 547.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.223 ; gain = 547.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1484.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.srcs/sources_1/ip/mipi_csi2_rx_subsystem_0/bd_0/ip/ip_3/bd_639e_0_phy_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_639e_0_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_639e_0_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1592.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1592.945 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_6_rx_rst_logic_7series'
INFO: [Synth 8-802] inferred FSM for state register 'dl_rx_state_reg' in module 'mipi_dphy_v4_3_6_csi_rx_data_lane_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' in module 'mipi_dphy_v4_3_6_rx_data_lane'
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_6_rx_support_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                               00 |                               00
          RESET_FSM_DONE |                               01 |                               10
         WAIT_FOR_ENABLE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_6_rx_rst_logic_7series'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DL_RX_BEGIN |                             0000 |                             0000
        DL_WO_INIT_LP_11 |                             0001 |                             0001
                  iSTATE |                             0010 |                             1111
*
         DL_RX_INIT_DONE |                             0011 |                             0010
              DL_RX_STOP |                             0100 |                             0011
           DL_RX_HS_RQST |                             0101 |                             0100
           DL_RX_HS_TERM |                             0110 |                             0101
           DL_RX_HS_SYNC |                             0111 |                             0110
            DL_RX_HS_RUN |                             1000 |                             0111
          DL_RX_HS_ABORT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dl_rx_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_6_csi_rx_data_lane_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DL_START |                               00 |                               00
                 DL_STOP |                               01 |                               01
               DL_ACTIVE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_6_rx_data_lane'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
       RELEASE_PHY_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              100
              CHECK_SRST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_6_rx_support_rst_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_6_rx_sync_cell__parameterized9) to 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_skip_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_6_rx_sync_cell__parameterized9) to 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_termen_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_6_rx_sync_cell__parameterized9) to 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_settle_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_6_rx_sync_cell__parameterized9) to 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_prepare_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_6_rx_sync_cell__parameterized9) to 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/clk_zero_reg_sync'
INFO: [Synth 8-223] decloning instance 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/d_termen_reg_sync' (mipi_dphy_v4_3_6_rx_sync_cell__parameterized9) to 'inst/inst/bd_639e_0_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/esc_timeout_sync'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    5 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 26    
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 52    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 88    
	                8 Bit    Registers := 33    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 363   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	  18 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	  10 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 25    
	   2 Input    1 Bit        Muxes := 196   
	   9 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 103   
	  10 Input    1 Bit        Muxes := 44    
	  14 Input    1 Bit        Muxes := 12    
	  15 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mipi_dphy_v4_3_6_rx_fab_top | gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12] | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
+----------------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFIO     |     1|
|2     |BUFR      |     1|
|3     |CARRY4    |    38|
|4     |ISERDESE2 |     4|
|5     |LUT1      |  1179|
|6     |LUT2      |   132|
|7     |LUT3      |   175|
|8     |LUT4      |   138|
|9     |LUT5      |   234|
|10    |LUT6      |   577|
|11    |SRL16E    |    13|
|12    |FDCE      |   260|
|13    |FDPE      |   101|
|14    |FDRE      |  3172|
|15    |IBUFDS    |     5|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 785 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1592.945 ; gain = 547.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1592.945 ; gain = 656.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1592.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1599.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d0a948
INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 174 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1599.805 ; gain = 1109.695
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1/bd_639e_0_phy_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_639e_0_phy_0, cache-ID = 2f6e5b5a9bc54f21
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethan/Documents/GitHub/Big-Crete-Calculator/Digital-Designs/Template/Template.runs/bd_639e_0_phy_0_synth_1/bd_639e_0_phy_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_639e_0_phy_0_utilization_synth.rpt -pb bd_639e_0_phy_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 10:48:18 2023...
