<html>
<head>
<meta charset="UTF-8">
<title>Vl-datatype</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-DATATYPE">Click for Vl-datatype in the Full Manual</a></h3>

<p>Representation of a SystemVerilog variable datatype, e.g., <span class="v">logic
    [7:0][3:0]</span>, <span class="v">string</span>, <span class="v">mystruct_t [3:0]</span>, etc.</p><p>This is a tagged union type, introduced by <a href="FTY____DEFTAGSUM.html">deftagsum</a>.</p> 
<h5>Member Tags → Types</h5><dl>
<dt>
<span class="tt">:vl-coretype</span> → <a href="VL____VL-CORETYPE.html">vl-coretype</a>
</dt> 
<dd>A built-in SystemVerilog datatype like <span class="v">integer</span>, <span class="v">string</span>, 
             <span class="v">void</span>, etc., or an array of such a type.</dd> 
<dt>
<span class="tt">:vl-struct</span> → <a href="VL____VL-STRUCT.html">vl-struct</a>
</dt> 
<dd>A SystemVerilog <span class="v">struct</span> datatype, or an array of structs.</dd> 
<dt>
<span class="tt">:vl-union</span> → <a href="VL____VL-UNION.html">vl-union</a>
</dt> 
<dd>A SystemVerilog <span class="v">union</span> datatype, or an array of <span class="v">union</span>s.</dd> 
<dt>
<span class="tt">:vl-enum</span> → <a href="VL____VL-ENUM.html">vl-enum</a>
</dt> 
<dd>A SystemVerilog <span class="v">enum</span> datatype, or an array of <span class="v">enum</span>s.</dd> 
<dt>
<span class="tt">:vl-usertype</span> → <a href="VL____VL-USERTYPE.html">vl-usertype</a>
</dt> 
<dd>Represents a reference to some user-defined SystemVerilog datatype.</dd> 
</dl> 
<h3>Introduction</h3> 
 
           <p>A <span class="v">vl-datatype</span> may represent a SystemVerilog variable 
           datatype such as <span class="v">logic [3:0]</span>, <span class="v">integer</span>, <span class="v">string</span>, 
           <span class="v">struct { ...}</span>, <span class="v">mybus_t</span>, etc.  It may also represent arrays 
           of such types with packed and/or unpacked dimensions.</p> 
 
           <p>Some higher-level functions for working with datatypes are found 
           in <a href="VL____MLIB.html">mlib</a>; see in particular <a href="VL____DATATYPE-TOOLS.html">datatype-tools</a>.</p> 
 
           <p>Note about the word ``<b>type</b>.''  The Verilog-2005 and 
           SystemVerilog-2012 standards sometimes use the word ``type'' to 
           refer to other things.  In particular:</p> 
 
           <ul> 
 
           <li>For historical reasons, the standards sometimes refer to the 
           ``type'' of an expression when they really mean something more like 
           its <b>signedness</b>.  Signedness is captured by <span class="v">vl-datatype</span>, 
           but there are some nuances; see <a href="VL____VL-DATATYPE-ARITHCLASS.html">vl-datatype-arithclass</a>, <a href="VL____VL-EXPRSIGN.html">vl-exprsign</a>, and <a href="VL____PORTDECL-SIGN.html">portdecl-sign</a>.</li> 
 
           <li>Net and port declarations can have a notion of a ``net type'' 
           such as <span class="v">wire</span>, <span class="v">wor</span>, <span class="v">supply1</span>, etc., which govern how 
           multiple assignments to the net are resolved.  This information is 
           <b>not</b> part of a <span class="v">vl-datatype</span>.  See <a href="VL____VL-VARDECL.html">vl-vardecl</a> for 
           additional discussion.</li> 
 
           </ul> 
 
           <p>Note that we do not yet implement some of the more advanced 
           SystemVerilog datatypes, including at least the following:</p> 
 
           <pre class="code">data_type ::= ...
  | 'virtual' [ 'interface' ] interface_identifier [ parameter_value_assignment ] [ '.' modport_identifier ]
  | class_type
  | type_reference</pre>
</body>
</html>
