IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.30        Core1: 38.61        
Core2: 37.26        Core3: 29.10        
Core4: 21.01        Core5: 34.69        
Core6: 42.29        Core7: 31.92        
Core8: 18.34        Core9: 34.08        
Core10: 21.36        Core11: 37.60        
Core12: 25.51        Core13: 23.87        
Core14: 33.52        Core15: 29.63        
Core16: 22.13        Core17: 40.05        
Core18: 40.81        Core19: 19.32        
Core20: 30.80        Core21: 17.05        
Core22: 44.67        Core23: 28.74        
Core24: 26.21        Core25: 13.71        
Core26: 39.57        Core27: 34.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.22
Socket1: 27.55
DDR read Latency(ns)
Socket0: 1298.52
Socket1: 1296.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.03        Core1: 38.74        
Core2: 36.20        Core3: 28.78        
Core4: 21.21        Core5: 35.03        
Core6: 47.61        Core7: 30.79        
Core8: 18.16        Core9: 33.83        
Core10: 19.18        Core11: 37.95        
Core12: 18.86        Core13: 23.03        
Core14: 33.47        Core15: 31.25        
Core16: 22.46        Core17: 37.12        
Core18: 40.35        Core19: 20.12        
Core20: 30.49        Core21: 17.03        
Core22: 44.03        Core23: 29.97        
Core24: 25.76        Core25: 13.64        
Core26: 39.65        Core27: 34.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.78
Socket1: 27.43
DDR read Latency(ns)
Socket0: 1405.18
Socket1: 1295.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.68        Core1: 38.83        
Core2: 36.37        Core3: 29.38        
Core4: 20.86        Core5: 34.95        
Core6: 36.26        Core7: 32.03        
Core8: 18.19        Core9: 33.37        
Core10: 21.91        Core11: 38.47        
Core12: 26.05        Core13: 22.93        
Core14: 34.39        Core15: 33.01        
Core16: 22.65        Core17: 33.00        
Core18: 40.63        Core19: 19.98        
Core20: 31.32        Core21: 17.29        
Core22: 44.67        Core23: 31.26        
Core24: 25.55        Core25: 13.46        
Core26: 40.81        Core27: 33.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.34
Socket1: 27.82
DDR read Latency(ns)
Socket0: 1305.12
Socket1: 1293.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.29        Core1: 38.91        
Core2: 38.41        Core3: 29.16        
Core4: 21.27        Core5: 35.14        
Core6: 41.62        Core7: 32.14        
Core8: 18.59        Core9: 34.19        
Core10: 20.40        Core11: 38.35        
Core12: 23.87        Core13: 23.44        
Core14: 34.05        Core15: 33.02        
Core16: 22.52        Core17: 35.63        
Core18: 40.58        Core19: 19.60        
Core20: 30.75        Core21: 17.46        
Core22: 44.51        Core23: 29.74        
Core24: 26.10        Core25: 13.47        
Core26: 40.50        Core27: 33.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 27.81
DDR read Latency(ns)
Socket0: 1329.64
Socket1: 1295.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.74        Core1: 37.69        
Core2: 36.77        Core3: 28.68        
Core4: 18.34        Core5: 35.27        
Core6: 41.19        Core7: 31.99        
Core8: 17.89        Core9: 34.02        
Core10: 19.92        Core11: 36.56        
Core12: 22.68        Core13: 24.16        
Core14: 32.90        Core15: 29.51        
Core16: 21.79        Core17: 41.17        
Core18: 40.69        Core19: 19.60        
Core20: 29.49        Core21: 17.50        
Core22: 44.90        Core23: 27.91        
Core24: 25.37        Core25: 14.44        
Core26: 39.41        Core27: 34.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.33
Socket1: 27.72
DDR read Latency(ns)
Socket0: 1345.93
Socket1: 1273.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.46        Core1: 36.85        
Core2: 37.35        Core3: 28.51        
Core4: 16.70        Core5: 34.98        
Core6: 42.44        Core7: 31.94        
Core8: 18.37        Core9: 34.05        
Core10: 21.28        Core11: 37.25        
Core12: 25.99        Core13: 22.61        
Core14: 32.78        Core15: 32.87        
Core16: 22.59        Core17: 40.90        
Core18: 40.64        Core19: 19.92        
Core20: 31.29        Core21: 17.22        
Core22: 44.85        Core23: 30.10        
Core24: 26.16        Core25: 13.00        
Core26: 39.24        Core27: 33.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 27.24
DDR read Latency(ns)
Socket0: 1331.93
Socket1: 1301.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.99        Core1: 38.72        
Core2: 26.15        Core3: 30.54        
Core4: 21.61        Core5: 33.94        
Core6: 36.81        Core7: 34.52        
Core8: 16.39        Core9: 42.10        
Core10: 30.39        Core11: 32.35        
Core12: 15.67        Core13: 21.69        
Core14: 39.14        Core15: 20.33        
Core16: 21.47        Core17: 23.67        
Core18: 33.56        Core19: 27.36        
Core20: 26.40        Core21: 20.15        
Core22: 41.79        Core23: 25.27        
Core24: 26.42        Core25: 18.18        
Core26: 43.59        Core27: 30.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 29.29
DDR read Latency(ns)
Socket0: 1466.55
Socket1: 1164.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.08        Core1: 38.81        
Core2: 26.16        Core3: 29.81        
Core4: 21.45        Core5: 33.43        
Core6: 36.77        Core7: 34.80        
Core8: 16.72        Core9: 37.18        
Core10: 31.95        Core11: 32.65        
Core12: 15.38        Core13: 21.94        
Core14: 39.10        Core15: 20.83        
Core16: 21.48        Core17: 23.36        
Core18: 33.81        Core19: 27.50        
Core20: 26.33        Core21: 19.89        
Core22: 41.62        Core23: 25.22        
Core24: 26.36        Core25: 17.72        
Core26: 43.54        Core27: 30.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 29.25
DDR read Latency(ns)
Socket0: 1479.99
Socket1: 1165.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.45        Core1: 38.73        
Core2: 26.24        Core3: 29.61        
Core4: 22.90        Core5: 29.80        
Core6: 33.29        Core7: 34.34        
Core8: 17.45        Core9: 43.13        
Core10: 28.91        Core11: 32.41        
Core12: 15.90        Core13: 23.06        
Core14: 39.31        Core15: 12.12        
Core16: 21.56        Core17: 24.70        
Core18: 33.51        Core19: 27.38        
Core20: 26.13        Core21: 19.98        
Core22: 39.54        Core23: 22.01        
Core24: 27.16        Core25: 17.61        
Core26: 44.74        Core27: 31.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.37
Socket1: 26.80
DDR read Latency(ns)
Socket0: 1446.93
Socket1: 1217.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.43        Core1: 38.77        
Core2: 26.44        Core3: 29.89        
Core4: 22.16        Core5: 31.08        
Core6: 38.36        Core7: 32.32        
Core8: 16.94        Core9: 41.43        
Core10: 30.68        Core11: 33.66        
Core12: 16.36        Core13: 22.89        
Core14: 38.85        Core15: 12.93        
Core16: 22.10        Core17: 23.34        
Core18: 34.58        Core19: 27.05        
Core20: 25.80        Core21: 19.92        
Core22: 41.26        Core23: 23.10        
Core24: 25.82        Core25: 18.20        
Core26: 43.28        Core27: 30.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.34
Socket1: 27.62
DDR read Latency(ns)
Socket0: 1446.79
Socket1: 1214.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.39        Core1: 39.08        
Core2: 27.01        Core3: 29.62        
Core4: 23.20        Core5: 31.13        
Core6: 40.69        Core7: 31.99        
Core8: 17.85        Core9: 40.92        
Core10: 31.07        Core11: 34.47        
Core12: 16.27        Core13: 22.75        
Core14: 38.82        Core15: 12.97        
Core16: 22.05        Core17: 23.88        
Core18: 34.39        Core19: 26.45        
Core20: 25.62        Core21: 20.01        
Core22: 41.16        Core23: 23.05        
Core24: 27.49        Core25: 18.15        
Core26: 43.27        Core27: 30.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.66
Socket1: 27.61
DDR read Latency(ns)
Socket0: 1433.92
Socket1: 1213.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.27        Core1: 39.07        
Core2: 26.65        Core3: 29.36        
Core4: 21.89        Core5: 30.06        
Core6: 37.30        Core7: 32.88        
Core8: 16.72        Core9: 41.87        
Core10: 31.98        Core11: 33.43        
Core12: 15.38        Core13: 22.92        
Core14: 39.08        Core15: 12.98        
Core16: 21.67        Core17: 22.78        
Core18: 34.30        Core19: 26.24        
Core20: 25.59        Core21: 19.38        
Core22: 41.29        Core23: 23.13        
Core24: 27.60        Core25: 18.17        
Core26: 43.69        Core27: 29.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.40
Socket1: 27.53
DDR read Latency(ns)
Socket0: 1465.92
Socket1: 1213.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.25        Core1: 44.27        
Core2: 37.91        Core3: 38.05        
Core4: 19.79        Core5: 30.51        
Core6: 37.00        Core7: 40.61        
Core8: 21.57        Core9: 34.47        
Core10: 23.99        Core11: 35.59        
Core12: 21.82        Core13: 40.05        
Core14: 34.38        Core15: 16.49        
Core16: 22.12        Core17: 25.76        
Core18: 35.33        Core19: 26.92        
Core20: 20.88        Core21: 24.34        
Core22: 45.12        Core23: 30.47        
Core24: 20.56        Core25: 20.26        
Core26: 35.12        Core27: 23.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.28
Socket1: 29.27
DDR read Latency(ns)
Socket0: 1319.30
Socket1: 1267.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.72        Core1: 43.93        
Core2: 37.96        Core3: 35.74        
Core4: 19.99        Core5: 30.67        
Core6: 46.60        Core7: 41.11        
Core8: 31.02        Core9: 35.20        
Core10: 24.48        Core11: 35.66        
Core12: 22.97        Core13: 43.55        
Core14: 34.61        Core15: 15.52        
Core16: 23.06        Core17: 24.85        
Core18: 35.60        Core19: 28.62        
Core20: 22.11        Core21: 22.71        
Core22: 45.11        Core23: 29.91        
Core24: 23.79        Core25: 19.03        
Core26: 37.65        Core27: 23.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 28.78
DDR read Latency(ns)
Socket0: 1198.82
Socket1: 1300.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.76        Core1: 44.36        
Core2: 38.79        Core3: 35.14        
Core4: 19.85        Core5: 30.91        
Core6: 25.49        Core7: 40.47        
Core8: 19.45        Core9: 32.55        
Core10: 23.54        Core11: 36.17        
Core12: 21.09        Core13: 39.62        
Core14: 34.58        Core15: 15.16        
Core16: 21.25        Core17: 26.57        
Core18: 35.96        Core19: 27.81        
Core20: 22.31        Core21: 23.61        
Core22: 45.08        Core23: 29.47        
Core24: 20.29        Core25: 22.24        
Core26: 38.14        Core27: 23.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.95
Socket1: 29.47
DDR read Latency(ns)
Socket0: 1372.76
Socket1: 1271.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.40        Core1: 45.19        
Core2: 37.50        Core3: 35.61        
Core4: 19.85        Core5: 31.34        
Core6: 41.38        Core7: 39.43        
Core8: 29.71        Core9: 35.18        
Core10: 24.07        Core11: 36.61        
Core12: 22.48        Core13: 38.43        
Core14: 34.92        Core15: 14.17        
Core16: 22.01        Core17: 26.40        
Core18: 36.05        Core19: 27.98        
Core20: 22.77        Core21: 22.62        
Core22: 44.63        Core23: 29.44        
Core24: 24.03        Core25: 22.67        
Core26: 37.10        Core27: 22.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 29.40
DDR read Latency(ns)
Socket0: 1214.37
Socket1: 1286.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.76        Core1: 45.00        
Core2: 38.95        Core3: 36.08        
Core4: 20.31        Core5: 30.75        
Core6: 36.78        Core7: 42.00        
Core8: 31.76        Core9: 35.63        
Core10: 25.16        Core11: 35.83        
Core12: 23.77        Core13: 39.02        
Core14: 34.86        Core15: 14.21        
Core16: 22.99        Core17: 26.61        
Core18: 36.90        Core19: 27.58        
Core20: 22.55        Core21: 25.20        
Core22: 44.63        Core23: 28.23        
Core24: 24.30        Core25: 23.10        
Core26: 37.53        Core27: 23.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 29.79
DDR read Latency(ns)
Socket0: 1182.03
Socket1: 1251.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.92        Core1: 43.87        
Core2: 38.64        Core3: 35.84        
Core4: 20.19        Core5: 30.73        
Core6: 39.64        Core7: 41.88        
Core8: 25.90        Core9: 36.70        
Core10: 24.96        Core11: 35.97        
Core12: 23.21        Core13: 42.24        
Core14: 34.68        Core15: 16.27        
Core16: 22.50        Core17: 26.31        
Core18: 35.89        Core19: 28.30        
Core20: 22.43        Core21: 21.62        
Core22: 45.25        Core23: 29.84        
Core24: 21.62        Core25: 21.66        
Core26: 39.22        Core27: 23.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.03
Socket1: 29.09
DDR read Latency(ns)
Socket0: 1244.80
Socket1: 1267.90
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 37.37        
Core2: 35.18        Core3: 36.62        
Core4: 19.72        Core5: 33.54        
Core6: 21.38        Core7: 35.93        
Core8: 24.34        Core9: 25.72        
Core10: 25.00        Core11: 36.56        
Core12: 12.12        Core13: 21.94        
Core14: 43.96        Core15: 24.51        
Core16: 24.92        Core17: 38.84        
Core18: 34.49        Core19: 20.44        
Core20: 17.81        Core21: 17.49        
Core22: 37.12        Core23: 30.13        
Core24: 24.71        Core25: 19.14        
Core26: 42.44        Core27: 29.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 26.24
DDR read Latency(ns)
Socket0: 1386.19
Socket1: 1430.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.94        Core1: 39.29        
Core2: 36.90        Core3: 37.09        
Core4: 17.91        Core5: 35.64        
Core6: 28.85        Core7: 37.92        
Core8: 26.26        Core9: 25.84        
Core10: 26.52        Core11: 38.29        
Core12: 31.97        Core13: 22.29        
Core14: 44.28        Core15: 23.70        
Core16: 24.09        Core17: 35.00        
Core18: 35.00        Core19: 23.03        
Core20: 25.99        Core21: 18.36        
Core22: 36.90        Core23: 31.12        
Core24: 25.62        Core25: 19.19        
Core26: 43.11        Core27: 31.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.82
Socket1: 28.36
DDR read Latency(ns)
Socket0: 1063.01
Socket1: 1421.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.41        Core1: 40.65        
Core2: 38.77        Core3: 36.95        
Core4: 24.89        Core5: 35.67        
Core6: 29.70        Core7: 37.86        
Core8: 32.59        Core9: 24.71        
Core10: 30.34        Core11: 38.55        
Core12: 32.71        Core13: 22.25        
Core14: 43.81        Core15: 24.86        
Core16: 26.23        Core17: 31.39        
Core18: 34.78        Core19: 23.67        
Core20: 25.03        Core21: 17.65        
Core22: 37.54        Core23: 31.39        
Core24: 25.27        Core25: 19.40        
Core26: 41.81        Core27: 31.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.70
Socket1: 28.68
DDR read Latency(ns)
Socket0: 979.28
Socket1: 1357.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.85        Core1: 41.75        
Core2: 44.26        Core3: 37.38        
Core4: 28.91        Core5: 33.23        
Core6: 31.67        Core7: 36.21        
Core8: 34.74        Core9: 25.17        
Core10: 34.11        Core11: 36.56        
Core12: 34.48        Core13: 22.43        
Core14: 44.43        Core15: 25.12        
Core16: 30.59        Core17: 40.84        
Core18: 34.85        Core19: 26.25        
Core20: 27.08        Core21: 19.05        
Core22: 37.76        Core23: 30.19        
Core24: 24.45        Core25: 19.57        
Core26: 42.27        Core27: 32.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.61
Socket1: 28.56
DDR read Latency(ns)
Socket0: 940.87
Socket1: 1331.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.36        Core1: 41.37        
Core2: 42.54        Core3: 36.99        
Core4: 28.09        Core5: 33.02        
Core6: 30.59        Core7: 36.14        
Core8: 33.73        Core9: 24.70        
Core10: 33.50        Core11: 36.39        
Core12: 33.49        Core13: 22.61        
Core14: 43.33        Core15: 18.97        
Core16: 28.62        Core17: 32.54        
Core18: 34.55        Core19: 24.69        
Core20: 25.32        Core21: 20.16        
Core22: 37.31        Core23: 27.83        
Core24: 24.29        Core25: 19.31        
Core26: 41.12        Core27: 31.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.05
Socket1: 27.74
DDR read Latency(ns)
Socket0: 953.98
Socket1: 1367.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.24        Core1: 41.76        
Core2: 43.91        Core3: 36.94        
Core4: 28.58        Core5: 33.60        
Core6: 31.89        Core7: 36.98        
Core8: 34.90        Core9: 24.98        
Core10: 34.91        Core11: 36.50        
Core12: 34.44        Core13: 23.35        
Core14: 44.11        Core15: 12.63        
Core16: 30.23        Core17: 32.58        
Core18: 34.97        Core19: 24.09        
Core20: 26.81        Core21: 24.46        
Core22: 37.24        Core23: 23.98        
Core24: 24.74        Core25: 19.43        
Core26: 42.41        Core27: 31.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.60
Socket1: 27.41
DDR read Latency(ns)
Socket0: 939.96
Socket1: 1365.92
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.53        Core1: 38.11        
Core2: 23.76        Core3: 31.73        
Core4: 17.94        Core5: 33.02        
Core6: 36.43        Core7: 34.45        
Core8: 18.57        Core9: 39.50        
Core10: 21.89        Core11: 35.70        
Core12: 18.70        Core13: 44.73        
Core14: 42.57        Core15: 21.40        
Core16: 21.86        Core17: 36.83        
Core18: 36.73        Core19: 28.42        
Core20: 37.01        Core21: 15.48        
Core22: 43.67        Core23: 23.25        
Core24: 37.73        Core25: 20.70        
Core26: 38.04        Core27: 28.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 28.72
DDR read Latency(ns)
Socket0: 1375.98
Socket1: 1133.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.08        Core1: 38.09        
Core2: 23.29        Core3: 32.52        
Core4: 15.79        Core5: 34.03        
Core6: 35.97        Core7: 34.08        
Core8: 18.46        Core9: 40.99        
Core10: 21.79        Core11: 35.42        
Core12: 18.50        Core13: 42.27        
Core14: 43.23        Core15: 21.85        
Core16: 21.98        Core17: 36.66        
Core18: 37.62        Core19: 28.40        
Core20: 36.80        Core21: 16.45        
Core22: 44.41        Core23: 23.89        
Core24: 36.56        Core25: 20.44        
Core26: 38.08        Core27: 28.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.49
Socket1: 28.92
DDR read Latency(ns)
Socket0: 1403.91
Socket1: 1129.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.92        Core1: 38.12        
Core2: 23.43        Core3: 32.35        
Core4: 16.22        Core5: 33.76        
Core6: 26.25        Core7: 34.82        
Core8: 18.56        Core9: 42.64        
Core10: 21.90        Core11: 34.20        
Core12: 18.35        Core13: 43.97        
Core14: 43.07        Core15: 21.62        
Core16: 22.23        Core17: 36.65        
Core18: 37.16        Core19: 28.52        
Core20: 36.44        Core21: 16.81        
Core22: 44.29        Core23: 24.29        
Core24: 37.51        Core25: 21.14        
Core26: 38.08        Core27: 28.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 29.06
DDR read Latency(ns)
Socket0: 1392.80
Socket1: 1123.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.00        Core1: 38.02        
Core2: 23.76        Core3: 31.32        
Core4: 15.42        Core5: 33.01        
Core6: 35.77        Core7: 34.28        
Core8: 17.95        Core9: 45.32        
Core10: 21.84        Core11: 33.74        
Core12: 18.34        Core13: 45.85        
Core14: 42.48        Core15: 21.20        
Core16: 21.87        Core17: 36.49        
Core18: 35.55        Core19: 27.40        
Core20: 36.99        Core21: 15.59        
Core22: 43.66        Core23: 23.44        
Core24: 37.74        Core25: 20.83        
Core26: 37.77        Core27: 28.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 28.47
DDR read Latency(ns)
Socket0: 1413.17
Socket1: 1138.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.60        Core1: 37.84        
Core2: 23.87        Core3: 31.88        
Core4: 15.64        Core5: 33.23        
Core6: 36.75        Core7: 34.83        
Core8: 19.08        Core9: 46.25        
Core10: 21.72        Core11: 36.31        
Core12: 20.86        Core13: 44.49        
Core14: 42.18        Core15: 21.23        
Core16: 20.86        Core17: 36.48        
Core18: 36.00        Core19: 28.68        
Core20: 36.19        Core21: 16.03        
Core22: 43.35        Core23: 23.53        
Core24: 38.50        Core25: 20.75        
Core26: 37.80        Core27: 28.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 28.87
DDR read Latency(ns)
Socket0: 1365.70
Socket1: 1136.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.79        Core1: 35.74        
Core2: 24.99        Core3: 32.10        
Core4: 16.40        Core5: 33.38        
Core6: 36.56        Core7: 35.69        
Core8: 18.44        Core9: 48.70        
Core10: 22.21        Core11: 36.02        
Core12: 15.96        Core13: 43.87        
Core14: 42.93        Core15: 20.99        
Core16: 21.61        Core17: 36.39        
Core18: 36.82        Core19: 28.23        
Core20: 33.99        Core21: 16.26        
Core22: 44.03        Core23: 23.73        
Core24: 38.45        Core25: 20.47        
Core26: 37.99        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 28.46
DDR read Latency(ns)
Socket0: 1358.69
Socket1: 1133.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 33.08        
Core2: 38.40        Core3: 32.64        
Core4: 17.44        Core5: 40.77        
Core6: 36.86        Core7: 37.42        
Core8: 14.70        Core9: 33.05        
Core10: 41.62        Core11: 39.35        
Core12: 22.54        Core13: 21.54        
Core14: 42.97        Core15: 30.25        
Core16: 18.80        Core17: 24.24        
Core18: 36.92        Core19: 21.92        
Core20: 20.05        Core21: 20.89        
Core22: 40.36        Core23: 29.80        
Core24: 42.45        Core25: 30.08        
Core26: 37.47        Core27: 27.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.56
Socket1: 30.83
DDR read Latency(ns)
Socket0: 1173.42
Socket1: 1160.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.00        Core1: 33.17        
Core2: 36.64        Core3: 32.43        
Core4: 17.83        Core5: 40.75        
Core6: 43.40        Core7: 37.12        
Core8: 14.86        Core9: 33.03        
Core10: 36.42        Core11: 40.09        
Core12: 22.84        Core13: 20.87        
Core14: 43.08        Core15: 30.49        
Core16: 18.83        Core17: 24.40        
Core18: 38.01        Core19: 22.40        
Core20: 19.92        Core21: 21.48        
Core22: 41.28        Core23: 30.14        
Core24: 44.55        Core25: 29.77        
Core26: 37.05        Core27: 27.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 31.01
DDR read Latency(ns)
Socket0: 1167.57
Socket1: 1154.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.23        Core1: 33.08        
Core2: 36.49        Core3: 32.02        
Core4: 17.63        Core5: 40.72        
Core6: 35.21        Core7: 37.99        
Core8: 15.11        Core9: 33.07        
Core10: 40.67        Core11: 40.14        
Core12: 22.63        Core13: 21.11        
Core14: 43.05        Core15: 31.08        
Core16: 19.52        Core17: 24.30        
Core18: 37.76        Core19: 22.40        
Core20: 19.42        Core21: 21.86        
Core22: 41.53        Core23: 30.11        
Core24: 31.26        Core25: 30.87        
Core26: 37.50        Core27: 27.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.89
Socket1: 31.26
DDR read Latency(ns)
Socket0: 1173.16
Socket1: 1144.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.77        Core1: 33.01        
Core2: 38.49        Core3: 32.74        
Core4: 17.74        Core5: 40.74        
Core6: 40.02        Core7: 37.59        
Core8: 15.12        Core9: 33.13        
Core10: 40.19        Core11: 40.22        
Core12: 22.75        Core13: 21.19        
Core14: 42.88        Core15: 31.22        
Core16: 18.80        Core17: 24.17        
Core18: 37.64        Core19: 22.46        
Core20: 19.83        Core21: 21.54        
Core22: 41.01        Core23: 30.30        
Core24: 43.67        Core25: 30.23        
Core26: 37.78        Core27: 27.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 31.17
DDR read Latency(ns)
Socket0: 1166.37
Socket1: 1146.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.08        Core1: 33.26        
Core2: 39.86        Core3: 32.14        
Core4: 18.47        Core5: 41.03        
Core6: 40.16        Core7: 38.12        
Core8: 15.06        Core9: 33.09        
Core10: 38.17        Core11: 40.37        
Core12: 23.09        Core13: 21.00        
Core14: 42.78        Core15: 29.19        
Core16: 18.86        Core17: 24.67        
Core18: 37.67        Core19: 25.89        
Core20: 19.90        Core21: 22.67        
Core22: 40.98        Core23: 30.53        
Core24: 43.03        Core25: 29.56        
Core26: 38.37        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 32.30
DDR read Latency(ns)
Socket0: 1153.95
Socket1: 1095.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.53        Core1: 33.13        
Core2: 41.39        Core3: 31.32        
Core4: 18.71        Core5: 41.24        
Core6: 39.11        Core7: 37.85        
Core8: 15.33        Core9: 32.96        
Core10: 38.04        Core11: 40.19        
Core12: 23.34        Core13: 21.03        
Core14: 43.30        Core15: 27.22        
Core16: 19.19        Core17: 25.04        
Core18: 37.03        Core19: 28.87        
Core20: 19.88        Core21: 22.19        
Core22: 40.55        Core23: 28.89        
Core24: 40.75        Core25: 30.25        
Core26: 37.55        Core27: 29.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 32.45
DDR read Latency(ns)
Socket0: 1140.94
Socket1: 1060.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.32        Core1: 40.82        
Core2: 25.63        Core3: 31.85        
Core4: 25.86        Core5: 32.51        
Core6: 29.11        Core7: 33.32        
Core8: 23.36        Core9: 40.38        
Core10: 37.17        Core11: 39.41        
Core12: 17.94        Core13: 23.85        
Core14: 34.17        Core15: 17.70        
Core16: 21.70        Core17: 45.38        
Core18: 42.74        Core19: 17.88        
Core20: 33.54        Core21: 19.10        
Core22: 36.32        Core23: 23.16        
Core24: 26.68        Core25: 18.55        
Core26: 43.30        Core27: 25.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.92
Socket1: 28.45
DDR read Latency(ns)
Socket0: 1203.19
Socket1: 1389.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.71        Core1: 40.39        
Core2: 26.32        Core3: 30.77        
Core4: 26.16        Core5: 32.79        
Core6: 29.36        Core7: 33.41        
Core8: 25.71        Core9: 42.66        
Core10: 43.14        Core11: 40.45        
Core12: 18.10        Core13: 24.05        
Core14: 34.64        Core15: 17.71        
Core16: 22.33        Core17: 53.84        
Core18: 43.12        Core19: 17.27        
Core20: 33.48        Core21: 19.12        
Core22: 32.33        Core23: 23.22        
Core24: 26.50        Core25: 19.02        
Core26: 43.29        Core27: 27.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 28.69
DDR read Latency(ns)
Socket0: 1163.38
Socket1: 1382.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.84        Core1: 40.98        
Core2: 26.03        Core3: 26.14        
Core4: 21.64        Core5: 33.15        
Core6: 25.78        Core7: 31.94        
Core8: 25.03        Core9: 35.05        
Core10: 28.87        Core11: 40.63        
Core12: 18.08        Core13: 24.31        
Core14: 34.44        Core15: 17.75        
Core16: 22.38        Core17: 32.57        
Core18: 42.71        Core19: 14.56        
Core20: 31.29        Core21: 18.72        
Core22: 30.47        Core23: 22.78        
Core24: 26.74        Core25: 18.69        
Core26: 42.87        Core27: 26.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 28.27
DDR read Latency(ns)
Socket0: 1203.29
Socket1: 1407.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.79        Core1: 41.08        
Core2: 25.63        Core3: 31.32        
Core4: 25.00        Core5: 33.00        
Core6: 28.04        Core7: 32.05        
Core8: 24.29        Core9: 40.20        
Core10: 40.38        Core11: 39.55        
Core12: 17.84        Core13: 24.76        
Core14: 34.18        Core15: 18.75        
Core16: 22.26        Core17: 47.45        
Core18: 43.25        Core19: 12.75        
Core20: 33.21        Core21: 20.29        
Core22: 29.88        Core23: 23.77        
Core24: 26.68        Core25: 19.15        
Core26: 43.65        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 28.19
DDR read Latency(ns)
Socket0: 1192.91
Socket1: 1407.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.53        Core1: 41.34        
Core2: 26.07        Core3: 30.80        
Core4: 24.85        Core5: 33.19        
Core6: 27.53        Core7: 31.52        
Core8: 24.95        Core9: 34.21        
Core10: 32.47        Core11: 40.06        
Core12: 18.04        Core13: 24.00        
Core14: 34.25        Core15: 18.48        
Core16: 22.34        Core17: 49.18        
Core18: 39.84        Core19: 12.69        
Core20: 33.22        Core21: 18.98        
Core22: 30.24        Core23: 23.07        
Core24: 26.62        Core25: 18.91        
Core26: 40.67        Core27: 24.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 27.89
DDR read Latency(ns)
Socket0: 1189.89
Socket1: 1435.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.82        Core1: 41.03        
Core2: 25.87        Core3: 30.67        
Core4: 23.11        Core5: 32.06        
Core6: 26.78        Core7: 31.65        
Core8: 24.32        Core9: 42.97        
Core10: 34.09        Core11: 40.48        
Core12: 17.95        Core13: 23.64        
Core14: 34.06        Core15: 19.49        
Core16: 22.29        Core17: 42.71        
Core18: 42.80        Core19: 12.64        
Core20: 33.25        Core21: 18.82        
Core22: 29.93        Core23: 23.38        
Core24: 26.73        Core25: 19.14        
Core26: 43.03        Core27: 24.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 28.10
DDR read Latency(ns)
Socket0: 1202.09
Socket1: 1409.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 37.67        
Core2: 22.57        Core3: 29.21        
Core4: 23.24        Core5: 35.43        
Core6: 26.96        Core7: 38.39        
Core8: 19.82        Core9: 26.79        
Core10: 25.18        Core11: 41.00        
Core12: 22.18        Core13: 23.12        
Core14: 40.56        Core15: 18.37        
Core16: 22.30        Core17: 33.98        
Core18: 35.19        Core19: 30.05        
Core20: 22.57        Core21: 22.99        
Core22: 35.55        Core23: 29.33        
Core24: 37.51        Core25: 18.28        
Core26: 38.98        Core27: 34.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.97
Socket1: 31.74
DDR read Latency(ns)
Socket0: 1163.81
Socket1: 1201.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.86        Core1: 34.36        
Core2: 22.14        Core3: 29.70        
Core4: 23.14        Core5: 37.62        
Core6: 25.92        Core7: 36.47        
Core8: 19.09        Core9: 27.48        
Core10: 25.78        Core11: 40.94        
Core12: 22.20        Core13: 22.30        
Core14: 41.11        Core15: 18.64        
Core16: 22.38        Core17: 44.03        
Core18: 35.18        Core19: 12.59        
Core20: 23.05        Core21: 25.05        
Core22: 36.47        Core23: 26.18        
Core24: 34.65        Core25: 19.84        
Core26: 31.81        Core27: 30.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 28.66
DDR read Latency(ns)
Socket0: 1198.95
Socket1: 1371.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.22        Core1: 35.49        
Core2: 22.10        Core3: 29.03        
Core4: 19.76        Core5: 37.28        
Core6: 26.39        Core7: 37.31        
Core8: 19.36        Core9: 25.84        
Core10: 25.65        Core11: 41.23        
Core12: 22.45        Core13: 24.90        
Core14: 36.32        Core15: 18.34        
Core16: 22.19        Core17: 34.08        
Core18: 33.41        Core19: 20.43        
Core20: 22.94        Core21: 25.31        
Core22: 38.64        Core23: 30.02        
Core24: 33.95        Core25: 17.41        
Core26: 36.26        Core27: 31.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.85
Socket1: 30.43
DDR read Latency(ns)
Socket0: 1203.96
Socket1: 1250.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 36.38        
Core2: 22.11        Core3: 28.03        
Core4: 19.35        Core5: 36.35        
Core6: 25.70        Core7: 39.37        
Core8: 19.19        Core9: 27.75        
Core10: 24.58        Core11: 40.91        
Core12: 22.41        Core13: 23.19        
Core14: 31.40        Core15: 16.40        
Core16: 21.94        Core17: 32.78        
Core18: 31.34        Core19: 31.08        
Core20: 22.75        Core21: 17.69        
Core22: 34.26        Core23: 31.93        
Core24: 35.50        Core25: 21.17        
Core26: 40.74        Core27: 35.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 30.93
DDR read Latency(ns)
Socket0: 1186.38
Socket1: 1272.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.44        Core1: 37.03        
Core2: 22.51        Core3: 27.09        
Core4: 23.28        Core5: 31.82        
Core6: 26.21        Core7: 38.61        
Core8: 19.65        Core9: 23.57        
Core10: 27.61        Core11: 41.24        
Core12: 22.10        Core13: 23.41        
Core14: 32.07        Core15: 14.78        
Core16: 22.43        Core17: 37.74        
Core18: 31.54        Core19: 21.27        
Core20: 22.57        Core21: 18.86        
Core22: 39.57        Core23: 30.51        
Core24: 41.55        Core25: 14.15        
Core26: 32.24        Core27: 33.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.34
Socket1: 28.10
DDR read Latency(ns)
Socket0: 1156.86
Socket1: 1484.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.27        Core1: 36.71        
Core2: 22.24        Core3: 26.78        
Core4: 23.14        Core5: 33.01        
Core6: 26.02        Core7: 38.39        
Core8: 19.09        Core9: 23.25        
Core10: 26.42        Core11: 40.91        
Core12: 22.09        Core13: 22.52        
Core14: 37.12        Core15: 16.28        
Core16: 22.54        Core17: 37.39        
Core18: 31.48        Core19: 20.39        
Core20: 22.63        Core21: 18.54        
Core22: 40.36        Core23: 29.98        
Core24: 41.16        Core25: 20.04        
Core26: 31.54        Core27: 34.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.80
Socket1: 28.98
DDR read Latency(ns)
Socket0: 1174.03
Socket1: 1456.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.48        Core1: 38.85        
Core2: 36.30        Core3: 24.97        
Core4: 22.00        Core5: 34.67        
Core6: 23.13        Core7: 37.58        
Core8: 22.53        Core9: 35.45        
Core10: 30.09        Core11: 35.52        
Core12: 28.75        Core13: 33.30        
Core14: 34.89        Core15: 17.12        
Core16: 21.23        Core17: 24.00        
Core18: 30.22        Core19: 33.46        
Core20: 25.67        Core21: 19.34        
Core22: 33.17        Core23: 26.44        
Core24: 28.94        Core25: 20.19        
Core26: 35.92        Core27: 25.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 29.76
DDR read Latency(ns)
Socket0: 1140.00
Socket1: 1246.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.84        Core1: 38.53        
Core2: 36.66        Core3: 26.46        
Core4: 22.31        Core5: 34.91        
Core6: 22.98        Core7: 37.75        
Core8: 22.30        Core9: 33.38        
Core10: 30.11        Core11: 36.00        
Core12: 28.70        Core13: 31.32        
Core14: 35.24        Core15: 21.10        
Core16: 20.81        Core17: 23.45        
Core18: 30.59        Core19: 33.81        
Core20: 26.48        Core21: 21.05        
Core22: 34.25        Core23: 27.81        
Core24: 29.19        Core25: 20.00        
Core26: 38.33        Core27: 25.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.39
Socket1: 30.69
DDR read Latency(ns)
Socket0: 1151.66
Socket1: 1177.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.75        Core1: 37.14        
Core2: 35.96        Core3: 26.06        
Core4: 22.11        Core5: 34.39        
Core6: 23.57        Core7: 37.70        
Core8: 21.99        Core9: 31.52        
Core10: 30.06        Core11: 35.40        
Core12: 28.49        Core13: 27.25        
Core14: 34.64        Core15: 19.92        
Core16: 21.77        Core17: 22.37        
Core18: 33.24        Core19: 33.44        
Core20: 25.40        Core21: 14.91        
Core22: 33.87        Core23: 28.53        
Core24: 27.36        Core25: 19.81        
Core26: 35.85        Core27: 24.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 29.32
DDR read Latency(ns)
Socket0: 1145.55
Socket1: 1232.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.52        Core1: 38.47        
Core2: 31.94        Core3: 25.12        
Core4: 22.04        Core5: 34.30        
Core6: 22.90        Core7: 37.49        
Core8: 22.27        Core9: 33.29        
Core10: 29.99        Core11: 35.23        
Core12: 28.88        Core13: 22.26        
Core14: 34.39        Core15: 20.74        
Core16: 21.89        Core17: 23.48        
Core18: 32.44        Core19: 33.74        
Core20: 25.76        Core21: 21.76        
Core22: 38.36        Core23: 29.51        
Core24: 29.12        Core25: 19.43        
Core26: 36.83        Core27: 24.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 30.49
DDR read Latency(ns)
Socket0: 1154.60
Socket1: 1186.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.85        Core1: 38.69        
Core2: 34.52        Core3: 24.99        
Core4: 22.11        Core5: 34.24        
Core6: 23.01        Core7: 37.57        
Core8: 22.18        Core9: 33.58        
Core10: 30.14        Core11: 35.39        
Core12: 29.00        Core13: 25.82        
Core14: 34.66        Core15: 16.41        
Core16: 22.15        Core17: 23.45        
Core18: 32.21        Core19: 33.38        
Core20: 25.30        Core21: 21.79        
Core22: 32.49        Core23: 26.11        
Core24: 28.84        Core25: 19.38        
Core26: 36.05        Core27: 24.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.15
Socket1: 29.68
DDR read Latency(ns)
Socket0: 1140.62
Socket1: 1248.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.20        Core1: 38.05        
Core2: 31.92        Core3: 25.21        
Core4: 21.91        Core5: 34.11        
Core6: 23.00        Core7: 37.62        
Core8: 22.17        Core9: 36.31        
Core10: 29.88        Core11: 36.14        
Core12: 28.55        Core13: 22.71        
Core14: 34.76        Core15: 21.13        
Core16: 21.26        Core17: 24.14        
Core18: 32.16        Core19: 33.72        
Core20: 25.54        Core21: 17.35        
Core22: 38.67        Core23: 29.44        
Core24: 29.13        Core25: 19.55        
Core26: 37.13        Core27: 24.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 30.13
DDR read Latency(ns)
Socket0: 1158.15
Socket1: 1198.80
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.37        Core1: 36.24        
Core2: 22.81        Core3: 30.96        
Core4: 26.51        Core5: 34.74        
Core6: 29.44        Core7: 34.76        
Core8: 19.00        Core9: 19.56        
Core10: 23.78        Core11: 38.37        
Core12: 16.71        Core13: 20.61        
Core14: 34.31        Core15: 16.33        
Core16: 23.22        Core17: 22.94        
Core18: 35.02        Core19: 16.84        
Core20: 31.21        Core21: 23.17        
Core22: 37.48        Core23: 23.19        
Core24: 33.44        Core25: 19.80        
Core26: 39.36        Core27: 28.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.83
Socket1: 26.97
DDR read Latency(ns)
Socket0: 1245.26
Socket1: 1497.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.96        Core1: 37.04        
Core2: 22.93        Core3: 31.99        
Core4: 29.75        Core5: 34.43        
Core6: 31.59        Core7: 35.11        
Core8: 19.26        Core9: 19.51        
Core10: 23.90        Core11: 37.28        
Core12: 17.02        Core13: 22.84        
Core14: 35.39        Core15: 17.69        
Core16: 23.05        Core17: 24.13        
Core18: 35.90        Core19: 17.97        
Core20: 31.27        Core21: 24.72        
Core22: 38.44        Core23: 23.49        
Core24: 35.73        Core25: 17.96        
Core26: 39.95        Core27: 28.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.14
Socket1: 27.68
DDR read Latency(ns)
Socket0: 1218.75
Socket1: 1416.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.01        Core1: 35.31        
Core2: 23.17        Core3: 30.38        
Core4: 30.15        Core5: 33.78        
Core6: 30.28        Core7: 35.29        
Core8: 17.78        Core9: 19.92        
Core10: 24.33        Core11: 41.01        
Core12: 17.00        Core13: 23.35        
Core14: 32.52        Core15: 21.20        
Core16: 23.31        Core17: 21.76        
Core18: 37.30        Core19: 18.17        
Core20: 31.94        Core21: 14.81        
Core22: 39.63        Core23: 24.44        
Core24: 34.47        Core25: 17.51        
Core26: 40.98        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 27.23
DDR read Latency(ns)
Socket0: 1189.51
Socket1: 1419.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.62        Core1: 40.91        
Core2: 22.99        Core3: 31.87        
Core4: 20.55        Core5: 35.46        
Core6: 37.41        Core7: 34.34        
Core8: 14.77        Core9: 19.37        
Core10: 24.65        Core11: 37.51        
Core12: 15.71        Core13: 23.60        
Core14: 34.97        Core15: 19.72        
Core16: 21.35        Core17: 23.91        
Core18: 38.86        Core19: 18.80        
Core20: 30.93        Core21: 24.19        
Core22: 39.36        Core23: 24.20        
Core24: 34.67        Core25: 24.93        
Core26: 40.05        Core27: 28.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.85
Socket1: 29.64
DDR read Latency(ns)
Socket0: 1307.71
Socket1: 1335.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 41.27        
Core2: 23.84        Core3: 32.50        
Core4: 20.92        Core5: 35.57        
Core6: 38.98        Core7: 34.74        
Core8: 15.64        Core9: 21.26        
Core10: 27.48        Core11: 37.74        
Core12: 16.48        Core13: 33.94        
Core14: 34.60        Core15: 27.58        
Core16: 22.62        Core17: 24.37        
Core18: 41.31        Core19: 20.65        
Core20: 31.66        Core21: 21.58        
Core22: 39.07        Core23: 25.13        
Core24: 35.45        Core25: 30.34        
Core26: 43.68        Core27: 27.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.69
Socket1: 31.99
DDR read Latency(ns)
Socket0: 1216.46
Socket1: 1138.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.85        Core1: 33.34        
Core2: 23.27        Core3: 31.87        
Core4: 30.50        Core5: 35.75        
Core6: 35.60        Core7: 35.61        
Core8: 15.81        Core9: 21.38        
Core10: 25.61        Core11: 42.29        
Core12: 17.28        Core13: 33.77        
Core14: 34.88        Core15: 25.27        
Core16: 22.40        Core17: 23.70        
Core18: 41.48        Core19: 19.52        
Core20: 32.69        Core21: 21.36        
Core22: 38.90        Core23: 24.80        
Core24: 36.54        Core25: 30.33        
Core26: 42.79        Core27: 27.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.52
Socket1: 30.98
DDR read Latency(ns)
Socket0: 1142.21
Socket1: 1149.92
