
hall_detection_algoritm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005250  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08005418  08005418  00015418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005438  08005438  0002003c  2**0
                  CONTENTS
  4 .ARM          00000008  08005438  08005438  00015438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005440  08005440  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005440  08005440  00015440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005444  08005444  00015444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08005448  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  2000003c  08005484  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08005484  0002034c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000113d3  00000000  00000000  000200af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c03  00000000  00000000  00031482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef0  00000000  00000000  00034088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b9b  00000000  00000000  00034f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023554  00000000  00000000  00035b13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001482e  00000000  00000000  00059067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da024  00000000  00000000  0006d895  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003df8  00000000  00000000  001478bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  0014b6b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000003c 	.word	0x2000003c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08005400 	.word	0x08005400

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000040 	.word	0x20000040
 8000204:	08005400 	.word	0x08005400

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_d2f>:
 8000580:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000584:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000588:	bf24      	itt	cs
 800058a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800058e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000592:	d90d      	bls.n	80005b0 <__aeabi_d2f+0x30>
 8000594:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000598:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800059c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80005a0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80005a4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80005a8:	bf08      	it	eq
 80005aa:	f020 0001 	biceq.w	r0, r0, #1
 80005ae:	4770      	bx	lr
 80005b0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80005b4:	d121      	bne.n	80005fa <__aeabi_d2f+0x7a>
 80005b6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80005ba:	bfbc      	itt	lt
 80005bc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80005c0:	4770      	bxlt	lr
 80005c2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80005ca:	f1c2 0218 	rsb	r2, r2, #24
 80005ce:	f1c2 0c20 	rsb	ip, r2, #32
 80005d2:	fa10 f30c 	lsls.w	r3, r0, ip
 80005d6:	fa20 f002 	lsr.w	r0, r0, r2
 80005da:	bf18      	it	ne
 80005dc:	f040 0001 	orrne.w	r0, r0, #1
 80005e0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005e4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005e8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005ec:	ea40 000c 	orr.w	r0, r0, ip
 80005f0:	fa23 f302 	lsr.w	r3, r3, r2
 80005f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005f8:	e7cc      	b.n	8000594 <__aeabi_d2f+0x14>
 80005fa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005fe:	d107      	bne.n	8000610 <__aeabi_d2f+0x90>
 8000600:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000604:	bf1e      	ittt	ne
 8000606:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800060a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800060e:	4770      	bxne	lr
 8000610:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000614:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000618:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop

08000620 <__aeabi_uldivmod>:
 8000620:	b953      	cbnz	r3, 8000638 <__aeabi_uldivmod+0x18>
 8000622:	b94a      	cbnz	r2, 8000638 <__aeabi_uldivmod+0x18>
 8000624:	2900      	cmp	r1, #0
 8000626:	bf08      	it	eq
 8000628:	2800      	cmpeq	r0, #0
 800062a:	bf1c      	itt	ne
 800062c:	f04f 31ff 	movne.w	r1, #4294967295
 8000630:	f04f 30ff 	movne.w	r0, #4294967295
 8000634:	f000 b970 	b.w	8000918 <__aeabi_idiv0>
 8000638:	f1ad 0c08 	sub.w	ip, sp, #8
 800063c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000640:	f000 f806 	bl	8000650 <__udivmoddi4>
 8000644:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800064c:	b004      	add	sp, #16
 800064e:	4770      	bx	lr

08000650 <__udivmoddi4>:
 8000650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000654:	9e08      	ldr	r6, [sp, #32]
 8000656:	460d      	mov	r5, r1
 8000658:	4604      	mov	r4, r0
 800065a:	460f      	mov	r7, r1
 800065c:	2b00      	cmp	r3, #0
 800065e:	d14a      	bne.n	80006f6 <__udivmoddi4+0xa6>
 8000660:	428a      	cmp	r2, r1
 8000662:	4694      	mov	ip, r2
 8000664:	d965      	bls.n	8000732 <__udivmoddi4+0xe2>
 8000666:	fab2 f382 	clz	r3, r2
 800066a:	b143      	cbz	r3, 800067e <__udivmoddi4+0x2e>
 800066c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000670:	f1c3 0220 	rsb	r2, r3, #32
 8000674:	409f      	lsls	r7, r3
 8000676:	fa20 f202 	lsr.w	r2, r0, r2
 800067a:	4317      	orrs	r7, r2
 800067c:	409c      	lsls	r4, r3
 800067e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000682:	fa1f f58c 	uxth.w	r5, ip
 8000686:	fbb7 f1fe 	udiv	r1, r7, lr
 800068a:	0c22      	lsrs	r2, r4, #16
 800068c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000690:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000694:	fb01 f005 	mul.w	r0, r1, r5
 8000698:	4290      	cmp	r0, r2
 800069a:	d90a      	bls.n	80006b2 <__udivmoddi4+0x62>
 800069c:	eb1c 0202 	adds.w	r2, ip, r2
 80006a0:	f101 37ff 	add.w	r7, r1, #4294967295
 80006a4:	f080 811c 	bcs.w	80008e0 <__udivmoddi4+0x290>
 80006a8:	4290      	cmp	r0, r2
 80006aa:	f240 8119 	bls.w	80008e0 <__udivmoddi4+0x290>
 80006ae:	3902      	subs	r1, #2
 80006b0:	4462      	add	r2, ip
 80006b2:	1a12      	subs	r2, r2, r0
 80006b4:	b2a4      	uxth	r4, r4
 80006b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80006ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80006be:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80006c2:	fb00 f505 	mul.w	r5, r0, r5
 80006c6:	42a5      	cmp	r5, r4
 80006c8:	d90a      	bls.n	80006e0 <__udivmoddi4+0x90>
 80006ca:	eb1c 0404 	adds.w	r4, ip, r4
 80006ce:	f100 32ff 	add.w	r2, r0, #4294967295
 80006d2:	f080 8107 	bcs.w	80008e4 <__udivmoddi4+0x294>
 80006d6:	42a5      	cmp	r5, r4
 80006d8:	f240 8104 	bls.w	80008e4 <__udivmoddi4+0x294>
 80006dc:	4464      	add	r4, ip
 80006de:	3802      	subs	r0, #2
 80006e0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006e4:	1b64      	subs	r4, r4, r5
 80006e6:	2100      	movs	r1, #0
 80006e8:	b11e      	cbz	r6, 80006f2 <__udivmoddi4+0xa2>
 80006ea:	40dc      	lsrs	r4, r3
 80006ec:	2300      	movs	r3, #0
 80006ee:	e9c6 4300 	strd	r4, r3, [r6]
 80006f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006f6:	428b      	cmp	r3, r1
 80006f8:	d908      	bls.n	800070c <__udivmoddi4+0xbc>
 80006fa:	2e00      	cmp	r6, #0
 80006fc:	f000 80ed 	beq.w	80008da <__udivmoddi4+0x28a>
 8000700:	2100      	movs	r1, #0
 8000702:	e9c6 0500 	strd	r0, r5, [r6]
 8000706:	4608      	mov	r0, r1
 8000708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070c:	fab3 f183 	clz	r1, r3
 8000710:	2900      	cmp	r1, #0
 8000712:	d149      	bne.n	80007a8 <__udivmoddi4+0x158>
 8000714:	42ab      	cmp	r3, r5
 8000716:	d302      	bcc.n	800071e <__udivmoddi4+0xce>
 8000718:	4282      	cmp	r2, r0
 800071a:	f200 80f8 	bhi.w	800090e <__udivmoddi4+0x2be>
 800071e:	1a84      	subs	r4, r0, r2
 8000720:	eb65 0203 	sbc.w	r2, r5, r3
 8000724:	2001      	movs	r0, #1
 8000726:	4617      	mov	r7, r2
 8000728:	2e00      	cmp	r6, #0
 800072a:	d0e2      	beq.n	80006f2 <__udivmoddi4+0xa2>
 800072c:	e9c6 4700 	strd	r4, r7, [r6]
 8000730:	e7df      	b.n	80006f2 <__udivmoddi4+0xa2>
 8000732:	b902      	cbnz	r2, 8000736 <__udivmoddi4+0xe6>
 8000734:	deff      	udf	#255	; 0xff
 8000736:	fab2 f382 	clz	r3, r2
 800073a:	2b00      	cmp	r3, #0
 800073c:	f040 8090 	bne.w	8000860 <__udivmoddi4+0x210>
 8000740:	1a8a      	subs	r2, r1, r2
 8000742:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000746:	fa1f fe8c 	uxth.w	lr, ip
 800074a:	2101      	movs	r1, #1
 800074c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000750:	fb07 2015 	mls	r0, r7, r5, r2
 8000754:	0c22      	lsrs	r2, r4, #16
 8000756:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800075a:	fb0e f005 	mul.w	r0, lr, r5
 800075e:	4290      	cmp	r0, r2
 8000760:	d908      	bls.n	8000774 <__udivmoddi4+0x124>
 8000762:	eb1c 0202 	adds.w	r2, ip, r2
 8000766:	f105 38ff 	add.w	r8, r5, #4294967295
 800076a:	d202      	bcs.n	8000772 <__udivmoddi4+0x122>
 800076c:	4290      	cmp	r0, r2
 800076e:	f200 80cb 	bhi.w	8000908 <__udivmoddi4+0x2b8>
 8000772:	4645      	mov	r5, r8
 8000774:	1a12      	subs	r2, r2, r0
 8000776:	b2a4      	uxth	r4, r4
 8000778:	fbb2 f0f7 	udiv	r0, r2, r7
 800077c:	fb07 2210 	mls	r2, r7, r0, r2
 8000780:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000784:	fb0e fe00 	mul.w	lr, lr, r0
 8000788:	45a6      	cmp	lr, r4
 800078a:	d908      	bls.n	800079e <__udivmoddi4+0x14e>
 800078c:	eb1c 0404 	adds.w	r4, ip, r4
 8000790:	f100 32ff 	add.w	r2, r0, #4294967295
 8000794:	d202      	bcs.n	800079c <__udivmoddi4+0x14c>
 8000796:	45a6      	cmp	lr, r4
 8000798:	f200 80bb 	bhi.w	8000912 <__udivmoddi4+0x2c2>
 800079c:	4610      	mov	r0, r2
 800079e:	eba4 040e 	sub.w	r4, r4, lr
 80007a2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80007a6:	e79f      	b.n	80006e8 <__udivmoddi4+0x98>
 80007a8:	f1c1 0720 	rsb	r7, r1, #32
 80007ac:	408b      	lsls	r3, r1
 80007ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80007b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80007b6:	fa05 f401 	lsl.w	r4, r5, r1
 80007ba:	fa20 f307 	lsr.w	r3, r0, r7
 80007be:	40fd      	lsrs	r5, r7
 80007c0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80007c4:	4323      	orrs	r3, r4
 80007c6:	fbb5 f8f9 	udiv	r8, r5, r9
 80007ca:	fa1f fe8c 	uxth.w	lr, ip
 80007ce:	fb09 5518 	mls	r5, r9, r8, r5
 80007d2:	0c1c      	lsrs	r4, r3, #16
 80007d4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80007d8:	fb08 f50e 	mul.w	r5, r8, lr
 80007dc:	42a5      	cmp	r5, r4
 80007de:	fa02 f201 	lsl.w	r2, r2, r1
 80007e2:	fa00 f001 	lsl.w	r0, r0, r1
 80007e6:	d90b      	bls.n	8000800 <__udivmoddi4+0x1b0>
 80007e8:	eb1c 0404 	adds.w	r4, ip, r4
 80007ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80007f0:	f080 8088 	bcs.w	8000904 <__udivmoddi4+0x2b4>
 80007f4:	42a5      	cmp	r5, r4
 80007f6:	f240 8085 	bls.w	8000904 <__udivmoddi4+0x2b4>
 80007fa:	f1a8 0802 	sub.w	r8, r8, #2
 80007fe:	4464      	add	r4, ip
 8000800:	1b64      	subs	r4, r4, r5
 8000802:	b29d      	uxth	r5, r3
 8000804:	fbb4 f3f9 	udiv	r3, r4, r9
 8000808:	fb09 4413 	mls	r4, r9, r3, r4
 800080c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000810:	fb03 fe0e 	mul.w	lr, r3, lr
 8000814:	45a6      	cmp	lr, r4
 8000816:	d908      	bls.n	800082a <__udivmoddi4+0x1da>
 8000818:	eb1c 0404 	adds.w	r4, ip, r4
 800081c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000820:	d26c      	bcs.n	80008fc <__udivmoddi4+0x2ac>
 8000822:	45a6      	cmp	lr, r4
 8000824:	d96a      	bls.n	80008fc <__udivmoddi4+0x2ac>
 8000826:	3b02      	subs	r3, #2
 8000828:	4464      	add	r4, ip
 800082a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800082e:	fba3 9502 	umull	r9, r5, r3, r2
 8000832:	eba4 040e 	sub.w	r4, r4, lr
 8000836:	42ac      	cmp	r4, r5
 8000838:	46c8      	mov	r8, r9
 800083a:	46ae      	mov	lr, r5
 800083c:	d356      	bcc.n	80008ec <__udivmoddi4+0x29c>
 800083e:	d053      	beq.n	80008e8 <__udivmoddi4+0x298>
 8000840:	b156      	cbz	r6, 8000858 <__udivmoddi4+0x208>
 8000842:	ebb0 0208 	subs.w	r2, r0, r8
 8000846:	eb64 040e 	sbc.w	r4, r4, lr
 800084a:	fa04 f707 	lsl.w	r7, r4, r7
 800084e:	40ca      	lsrs	r2, r1
 8000850:	40cc      	lsrs	r4, r1
 8000852:	4317      	orrs	r7, r2
 8000854:	e9c6 7400 	strd	r7, r4, [r6]
 8000858:	4618      	mov	r0, r3
 800085a:	2100      	movs	r1, #0
 800085c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000860:	f1c3 0120 	rsb	r1, r3, #32
 8000864:	fa02 fc03 	lsl.w	ip, r2, r3
 8000868:	fa20 f201 	lsr.w	r2, r0, r1
 800086c:	fa25 f101 	lsr.w	r1, r5, r1
 8000870:	409d      	lsls	r5, r3
 8000872:	432a      	orrs	r2, r5
 8000874:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000878:	fa1f fe8c 	uxth.w	lr, ip
 800087c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000880:	fb07 1510 	mls	r5, r7, r0, r1
 8000884:	0c11      	lsrs	r1, r2, #16
 8000886:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800088a:	fb00 f50e 	mul.w	r5, r0, lr
 800088e:	428d      	cmp	r5, r1
 8000890:	fa04 f403 	lsl.w	r4, r4, r3
 8000894:	d908      	bls.n	80008a8 <__udivmoddi4+0x258>
 8000896:	eb1c 0101 	adds.w	r1, ip, r1
 800089a:	f100 38ff 	add.w	r8, r0, #4294967295
 800089e:	d22f      	bcs.n	8000900 <__udivmoddi4+0x2b0>
 80008a0:	428d      	cmp	r5, r1
 80008a2:	d92d      	bls.n	8000900 <__udivmoddi4+0x2b0>
 80008a4:	3802      	subs	r0, #2
 80008a6:	4461      	add	r1, ip
 80008a8:	1b49      	subs	r1, r1, r5
 80008aa:	b292      	uxth	r2, r2
 80008ac:	fbb1 f5f7 	udiv	r5, r1, r7
 80008b0:	fb07 1115 	mls	r1, r7, r5, r1
 80008b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008b8:	fb05 f10e 	mul.w	r1, r5, lr
 80008bc:	4291      	cmp	r1, r2
 80008be:	d908      	bls.n	80008d2 <__udivmoddi4+0x282>
 80008c0:	eb1c 0202 	adds.w	r2, ip, r2
 80008c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80008c8:	d216      	bcs.n	80008f8 <__udivmoddi4+0x2a8>
 80008ca:	4291      	cmp	r1, r2
 80008cc:	d914      	bls.n	80008f8 <__udivmoddi4+0x2a8>
 80008ce:	3d02      	subs	r5, #2
 80008d0:	4462      	add	r2, ip
 80008d2:	1a52      	subs	r2, r2, r1
 80008d4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80008d8:	e738      	b.n	800074c <__udivmoddi4+0xfc>
 80008da:	4631      	mov	r1, r6
 80008dc:	4630      	mov	r0, r6
 80008de:	e708      	b.n	80006f2 <__udivmoddi4+0xa2>
 80008e0:	4639      	mov	r1, r7
 80008e2:	e6e6      	b.n	80006b2 <__udivmoddi4+0x62>
 80008e4:	4610      	mov	r0, r2
 80008e6:	e6fb      	b.n	80006e0 <__udivmoddi4+0x90>
 80008e8:	4548      	cmp	r0, r9
 80008ea:	d2a9      	bcs.n	8000840 <__udivmoddi4+0x1f0>
 80008ec:	ebb9 0802 	subs.w	r8, r9, r2
 80008f0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80008f4:	3b01      	subs	r3, #1
 80008f6:	e7a3      	b.n	8000840 <__udivmoddi4+0x1f0>
 80008f8:	4645      	mov	r5, r8
 80008fa:	e7ea      	b.n	80008d2 <__udivmoddi4+0x282>
 80008fc:	462b      	mov	r3, r5
 80008fe:	e794      	b.n	800082a <__udivmoddi4+0x1da>
 8000900:	4640      	mov	r0, r8
 8000902:	e7d1      	b.n	80008a8 <__udivmoddi4+0x258>
 8000904:	46d0      	mov	r8, sl
 8000906:	e77b      	b.n	8000800 <__udivmoddi4+0x1b0>
 8000908:	3d02      	subs	r5, #2
 800090a:	4462      	add	r2, ip
 800090c:	e732      	b.n	8000774 <__udivmoddi4+0x124>
 800090e:	4608      	mov	r0, r1
 8000910:	e70a      	b.n	8000728 <__udivmoddi4+0xd8>
 8000912:	4464      	add	r4, ip
 8000914:	3802      	subs	r0, #2
 8000916:	e742      	b.n	800079e <__udivmoddi4+0x14e>

08000918 <__aeabi_idiv0>:
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000922:	463b      	mov	r3, r7
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800092e:	4b29      	ldr	r3, [pc, #164]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000930:	4a29      	ldr	r2, [pc, #164]	; (80009d8 <MX_ADC1_Init+0xbc>)
 8000932:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000934:	4b27      	ldr	r3, [pc, #156]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000936:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800093a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800093c:	4b25      	ldr	r3, [pc, #148]	; (80009d4 <MX_ADC1_Init+0xb8>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000942:	4b24      	ldr	r3, [pc, #144]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000944:	2201      	movs	r2, #1
 8000946:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000948:	4b22      	ldr	r3, [pc, #136]	; (80009d4 <MX_ADC1_Init+0xb8>)
 800094a:	2201      	movs	r2, #1
 800094c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800094e:	4b21      	ldr	r3, [pc, #132]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000950:	2200      	movs	r2, #0
 8000952:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000956:	4b1f      	ldr	r3, [pc, #124]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000958:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800095c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800095e:	4b1d      	ldr	r3, [pc, #116]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000960:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8000964:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000966:	4b1b      	ldr	r3, [pc, #108]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000968:	2200      	movs	r2, #0
 800096a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 800096c:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <MX_ADC1_Init+0xb8>)
 800096e:	2202      	movs	r2, #2
 8000970:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000972:	4b18      	ldr	r3, [pc, #96]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000974:	2201      	movs	r2, #1
 8000976:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800097a:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <MX_ADC1_Init+0xb8>)
 800097c:	2200      	movs	r2, #0
 800097e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000980:	4814      	ldr	r0, [pc, #80]	; (80009d4 <MX_ADC1_Init+0xb8>)
 8000982:	f001 fb3b 	bl	8001ffc <HAL_ADC_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800098c:	f001 f862 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000990:	2300      	movs	r3, #0
 8000992:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000994:	2301      	movs	r3, #1
 8000996:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000998:	2301      	movs	r3, #1
 800099a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800099c:	463b      	mov	r3, r7
 800099e:	4619      	mov	r1, r3
 80009a0:	480c      	ldr	r0, [pc, #48]	; (80009d4 <MX_ADC1_Init+0xb8>)
 80009a2:	f001 fc9d 	bl	80022e0 <HAL_ADC_ConfigChannel>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80009ac:	f001 f852 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009b0:	2301      	movs	r3, #1
 80009b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80009b4:	2302      	movs	r3, #2
 80009b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009b8:	463b      	mov	r3, r7
 80009ba:	4619      	mov	r1, r3
 80009bc:	4805      	ldr	r0, [pc, #20]	; (80009d4 <MX_ADC1_Init+0xb8>)
 80009be:	f001 fc8f 	bl	80022e0 <HAL_ADC_ConfigChannel>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80009c8:	f001 f844 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000058 	.word	0x20000058
 80009d8:	40012000 	.word	0x40012000

080009dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08a      	sub	sp, #40	; 0x28
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	605a      	str	r2, [r3, #4]
 80009ee:	609a      	str	r2, [r3, #8]
 80009f0:	60da      	str	r2, [r3, #12]
 80009f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a2f      	ldr	r2, [pc, #188]	; (8000ab8 <HAL_ADC_MspInit+0xdc>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d157      	bne.n	8000aae <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	613b      	str	r3, [r7, #16]
 8000a02:	4b2e      	ldr	r3, [pc, #184]	; (8000abc <HAL_ADC_MspInit+0xe0>)
 8000a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a06:	4a2d      	ldr	r2, [pc, #180]	; (8000abc <HAL_ADC_MspInit+0xe0>)
 8000a08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a0e:	4b2b      	ldr	r3, [pc, #172]	; (8000abc <HAL_ADC_MspInit+0xe0>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a16:	613b      	str	r3, [r7, #16]
 8000a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
 8000a1e:	4b27      	ldr	r3, [pc, #156]	; (8000abc <HAL_ADC_MspInit+0xe0>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	4a26      	ldr	r2, [pc, #152]	; (8000abc <HAL_ADC_MspInit+0xe0>)
 8000a24:	f043 0301 	orr.w	r3, r3, #1
 8000a28:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2a:	4b24      	ldr	r3, [pc, #144]	; (8000abc <HAL_ADC_MspInit+0xe0>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	f003 0301 	and.w	r3, r3, #1
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a36:	2303      	movs	r3, #3
 8000a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	4619      	mov	r1, r3
 8000a48:	481d      	ldr	r0, [pc, #116]	; (8000ac0 <HAL_ADC_MspInit+0xe4>)
 8000a4a:	f002 fb7b 	bl	8003144 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000a4e:	4b1d      	ldr	r3, [pc, #116]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a50:	4a1d      	ldr	r2, [pc, #116]	; (8000ac8 <HAL_ADC_MspInit+0xec>)
 8000a52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a60:	4b18      	ldr	r3, [pc, #96]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a66:	4b17      	ldr	r3, [pc, #92]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a6c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a6e:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a74:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a76:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a7e:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a84:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a86:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a8c:	4b0d      	ldr	r3, [pc, #52]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a92:	480c      	ldr	r0, [pc, #48]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000a94:	f001 ffe6 	bl	8002a64 <HAL_DMA_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000a9e:	f000 ffd9 	bl	8001a54 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a07      	ldr	r2, [pc, #28]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000aa6:	639a      	str	r2, [r3, #56]	; 0x38
 8000aa8:	4a06      	ldr	r2, [pc, #24]	; (8000ac4 <HAL_ADC_MspInit+0xe8>)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000aae:	bf00      	nop
 8000ab0:	3728      	adds	r7, #40	; 0x28
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40012000 	.word	0x40012000
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020000 	.word	0x40020000
 8000ac4:	200000a0 	.word	0x200000a0
 8000ac8:	40026410 	.word	0x40026410

08000acc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <MX_DMA_Init+0x68>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a16      	ldr	r2, [pc, #88]	; (8000b34 <MX_DMA_Init+0x68>)
 8000adc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <MX_DMA_Init+0x68>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	603b      	str	r3, [r7, #0]
 8000af2:	4b10      	ldr	r3, [pc, #64]	; (8000b34 <MX_DMA_Init+0x68>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	4a0f      	ldr	r2, [pc, #60]	; (8000b34 <MX_DMA_Init+0x68>)
 8000af8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000afc:	6313      	str	r3, [r2, #48]	; 0x30
 8000afe:	4b0d      	ldr	r3, [pc, #52]	; (8000b34 <MX_DMA_Init+0x68>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b06:	603b      	str	r3, [r7, #0]
 8000b08:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2011      	movs	r0, #17
 8000b10:	f001 ff71 	bl	80029f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000b14:	2011      	movs	r0, #17
 8000b16:	f001 ff8a 	bl	8002a2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	2038      	movs	r0, #56	; 0x38
 8000b20:	f001 ff69 	bl	80029f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b24:	2038      	movs	r0, #56	; 0x38
 8000b26:	f001 ff82 	bl	8002a2e <HAL_NVIC_EnableIRQ>

}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40023800 	.word	0x40023800

08000b38 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b088      	sub	sp, #32
 8000b3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	f107 030c 	add.w	r3, r7, #12
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	4b38      	ldr	r3, [pc, #224]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	4a37      	ldr	r2, [pc, #220]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b58:	f043 0304 	orr.w	r3, r3, #4
 8000b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5e:	4b35      	ldr	r3, [pc, #212]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	f003 0304 	and.w	r3, r3, #4
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b31      	ldr	r3, [pc, #196]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a30      	ldr	r2, [pc, #192]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b2e      	ldr	r3, [pc, #184]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	4b2a      	ldr	r3, [pc, #168]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a29      	ldr	r2, [pc, #164]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b90:	f043 0302 	orr.w	r3, r3, #2
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b27      	ldr	r3, [pc, #156]	; (8000c34 <MX_GPIO_Init+0xfc>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0302 	and.w	r3, r3, #2
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2120      	movs	r1, #32
 8000ba6:	4824      	ldr	r0, [pc, #144]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000ba8:	f002 fc78 	bl	800349c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bb2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	481e      	ldr	r0, [pc, #120]	; (8000c3c <MX_GPIO_Init+0x104>)
 8000bc4:	f002 fabe 	bl	8003144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = input_hall_C_Pin;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(input_hall_C_GPIO_Port, &GPIO_InitStruct);
 8000bd4:	f107 030c 	add.w	r3, r7, #12
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4818      	ldr	r0, [pc, #96]	; (8000c3c <MX_GPIO_Init+0x104>)
 8000bdc:	f002 fab2 	bl	8003144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = input_hall_A_Pin;
 8000be0:	2310      	movs	r3, #16
 8000be2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be4:	2300      	movs	r3, #0
 8000be6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(input_hall_A_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 030c 	add.w	r3, r7, #12
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4811      	ldr	r0, [pc, #68]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000bf4:	f002 faa6 	bl	8003144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bf8:	2320      	movs	r3, #32
 8000bfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c08:	f107 030c 	add.w	r3, r7, #12
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480a      	ldr	r0, [pc, #40]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000c10:	f002 fa98 	bl	8003144 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = input_hall_B_Pin;
 8000c14:	2301      	movs	r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(input_hall_B_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	4619      	mov	r1, r3
 8000c26:	4806      	ldr	r0, [pc, #24]	; (8000c40 <MX_GPIO_Init+0x108>)
 8000c28:	f002 fa8c 	bl	8003144 <HAL_GPIO_Init>

}
 8000c2c:	bf00      	nop
 8000c2e:	3720      	adds	r7, #32
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020000 	.word	0x40020000
 8000c3c:	40020800 	.word	0x40020800
 8000c40:	40020400 	.word	0x40020400

08000c44 <Hall_start_detection>:

/**
* \brief
* \param
*/
void Hall_start_detection(){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	detection_state=detection_ENABLED;
 8000c48:	4b1b      	ldr	r3, [pc, #108]	; (8000cb8 <Hall_start_detection+0x74>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	701a      	strb	r2, [r3, #0]
	ticks=0;
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	; (8000cbc <Hall_start_detection+0x78>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
	results=emptyresults;
 8000c54:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <Hall_start_detection+0x7c>)
 8000c56:	461a      	mov	r2, r3
 8000c58:	2300      	movs	r3, #0
 8000c5a:	6013      	str	r3, [r2, #0]
 8000c5c:	6053      	str	r3, [r2, #4]
 8000c5e:	6093      	str	r3, [r2, #8]
	currA=empty_current_measurements;
 8000c60:	4b18      	ldr	r3, [pc, #96]	; (8000cc4 <Hall_start_detection+0x80>)
 8000c62:	4618      	mov	r0, r3
 8000c64:	232c      	movs	r3, #44	; 0x2c
 8000c66:	461a      	mov	r2, r3
 8000c68:	2100      	movs	r1, #0
 8000c6a:	f004 fb9d 	bl	80053a8 <memset>
	currB=empty_current_measurements;
 8000c6e:	4b16      	ldr	r3, [pc, #88]	; (8000cc8 <Hall_start_detection+0x84>)
 8000c70:	4618      	mov	r0, r3
 8000c72:	232c      	movs	r3, #44	; 0x2c
 8000c74:	461a      	mov	r2, r3
 8000c76:	2100      	movs	r1, #0
 8000c78:	f004 fb96 	bl	80053a8 <memset>
	currC=empty_current_measurements;
 8000c7c:	4b13      	ldr	r3, [pc, #76]	; (8000ccc <Hall_start_detection+0x88>)
 8000c7e:	4618      	mov	r0, r3
 8000c80:	232c      	movs	r3, #44	; 0x2c
 8000c82:	461a      	mov	r2, r3
 8000c84:	2100      	movs	r1, #0
 8000c86:	f004 fb8f 	bl	80053a8 <memset>
	hallA=empty_hall_measurements;
 8000c8a:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <Hall_start_detection+0x8c>)
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	2328      	movs	r3, #40	; 0x28
 8000c90:	461a      	mov	r2, r3
 8000c92:	2100      	movs	r1, #0
 8000c94:	f004 fb88 	bl	80053a8 <memset>
	hallB=empty_hall_measurements;
 8000c98:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <Hall_start_detection+0x90>)
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	2328      	movs	r3, #40	; 0x28
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	f004 fb81 	bl	80053a8 <memset>
	hallC=empty_hall_measurements;
 8000ca6:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <Hall_start_detection+0x94>)
 8000ca8:	4618      	mov	r0, r3
 8000caa:	2328      	movs	r3, #40	; 0x28
 8000cac:	461a      	mov	r2, r3
 8000cae:	2100      	movs	r1, #0
 8000cb0:	f004 fb7a 	bl	80053a8 <memset>
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20000100 	.word	0x20000100
 8000cbc:	20000104 	.word	0x20000104
 8000cc0:	20000208 	.word	0x20000208
 8000cc4:	2000010c 	.word	0x2000010c
 8000cc8:	20000138 	.word	0x20000138
 8000ccc:	20000164 	.word	0x20000164
 8000cd0:	20000190 	.word	0x20000190
 8000cd4:	200001b8 	.word	0x200001b8
 8000cd8:	200001e0 	.word	0x200001e0

08000cdc <Hall_is_detection_finished>:

/**
* \brief
* \param
*/
uint32_t Hall_is_detection_finished(){
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
	if(detection_state==detection_ENABLED){
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <Hall_is_detection_finished+0x1c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d101      	bne.n	8000cec <Hall_is_detection_finished+0x10>
		return 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	e000      	b.n	8000cee <Hall_is_detection_finished+0x12>
	}else{
		return 1;
 8000cec:	2301      	movs	r3, #1
	}
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	20000100 	.word	0x20000100

08000cfc <Hall_Identification_Test_measurement>:
		hall_pin_info* H1_gpio,
		hall_pin_info* H2_gpio,
		hall_pin_info* H3_gpio,
		volatile float* ADCcurr1,
		volatile float* ADCcurr2
		){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af02      	add	r7, sp, #8
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
 8000d08:	603b      	str	r3, [r7, #0]
	if(detection_state==detection_ENABLED){
 8000d0a:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <Hall_Identification_Test_measurement+0x58>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d11b      	bne.n	8000d4a <Hall_Identification_Test_measurement+0x4e>
		if(ticks>INITIAL_WAIT_TICKS){
 8000d12:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <Hall_Identification_Test_measurement+0x5c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d012      	beq.n	8000d40 <Hall_Identification_Test_measurement+0x44>
			signals_adquisition(H1_gpio,H2_gpio,H3_gpio,ADCcurr1,ADCcurr2);
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	9300      	str	r3, [sp, #0]
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	68b9      	ldr	r1, [r7, #8]
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f000 f819 	bl	8000d5c <signals_adquisition>
			detect_all_zerocrossings();
 8000d2a:	f000 f86d 	bl	8000e08 <detect_all_zerocrossings>
			end_detection(&detection_state);
 8000d2e:	4809      	ldr	r0, [pc, #36]	; (8000d54 <Hall_Identification_Test_measurement+0x58>)
 8000d30:	f000 f954 	bl	8000fdc <end_detection>
			evaluate_and_present_results(&detection_state,H1_gpio,H2_gpio,H3_gpio);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	68f9      	ldr	r1, [r7, #12]
 8000d3a:	4806      	ldr	r0, [pc, #24]	; (8000d54 <Hall_Identification_Test_measurement+0x58>)
 8000d3c:	f000 f98c 	bl	8001058 <evaluate_and_present_results>
		}
		ticks++;
 8000d40:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <Hall_Identification_Test_measurement+0x5c>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	3301      	adds	r3, #1
 8000d46:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <Hall_Identification_Test_measurement+0x5c>)
 8000d48:	6013      	str	r3, [r2, #0]
	}

}
 8000d4a:	bf00      	nop
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000100 	.word	0x20000100
 8000d58:	20000104 	.word	0x20000104

08000d5c <signals_adquisition>:
		hall_pin_info* H1_gpio,
		hall_pin_info* H2_gpio,
		hall_pin_info* H3_gpio,
		volatile float* ADCcurr1,
		volatile float* ADCcurr2
		){
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	603b      	str	r3, [r7, #0]
	currC.two_samples_buffer[1]=currC.two_samples_buffer[0];
	currC.two_samples_buffer[0]= currentAplusBplusC-*ADCcurr1-*ADCcurr2;
#endif

#ifdef REAL_PHASES_A_C_calculated_B
	currA.two_samples_buffer[1]=currA.two_samples_buffer[0];
 8000d6a:	4b21      	ldr	r3, [pc, #132]	; (8000df0 <signals_adquisition+0x94>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a20      	ldr	r2, [pc, #128]	; (8000df0 <signals_adquisition+0x94>)
 8000d70:	6053      	str	r3, [r2, #4]
	currA.two_samples_buffer[0]= *ADCcurr1;
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a1e      	ldr	r2, [pc, #120]	; (8000df0 <signals_adquisition+0x94>)
 8000d78:	6013      	str	r3, [r2, #0]
	//b=-a-c, NO REAL MEASUREMENT OF CURRENT B, assuming ABC currents ortogonality:
	currB.two_samples_buffer[1]=currB.two_samples_buffer[0];
 8000d7a:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <signals_adquisition+0x98>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a1d      	ldr	r2, [pc, #116]	; (8000df4 <signals_adquisition+0x98>)
 8000d80:	6053      	str	r3, [r2, #4]
	currB.two_samples_buffer[0]= -*ADCcurr1-*ADCcurr2;
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	edd3 7a00 	vldr	s15, [r3]
 8000d88:	eeb1 7a67 	vneg.f32	s14, s15
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	edd3 7a00 	vldr	s15, [r3]
 8000d92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d96:	4b17      	ldr	r3, [pc, #92]	; (8000df4 <signals_adquisition+0x98>)
 8000d98:	edc3 7a00 	vstr	s15, [r3]

	currC.two_samples_buffer[1]=currC.two_samples_buffer[0];
 8000d9c:	4b16      	ldr	r3, [pc, #88]	; (8000df8 <signals_adquisition+0x9c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a15      	ldr	r2, [pc, #84]	; (8000df8 <signals_adquisition+0x9c>)
 8000da2:	6053      	str	r3, [r2, #4]
	currC.two_samples_buffer[0]= *ADCcurr2;
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a13      	ldr	r2, [pc, #76]	; (8000df8 <signals_adquisition+0x9c>)
 8000daa:	6013      	str	r3, [r2, #0]
	currC.two_samples_buffer[1]=currC.two_samples_buffer[0];
	currC.two_samples_buffer[0]= *ADCcurr2;
#endif


	hallA.two_samples_buffer[1]=hallA.two_samples_buffer[0];
 8000dac:	4b13      	ldr	r3, [pc, #76]	; (8000dfc <signals_adquisition+0xa0>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <signals_adquisition+0xa0>)
 8000db4:	705a      	strb	r2, [r3, #1]
	hallA.two_samples_buffer[0]= H1_gpio->state;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	79da      	ldrb	r2, [r3, #7]
 8000dba:	4b10      	ldr	r3, [pc, #64]	; (8000dfc <signals_adquisition+0xa0>)
 8000dbc:	701a      	strb	r2, [r3, #0]

	hallB.two_samples_buffer[1]=hallB.two_samples_buffer[0];
 8000dbe:	4b10      	ldr	r3, [pc, #64]	; (8000e00 <signals_adquisition+0xa4>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	4b0e      	ldr	r3, [pc, #56]	; (8000e00 <signals_adquisition+0xa4>)
 8000dc6:	705a      	strb	r2, [r3, #1]
	hallB.two_samples_buffer[0]= H2_gpio->state;
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	79da      	ldrb	r2, [r3, #7]
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	; (8000e00 <signals_adquisition+0xa4>)
 8000dce:	701a      	strb	r2, [r3, #0]

	hallC.two_samples_buffer[1]=hallC.two_samples_buffer[0];
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <signals_adquisition+0xa8>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <signals_adquisition+0xa8>)
 8000dd8:	705a      	strb	r2, [r3, #1]
	hallC.two_samples_buffer[0]= H3_gpio->state;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	79da      	ldrb	r2, [r3, #7]
 8000dde:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <signals_adquisition+0xa8>)
 8000de0:	701a      	strb	r2, [r3, #0]
}
 8000de2:	bf00      	nop
 8000de4:	3714      	adds	r7, #20
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	2000010c 	.word	0x2000010c
 8000df4:	20000138 	.word	0x20000138
 8000df8:	20000164 	.word	0x20000164
 8000dfc:	20000190 	.word	0x20000190
 8000e00:	200001b8 	.word	0x200001b8
 8000e04:	200001e0 	.word	0x200001e0

08000e08 <detect_all_zerocrossings>:

/**
* \brief
* \param
*/
void detect_all_zerocrossings(){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	if(ticks>2){ //skip the first two samples to fill the buffers
 8000e0c:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <detect_all_zerocrossings+0x34>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d911      	bls.n	8000e38 <detect_all_zerocrossings+0x30>
		detect_current_zerocrossings(&currA);
 8000e14:	480a      	ldr	r0, [pc, #40]	; (8000e40 <detect_all_zerocrossings+0x38>)
 8000e16:	f000 f81f 	bl	8000e58 <detect_current_zerocrossings>
		detect_current_zerocrossings(&currB);
 8000e1a:	480a      	ldr	r0, [pc, #40]	; (8000e44 <detect_all_zerocrossings+0x3c>)
 8000e1c:	f000 f81c 	bl	8000e58 <detect_current_zerocrossings>
		detect_current_zerocrossings(&currC);
 8000e20:	4809      	ldr	r0, [pc, #36]	; (8000e48 <detect_all_zerocrossings+0x40>)
 8000e22:	f000 f819 	bl	8000e58 <detect_current_zerocrossings>
		detect_hall_zerocrossings(&hallA);
 8000e26:	4809      	ldr	r0, [pc, #36]	; (8000e4c <detect_all_zerocrossings+0x44>)
 8000e28:	f000 f8a0 	bl	8000f6c <detect_hall_zerocrossings>
		detect_hall_zerocrossings(&hallB);
 8000e2c:	4808      	ldr	r0, [pc, #32]	; (8000e50 <detect_all_zerocrossings+0x48>)
 8000e2e:	f000 f89d 	bl	8000f6c <detect_hall_zerocrossings>
		detect_hall_zerocrossings(&hallC);
 8000e32:	4808      	ldr	r0, [pc, #32]	; (8000e54 <detect_all_zerocrossings+0x4c>)
 8000e34:	f000 f89a 	bl	8000f6c <detect_hall_zerocrossings>
	}
}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000104 	.word	0x20000104
 8000e40:	2000010c 	.word	0x2000010c
 8000e44:	20000138 	.word	0x20000138
 8000e48:	20000164 	.word	0x20000164
 8000e4c:	20000190 	.word	0x20000190
 8000e50:	200001b8 	.word	0x200001b8
 8000e54:	200001e0 	.word	0x200001e0

08000e58 <detect_current_zerocrossings>:

/**
* \brief
* \param
*/
void detect_current_zerocrossings(current_or_hall_measurements_struct* currx){
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	ed93 7a00 	vldr	s14, [r3]
 8000e66:	4b3f      	ldr	r3, [pc, #252]	; (8000f64 <detect_current_zerocrossings+0x10c>)
 8000e68:	edd3 7a00 	vldr	s15, [r3]
 8000e6c:	ee37 7a67 	vsub.f32	s14, s14, s15
			 (currx->two_samples_buffer[1]-currentADCoffset))<=0)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	edd3 6a01 	vldr	s13, [r3, #4]
 8000e76:	4b3b      	ldr	r3, [pc, #236]	; (8000f64 <detect_current_zerocrossings+0x10c>)
 8000e78:	edd3 7a00 	vldr	s15, [r3]
 8000e7c:	ee76 7ae7 	vsub.f32	s15, s13, s15
	if(	   (((currx->two_samples_buffer[0]-currentADCoffset)*
 8000e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8c:	d900      	bls.n	8000e90 <detect_current_zerocrossings+0x38>
					}
					currx->numberof_zerocrossings++;
			}
		}
	}
}
 8000e8e:	e062      	b.n	8000f56 <detect_current_zerocrossings+0xfe>
			 && currx->numberof_zerocrossings<MAXZEROCROSSINGS
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e94:	2b05      	cmp	r3, #5
 8000e96:	d85e      	bhi.n	8000f56 <detect_current_zerocrossings+0xfe>
		if(currx->numberof_zerocrossings==0){			//only if this is the first zerocrossing detected
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d127      	bne.n	8000ef0 <detect_current_zerocrossings+0x98>
					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ea4:	4b30      	ldr	r3, [pc, #192]	; (8000f68 <detect_current_zerocrossings+0x110>)
 8000ea6:	6819      	ldr	r1, [r3, #0]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3202      	adds	r2, #2
 8000eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	ed93 7a00 	vldr	s14, [r3]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ebc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec4:	dd07      	ble.n	8000ed6 <detect_current_zerocrossings+0x7e>
						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	4413      	add	r3, r2
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f883 2020 	strb.w	r2, [r3, #32]
 8000ed4:	e006      	b.n	8000ee4 <detect_current_zerocrossings+0x8c>
						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f883 2020 	strb.w	r2, [r3, #32]
					currx->numberof_zerocrossings++;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee8:	1c5a      	adds	r2, r3, #1
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000eee:	e032      	b.n	8000f56 <detect_current_zerocrossings+0xfe>
			if((int32_t)(ticks-(currx->zerocrossings_tick[currx->numberof_zerocrossings-1]))>lowpassfilter_ticks){ //not the first zerocrossing, compare with the previous one to filter noisy signals
 8000ef0:	4b1d      	ldr	r3, [pc, #116]	; (8000f68 <detect_current_zerocrossings+0x110>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef8:	1e59      	subs	r1, r3, #1
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	3102      	adds	r1, #2
 8000efe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	2b1e      	cmp	r3, #30
 8000f06:	dd26      	ble.n	8000f56 <detect_current_zerocrossings+0xfe>
					currx->zerocrossings_tick[currx->numberof_zerocrossings]=ticks;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f0c:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <detect_current_zerocrossings+0x110>)
 8000f0e:	6819      	ldr	r1, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3202      	adds	r2, #2
 8000f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
					if(currx->two_samples_buffer[0]>currx->two_samples_buffer[1]){
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	ed93 7a00 	vldr	s14, [r3]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2c:	dd07      	ble.n	8000f3e <detect_current_zerocrossings+0xe6>
						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=rising_polarity;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	2200      	movs	r2, #0
 8000f38:	f883 2020 	strb.w	r2, [r3, #32]
 8000f3c:	e006      	b.n	8000f4c <detect_current_zerocrossings+0xf4>
						currx->zerocrossings_polarity[currx->numberof_zerocrossings]=falling_polarity;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	2201      	movs	r2, #1
 8000f48:	f883 2020 	strb.w	r2, [r3, #32]
					currx->numberof_zerocrossings++;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f50:	1c5a      	adds	r2, r3, #1
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000108 	.word	0x20000108
 8000f68:	20000104 	.word	0x20000104

08000f6c <detect_hall_zerocrossings>:

/**
* \brief
* \param
*/
void detect_hall_zerocrossings(hall_measurements_struct* hallx){
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	if(hallx->two_samples_buffer[0]!=hallx->two_samples_buffer[1]){
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	b2da      	uxtb	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	785b      	ldrb	r3, [r3, #1]
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d022      	beq.n	8000fca <detect_hall_zerocrossings+0x5e>
		if(hallx->numberof_zerocrossings<MAXZEROCROSSINGS){
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f88:	2b05      	cmp	r3, #5
 8000f8a:	d81e      	bhi.n	8000fca <detect_hall_zerocrossings+0x5e>
			hallx->zerocrossings_tick[hallx->numberof_zerocrossings]=ticks;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f90:	4a11      	ldr	r2, [pc, #68]	; (8000fd8 <detect_hall_zerocrossings+0x6c>)
 8000f92:	6812      	ldr	r2, [r2, #0]
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	440b      	add	r3, r1
 8000f9a:	605a      	str	r2, [r3, #4]
			if(hallx->two_samples_buffer[0]!=0){
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d006      	beq.n	8000fb4 <detect_hall_zerocrossings+0x48>
				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=rising_polarity;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	4413      	add	r3, r2
 8000fae:	2200      	movs	r2, #0
 8000fb0:	771a      	strb	r2, [r3, #28]
 8000fb2:	e005      	b.n	8000fc0 <detect_hall_zerocrossings+0x54>
			}else{
				hallx->zerocrossings_polarity[hallx->numberof_zerocrossings]=falling_polarity;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	4413      	add	r3, r2
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	771a      	strb	r2, [r3, #28]
			}
			hallx->numberof_zerocrossings++;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc4:	1c5a      	adds	r2, r3, #1
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000104 	.word	0x20000104

08000fdc <end_detection>:

/**
* \brief
* \param
*/
void end_detection(detection_state_enum* enabled_or_disabled){
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
	if(
			(currA.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8000fe4:	4b15      	ldr	r3, [pc, #84]	; (800103c <end_detection+0x60>)
 8000fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if(
 8000fe8:	2b05      	cmp	r3, #5
 8000fea:	d917      	bls.n	800101c <end_detection+0x40>
			(currB.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8000fec:	4b14      	ldr	r3, [pc, #80]	; (8001040 <end_detection+0x64>)
 8000fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
			(currA.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8000ff0:	2b05      	cmp	r3, #5
 8000ff2:	d913      	bls.n	800101c <end_detection+0x40>
			(currC.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8000ff4:	4b13      	ldr	r3, [pc, #76]	; (8001044 <end_detection+0x68>)
 8000ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
			(currB.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8000ff8:	2b05      	cmp	r3, #5
 8000ffa:	d90f      	bls.n	800101c <end_detection+0x40>
			(hallA.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <end_detection+0x6c>)
 8000ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			(currC.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8001000:	2b05      	cmp	r3, #5
 8001002:	d90b      	bls.n	800101c <end_detection+0x40>
			(hallB.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8001004:	4b11      	ldr	r3, [pc, #68]	; (800104c <end_detection+0x70>)
 8001006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			(hallA.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8001008:	2b05      	cmp	r3, #5
 800100a:	d907      	bls.n	800101c <end_detection+0x40>
			(hallC.numberof_zerocrossings>=MAXZEROCROSSINGS)
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <end_detection+0x74>)
 800100e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			(hallB.numberof_zerocrossings>=MAXZEROCROSSINGS) &&
 8001010:	2b05      	cmp	r3, #5
 8001012:	d903      	bls.n	800101c <end_detection+0x40>
	){
		*enabled_or_disabled=detection_DISABLED; //end of detection because the zerocrossing buffers are full
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2200      	movs	r2, #0
 8001018:	701a      	strb	r2, [r3, #0]
	}else if(ticks>=MAXTICKs){
		*enabled_or_disabled=detection_DISABLED; //end of detection because of timeout
	}
}
 800101a:	e008      	b.n	800102e <end_detection+0x52>
	}else if(ticks>=MAXTICKs){
 800101c:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <end_detection+0x78>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001024:	4293      	cmp	r3, r2
 8001026:	d902      	bls.n	800102e <end_detection+0x52>
		*enabled_or_disabled=detection_DISABLED; //end of detection because of timeout
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	2000010c 	.word	0x2000010c
 8001040:	20000138 	.word	0x20000138
 8001044:	20000164 	.word	0x20000164
 8001048:	20000190 	.word	0x20000190
 800104c:	200001b8 	.word	0x200001b8
 8001050:	200001e0 	.word	0x200001e0
 8001054:	20000104 	.word	0x20000104

08001058 <evaluate_and_present_results>:
*/
void evaluate_and_present_results(
		detection_state_enum* enabled_or_disabled,
		hall_pin_info* H1_gpio,
		hall_pin_info* H2_gpio,
		hall_pin_info* H3_gpio){
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
 8001064:	603b      	str	r3, [r7, #0]
	if(*enabled_or_disabled==detection_DISABLED){
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d10f      	bne.n	800108e <evaluate_and_present_results+0x36>
		calculateElectricPeriod_inTicks(&results.electricPeriod_ticks);
 800106e:	480a      	ldr	r0, [pc, #40]	; (8001098 <evaluate_and_present_results+0x40>)
 8001070:	f000 f8ac 	bl	80011cc <calculateElectricPeriod_inTicks>
		assign_closest_phase_to_hall(&results);
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <evaluate_and_present_results+0x40>)
 8001076:	f000 f925 	bl	80012c4 <assign_closest_phase_to_hall>
		assign_polarity(&results);
 800107a:	4807      	ldr	r0, [pc, #28]	; (8001098 <evaluate_and_present_results+0x40>)
 800107c:	f000 fb54 	bl	8001728 <assign_polarity>
		present_results();
 8001080:	f000 fbc0 	bl	8001804 <present_results>
		swap_hall_gpios_with_detected_results(H1_gpio,H2_gpio,H3_gpio);
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	6879      	ldr	r1, [r7, #4]
 8001088:	68b8      	ldr	r0, [r7, #8]
 800108a:	f000 f807 	bl	800109c <swap_hall_gpios_with_detected_results>
	}
}
 800108e:	bf00      	nop
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000208 	.word	0x20000208

0800109c <swap_hall_gpios_with_detected_results>:

/**
* \brief
* \param
*/
void swap_hall_gpios_with_detected_results(hall_pin_info* pin_infoH1,hall_pin_info* pin_infoH2,hall_pin_info* pin_infoH3){
 800109c:	b480      	push	{r7}
 800109e:	b08b      	sub	sp, #44	; 0x2c
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
	hall_pin_info old_pin_infoH1=*pin_infoH1;
 80010a8:	68fa      	ldr	r2, [r7, #12]
 80010aa:	f107 0320 	add.w	r3, r7, #32
 80010ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010b2:	e883 0003 	stmia.w	r3, {r0, r1}
	hall_pin_info old_pin_infoH2=*pin_infoH2;
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	f107 0318 	add.w	r3, r7, #24
 80010bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010c0:	e883 0003 	stmia.w	r3, {r0, r1}
	hall_pin_info old_pin_infoH3=*pin_infoH3;
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	f107 0310 	add.w	r3, r7, #16
 80010ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010ce:	e883 0003 	stmia.w	r3, {r0, r1}

	switch (results.hall_order[phase_A]) {
 80010d2:	4b3d      	ldr	r3, [pc, #244]	; (80011c8 <swap_hall_gpios_with_detected_results+0x12c>)
 80010d4:	791b      	ldrb	r3, [r3, #4]
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d018      	beq.n	800110c <swap_hall_gpios_with_detected_results+0x70>
 80010da:	2b02      	cmp	r3, #2
 80010dc:	dc1f      	bgt.n	800111e <swap_hall_gpios_with_detected_results+0x82>
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d002      	beq.n	80010e8 <swap_hall_gpios_with_detected_results+0x4c>
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d009      	beq.n	80010fa <swap_hall_gpios_with_detected_results+0x5e>
			break;
		case hall_C:
			*pin_infoH3=old_pin_infoH1;
			break;
		default:
			break;
 80010e6:	e01a      	b.n	800111e <swap_hall_gpios_with_detected_results+0x82>
			*pin_infoH1=old_pin_infoH1;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	461a      	mov	r2, r3
 80010ec:	f107 0320 	add.w	r3, r7, #32
 80010f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80010f4:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 80010f8:	e012      	b.n	8001120 <swap_hall_gpios_with_detected_results+0x84>
			*pin_infoH2=old_pin_infoH1;
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	461a      	mov	r2, r3
 80010fe:	f107 0320 	add.w	r3, r7, #32
 8001102:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001106:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 800110a:	e009      	b.n	8001120 <swap_hall_gpios_with_detected_results+0x84>
			*pin_infoH3=old_pin_infoH1;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	461a      	mov	r2, r3
 8001110:	f107 0320 	add.w	r3, r7, #32
 8001114:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001118:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 800111c:	e000      	b.n	8001120 <swap_hall_gpios_with_detected_results+0x84>
			break;
 800111e:	bf00      	nop
	}

	switch (results.hall_order[phase_B]) {
 8001120:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <swap_hall_gpios_with_detected_results+0x12c>)
 8001122:	795b      	ldrb	r3, [r3, #5]
 8001124:	2b02      	cmp	r3, #2
 8001126:	d018      	beq.n	800115a <swap_hall_gpios_with_detected_results+0xbe>
 8001128:	2b02      	cmp	r3, #2
 800112a:	dc1f      	bgt.n	800116c <swap_hall_gpios_with_detected_results+0xd0>
 800112c:	2b00      	cmp	r3, #0
 800112e:	d002      	beq.n	8001136 <swap_hall_gpios_with_detected_results+0x9a>
 8001130:	2b01      	cmp	r3, #1
 8001132:	d009      	beq.n	8001148 <swap_hall_gpios_with_detected_results+0xac>
			break;
		case hall_C:
			*pin_infoH3=old_pin_infoH2;
			break;
		default:
			break;
 8001134:	e01a      	b.n	800116c <swap_hall_gpios_with_detected_results+0xd0>
			*pin_infoH1=old_pin_infoH2;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	461a      	mov	r2, r3
 800113a:	f107 0318 	add.w	r3, r7, #24
 800113e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001142:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 8001146:	e012      	b.n	800116e <swap_hall_gpios_with_detected_results+0xd2>
			*pin_infoH2=old_pin_infoH2;
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	461a      	mov	r2, r3
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001154:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 8001158:	e009      	b.n	800116e <swap_hall_gpios_with_detected_results+0xd2>
			*pin_infoH3=old_pin_infoH2;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	461a      	mov	r2, r3
 800115e:	f107 0318 	add.w	r3, r7, #24
 8001162:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001166:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 800116a:	e000      	b.n	800116e <swap_hall_gpios_with_detected_results+0xd2>
			break;
 800116c:	bf00      	nop
	}

	switch (results.hall_order[phase_C]) {
 800116e:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <swap_hall_gpios_with_detected_results+0x12c>)
 8001170:	799b      	ldrb	r3, [r3, #6]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d018      	beq.n	80011a8 <swap_hall_gpios_with_detected_results+0x10c>
 8001176:	2b02      	cmp	r3, #2
 8001178:	dc1f      	bgt.n	80011ba <swap_hall_gpios_with_detected_results+0x11e>
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <swap_hall_gpios_with_detected_results+0xe8>
 800117e:	2b01      	cmp	r3, #1
 8001180:	d009      	beq.n	8001196 <swap_hall_gpios_with_detected_results+0xfa>
			break;
		case hall_C:
			*pin_infoH3=old_pin_infoH3;
			break;
		default:
			break;
 8001182:	e01a      	b.n	80011ba <swap_hall_gpios_with_detected_results+0x11e>
			*pin_infoH1=old_pin_infoH3;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	461a      	mov	r2, r3
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001190:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 8001194:	e012      	b.n	80011bc <swap_hall_gpios_with_detected_results+0x120>
			*pin_infoH2=old_pin_infoH3;
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	461a      	mov	r2, r3
 800119a:	f107 0310 	add.w	r3, r7, #16
 800119e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011a2:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 80011a6:	e009      	b.n	80011bc <swap_hall_gpios_with_detected_results+0x120>
			*pin_infoH3=old_pin_infoH3;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	461a      	mov	r2, r3
 80011ac:	f107 0310 	add.w	r3, r7, #16
 80011b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011b4:	e882 0003 	stmia.w	r2, {r0, r1}
			break;
 80011b8:	e000      	b.n	80011bc <swap_hall_gpios_with_detected_results+0x120>
			break;
 80011ba:	bf00      	nop
	}

}
 80011bc:	bf00      	nop
 80011be:	372c      	adds	r7, #44	; 0x2c
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	20000208 	.word	0x20000208

080011cc <calculateElectricPeriod_inTicks>:
/**
* \brief
* \param
*/
void calculateElectricPeriod_inTicks(uint32_t* resulting_period){
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	uint32_t averagedsemiPeriod=0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
	for (uint32_t i = 0; i < MAXZEROCROSSINGS-1; ++i) {
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	e04d      	b.n	800127a <calculateElectricPeriod_inTicks+0xae>
		averagedsemiPeriod+=(currA.zerocrossings_tick[i+1]-currA.zerocrossings_tick[i]);
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	3301      	adds	r3, #1
 80011e2:	4a32      	ldr	r2, [pc, #200]	; (80012ac <calculateElectricPeriod_inTicks+0xe0>)
 80011e4:	3302      	adds	r3, #2
 80011e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011ea:	4930      	ldr	r1, [pc, #192]	; (80012ac <calculateElectricPeriod_inTicks+0xe0>)
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	3302      	adds	r3, #2
 80011f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	68fa      	ldr	r2, [r7, #12]
 80011f8:	4413      	add	r3, r2
 80011fa:	60fb      	str	r3, [r7, #12]
		averagedsemiPeriod+=(currB.zerocrossings_tick[i+1]-currB.zerocrossings_tick[i]);
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	3301      	adds	r3, #1
 8001200:	4a2b      	ldr	r2, [pc, #172]	; (80012b0 <calculateElectricPeriod_inTicks+0xe4>)
 8001202:	3302      	adds	r3, #2
 8001204:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001208:	4929      	ldr	r1, [pc, #164]	; (80012b0 <calculateElectricPeriod_inTicks+0xe4>)
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	3302      	adds	r3, #2
 800120e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	68fa      	ldr	r2, [r7, #12]
 8001216:	4413      	add	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
		averagedsemiPeriod+=(hallA.zerocrossings_tick[i+1]-hallA.zerocrossings_tick[i]);
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	3301      	adds	r3, #1
 800121e:	4a25      	ldr	r2, [pc, #148]	; (80012b4 <calculateElectricPeriod_inTicks+0xe8>)
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	4923      	ldr	r1, [pc, #140]	; (80012b4 <calculateElectricPeriod_inTicks+0xe8>)
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	440b      	add	r3, r1
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	4413      	add	r3, r2
 8001236:	60fb      	str	r3, [r7, #12]
		averagedsemiPeriod+=(hallB.zerocrossings_tick[i+1]-hallB.zerocrossings_tick[i]);
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	3301      	adds	r3, #1
 800123c:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <calculateElectricPeriod_inTicks+0xec>)
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	4413      	add	r3, r2
 8001242:	685a      	ldr	r2, [r3, #4]
 8001244:	491c      	ldr	r1, [pc, #112]	; (80012b8 <calculateElectricPeriod_inTicks+0xec>)
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	440b      	add	r3, r1
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	4413      	add	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]
		averagedsemiPeriod+=(hallC.zerocrossings_tick[i+1]-hallC.zerocrossings_tick[i]);
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	3301      	adds	r3, #1
 800125a:	4a18      	ldr	r2, [pc, #96]	; (80012bc <calculateElectricPeriod_inTicks+0xf0>)
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	685a      	ldr	r2, [r3, #4]
 8001262:	4916      	ldr	r1, [pc, #88]	; (80012bc <calculateElectricPeriod_inTicks+0xf0>)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	440b      	add	r3, r1
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	4413      	add	r3, r2
 8001272:	60fb      	str	r3, [r7, #12]
	for (uint32_t i = 0; i < MAXZEROCROSSINGS-1; ++i) {
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	3301      	adds	r3, #1
 8001278:	60bb      	str	r3, [r7, #8]
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	2b04      	cmp	r3, #4
 800127e:	d9ae      	bls.n	80011de <calculateElectricPeriod_inTicks+0x12>
	}

	averagedsemiPeriod/=(MAXZEROCROSSINGS-1);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4a0f      	ldr	r2, [pc, #60]	; (80012c0 <calculateElectricPeriod_inTicks+0xf4>)
 8001284:	fba2 2303 	umull	r2, r3, r2, r3
 8001288:	089b      	lsrs	r3, r3, #2
 800128a:	60fb      	str	r3, [r7, #12]
	averagedsemiPeriod/=5;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4a0c      	ldr	r2, [pc, #48]	; (80012c0 <calculateElectricPeriod_inTicks+0xf4>)
 8001290:	fba2 2303 	umull	r2, r3, r2, r3
 8001294:	089b      	lsrs	r3, r3, #2
 8001296:	60fb      	str	r3, [r7, #12]

	*resulting_period=averagedsemiPeriod*2; //FOR torrot emulated this should be 66*2
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	005a      	lsls	r2, r3, #1
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	601a      	str	r2, [r3, #0]
}
 80012a0:	bf00      	nop
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	2000010c 	.word	0x2000010c
 80012b0:	20000138 	.word	0x20000138
 80012b4:	20000190 	.word	0x20000190
 80012b8:	200001b8 	.word	0x200001b8
 80012bc:	200001e0 	.word	0x200001e0
 80012c0:	cccccccd 	.word	0xcccccccd

080012c4 <assign_closest_phase_to_hall>:

/**
* \brief
* \param
*/
void assign_closest_phase_to_hall(detection_results_struct* res){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08c      	sub	sp, #48	; 0x30
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]


	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012d0:	e0bf      	b.n	8001452 <assign_closest_phase_to_hall+0x18e>
		differences_phaseA[phase_A]+=absolute((int32_t)currA.zerocrossings_tick[i]-(int32_t)hallA.zerocrossings_tick[i]);
 80012d2:	4a63      	ldr	r2, [pc, #396]	; (8001460 <assign_closest_phase_to_hall+0x19c>)
 80012d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012d6:	3302      	adds	r3, #2
 80012d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012dc:	4619      	mov	r1, r3
 80012de:	4a61      	ldr	r2, [pc, #388]	; (8001464 <assign_closest_phase_to_hall+0x1a0>)
 80012e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	1acb      	subs	r3, r1, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 fa0e 	bl	800170c <absolute>
 80012f0:	4602      	mov	r2, r0
 80012f2:	4b5d      	ldr	r3, [pc, #372]	; (8001468 <assign_closest_phase_to_hall+0x1a4>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4413      	add	r3, r2
 80012f8:	4a5b      	ldr	r2, [pc, #364]	; (8001468 <assign_closest_phase_to_hall+0x1a4>)
 80012fa:	6013      	str	r3, [r2, #0]
		differences_phaseA[phase_B]+=absolute((int32_t)currA.zerocrossings_tick[i]-(int32_t)hallB.zerocrossings_tick[i]);
 80012fc:	4a58      	ldr	r2, [pc, #352]	; (8001460 <assign_closest_phase_to_hall+0x19c>)
 80012fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001300:	3302      	adds	r3, #2
 8001302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001306:	4619      	mov	r1, r3
 8001308:	4a58      	ldr	r2, [pc, #352]	; (800146c <assign_closest_phase_to_hall+0x1a8>)
 800130a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4413      	add	r3, r2
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	1acb      	subs	r3, r1, r3
 8001314:	4618      	mov	r0, r3
 8001316:	f000 f9f9 	bl	800170c <absolute>
 800131a:	4602      	mov	r2, r0
 800131c:	4b52      	ldr	r3, [pc, #328]	; (8001468 <assign_closest_phase_to_hall+0x1a4>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	4413      	add	r3, r2
 8001322:	4a51      	ldr	r2, [pc, #324]	; (8001468 <assign_closest_phase_to_hall+0x1a4>)
 8001324:	6053      	str	r3, [r2, #4]
		differences_phaseA[phase_C]+=absolute((int32_t)currA.zerocrossings_tick[i]-(int32_t)hallC.zerocrossings_tick[i]);
 8001326:	4a4e      	ldr	r2, [pc, #312]	; (8001460 <assign_closest_phase_to_hall+0x19c>)
 8001328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800132a:	3302      	adds	r3, #2
 800132c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001330:	4619      	mov	r1, r3
 8001332:	4a4f      	ldr	r2, [pc, #316]	; (8001470 <assign_closest_phase_to_hall+0x1ac>)
 8001334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	1acb      	subs	r3, r1, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f9e4 	bl	800170c <absolute>
 8001344:	4602      	mov	r2, r0
 8001346:	4b48      	ldr	r3, [pc, #288]	; (8001468 <assign_closest_phase_to_hall+0x1a4>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	4413      	add	r3, r2
 800134c:	4a46      	ldr	r2, [pc, #280]	; (8001468 <assign_closest_phase_to_hall+0x1a4>)
 800134e:	6093      	str	r3, [r2, #8]

		differences_phaseB[phase_A]+=absolute((int32_t)currB.zerocrossings_tick[i]-(int32_t)hallA.zerocrossings_tick[i]);
 8001350:	4a48      	ldr	r2, [pc, #288]	; (8001474 <assign_closest_phase_to_hall+0x1b0>)
 8001352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001354:	3302      	adds	r3, #2
 8001356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800135a:	4619      	mov	r1, r3
 800135c:	4a41      	ldr	r2, [pc, #260]	; (8001464 <assign_closest_phase_to_hall+0x1a0>)
 800135e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	1acb      	subs	r3, r1, r3
 8001368:	4618      	mov	r0, r3
 800136a:	f000 f9cf 	bl	800170c <absolute>
 800136e:	4602      	mov	r2, r0
 8001370:	4b41      	ldr	r3, [pc, #260]	; (8001478 <assign_closest_phase_to_hall+0x1b4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4413      	add	r3, r2
 8001376:	4a40      	ldr	r2, [pc, #256]	; (8001478 <assign_closest_phase_to_hall+0x1b4>)
 8001378:	6013      	str	r3, [r2, #0]
		differences_phaseB[phase_B]+=absolute((int32_t)currB.zerocrossings_tick[i]-(int32_t)hallB.zerocrossings_tick[i]);
 800137a:	4a3e      	ldr	r2, [pc, #248]	; (8001474 <assign_closest_phase_to_hall+0x1b0>)
 800137c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800137e:	3302      	adds	r3, #2
 8001380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001384:	4619      	mov	r1, r3
 8001386:	4a39      	ldr	r2, [pc, #228]	; (800146c <assign_closest_phase_to_hall+0x1a8>)
 8001388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	1acb      	subs	r3, r1, r3
 8001392:	4618      	mov	r0, r3
 8001394:	f000 f9ba 	bl	800170c <absolute>
 8001398:	4602      	mov	r2, r0
 800139a:	4b37      	ldr	r3, [pc, #220]	; (8001478 <assign_closest_phase_to_hall+0x1b4>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	4413      	add	r3, r2
 80013a0:	4a35      	ldr	r2, [pc, #212]	; (8001478 <assign_closest_phase_to_hall+0x1b4>)
 80013a2:	6053      	str	r3, [r2, #4]
		differences_phaseB[phase_C]+=absolute((int32_t)currB.zerocrossings_tick[i]-(int32_t)hallC.zerocrossings_tick[i]);
 80013a4:	4a33      	ldr	r2, [pc, #204]	; (8001474 <assign_closest_phase_to_hall+0x1b0>)
 80013a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a8:	3302      	adds	r3, #2
 80013aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ae:	4619      	mov	r1, r3
 80013b0:	4a2f      	ldr	r2, [pc, #188]	; (8001470 <assign_closest_phase_to_hall+0x1ac>)
 80013b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	1acb      	subs	r3, r1, r3
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 f9a5 	bl	800170c <absolute>
 80013c2:	4602      	mov	r2, r0
 80013c4:	4b2c      	ldr	r3, [pc, #176]	; (8001478 <assign_closest_phase_to_hall+0x1b4>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	4413      	add	r3, r2
 80013ca:	4a2b      	ldr	r2, [pc, #172]	; (8001478 <assign_closest_phase_to_hall+0x1b4>)
 80013cc:	6093      	str	r3, [r2, #8]

		differences_phaseC[phase_A]+=absolute((int32_t)currC.zerocrossings_tick[i]-(int32_t)hallA.zerocrossings_tick[i]);
 80013ce:	4a2b      	ldr	r2, [pc, #172]	; (800147c <assign_closest_phase_to_hall+0x1b8>)
 80013d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013d2:	3302      	adds	r3, #2
 80013d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013d8:	4619      	mov	r1, r3
 80013da:	4a22      	ldr	r2, [pc, #136]	; (8001464 <assign_closest_phase_to_hall+0x1a0>)
 80013dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	1acb      	subs	r3, r1, r3
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 f990 	bl	800170c <absolute>
 80013ec:	4602      	mov	r2, r0
 80013ee:	4b24      	ldr	r3, [pc, #144]	; (8001480 <assign_closest_phase_to_hall+0x1bc>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4413      	add	r3, r2
 80013f4:	4a22      	ldr	r2, [pc, #136]	; (8001480 <assign_closest_phase_to_hall+0x1bc>)
 80013f6:	6013      	str	r3, [r2, #0]
		differences_phaseC[phase_B]+=absolute((int32_t)currC.zerocrossings_tick[i]-(int32_t)hallB.zerocrossings_tick[i]);
 80013f8:	4a20      	ldr	r2, [pc, #128]	; (800147c <assign_closest_phase_to_hall+0x1b8>)
 80013fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013fc:	3302      	adds	r3, #2
 80013fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001402:	4619      	mov	r1, r3
 8001404:	4a19      	ldr	r2, [pc, #100]	; (800146c <assign_closest_phase_to_hall+0x1a8>)
 8001406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	4413      	add	r3, r2
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	1acb      	subs	r3, r1, r3
 8001410:	4618      	mov	r0, r3
 8001412:	f000 f97b 	bl	800170c <absolute>
 8001416:	4602      	mov	r2, r0
 8001418:	4b19      	ldr	r3, [pc, #100]	; (8001480 <assign_closest_phase_to_hall+0x1bc>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4413      	add	r3, r2
 800141e:	4a18      	ldr	r2, [pc, #96]	; (8001480 <assign_closest_phase_to_hall+0x1bc>)
 8001420:	6053      	str	r3, [r2, #4]
		differences_phaseC[phase_C]+=absolute((int32_t)currC.zerocrossings_tick[i]-(int32_t)hallC.zerocrossings_tick[i]);
 8001422:	4a16      	ldr	r2, [pc, #88]	; (800147c <assign_closest_phase_to_hall+0x1b8>)
 8001424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001426:	3302      	adds	r3, #2
 8001428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142c:	4619      	mov	r1, r3
 800142e:	4a10      	ldr	r2, [pc, #64]	; (8001470 <assign_closest_phase_to_hall+0x1ac>)
 8001430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	4413      	add	r3, r2
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	1acb      	subs	r3, r1, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f000 f966 	bl	800170c <absolute>
 8001440:	4602      	mov	r2, r0
 8001442:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <assign_closest_phase_to_hall+0x1bc>)
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	4413      	add	r3, r2
 8001448:	4a0d      	ldr	r2, [pc, #52]	; (8001480 <assign_closest_phase_to_hall+0x1bc>)
 800144a:	6093      	str	r3, [r2, #8]
	for (uint32_t i = 0; i < MAXZEROCROSSINGS; ++i) {// all zerocrossings loop
 800144c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800144e:	3301      	adds	r3, #1
 8001450:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001454:	2b05      	cmp	r3, #5
 8001456:	f67f af3c 	bls.w	80012d2 <assign_closest_phase_to_hall+0xe>
	}

	for (uint32_t i = 0; i < number_of_phases; ++i) {
 800145a:	2300      	movs	r3, #0
 800145c:	62bb      	str	r3, [r7, #40]	; 0x28
 800145e:	e0b9      	b.n	80015d4 <assign_closest_phase_to_hall+0x310>
 8001460:	2000010c 	.word	0x2000010c
 8001464:	20000190 	.word	0x20000190
 8001468:	2000021c 	.word	0x2000021c
 800146c:	200001b8 	.word	0x200001b8
 8001470:	200001e0 	.word	0x200001e0
 8001474:	20000138 	.word	0x20000138
 8001478:	20000228 	.word	0x20000228
 800147c:	20000164 	.word	0x20000164
 8001480:	20000234 	.word	0x20000234
		differences_phaseA[i]/=MAXZEROCROSSINGS;
 8001484:	4a9b      	ldr	r2, [pc, #620]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 8001486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800148c:	4a9a      	ldr	r2, [pc, #616]	; (80016f8 <assign_closest_phase_to_hall+0x434>)
 800148e:	fb82 1203 	smull	r1, r2, r2, r3
 8001492:	17db      	asrs	r3, r3, #31
 8001494:	1ad2      	subs	r2, r2, r3
 8001496:	4997      	ldr	r1, [pc, #604]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 8001498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800149a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		differences_phaseB[i]/=MAXZEROCROSSINGS;
 800149e:	4a97      	ldr	r2, [pc, #604]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 80014a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a6:	4a94      	ldr	r2, [pc, #592]	; (80016f8 <assign_closest_phase_to_hall+0x434>)
 80014a8:	fb82 1203 	smull	r1, r2, r2, r3
 80014ac:	17db      	asrs	r3, r3, #31
 80014ae:	1ad2      	subs	r2, r2, r3
 80014b0:	4992      	ldr	r1, [pc, #584]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 80014b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		differences_phaseC[i]/=MAXZEROCROSSINGS;
 80014b8:	4a91      	ldr	r2, [pc, #580]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 80014ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c0:	4a8d      	ldr	r2, [pc, #564]	; (80016f8 <assign_closest_phase_to_hall+0x434>)
 80014c2:	fb82 1203 	smull	r1, r2, r2, r3
 80014c6:	17db      	asrs	r3, r3, #31
 80014c8:	1ad2      	subs	r2, r2, r3
 80014ca:	498d      	ldr	r1, [pc, #564]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 80014cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		if(differences_phaseA[i]>((int32_t)(res->electricPeriod_ticks/2)-lowpassfilter_ticks) && differences_phaseA[i]<(int32_t)(res->electricPeriod_ticks)){
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	085b      	lsrs	r3, r3, #1
 80014d8:	f1a3 021d 	sub.w	r2, r3, #29
 80014dc:	4985      	ldr	r1, [pc, #532]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 80014de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	dc1e      	bgt.n	8001526 <assign_closest_phase_to_hall+0x262>
 80014e8:	4a82      	ldr	r2, [pc, #520]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 80014ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	6812      	ldr	r2, [r2, #0]
 80014f4:	4293      	cmp	r3, r2
 80014f6:	da16      	bge.n	8001526 <assign_closest_phase_to_hall+0x262>
			differences_phaseA[i]=(int32_t)(res->electricPeriod_ticks/2)%lowpassfilter_ticks;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	085b      	lsrs	r3, r3, #1
 80014fe:	4619      	mov	r1, r3
 8001500:	4b80      	ldr	r3, [pc, #512]	; (8001704 <assign_closest_phase_to_hall+0x440>)
 8001502:	fb83 2301 	smull	r2, r3, r3, r1
 8001506:	440b      	add	r3, r1
 8001508:	111a      	asrs	r2, r3, #4
 800150a:	17cb      	asrs	r3, r1, #31
 800150c:	1ad2      	subs	r2, r2, r3
 800150e:	4613      	mov	r3, r2
 8001510:	011b      	lsls	r3, r3, #4
 8001512:	1a9b      	subs	r3, r3, r2
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	1aca      	subs	r2, r1, r3
 8001518:	4976      	ldr	r1, [pc, #472]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 800151a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800151c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			toggled_polarity[hall_A]=1;
 8001520:	4b79      	ldr	r3, [pc, #484]	; (8001708 <assign_closest_phase_to_hall+0x444>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]

		}

		if(differences_phaseB[i]>((int32_t)(res->electricPeriod_ticks/2)-lowpassfilter_ticks) && differences_phaseB[i]<(int32_t)(res->electricPeriod_ticks)){
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	085b      	lsrs	r3, r3, #1
 800152c:	f1a3 021d 	sub.w	r2, r3, #29
 8001530:	4972      	ldr	r1, [pc, #456]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 8001532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001534:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001538:	429a      	cmp	r2, r3
 800153a:	dc1e      	bgt.n	800157a <assign_closest_phase_to_hall+0x2b6>
 800153c:	4a6f      	ldr	r2, [pc, #444]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 800153e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	6812      	ldr	r2, [r2, #0]
 8001548:	4293      	cmp	r3, r2
 800154a:	da16      	bge.n	800157a <assign_closest_phase_to_hall+0x2b6>
			differences_phaseB[i]=(int32_t)(res->electricPeriod_ticks/2)%lowpassfilter_ticks;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	4619      	mov	r1, r3
 8001554:	4b6b      	ldr	r3, [pc, #428]	; (8001704 <assign_closest_phase_to_hall+0x440>)
 8001556:	fb83 2301 	smull	r2, r3, r3, r1
 800155a:	440b      	add	r3, r1
 800155c:	111a      	asrs	r2, r3, #4
 800155e:	17cb      	asrs	r3, r1, #31
 8001560:	1ad2      	subs	r2, r2, r3
 8001562:	4613      	mov	r3, r2
 8001564:	011b      	lsls	r3, r3, #4
 8001566:	1a9b      	subs	r3, r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	1aca      	subs	r2, r1, r3
 800156c:	4963      	ldr	r1, [pc, #396]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 800156e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001570:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			toggled_polarity[hall_B]=1;
 8001574:	4b64      	ldr	r3, [pc, #400]	; (8001708 <assign_closest_phase_to_hall+0x444>)
 8001576:	2201      	movs	r2, #1
 8001578:	605a      	str	r2, [r3, #4]
		}

		if(differences_phaseC[i]>((int32_t)(res->electricPeriod_ticks/2)-lowpassfilter_ticks) && differences_phaseC[i]<(int32_t)(res->electricPeriod_ticks)){
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	085b      	lsrs	r3, r3, #1
 8001580:	f1a3 021d 	sub.w	r2, r3, #29
 8001584:	495e      	ldr	r1, [pc, #376]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 8001586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001588:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800158c:	429a      	cmp	r2, r3
 800158e:	dc1e      	bgt.n	80015ce <assign_closest_phase_to_hall+0x30a>
 8001590:	4a5b      	ldr	r2, [pc, #364]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 8001592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6812      	ldr	r2, [r2, #0]
 800159c:	4293      	cmp	r3, r2
 800159e:	da16      	bge.n	80015ce <assign_closest_phase_to_hall+0x30a>
			differences_phaseC[i]=(int32_t)(res->electricPeriod_ticks/2)%lowpassfilter_ticks;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	085b      	lsrs	r3, r3, #1
 80015a6:	4619      	mov	r1, r3
 80015a8:	4b56      	ldr	r3, [pc, #344]	; (8001704 <assign_closest_phase_to_hall+0x440>)
 80015aa:	fb83 2301 	smull	r2, r3, r3, r1
 80015ae:	440b      	add	r3, r1
 80015b0:	111a      	asrs	r2, r3, #4
 80015b2:	17cb      	asrs	r3, r1, #31
 80015b4:	1ad2      	subs	r2, r2, r3
 80015b6:	4613      	mov	r3, r2
 80015b8:	011b      	lsls	r3, r3, #4
 80015ba:	1a9b      	subs	r3, r3, r2
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	1aca      	subs	r2, r1, r3
 80015c0:	494f      	ldr	r1, [pc, #316]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 80015c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			toggled_polarity[hall_C]=1;
 80015c8:	4b4f      	ldr	r3, [pc, #316]	; (8001708 <assign_closest_phase_to_hall+0x444>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	609a      	str	r2, [r3, #8]
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80015ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d0:	3301      	adds	r3, #1
 80015d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80015d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	f67f af54 	bls.w	8001484 <assign_closest_phase_to_hall+0x1c0>
		}
	}

	int32_t minimum=0xFF;
 80015dc:	23ff      	movs	r3, #255	; 0xff
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80015e0:	2300      	movs	r3, #0
 80015e2:	623b      	str	r3, [r7, #32]
 80015e4:	e00e      	b.n	8001604 <assign_closest_phase_to_hall+0x340>
		if(differences_phaseA[i]<minimum){
 80015e6:	4a43      	ldr	r2, [pc, #268]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 80015e8:	6a3b      	ldr	r3, [r7, #32]
 80015ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015f0:	429a      	cmp	r2, r3
 80015f2:	dd04      	ble.n	80015fe <assign_closest_phase_to_hall+0x33a>
			minimum=differences_phaseA[i];
 80015f4:	4a3f      	ldr	r2, [pc, #252]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 80015f6:	6a3b      	ldr	r3, [r7, #32]
 80015f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80015fe:	6a3b      	ldr	r3, [r7, #32]
 8001600:	3301      	adds	r3, #1
 8001602:	623b      	str	r3, [r7, #32]
 8001604:	6a3b      	ldr	r3, [r7, #32]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d9ed      	bls.n	80015e6 <assign_closest_phase_to_hall+0x322>
		}
	}
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	e00f      	b.n	8001630 <assign_closest_phase_to_hall+0x36c>
		if(differences_phaseA[i]==minimum){
 8001610:	4a38      	ldr	r2, [pc, #224]	; (80016f4 <assign_closest_phase_to_hall+0x430>)
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001618:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800161a:	429a      	cmp	r2, r3
 800161c:	d105      	bne.n	800162a <assign_closest_phase_to_hall+0x366>
			res->hall_order[i]=phase_A;
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	4413      	add	r3, r2
 8001624:	3304      	adds	r3, #4
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3301      	adds	r3, #1
 800162e:	61fb      	str	r3, [r7, #28]
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d9ec      	bls.n	8001610 <assign_closest_phase_to_hall+0x34c>
		}
	}

	minimum=0xFF;
 8001636:	23ff      	movs	r3, #255	; 0xff
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
 800163e:	e00e      	b.n	800165e <assign_closest_phase_to_hall+0x39a>
		if(differences_phaseB[i]<minimum){
 8001640:	4a2e      	ldr	r2, [pc, #184]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800164a:	429a      	cmp	r2, r3
 800164c:	dd04      	ble.n	8001658 <assign_closest_phase_to_hall+0x394>
			minimum=differences_phaseB[i];
 800164e:	4a2b      	ldr	r2, [pc, #172]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	3301      	adds	r3, #1
 800165c:	61bb      	str	r3, [r7, #24]
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	2b02      	cmp	r3, #2
 8001662:	d9ed      	bls.n	8001640 <assign_closest_phase_to_hall+0x37c>
		}
	}
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	e00f      	b.n	800168a <assign_closest_phase_to_hall+0x3c6>
		if(differences_phaseB[i]==minimum){
 800166a:	4a24      	ldr	r2, [pc, #144]	; (80016fc <assign_closest_phase_to_hall+0x438>)
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001674:	429a      	cmp	r2, r3
 8001676:	d105      	bne.n	8001684 <assign_closest_phase_to_hall+0x3c0>
			res->hall_order[i]=phase_B;
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	4413      	add	r3, r2
 800167e:	3304      	adds	r3, #4
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	3301      	adds	r3, #1
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	2b02      	cmp	r3, #2
 800168e:	d9ec      	bls.n	800166a <assign_closest_phase_to_hall+0x3a6>
		}
	}

	minimum=0xFF;
 8001690:	23ff      	movs	r3, #255	; 0xff
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 8001694:	2300      	movs	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
 8001698:	e00e      	b.n	80016b8 <assign_closest_phase_to_hall+0x3f4>
		if(differences_phaseC[i]<minimum){
 800169a:	4a19      	ldr	r2, [pc, #100]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016a4:	429a      	cmp	r2, r3
 80016a6:	dd04      	ble.n	80016b2 <assign_closest_phase_to_hall+0x3ee>
			minimum=differences_phaseC[i];
 80016a8:	4a15      	ldr	r2, [pc, #84]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b0:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	3301      	adds	r3, #1
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d9ed      	bls.n	800169a <assign_closest_phase_to_hall+0x3d6>
		}
	}
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	e00f      	b.n	80016e4 <assign_closest_phase_to_hall+0x420>
		if(differences_phaseC[i]==minimum){
 80016c4:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <assign_closest_phase_to_hall+0x43c>)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d105      	bne.n	80016de <assign_closest_phase_to_hall+0x41a>
			res->hall_order[i]=phase_C;
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	4413      	add	r3, r2
 80016d8:	3304      	adds	r3, #4
 80016da:	2202      	movs	r2, #2
 80016dc:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	3301      	adds	r3, #1
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d9ec      	bls.n	80016c4 <assign_closest_phase_to_hall+0x400>
		}
	}
}
 80016ea:	bf00      	nop
 80016ec:	bf00      	nop
 80016ee:	3730      	adds	r7, #48	; 0x30
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	2000021c 	.word	0x2000021c
 80016f8:	2aaaaaab 	.word	0x2aaaaaab
 80016fc:	20000228 	.word	0x20000228
 8001700:	20000234 	.word	0x20000234
 8001704:	88888889 	.word	0x88888889
 8001708:	20000240 	.word	0x20000240

0800170c <absolute>:

/**
* \brief
* \param
*/
int32_t absolute(int32_t x){
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
    return (int32_t)x < (int32_t)0 ? -x : x;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	bfb8      	it	lt
 800171a:	425b      	neglt	r3, r3
}
 800171c:	4618      	mov	r0, r3
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <assign_polarity>:

/**
* \brief
* \param
*/
void assign_polarity(detection_results_struct* res){
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]

	for (uint32_t i = 0; i < number_of_phases; ++i) {
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	e055      	b.n	80017e2 <assign_polarity+0xba>
		if(currents[res->hall_order[i]]->zerocrossings_polarity[0]==halls[i]->zerocrossings_polarity[0]){
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	3304      	adds	r3, #4
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	4b2d      	ldr	r3, [pc, #180]	; (80017f8 <assign_polarity+0xd0>)
 8001744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001748:	f893 2020 	ldrb.w	r2, [r3, #32]
 800174c:	492b      	ldr	r1, [pc, #172]	; (80017fc <assign_polarity+0xd4>)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001754:	7f1b      	ldrb	r3, [r3, #28]
 8001756:	429a      	cmp	r2, r3
 8001758:	d120      	bne.n	800179c <assign_polarity+0x74>
			if(toggled_polarity[res->hall_order[i]]==0){
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	4413      	add	r3, r2
 8001760:	3304      	adds	r3, #4
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	4b26      	ldr	r3, [pc, #152]	; (8001800 <assign_polarity+0xd8>)
 8001768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d10a      	bne.n	8001786 <assign_polarity+0x5e>
				res->hall_polarity[res->hall_order[i]]=hall_direct;
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	3304      	adds	r3, #4
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	461a      	mov	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4413      	add	r3, r2
 8001780:	2200      	movs	r2, #0
 8001782:	71da      	strb	r2, [r3, #7]
 8001784:	e02a      	b.n	80017dc <assign_polarity+0xb4>
			}else{
				res->hall_polarity[res->hall_order[i]]=hall_inverse;
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4413      	add	r3, r2
 800178c:	3304      	adds	r3, #4
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	2201      	movs	r2, #1
 8001798:	71da      	strb	r2, [r3, #7]
 800179a:	e01f      	b.n	80017dc <assign_polarity+0xb4>
			}
		}else{
			if(toggled_polarity[res->hall_order[i]]==0){
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	4413      	add	r3, r2
 80017a2:	3304      	adds	r3, #4
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <assign_polarity+0xd8>)
 80017aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d10a      	bne.n	80017c8 <assign_polarity+0xa0>
				res->hall_polarity[res->hall_order[i]]=hall_inverse;
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	3304      	adds	r3, #4
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	461a      	mov	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	2201      	movs	r2, #1
 80017c4:	71da      	strb	r2, [r3, #7]
 80017c6:	e009      	b.n	80017dc <assign_polarity+0xb4>
			}else{
				res->hall_polarity[res->hall_order[i]]=hall_direct;
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	4413      	add	r3, r2
 80017ce:	3304      	adds	r3, #4
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4413      	add	r3, r2
 80017d8:	2200      	movs	r2, #0
 80017da:	71da      	strb	r2, [r3, #7]
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	3301      	adds	r3, #1
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d9a6      	bls.n	8001736 <assign_polarity+0xe>
			}
		}
	}
}
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	3714      	adds	r7, #20
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	20000000 	.word	0x20000000
 80017fc:	2000000c 	.word	0x2000000c
 8001800:	20000240 	.word	0x20000240

08001804 <present_results>:

/**
* \brief
* \param
*/
void present_results(){
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0

	for (uint32_t i = 0; i < messageLength; ++i) {
 800180a:	2300      	movs	r3, #0
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	e007      	b.n	8001820 <present_results+0x1c>
		message[i]=' ';
 8001810:	4a30      	ldr	r2, [pc, #192]	; (80018d4 <present_results+0xd0>)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	2220      	movs	r2, #32
 8001818:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < messageLength; ++i) {
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3301      	adds	r3, #1
 800181e:	607b      	str	r3, [r7, #4]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b07      	cmp	r3, #7
 8001824:	d9f4      	bls.n	8001810 <present_results+0xc>
	}

	for (uint32_t i = 0; i < number_of_phases; ++i) {
 8001826:	2300      	movs	r3, #0
 8001828:	603b      	str	r3, [r7, #0]
 800182a:	e044      	b.n	80018b6 <present_results+0xb2>
		if(results.hall_order[i]==hall_A){
 800182c:	4a2a      	ldr	r2, [pc, #168]	; (80018d8 <present_results+0xd4>)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	4413      	add	r3, r2
 8001832:	3304      	adds	r3, #4
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d106      	bne.n	8001848 <present_results+0x44>
			message[(i*2)+1]='A';
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	3301      	adds	r3, #1
 8001840:	4a24      	ldr	r2, [pc, #144]	; (80018d4 <present_results+0xd0>)
 8001842:	2141      	movs	r1, #65	; 0x41
 8001844:	54d1      	strb	r1, [r2, r3]
 8001846:	e01a      	b.n	800187e <present_results+0x7a>
		}else if(results.hall_order[i]==hall_B){
 8001848:	4a23      	ldr	r2, [pc, #140]	; (80018d8 <present_results+0xd4>)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	4413      	add	r3, r2
 800184e:	3304      	adds	r3, #4
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d106      	bne.n	8001864 <present_results+0x60>
			message[(i*2)+1]='B';
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	3301      	adds	r3, #1
 800185c:	4a1d      	ldr	r2, [pc, #116]	; (80018d4 <present_results+0xd0>)
 800185e:	2142      	movs	r1, #66	; 0x42
 8001860:	54d1      	strb	r1, [r2, r3]
 8001862:	e00c      	b.n	800187e <present_results+0x7a>
		}else if(results.hall_order[i]==hall_C){
 8001864:	4a1c      	ldr	r2, [pc, #112]	; (80018d8 <present_results+0xd4>)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	4413      	add	r3, r2
 800186a:	3304      	adds	r3, #4
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d105      	bne.n	800187e <present_results+0x7a>
			message[(i*2)+1]='C';
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	3301      	adds	r3, #1
 8001878:	4a16      	ldr	r2, [pc, #88]	; (80018d4 <present_results+0xd0>)
 800187a:	2143      	movs	r1, #67	; 0x43
 800187c:	54d1      	strb	r1, [r2, r3]
		}

		if(results.hall_polarity[i]==hall_inverse){//the "inverse polarity" from the hall with the currents is actually the normal logic.
 800187e:	4a16      	ldr	r2, [pc, #88]	; (80018d8 <present_results+0xd4>)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	4413      	add	r3, r2
 8001884:	3307      	adds	r3, #7
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d105      	bne.n	8001898 <present_results+0x94>
				message[i*2]=' ';
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <present_results+0xd0>)
 8001892:	2120      	movs	r1, #32
 8001894:	54d1      	strb	r1, [r2, r3]
 8001896:	e00b      	b.n	80018b0 <present_results+0xac>
		}else if(results.hall_polarity[i]==hall_direct){
 8001898:	4a0f      	ldr	r2, [pc, #60]	; (80018d8 <present_results+0xd4>)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	4413      	add	r3, r2
 800189e:	3307      	adds	r3, #7
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d104      	bne.n	80018b0 <present_results+0xac>
				message[i*2]='!';
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	4a0a      	ldr	r2, [pc, #40]	; (80018d4 <present_results+0xd0>)
 80018ac:	2121      	movs	r1, #33	; 0x21
 80018ae:	54d1      	strb	r1, [r2, r3]
	for (uint32_t i = 0; i < number_of_phases; ++i) {
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	3301      	adds	r3, #1
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d9b7      	bls.n	800182c <present_results+0x28>
		}
	}

	message[messageLength-2]='\n';//two last characters
 80018bc:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <present_results+0xd0>)
 80018be:	220a      	movs	r2, #10
 80018c0:	719a      	strb	r2, [r3, #6]
	message[messageLength-1]='\r';
 80018c2:	4b04      	ldr	r3, [pc, #16]	; (80018d4 <present_results+0xd0>)
 80018c4:	220d      	movs	r2, #13
 80018c6:	71da      	strb	r2, [r3, #7]



}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	20000214 	.word	0x20000214
 80018d8:	20000208 	.word	0x20000208

080018dc <present_results_uart>:

void present_results_uart(){
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
#ifdef TESTuart
	HAL_UART_Transmit_DMA(&huart2, (const uint8_t *)&message, messageLength);
 80018e0:	2208      	movs	r2, #8
 80018e2:	4904      	ldr	r1, [pc, #16]	; (80018f4 <present_results_uart+0x18>)
 80018e4:	4804      	ldr	r0, [pc, #16]	; (80018f8 <present_results_uart+0x1c>)
 80018e6:	f003 f91f 	bl	8004b28 <HAL_UART_Transmit_DMA>
	HAL_Delay(10);
 80018ea:	200a      	movs	r0, #10
 80018ec:	f000 fb62 	bl	8001fb4 <HAL_Delay>
#endif
}
 80018f0:	bf00      	nop
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20000214 	.word	0x20000214
 80018f8:	200002a4 	.word	0x200002a4

080018fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001902:	f000 fae5 	bl	8001ed0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001906:	f000 f833 	bl	8001970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800190a:	f7ff f915 	bl	8000b38 <MX_GPIO_Init>
  MX_DMA_Init();
 800190e:	f7ff f8dd 	bl	8000acc <MX_DMA_Init>
  MX_ADC1_Init();
 8001912:	f7ff f803 	bl	800091c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001916:	f000 fa0d 	bl	8001d34 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 800191a:	f000 f993 	bl	8001c44 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
 HAL_ADC_Start_DMA(&hadc1, ADCreadings, numberofADCchannels);
 800191e:	2202      	movs	r2, #2
 8001920:	490f      	ldr	r1, [pc, #60]	; (8001960 <main+0x64>)
 8001922:	4810      	ldr	r0, [pc, #64]	; (8001964 <main+0x68>)
 8001924:	f000 fbae 	bl	8002084 <HAL_ADC_Start_DMA>
 HAL_TIM_Base_Start_IT(&htim8);
 8001928:	480f      	ldr	r0, [pc, #60]	; (8001968 <main+0x6c>)
 800192a:	f002 fc73 	bl	8004214 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 uint32_t onetime=1;
 800192e:	2301      	movs	r3, #1
 8001930:	607b      	str	r3, [r7, #4]
 Hall_start_detection();
 8001932:	f7ff f987 	bl	8000c44 <Hall_start_detection>
  while (1)
  {
	  if(Hall_is_detection_finished()){
 8001936:	f7ff f9d1 	bl	8000cdc <Hall_is_detection_finished>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0fa      	beq.n	8001936 <main+0x3a>
		  if(onetime){
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <main+0x52>
			  onetime=0;
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
			  present_results_uart();
 800194a:	f7ff ffc7 	bl	80018dc <present_results_uart>
		  }
		  HAL_Delay(70);
 800194e:	2046      	movs	r0, #70	; 0x46
 8001950:	f000 fb30 	bl	8001fb4 <HAL_Delay>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001954:	2120      	movs	r1, #32
 8001956:	4805      	ldr	r0, [pc, #20]	; (800196c <main+0x70>)
 8001958:	f001 fdb9 	bl	80034ce <HAL_GPIO_TogglePin>
	  if(Hall_is_detection_finished()){
 800195c:	e7eb      	b.n	8001936 <main+0x3a>
 800195e:	bf00      	nop
 8001960:	2000024c 	.word	0x2000024c
 8001964:	20000058 	.word	0x20000058
 8001968:	2000025c 	.word	0x2000025c
 800196c:	40020000 	.word	0x40020000

08001970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b094      	sub	sp, #80	; 0x50
 8001974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001976:	f107 031c 	add.w	r3, r7, #28
 800197a:	2234      	movs	r2, #52	; 0x34
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f003 fd12 	bl	80053a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001984:	f107 0308 	add.w	r3, r7, #8
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001994:	2300      	movs	r3, #0
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	4b2c      	ldr	r3, [pc, #176]	; (8001a4c <SystemClock_Config+0xdc>)
 800199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199c:	4a2b      	ldr	r2, [pc, #172]	; (8001a4c <SystemClock_Config+0xdc>)
 800199e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a2:	6413      	str	r3, [r2, #64]	; 0x40
 80019a4:	4b29      	ldr	r3, [pc, #164]	; (8001a4c <SystemClock_Config+0xdc>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ac:	607b      	str	r3, [r7, #4]
 80019ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b0:	2300      	movs	r3, #0
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	4b26      	ldr	r3, [pc, #152]	; (8001a50 <SystemClock_Config+0xe0>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a25      	ldr	r2, [pc, #148]	; (8001a50 <SystemClock_Config+0xe0>)
 80019ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	4b23      	ldr	r3, [pc, #140]	; (8001a50 <SystemClock_Config+0xe0>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019c8:	603b      	str	r3, [r7, #0]
 80019ca:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019cc:	2302      	movs	r3, #2
 80019ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019d0:	2301      	movs	r3, #1
 80019d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019d4:	2310      	movs	r3, #16
 80019d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d8:	2302      	movs	r3, #2
 80019da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019dc:	2300      	movs	r3, #0
 80019de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019e0:	2308      	movs	r3, #8
 80019e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80019e4:	23b4      	movs	r3, #180	; 0xb4
 80019e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019e8:	2302      	movs	r3, #2
 80019ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019ec:	2302      	movs	r3, #2
 80019ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f4:	f107 031c 	add.w	r3, r7, #28
 80019f8:	4618      	mov	r0, r3
 80019fa:	f002 f91d 	bl	8003c38 <HAL_RCC_OscConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a04:	f000 f826 	bl	8001a54 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001a08:	f001 fd7c 	bl	8003504 <HAL_PWREx_EnableOverDrive>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a12:	f000 f81f 	bl	8001a54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a16:	230f      	movs	r3, #15
 8001a18:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a22:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a2c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a2e:	f107 0308 	add.w	r3, r7, #8
 8001a32:	2105      	movs	r1, #5
 8001a34:	4618      	mov	r0, r3
 8001a36:	f001 fdb5 	bl	80035a4 <HAL_RCC_ClockConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001a40:	f000 f808 	bl	8001a54 <Error_Handler>
  }
}
 8001a44:	bf00      	nop
 8001a46:	3750      	adds	r7, #80	; 0x50
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40007000 	.word	0x40007000

08001a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a58:	b672      	cpsid	i
}
 8001a5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a5c:	e7fe      	b.n	8001a5c <Error_Handler+0x8>
	...

08001a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	607b      	str	r3, [r7, #4]
 8001a6a:	4b10      	ldr	r3, [pc, #64]	; (8001aac <HAL_MspInit+0x4c>)
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6e:	4a0f      	ldr	r2, [pc, #60]	; (8001aac <HAL_MspInit+0x4c>)
 8001a70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a74:	6453      	str	r3, [r2, #68]	; 0x44
 8001a76:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <HAL_MspInit+0x4c>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	603b      	str	r3, [r7, #0]
 8001a86:	4b09      	ldr	r3, [pc, #36]	; (8001aac <HAL_MspInit+0x4c>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	4a08      	ldr	r2, [pc, #32]	; (8001aac <HAL_MspInit+0x4c>)
 8001a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a90:	6413      	str	r3, [r2, #64]	; 0x40
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <HAL_MspInit+0x4c>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9a:	603b      	str	r3, [r7, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a9e:	2007      	movs	r0, #7
 8001aa0:	f000 ff9e 	bl	80029e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40023800 	.word	0x40023800

08001ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <NMI_Handler+0x4>

08001ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aba:	e7fe      	b.n	8001aba <HardFault_Handler+0x4>

08001abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac0:	e7fe      	b.n	8001ac0 <MemManage_Handler+0x4>

08001ac2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ac6:	e7fe      	b.n	8001ac6 <BusFault_Handler+0x4>

08001ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <UsageFault_Handler+0x4>

08001ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001afc:	f000 fa3a 	bl	8001f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001b08:	4802      	ldr	r0, [pc, #8]	; (8001b14 <DMA1_Stream6_IRQHandler+0x10>)
 8001b0a:	f001 f8b1 	bl	8002c70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200002e8 	.word	0x200002e8

08001b18 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

	//read all hall gpios before handling the algorythm
	H1.state=HAL_GPIO_ReadPin(H1.gpio_port, H1.gpio_pin);
 8001b1e:	4b34      	ldr	r3, [pc, #208]	; (8001bf0 <TIM8_UP_TIM13_IRQHandler+0xd8>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a33      	ldr	r2, [pc, #204]	; (8001bf0 <TIM8_UP_TIM13_IRQHandler+0xd8>)
 8001b24:	8892      	ldrh	r2, [r2, #4]
 8001b26:	4611      	mov	r1, r2
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f001 fc9f 	bl	800346c <HAL_GPIO_ReadPin>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	461a      	mov	r2, r3
 8001b32:	4b2f      	ldr	r3, [pc, #188]	; (8001bf0 <TIM8_UP_TIM13_IRQHandler+0xd8>)
 8001b34:	71da      	strb	r2, [r3, #7]
	H2.state=HAL_GPIO_ReadPin(H2.gpio_port, H2.gpio_pin);
 8001b36:	4b2f      	ldr	r3, [pc, #188]	; (8001bf4 <TIM8_UP_TIM13_IRQHandler+0xdc>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a2e      	ldr	r2, [pc, #184]	; (8001bf4 <TIM8_UP_TIM13_IRQHandler+0xdc>)
 8001b3c:	8892      	ldrh	r2, [r2, #4]
 8001b3e:	4611      	mov	r1, r2
 8001b40:	4618      	mov	r0, r3
 8001b42:	f001 fc93 	bl	800346c <HAL_GPIO_ReadPin>
 8001b46:	4603      	mov	r3, r0
 8001b48:	461a      	mov	r2, r3
 8001b4a:	4b2a      	ldr	r3, [pc, #168]	; (8001bf4 <TIM8_UP_TIM13_IRQHandler+0xdc>)
 8001b4c:	71da      	strb	r2, [r3, #7]
	H3.state=HAL_GPIO_ReadPin(H3.gpio_port, H3.gpio_pin);
 8001b4e:	4b2a      	ldr	r3, [pc, #168]	; (8001bf8 <TIM8_UP_TIM13_IRQHandler+0xe0>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a29      	ldr	r2, [pc, #164]	; (8001bf8 <TIM8_UP_TIM13_IRQHandler+0xe0>)
 8001b54:	8892      	ldrh	r2, [r2, #4]
 8001b56:	4611      	mov	r1, r2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f001 fc87 	bl	800346c <HAL_GPIO_ReadPin>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <TIM8_UP_TIM13_IRQHandler+0xe0>)
 8001b64:	71da      	strb	r2, [r3, #7]

	//translate all currents to more coherent 1.0 float values isntead of raw ADC values
	translated_to_float_current0=(float)((int32_t)ADCreadings[0]-(float)0xFFF/2.0)/20.0;// making up the gain to "look" coherent to real measurements but is not exact
 8001b66:	4b25      	ldr	r3, [pc, #148]	; (8001bfc <TIM8_UP_TIM13_IRQHandler+0xe4>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe fc9e 	bl	80004ac <__aeabi_i2d>
 8001b70:	a31d      	add	r3, pc, #116	; (adr r3, 8001be8 <TIM8_UP_TIM13_IRQHandler+0xd0>)
 8001b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b76:	f7fe fb4b 	bl	8000210 <__aeabi_dsub>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4610      	mov	r0, r2
 8001b80:	4619      	mov	r1, r3
 8001b82:	f7fe fcfd 	bl	8000580 <__aeabi_d2f>
 8001b86:	ee06 0a90 	vmov	s13, r0
 8001b8a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001b8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b92:	4b1b      	ldr	r3, [pc, #108]	; (8001c00 <TIM8_UP_TIM13_IRQHandler+0xe8>)
 8001b94:	edc3 7a00 	vstr	s15, [r3]
	translated_to_float_current1=(float)((int32_t)ADCreadings[1]-(float)0xFFF/2.0)/20.0;
 8001b98:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <TIM8_UP_TIM13_IRQHandler+0xe4>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7fe fc85 	bl	80004ac <__aeabi_i2d>
 8001ba2:	a311      	add	r3, pc, #68	; (adr r3, 8001be8 <TIM8_UP_TIM13_IRQHandler+0xd0>)
 8001ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba8:	f7fe fb32 	bl	8000210 <__aeabi_dsub>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f7fe fce4 	bl	8000580 <__aeabi_d2f>
 8001bb8:	ee06 0a90 	vmov	s13, r0
 8001bbc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <TIM8_UP_TIM13_IRQHandler+0xec>)
 8001bc6:	edc3 7a00 	vstr	s15, [r3]

	//alright, now run the algorythm
	Hall_Identification_Test_measurement(&H1,&H2,&H3,&translated_to_float_current0,&translated_to_float_current1);
 8001bca:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <TIM8_UP_TIM13_IRQHandler+0xec>)
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <TIM8_UP_TIM13_IRQHandler+0xe8>)
 8001bd0:	4a09      	ldr	r2, [pc, #36]	; (8001bf8 <TIM8_UP_TIM13_IRQHandler+0xe0>)
 8001bd2:	4908      	ldr	r1, [pc, #32]	; (8001bf4 <TIM8_UP_TIM13_IRQHandler+0xdc>)
 8001bd4:	4806      	ldr	r0, [pc, #24]	; (8001bf0 <TIM8_UP_TIM13_IRQHandler+0xd8>)
 8001bd6:	f7ff f891 	bl	8000cfc <Hall_Identification_Test_measurement>

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001bda:	480b      	ldr	r0, [pc, #44]	; (8001c08 <TIM8_UP_TIM13_IRQHandler+0xf0>)
 8001bdc:	f002 fb8a 	bl	80042f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	00000000 	.word	0x00000000
 8001bec:	409ffe00 	.word	0x409ffe00
 8001bf0:	20000018 	.word	0x20000018
 8001bf4:	20000020 	.word	0x20000020
 8001bf8:	20000028 	.word	0x20000028
 8001bfc:	2000024c 	.word	0x2000024c
 8001c00:	20000254 	.word	0x20000254
 8001c04:	20000258 	.word	0x20000258
 8001c08:	2000025c 	.word	0x2000025c

08001c0c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c10:	4802      	ldr	r0, [pc, #8]	; (8001c1c <DMA2_Stream0_IRQHandler+0x10>)
 8001c12:	f001 f82d 	bl	8002c70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200000a0 	.word	0x200000a0

08001c20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <SystemInit+0x20>)
 8001c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c2a:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <SystemInit+0x20>)
 8001c2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4a:	f107 0308 	add.w	r3, r7, #8
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c58:	463b      	mov	r3, r7
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c60:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c62:	4a1f      	ldr	r2, [pc, #124]	; (8001ce0 <MX_TIM8_Init+0x9c>)
 8001c64:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8001c66:	4b1d      	ldr	r3, [pc, #116]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c68:	22b3      	movs	r2, #179	; 0xb3
 8001c6a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6c:	4b1b      	ldr	r3, [pc, #108]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 8001c72:	4b1a      	ldr	r3, [pc, #104]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c74:	2231      	movs	r2, #49	; 0x31
 8001c76:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c78:	4b18      	ldr	r3, [pc, #96]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001c7e:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c84:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001c8a:	4814      	ldr	r0, [pc, #80]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001c8c:	f002 fa72 	bl	8004174 <HAL_TIM_Base_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM8_Init+0x56>
  {
    Error_Handler();
 8001c96:	f7ff fedd 	bl	8001a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001ca0:	f107 0308 	add.w	r3, r7, #8
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	480d      	ldr	r0, [pc, #52]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001ca8:	f002 fc2c 	bl	8004504 <HAL_TIM_ConfigClockSource>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 8001cb2:	f7ff fecf 	bl	8001a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cbe:	463b      	mov	r3, r7
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4806      	ldr	r0, [pc, #24]	; (8001cdc <MX_TIM8_Init+0x98>)
 8001cc4:	f002 fe52 	bl	800496c <HAL_TIMEx_MasterConfigSynchronization>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8001cce:	f7ff fec1 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	2000025c 	.word	0x2000025c
 8001ce0:	40010400 	.word	0x40010400

08001ce4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a0e      	ldr	r2, [pc, #56]	; (8001d2c <HAL_TIM_Base_MspInit+0x48>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d115      	bne.n	8001d22 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b0d      	ldr	r3, [pc, #52]	; (8001d30 <HAL_TIM_Base_MspInit+0x4c>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfe:	4a0c      	ldr	r2, [pc, #48]	; (8001d30 <HAL_TIM_Base_MspInit+0x4c>)
 8001d00:	f043 0302 	orr.w	r3, r3, #2
 8001d04:	6453      	str	r3, [r2, #68]	; 0x44
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <HAL_TIM_Base_MspInit+0x4c>)
 8001d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2100      	movs	r1, #0
 8001d16:	202c      	movs	r0, #44	; 0x2c
 8001d18:	f000 fe6d 	bl	80029f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001d1c:	202c      	movs	r0, #44	; 0x2c
 8001d1e:	f000 fe86 	bl	8002a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40010400 	.word	0x40010400
 8001d30:	40023800 	.word	0x40023800

08001d34 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d38:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d3a:	4a12      	ldr	r2, [pc, #72]	; (8001d84 <MX_USART2_UART_Init+0x50>)
 8001d3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d3e:	4b10      	ldr	r3, [pc, #64]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d52:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d5e:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d6a:	4805      	ldr	r0, [pc, #20]	; (8001d80 <MX_USART2_UART_Init+0x4c>)
 8001d6c:	f002 fe8e 	bl	8004a8c <HAL_UART_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d76:	f7ff fe6d 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200002a4 	.word	0x200002a4
 8001d84:	40004400 	.word	0x40004400

08001d88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	; 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a30      	ldr	r2, [pc, #192]	; (8001e68 <HAL_UART_MspInit+0xe0>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d159      	bne.n	8001e5e <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
 8001dae:	4b2f      	ldr	r3, [pc, #188]	; (8001e6c <HAL_UART_MspInit+0xe4>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	4a2e      	ldr	r2, [pc, #184]	; (8001e6c <HAL_UART_MspInit+0xe4>)
 8001db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dba:	4b2c      	ldr	r3, [pc, #176]	; (8001e6c <HAL_UART_MspInit+0xe4>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	4b28      	ldr	r3, [pc, #160]	; (8001e6c <HAL_UART_MspInit+0xe4>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	4a27      	ldr	r2, [pc, #156]	; (8001e6c <HAL_UART_MspInit+0xe4>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd6:	4b25      	ldr	r3, [pc, #148]	; (8001e6c <HAL_UART_MspInit+0xe4>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001de2:	230c      	movs	r3, #12
 8001de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de6:	2302      	movs	r3, #2
 8001de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dee:	2303      	movs	r3, #3
 8001df0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001df2:	2307      	movs	r3, #7
 8001df4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df6:	f107 0314 	add.w	r3, r7, #20
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	481c      	ldr	r0, [pc, #112]	; (8001e70 <HAL_UART_MspInit+0xe8>)
 8001dfe:	f001 f9a1 	bl	8003144 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001e02:	4b1c      	ldr	r3, [pc, #112]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e04:	4a1c      	ldr	r2, [pc, #112]	; (8001e78 <HAL_UART_MspInit+0xf0>)
 8001e06:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001e08:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e0e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e10:	4b18      	ldr	r3, [pc, #96]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e12:	2240      	movs	r2, #64	; 0x40
 8001e14:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e16:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e1c:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e22:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e24:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001e30:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e3c:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e42:	480c      	ldr	r0, [pc, #48]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e44:	f000 fe0e 	bl	8002a64 <HAL_DMA_Init>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001e4e:	f7ff fe01 	bl	8001a54 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a07      	ldr	r2, [pc, #28]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e56:	635a      	str	r2, [r3, #52]	; 0x34
 8001e58:	4a06      	ldr	r2, [pc, #24]	; (8001e74 <HAL_UART_MspInit+0xec>)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e5e:	bf00      	nop
 8001e60:	3728      	adds	r7, #40	; 0x28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40004400 	.word	0x40004400
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40020000 	.word	0x40020000
 8001e74:	200002e8 	.word	0x200002e8
 8001e78:	400260a0 	.word	0x400260a0

08001e7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001eb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e80:	480d      	ldr	r0, [pc, #52]	; (8001eb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e82:	490e      	ldr	r1, [pc, #56]	; (8001ebc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e84:	4a0e      	ldr	r2, [pc, #56]	; (8001ec0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e88:	e002      	b.n	8001e90 <LoopCopyDataInit>

08001e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e8e:	3304      	adds	r3, #4

08001e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e94:	d3f9      	bcc.n	8001e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e96:	4a0b      	ldr	r2, [pc, #44]	; (8001ec4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e98:	4c0b      	ldr	r4, [pc, #44]	; (8001ec8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e9c:	e001      	b.n	8001ea2 <LoopFillZerobss>

08001e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea0:	3204      	adds	r2, #4

08001ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea4:	d3fb      	bcc.n	8001e9e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ea6:	f7ff febb 	bl	8001c20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eaa:	f003 fa85 	bl	80053b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eae:	f7ff fd25 	bl	80018fc <main>
  bx  lr    
 8001eb2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001eb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ebc:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 8001ec0:	08005448 	.word	0x08005448
  ldr r2, =_sbss
 8001ec4:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8001ec8:	2000034c 	.word	0x2000034c

08001ecc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ecc:	e7fe      	b.n	8001ecc <ADC_IRQHandler>
	...

08001ed0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	; (8001f10 <HAL_Init+0x40>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	; (8001f10 <HAL_Init+0x40>)
 8001eda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ede:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <HAL_Init+0x40>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a0a      	ldr	r2, [pc, #40]	; (8001f10 <HAL_Init+0x40>)
 8001ee6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eec:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <HAL_Init+0x40>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a07      	ldr	r2, [pc, #28]	; (8001f10 <HAL_Init+0x40>)
 8001ef2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef8:	2003      	movs	r0, #3
 8001efa:	f000 fd71 	bl	80029e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f000 f808 	bl	8001f14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f04:	f7ff fdac 	bl	8001a60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40023c00 	.word	0x40023c00

08001f14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <HAL_InitTick+0x54>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <HAL_InitTick+0x58>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	4619      	mov	r1, r3
 8001f26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 fd89 	bl	8002a4a <HAL_SYSTICK_Config>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00e      	b.n	8001f60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b0f      	cmp	r3, #15
 8001f46:	d80a      	bhi.n	8001f5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f50:	f000 fd51 	bl	80029f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f54:	4a06      	ldr	r2, [pc, #24]	; (8001f70 <HAL_InitTick+0x5c>)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e000      	b.n	8001f60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20000030 	.word	0x20000030
 8001f6c:	20000038 	.word	0x20000038
 8001f70:	20000034 	.word	0x20000034

08001f74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f78:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_IncTick+0x20>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <HAL_IncTick+0x24>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <HAL_IncTick+0x24>)
 8001f86:	6013      	str	r3, [r2, #0]
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	20000038 	.word	0x20000038
 8001f98:	20000348 	.word	0x20000348

08001f9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa0:	4b03      	ldr	r3, [pc, #12]	; (8001fb0 <HAL_GetTick+0x14>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	20000348 	.word	0x20000348

08001fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fbc:	f7ff ffee 	bl	8001f9c <HAL_GetTick>
 8001fc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fcc:	d005      	beq.n	8001fda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fce:	4b0a      	ldr	r3, [pc, #40]	; (8001ff8 <HAL_Delay+0x44>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fda:	bf00      	nop
 8001fdc:	f7ff ffde 	bl	8001f9c <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d8f7      	bhi.n	8001fdc <HAL_Delay+0x28>
  {
  }
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000038 	.word	0x20000038

08001ffc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e033      	b.n	800207a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	2b00      	cmp	r3, #0
 8002018:	d109      	bne.n	800202e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7fe fcde 	bl	80009dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	f003 0310 	and.w	r3, r3, #16
 8002036:	2b00      	cmp	r3, #0
 8002038:	d118      	bne.n	800206c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002042:	f023 0302 	bic.w	r3, r3, #2
 8002046:	f043 0202 	orr.w	r2, r3, #2
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 fa78 	bl	8002544 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f023 0303 	bic.w	r3, r3, #3
 8002062:	f043 0201 	orr.w	r2, r3, #1
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	641a      	str	r2, [r3, #64]	; 0x40
 800206a:	e001      	b.n	8002070 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002078:	7bfb      	ldrb	r3, [r7, #15]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800209a:	2b01      	cmp	r3, #1
 800209c:	d101      	bne.n	80020a2 <HAL_ADC_Start_DMA+0x1e>
 800209e:	2302      	movs	r3, #2
 80020a0:	e0e9      	b.n	8002276 <HAL_ADC_Start_DMA+0x1f2>
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2201      	movs	r2, #1
 80020a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d018      	beq.n	80020ea <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f042 0201 	orr.w	r2, r2, #1
 80020c6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020c8:	4b6d      	ldr	r3, [pc, #436]	; (8002280 <HAL_ADC_Start_DMA+0x1fc>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a6d      	ldr	r2, [pc, #436]	; (8002284 <HAL_ADC_Start_DMA+0x200>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	0c9a      	lsrs	r2, r3, #18
 80020d4:	4613      	mov	r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	4413      	add	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020dc:	e002      	b.n	80020e4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	3b01      	subs	r3, #1
 80020e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f9      	bne.n	80020de <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020f8:	d107      	bne.n	800210a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002108:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	2b01      	cmp	r3, #1
 8002116:	f040 80a1 	bne.w	800225c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002122:	f023 0301 	bic.w	r3, r3, #1
 8002126:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002138:	2b00      	cmp	r3, #0
 800213a:	d007      	beq.n	800214c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002140:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002144:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002154:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002158:	d106      	bne.n	8002168 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215e:	f023 0206 	bic.w	r2, r3, #6
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	645a      	str	r2, [r3, #68]	; 0x44
 8002166:	e002      	b.n	800216e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002176:	4b44      	ldr	r3, [pc, #272]	; (8002288 <HAL_ADC_Start_DMA+0x204>)
 8002178:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217e:	4a43      	ldr	r2, [pc, #268]	; (800228c <HAL_ADC_Start_DMA+0x208>)
 8002180:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002186:	4a42      	ldr	r2, [pc, #264]	; (8002290 <HAL_ADC_Start_DMA+0x20c>)
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218e:	4a41      	ldr	r2, [pc, #260]	; (8002294 <HAL_ADC_Start_DMA+0x210>)
 8002190:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800219a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80021aa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021ba:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	334c      	adds	r3, #76	; 0x4c
 80021c6:	4619      	mov	r1, r3
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f000 fcf8 	bl	8002bc0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 031f 	and.w	r3, r3, #31
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d12a      	bne.n	8002232 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a2d      	ldr	r2, [pc, #180]	; (8002298 <HAL_ADC_Start_DMA+0x214>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d015      	beq.n	8002212 <HAL_ADC_Start_DMA+0x18e>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2c      	ldr	r2, [pc, #176]	; (800229c <HAL_ADC_Start_DMA+0x218>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d105      	bne.n	80021fc <HAL_ADC_Start_DMA+0x178>
 80021f0:	4b25      	ldr	r3, [pc, #148]	; (8002288 <HAL_ADC_Start_DMA+0x204>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 031f 	and.w	r3, r3, #31
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00a      	beq.n	8002212 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a27      	ldr	r2, [pc, #156]	; (80022a0 <HAL_ADC_Start_DMA+0x21c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d136      	bne.n	8002274 <HAL_ADC_Start_DMA+0x1f0>
 8002206:	4b20      	ldr	r3, [pc, #128]	; (8002288 <HAL_ADC_Start_DMA+0x204>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 0310 	and.w	r3, r3, #16
 800220e:	2b00      	cmp	r3, #0
 8002210:	d130      	bne.n	8002274 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d129      	bne.n	8002274 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	e020      	b.n	8002274 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a18      	ldr	r2, [pc, #96]	; (8002298 <HAL_ADC_Start_DMA+0x214>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d11b      	bne.n	8002274 <HAL_ADC_Start_DMA+0x1f0>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d114      	bne.n	8002274 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	e00b      	b.n	8002274 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002260:	f043 0210 	orr.w	r2, r3, #16
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226c:	f043 0201 	orr.w	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20000030 	.word	0x20000030
 8002284:	431bde83 	.word	0x431bde83
 8002288:	40012300 	.word	0x40012300
 800228c:	0800273d 	.word	0x0800273d
 8002290:	080027f7 	.word	0x080027f7
 8002294:	08002813 	.word	0x08002813
 8002298:	40012000 	.word	0x40012000
 800229c:	40012100 	.word	0x40012100
 80022a0:	40012200 	.word	0x40012200

080022a4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022ea:	2300      	movs	r3, #0
 80022ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x1c>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e113      	b.n	8002524 <HAL_ADC_ConfigChannel+0x244>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b09      	cmp	r3, #9
 800230a:	d925      	bls.n	8002358 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68d9      	ldr	r1, [r3, #12]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	b29b      	uxth	r3, r3
 8002318:	461a      	mov	r2, r3
 800231a:	4613      	mov	r3, r2
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	4413      	add	r3, r2
 8002320:	3b1e      	subs	r3, #30
 8002322:	2207      	movs	r2, #7
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	43da      	mvns	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	400a      	ands	r2, r1
 8002330:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68d9      	ldr	r1, [r3, #12]
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	b29b      	uxth	r3, r3
 8002342:	4618      	mov	r0, r3
 8002344:	4603      	mov	r3, r0
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	4403      	add	r3, r0
 800234a:	3b1e      	subs	r3, #30
 800234c:	409a      	lsls	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	e022      	b.n	800239e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6919      	ldr	r1, [r3, #16]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	b29b      	uxth	r3, r3
 8002364:	461a      	mov	r2, r3
 8002366:	4613      	mov	r3, r2
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	4413      	add	r3, r2
 800236c:	2207      	movs	r2, #7
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43da      	mvns	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	400a      	ands	r2, r1
 800237a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6919      	ldr	r1, [r3, #16]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	b29b      	uxth	r3, r3
 800238c:	4618      	mov	r0, r3
 800238e:	4603      	mov	r3, r0
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4403      	add	r3, r0
 8002394:	409a      	lsls	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b06      	cmp	r3, #6
 80023a4:	d824      	bhi.n	80023f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	3b05      	subs	r3, #5
 80023b8:	221f      	movs	r2, #31
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43da      	mvns	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	400a      	ands	r2, r1
 80023c6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	4618      	mov	r0, r3
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	3b05      	subs	r3, #5
 80023e2:	fa00 f203 	lsl.w	r2, r0, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	635a      	str	r2, [r3, #52]	; 0x34
 80023ee:	e04c      	b.n	800248a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b0c      	cmp	r3, #12
 80023f6:	d824      	bhi.n	8002442 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685a      	ldr	r2, [r3, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	3b23      	subs	r3, #35	; 0x23
 800240a:	221f      	movs	r2, #31
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43da      	mvns	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	400a      	ands	r2, r1
 8002418:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	b29b      	uxth	r3, r3
 8002426:	4618      	mov	r0, r3
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	3b23      	subs	r3, #35	; 0x23
 8002434:	fa00 f203 	lsl.w	r2, r0, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	430a      	orrs	r2, r1
 800243e:	631a      	str	r2, [r3, #48]	; 0x30
 8002440:	e023      	b.n	800248a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	3b41      	subs	r3, #65	; 0x41
 8002454:	221f      	movs	r2, #31
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43da      	mvns	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	400a      	ands	r2, r1
 8002462:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	b29b      	uxth	r3, r3
 8002470:	4618      	mov	r0, r3
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	4413      	add	r3, r2
 800247c:	3b41      	subs	r3, #65	; 0x41
 800247e:	fa00 f203 	lsl.w	r2, r0, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	430a      	orrs	r2, r1
 8002488:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800248a:	4b29      	ldr	r3, [pc, #164]	; (8002530 <HAL_ADC_ConfigChannel+0x250>)
 800248c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a28      	ldr	r2, [pc, #160]	; (8002534 <HAL_ADC_ConfigChannel+0x254>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d10f      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x1d8>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2b12      	cmp	r3, #18
 800249e:	d10b      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a1d      	ldr	r2, [pc, #116]	; (8002534 <HAL_ADC_ConfigChannel+0x254>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d12b      	bne.n	800251a <HAL_ADC_ConfigChannel+0x23a>
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a1c      	ldr	r2, [pc, #112]	; (8002538 <HAL_ADC_ConfigChannel+0x258>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d003      	beq.n	80024d4 <HAL_ADC_ConfigChannel+0x1f4>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b11      	cmp	r3, #17
 80024d2:	d122      	bne.n	800251a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a11      	ldr	r2, [pc, #68]	; (8002538 <HAL_ADC_ConfigChannel+0x258>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d111      	bne.n	800251a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024f6:	4b11      	ldr	r3, [pc, #68]	; (800253c <HAL_ADC_ConfigChannel+0x25c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a11      	ldr	r2, [pc, #68]	; (8002540 <HAL_ADC_ConfigChannel+0x260>)
 80024fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002500:	0c9a      	lsrs	r2, r3, #18
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800250c:	e002      	b.n	8002514 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	3b01      	subs	r3, #1
 8002512:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f9      	bne.n	800250e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40012300 	.word	0x40012300
 8002534:	40012000 	.word	0x40012000
 8002538:	10000012 	.word	0x10000012
 800253c:	20000030 	.word	0x20000030
 8002540:	431bde83 	.word	0x431bde83

08002544 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800254c:	4b79      	ldr	r3, [pc, #484]	; (8002734 <ADC_Init+0x1f0>)
 800254e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	431a      	orrs	r2, r3
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002578:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6859      	ldr	r1, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	021a      	lsls	r2, r3, #8
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800259c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6859      	ldr	r1, [r3, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6899      	ldr	r1, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d6:	4a58      	ldr	r2, [pc, #352]	; (8002738 <ADC_Init+0x1f4>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d022      	beq.n	8002622 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6899      	ldr	r1, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	430a      	orrs	r2, r1
 80025fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800260c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6899      	ldr	r1, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	609a      	str	r2, [r3, #8]
 8002620:	e00f      	b.n	8002642 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689a      	ldr	r2, [r3, #8]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002630:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002640:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 0202 	bic.w	r2, r2, #2
 8002650:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6899      	ldr	r1, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	7e1b      	ldrb	r3, [r3, #24]
 800265c:	005a      	lsls	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	430a      	orrs	r2, r1
 8002664:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3020 	ldrb.w	r3, [r3, #32]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d01b      	beq.n	80026a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800267e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800268e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6859      	ldr	r1, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269a:	3b01      	subs	r3, #1
 800269c:	035a      	lsls	r2, r3, #13
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	e007      	b.n	80026b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80026c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	051a      	lsls	r2, r3, #20
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6899      	ldr	r1, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026fa:	025a      	lsls	r2, r3, #9
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	430a      	orrs	r2, r1
 8002702:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002712:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6899      	ldr	r1, [r3, #8]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	029a      	lsls	r2, r3, #10
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	609a      	str	r2, [r3, #8]
}
 8002728:	bf00      	nop
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	40012300 	.word	0x40012300
 8002738:	0f000001 	.word	0x0f000001

0800273c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002748:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002752:	2b00      	cmp	r3, #0
 8002754:	d13c      	bne.n	80027d0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d12b      	bne.n	80027c8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002774:	2b00      	cmp	r3, #0
 8002776:	d127      	bne.n	80027c8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800277e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002782:	2b00      	cmp	r3, #0
 8002784:	d006      	beq.n	8002794 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002790:	2b00      	cmp	r3, #0
 8002792:	d119      	bne.n	80027c8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 0220 	bic.w	r2, r2, #32
 80027a2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d105      	bne.n	80027c8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c0:	f043 0201 	orr.w	r2, r3, #1
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f7ff fd6b 	bl	80022a4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027ce:	e00e      	b.n	80027ee <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d003      	beq.n	80027e4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f7ff fd75 	bl	80022cc <HAL_ADC_ErrorCallback>
}
 80027e2:	e004      	b.n	80027ee <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	4798      	blx	r3
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002802:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f7ff fd57 	bl	80022b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b084      	sub	sp, #16
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800281e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2240      	movs	r2, #64	; 0x40
 8002824:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282a:	f043 0204 	orr.w	r2, r3, #4
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f7ff fd4a 	bl	80022cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002838:	bf00      	nop
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002850:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <__NVIC_SetPriorityGrouping+0x44>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800285c:	4013      	ands	r3, r2
 800285e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002868:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800286c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002870:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002872:	4a04      	ldr	r2, [pc, #16]	; (8002884 <__NVIC_SetPriorityGrouping+0x44>)
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	60d3      	str	r3, [r2, #12]
}
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	e000ed00 	.word	0xe000ed00

08002888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800288c:	4b04      	ldr	r3, [pc, #16]	; (80028a0 <__NVIC_GetPriorityGrouping+0x18>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	0a1b      	lsrs	r3, r3, #8
 8002892:	f003 0307 	and.w	r3, r3, #7
}
 8002896:	4618      	mov	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	db0b      	blt.n	80028ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b6:	79fb      	ldrb	r3, [r7, #7]
 80028b8:	f003 021f 	and.w	r2, r3, #31
 80028bc:	4907      	ldr	r1, [pc, #28]	; (80028dc <__NVIC_EnableIRQ+0x38>)
 80028be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c2:	095b      	lsrs	r3, r3, #5
 80028c4:	2001      	movs	r0, #1
 80028c6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	e000e100 	.word	0xe000e100

080028e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	6039      	str	r1, [r7, #0]
 80028ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	db0a      	blt.n	800290a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	b2da      	uxtb	r2, r3
 80028f8:	490c      	ldr	r1, [pc, #48]	; (800292c <__NVIC_SetPriority+0x4c>)
 80028fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fe:	0112      	lsls	r2, r2, #4
 8002900:	b2d2      	uxtb	r2, r2
 8002902:	440b      	add	r3, r1
 8002904:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002908:	e00a      	b.n	8002920 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	b2da      	uxtb	r2, r3
 800290e:	4908      	ldr	r1, [pc, #32]	; (8002930 <__NVIC_SetPriority+0x50>)
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	f003 030f 	and.w	r3, r3, #15
 8002916:	3b04      	subs	r3, #4
 8002918:	0112      	lsls	r2, r2, #4
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	440b      	add	r3, r1
 800291e:	761a      	strb	r2, [r3, #24]
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	e000e100 	.word	0xe000e100
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002934:	b480      	push	{r7}
 8002936:	b089      	sub	sp, #36	; 0x24
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	f1c3 0307 	rsb	r3, r3, #7
 800294e:	2b04      	cmp	r3, #4
 8002950:	bf28      	it	cs
 8002952:	2304      	movcs	r3, #4
 8002954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	3304      	adds	r3, #4
 800295a:	2b06      	cmp	r3, #6
 800295c:	d902      	bls.n	8002964 <NVIC_EncodePriority+0x30>
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	3b03      	subs	r3, #3
 8002962:	e000      	b.n	8002966 <NVIC_EncodePriority+0x32>
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002968:	f04f 32ff 	mov.w	r2, #4294967295
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43da      	mvns	r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	401a      	ands	r2, r3
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800297c:	f04f 31ff 	mov.w	r1, #4294967295
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	fa01 f303 	lsl.w	r3, r1, r3
 8002986:	43d9      	mvns	r1, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800298c:	4313      	orrs	r3, r2
         );
}
 800298e:	4618      	mov	r0, r3
 8002990:	3724      	adds	r7, #36	; 0x24
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
	...

0800299c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3b01      	subs	r3, #1
 80029a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029ac:	d301      	bcc.n	80029b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ae:	2301      	movs	r3, #1
 80029b0:	e00f      	b.n	80029d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029b2:	4a0a      	ldr	r2, [pc, #40]	; (80029dc <SysTick_Config+0x40>)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ba:	210f      	movs	r1, #15
 80029bc:	f04f 30ff 	mov.w	r0, #4294967295
 80029c0:	f7ff ff8e 	bl	80028e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029c4:	4b05      	ldr	r3, [pc, #20]	; (80029dc <SysTick_Config+0x40>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ca:	4b04      	ldr	r3, [pc, #16]	; (80029dc <SysTick_Config+0x40>)
 80029cc:	2207      	movs	r2, #7
 80029ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	e000e010 	.word	0xe000e010

080029e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7ff ff29 	bl	8002840 <__NVIC_SetPriorityGrouping>
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b086      	sub	sp, #24
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	4603      	mov	r3, r0
 80029fe:	60b9      	str	r1, [r7, #8]
 8002a00:	607a      	str	r2, [r7, #4]
 8002a02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a08:	f7ff ff3e 	bl	8002888 <__NVIC_GetPriorityGrouping>
 8002a0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	68b9      	ldr	r1, [r7, #8]
 8002a12:	6978      	ldr	r0, [r7, #20]
 8002a14:	f7ff ff8e 	bl	8002934 <NVIC_EncodePriority>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a1e:	4611      	mov	r1, r2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff ff5d 	bl	80028e0 <__NVIC_SetPriority>
}
 8002a26:	bf00      	nop
 8002a28:	3718      	adds	r7, #24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b082      	sub	sp, #8
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	4603      	mov	r3, r0
 8002a36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff ff31 	bl	80028a4 <__NVIC_EnableIRQ>
}
 8002a42:	bf00      	nop
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b082      	sub	sp, #8
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7ff ffa2 	bl	800299c <SysTick_Config>
 8002a58:	4603      	mov	r3, r0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a70:	f7ff fa94 	bl	8001f9c <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d101      	bne.n	8002a80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e099      	b.n	8002bb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 0201 	bic.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aa0:	e00f      	b.n	8002ac2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aa2:	f7ff fa7b 	bl	8001f9c <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b05      	cmp	r3, #5
 8002aae:	d908      	bls.n	8002ac2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2203      	movs	r2, #3
 8002aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e078      	b.n	8002bb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1e8      	bne.n	8002aa2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	4b38      	ldr	r3, [pc, #224]	; (8002bbc <HAL_DMA_Init+0x158>)
 8002adc:	4013      	ands	r3, r2
 8002ade:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685a      	ldr	r2, [r3, #4]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002afa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a1b      	ldr	r3, [r3, #32]
 8002b0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d107      	bne.n	8002b2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b24:	4313      	orrs	r3, r2
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f023 0307 	bic.w	r3, r3, #7
 8002b42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b48:	697a      	ldr	r2, [r7, #20]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	2b04      	cmp	r3, #4
 8002b54:	d117      	bne.n	8002b86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00e      	beq.n	8002b86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 fa6f 	bl	800304c <DMA_CheckFifoParam>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2240      	movs	r2, #64	; 0x40
 8002b78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b82:	2301      	movs	r3, #1
 8002b84:	e016      	b.n	8002bb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 fa26 	bl	8002fe0 <DMA_CalcBaseAndBitshift>
 8002b94:	4603      	mov	r3, r0
 8002b96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9c:	223f      	movs	r2, #63	; 0x3f
 8002b9e:	409a      	lsls	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	f010803f 	.word	0xf010803f

08002bc0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_DMA_Start_IT+0x26>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e040      	b.n	8002c68 <HAL_DMA_Start_IT+0xa8>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d12f      	bne.n	8002c5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2202      	movs	r2, #2
 8002bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	68b9      	ldr	r1, [r7, #8]
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 f9b8 	bl	8002f84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c18:	223f      	movs	r2, #63	; 0x3f
 8002c1a:	409a      	lsls	r2, r3
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f042 0216 	orr.w	r2, r2, #22
 8002c2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d007      	beq.n	8002c48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f042 0208 	orr.w	r2, r2, #8
 8002c46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f042 0201 	orr.w	r2, r2, #1
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	e005      	b.n	8002c66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c62:	2302      	movs	r3, #2
 8002c64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c7c:	4b8e      	ldr	r3, [pc, #568]	; (8002eb8 <HAL_DMA_IRQHandler+0x248>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a8e      	ldr	r2, [pc, #568]	; (8002ebc <HAL_DMA_IRQHandler+0x24c>)
 8002c82:	fba2 2303 	umull	r2, r3, r2, r3
 8002c86:	0a9b      	lsrs	r3, r3, #10
 8002c88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9a:	2208      	movs	r2, #8
 8002c9c:	409a      	lsls	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d01a      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d013      	beq.n	8002cdc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 0204 	bic.w	r2, r2, #4
 8002cc2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc8:	2208      	movs	r2, #8
 8002cca:	409a      	lsls	r2, r3
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd4:	f043 0201 	orr.w	r2, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	409a      	lsls	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d012      	beq.n	8002d12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00b      	beq.n	8002d12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfe:	2201      	movs	r2, #1
 8002d00:	409a      	lsls	r2, r3
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d0a:	f043 0202 	orr.w	r2, r3, #2
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d16:	2204      	movs	r2, #4
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d012      	beq.n	8002d48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00b      	beq.n	8002d48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d34:	2204      	movs	r2, #4
 8002d36:	409a      	lsls	r2, r3
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d40:	f043 0204 	orr.w	r2, r3, #4
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4c:	2210      	movs	r2, #16
 8002d4e:	409a      	lsls	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4013      	ands	r3, r2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d043      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0308 	and.w	r3, r3, #8
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d03c      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d6a:	2210      	movs	r2, #16
 8002d6c:	409a      	lsls	r2, r3
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d018      	beq.n	8002db2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d108      	bne.n	8002da0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d024      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	4798      	blx	r3
 8002d9e:	e01f      	b.n	8002de0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d01b      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	4798      	blx	r3
 8002db0:	e016      	b.n	8002de0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d107      	bne.n	8002dd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0208 	bic.w	r2, r2, #8
 8002dce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d003      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de4:	2220      	movs	r2, #32
 8002de6:	409a      	lsls	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4013      	ands	r3, r2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 808f 	beq.w	8002f10 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0310 	and.w	r3, r3, #16
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 8087 	beq.w	8002f10 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e06:	2220      	movs	r2, #32
 8002e08:	409a      	lsls	r2, r3
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b05      	cmp	r3, #5
 8002e18:	d136      	bne.n	8002e88 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0216 	bic.w	r2, r2, #22
 8002e28:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695a      	ldr	r2, [r3, #20]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e38:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d103      	bne.n	8002e4a <HAL_DMA_IRQHandler+0x1da>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d007      	beq.n	8002e5a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0208 	bic.w	r2, r2, #8
 8002e58:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5e:	223f      	movs	r2, #63	; 0x3f
 8002e60:	409a      	lsls	r2, r3
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d07e      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	4798      	blx	r3
        }
        return;
 8002e86:	e079      	b.n	8002f7c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d01d      	beq.n	8002ed2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d10d      	bne.n	8002ec0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d031      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	4798      	blx	r3
 8002eb4:	e02c      	b.n	8002f10 <HAL_DMA_IRQHandler+0x2a0>
 8002eb6:	bf00      	nop
 8002eb8:	20000030 	.word	0x20000030
 8002ebc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d023      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	4798      	blx	r3
 8002ed0:	e01e      	b.n	8002f10 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10f      	bne.n	8002f00 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0210 	bic.w	r2, r2, #16
 8002eee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d032      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d022      	beq.n	8002f6a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2205      	movs	r2, #5
 8002f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0201 	bic.w	r2, r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d307      	bcc.n	8002f58 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d1f2      	bne.n	8002f3c <HAL_DMA_IRQHandler+0x2cc>
 8002f56:	e000      	b.n	8002f5a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f58:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d005      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	4798      	blx	r3
 8002f7a:	e000      	b.n	8002f7e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f7c:	bf00      	nop
    }
  }
}
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fa0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b40      	cmp	r3, #64	; 0x40
 8002fb0:	d108      	bne.n	8002fc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fc2:	e007      	b.n	8002fd4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68ba      	ldr	r2, [r7, #8]
 8002fca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	60da      	str	r2, [r3, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	3b10      	subs	r3, #16
 8002ff0:	4a14      	ldr	r2, [pc, #80]	; (8003044 <DMA_CalcBaseAndBitshift+0x64>)
 8002ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff6:	091b      	lsrs	r3, r3, #4
 8002ff8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ffa:	4a13      	ldr	r2, [pc, #76]	; (8003048 <DMA_CalcBaseAndBitshift+0x68>)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	4413      	add	r3, r2
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2b03      	cmp	r3, #3
 800300c:	d909      	bls.n	8003022 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003016:	f023 0303 	bic.w	r3, r3, #3
 800301a:	1d1a      	adds	r2, r3, #4
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	659a      	str	r2, [r3, #88]	; 0x58
 8003020:	e007      	b.n	8003032 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800302a:	f023 0303 	bic.w	r3, r3, #3
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003036:	4618      	mov	r0, r3
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	aaaaaaab 	.word	0xaaaaaaab
 8003048:	08005430 	.word	0x08005430

0800304c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003054:	2300      	movs	r3, #0
 8003056:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d11f      	bne.n	80030a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	2b03      	cmp	r3, #3
 800306a:	d856      	bhi.n	800311a <DMA_CheckFifoParam+0xce>
 800306c:	a201      	add	r2, pc, #4	; (adr r2, 8003074 <DMA_CheckFifoParam+0x28>)
 800306e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003072:	bf00      	nop
 8003074:	08003085 	.word	0x08003085
 8003078:	08003097 	.word	0x08003097
 800307c:	08003085 	.word	0x08003085
 8003080:	0800311b 	.word	0x0800311b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d046      	beq.n	800311e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003094:	e043      	b.n	800311e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800309e:	d140      	bne.n	8003122 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a4:	e03d      	b.n	8003122 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030ae:	d121      	bne.n	80030f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d837      	bhi.n	8003126 <DMA_CheckFifoParam+0xda>
 80030b6:	a201      	add	r2, pc, #4	; (adr r2, 80030bc <DMA_CheckFifoParam+0x70>)
 80030b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030bc:	080030cd 	.word	0x080030cd
 80030c0:	080030d3 	.word	0x080030d3
 80030c4:	080030cd 	.word	0x080030cd
 80030c8:	080030e5 	.word	0x080030e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	73fb      	strb	r3, [r7, #15]
      break;
 80030d0:	e030      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d025      	beq.n	800312a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030e2:	e022      	b.n	800312a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030ec:	d11f      	bne.n	800312e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80030f2:	e01c      	b.n	800312e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d903      	bls.n	8003102 <DMA_CheckFifoParam+0xb6>
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d003      	beq.n	8003108 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003100:	e018      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
      break;
 8003106:	e015      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00e      	beq.n	8003132 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
      break;
 8003118:	e00b      	b.n	8003132 <DMA_CheckFifoParam+0xe6>
      break;
 800311a:	bf00      	nop
 800311c:	e00a      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 800311e:	bf00      	nop
 8003120:	e008      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 8003122:	bf00      	nop
 8003124:	e006      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 8003126:	bf00      	nop
 8003128:	e004      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 800312a:	bf00      	nop
 800312c:	e002      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;   
 800312e:	bf00      	nop
 8003130:	e000      	b.n	8003134 <DMA_CheckFifoParam+0xe8>
      break;
 8003132:	bf00      	nop
    }
  } 
  
  return status; 
 8003134:	7bfb      	ldrb	r3, [r7, #15]
}
 8003136:	4618      	mov	r0, r3
 8003138:	3714      	adds	r7, #20
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop

08003144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003144:	b480      	push	{r7}
 8003146:	b089      	sub	sp, #36	; 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003152:	2300      	movs	r3, #0
 8003154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003156:	2300      	movs	r3, #0
 8003158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800315a:	2300      	movs	r3, #0
 800315c:	61fb      	str	r3, [r7, #28]
 800315e:	e165      	b.n	800342c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003160:	2201      	movs	r2, #1
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	4013      	ands	r3, r2
 8003172:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	429a      	cmp	r2, r3
 800317a:	f040 8154 	bne.w	8003426 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	2b01      	cmp	r3, #1
 8003188:	d005      	beq.n	8003196 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003192:	2b02      	cmp	r3, #2
 8003194:	d130      	bne.n	80031f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	2203      	movs	r2, #3
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	43db      	mvns	r3, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4013      	ands	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4313      	orrs	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031cc:	2201      	movs	r2, #1
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	43db      	mvns	r3, r3
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4013      	ands	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	f003 0201 	and.w	r2, r3, #1
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f003 0303 	and.w	r3, r3, #3
 8003200:	2b03      	cmp	r3, #3
 8003202:	d017      	beq.n	8003234 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	2203      	movs	r2, #3
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	4313      	orrs	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	2b02      	cmp	r3, #2
 800323e:	d123      	bne.n	8003288 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	08da      	lsrs	r2, r3, #3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	3208      	adds	r2, #8
 8003248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800324c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	220f      	movs	r2, #15
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	43db      	mvns	r3, r3
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4013      	ands	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	691a      	ldr	r2, [r3, #16]
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	fa02 f303 	lsl.w	r3, r2, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4313      	orrs	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	08da      	lsrs	r2, r3, #3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	3208      	adds	r2, #8
 8003282:	69b9      	ldr	r1, [r7, #24]
 8003284:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	2203      	movs	r2, #3
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 0203 	and.w	r2, r3, #3
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 80ae 	beq.w	8003426 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
 80032ce:	4b5d      	ldr	r3, [pc, #372]	; (8003444 <HAL_GPIO_Init+0x300>)
 80032d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d2:	4a5c      	ldr	r2, [pc, #368]	; (8003444 <HAL_GPIO_Init+0x300>)
 80032d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032d8:	6453      	str	r3, [r2, #68]	; 0x44
 80032da:	4b5a      	ldr	r3, [pc, #360]	; (8003444 <HAL_GPIO_Init+0x300>)
 80032dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032e2:	60fb      	str	r3, [r7, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032e6:	4a58      	ldr	r2, [pc, #352]	; (8003448 <HAL_GPIO_Init+0x304>)
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	089b      	lsrs	r3, r3, #2
 80032ec:	3302      	adds	r3, #2
 80032ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	220f      	movs	r2, #15
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a4f      	ldr	r2, [pc, #316]	; (800344c <HAL_GPIO_Init+0x308>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d025      	beq.n	800335e <HAL_GPIO_Init+0x21a>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4e      	ldr	r2, [pc, #312]	; (8003450 <HAL_GPIO_Init+0x30c>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d01f      	beq.n	800335a <HAL_GPIO_Init+0x216>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4d      	ldr	r2, [pc, #308]	; (8003454 <HAL_GPIO_Init+0x310>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d019      	beq.n	8003356 <HAL_GPIO_Init+0x212>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4c      	ldr	r2, [pc, #304]	; (8003458 <HAL_GPIO_Init+0x314>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d013      	beq.n	8003352 <HAL_GPIO_Init+0x20e>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a4b      	ldr	r2, [pc, #300]	; (800345c <HAL_GPIO_Init+0x318>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00d      	beq.n	800334e <HAL_GPIO_Init+0x20a>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4a      	ldr	r2, [pc, #296]	; (8003460 <HAL_GPIO_Init+0x31c>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d007      	beq.n	800334a <HAL_GPIO_Init+0x206>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a49      	ldr	r2, [pc, #292]	; (8003464 <HAL_GPIO_Init+0x320>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d101      	bne.n	8003346 <HAL_GPIO_Init+0x202>
 8003342:	2306      	movs	r3, #6
 8003344:	e00c      	b.n	8003360 <HAL_GPIO_Init+0x21c>
 8003346:	2307      	movs	r3, #7
 8003348:	e00a      	b.n	8003360 <HAL_GPIO_Init+0x21c>
 800334a:	2305      	movs	r3, #5
 800334c:	e008      	b.n	8003360 <HAL_GPIO_Init+0x21c>
 800334e:	2304      	movs	r3, #4
 8003350:	e006      	b.n	8003360 <HAL_GPIO_Init+0x21c>
 8003352:	2303      	movs	r3, #3
 8003354:	e004      	b.n	8003360 <HAL_GPIO_Init+0x21c>
 8003356:	2302      	movs	r3, #2
 8003358:	e002      	b.n	8003360 <HAL_GPIO_Init+0x21c>
 800335a:	2301      	movs	r3, #1
 800335c:	e000      	b.n	8003360 <HAL_GPIO_Init+0x21c>
 800335e:	2300      	movs	r3, #0
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	f002 0203 	and.w	r2, r2, #3
 8003366:	0092      	lsls	r2, r2, #2
 8003368:	4093      	lsls	r3, r2
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	4313      	orrs	r3, r2
 800336e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003370:	4935      	ldr	r1, [pc, #212]	; (8003448 <HAL_GPIO_Init+0x304>)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	089b      	lsrs	r3, r3, #2
 8003376:	3302      	adds	r3, #2
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800337e:	4b3a      	ldr	r3, [pc, #232]	; (8003468 <HAL_GPIO_Init+0x324>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	43db      	mvns	r3, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4013      	ands	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	4313      	orrs	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033a2:	4a31      	ldr	r2, [pc, #196]	; (8003468 <HAL_GPIO_Init+0x324>)
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033a8:	4b2f      	ldr	r3, [pc, #188]	; (8003468 <HAL_GPIO_Init+0x324>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	43db      	mvns	r3, r3
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4013      	ands	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033cc:	4a26      	ldr	r2, [pc, #152]	; (8003468 <HAL_GPIO_Init+0x324>)
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033d2:	4b25      	ldr	r3, [pc, #148]	; (8003468 <HAL_GPIO_Init+0x324>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	43db      	mvns	r3, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4013      	ands	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033f6:	4a1c      	ldr	r2, [pc, #112]	; (8003468 <HAL_GPIO_Init+0x324>)
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033fc:	4b1a      	ldr	r3, [pc, #104]	; (8003468 <HAL_GPIO_Init+0x324>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	43db      	mvns	r3, r3
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4013      	ands	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003420:	4a11      	ldr	r2, [pc, #68]	; (8003468 <HAL_GPIO_Init+0x324>)
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	3301      	adds	r3, #1
 800342a:	61fb      	str	r3, [r7, #28]
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	2b0f      	cmp	r3, #15
 8003430:	f67f ae96 	bls.w	8003160 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003434:	bf00      	nop
 8003436:	bf00      	nop
 8003438:	3724      	adds	r7, #36	; 0x24
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	40023800 	.word	0x40023800
 8003448:	40013800 	.word	0x40013800
 800344c:	40020000 	.word	0x40020000
 8003450:	40020400 	.word	0x40020400
 8003454:	40020800 	.word	0x40020800
 8003458:	40020c00 	.word	0x40020c00
 800345c:	40021000 	.word	0x40021000
 8003460:	40021400 	.word	0x40021400
 8003464:	40021800 	.word	0x40021800
 8003468:	40013c00 	.word	0x40013c00

0800346c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	460b      	mov	r3, r1
 8003476:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691a      	ldr	r2, [r3, #16]
 800347c:	887b      	ldrh	r3, [r7, #2]
 800347e:	4013      	ands	r3, r2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003484:	2301      	movs	r3, #1
 8003486:	73fb      	strb	r3, [r7, #15]
 8003488:	e001      	b.n	800348e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800348a:	2300      	movs	r3, #0
 800348c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800348e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	807b      	strh	r3, [r7, #2]
 80034a8:	4613      	mov	r3, r2
 80034aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034ac:	787b      	ldrb	r3, [r7, #1]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034b2:	887a      	ldrh	r2, [r7, #2]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034b8:	e003      	b.n	80034c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034ba:	887b      	ldrh	r3, [r7, #2]
 80034bc:	041a      	lsls	r2, r3, #16
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	619a      	str	r2, [r3, #24]
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ce:	b480      	push	{r7}
 80034d0:	b085      	sub	sp, #20
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	460b      	mov	r3, r1
 80034d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80034e0:	887a      	ldrh	r2, [r7, #2]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4013      	ands	r3, r2
 80034e6:	041a      	lsls	r2, r3, #16
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	43d9      	mvns	r1, r3
 80034ec:	887b      	ldrh	r3, [r7, #2]
 80034ee:	400b      	ands	r3, r1
 80034f0:	431a      	orrs	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	619a      	str	r2, [r3, #24]
}
 80034f6:	bf00      	nop
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
	...

08003504 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800350a:	2300      	movs	r3, #0
 800350c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	603b      	str	r3, [r7, #0]
 8003512:	4b20      	ldr	r3, [pc, #128]	; (8003594 <HAL_PWREx_EnableOverDrive+0x90>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	4a1f      	ldr	r2, [pc, #124]	; (8003594 <HAL_PWREx_EnableOverDrive+0x90>)
 8003518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800351c:	6413      	str	r3, [r2, #64]	; 0x40
 800351e:	4b1d      	ldr	r3, [pc, #116]	; (8003594 <HAL_PWREx_EnableOverDrive+0x90>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003526:	603b      	str	r3, [r7, #0]
 8003528:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800352a:	4b1b      	ldr	r3, [pc, #108]	; (8003598 <HAL_PWREx_EnableOverDrive+0x94>)
 800352c:	2201      	movs	r2, #1
 800352e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003530:	f7fe fd34 	bl	8001f9c <HAL_GetTick>
 8003534:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003536:	e009      	b.n	800354c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003538:	f7fe fd30 	bl	8001f9c <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003546:	d901      	bls.n	800354c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e01f      	b.n	800358c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800354c:	4b13      	ldr	r3, [pc, #76]	; (800359c <HAL_PWREx_EnableOverDrive+0x98>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003558:	d1ee      	bne.n	8003538 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800355a:	4b11      	ldr	r3, [pc, #68]	; (80035a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800355c:	2201      	movs	r2, #1
 800355e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003560:	f7fe fd1c 	bl	8001f9c <HAL_GetTick>
 8003564:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003566:	e009      	b.n	800357c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003568:	f7fe fd18 	bl	8001f9c <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003576:	d901      	bls.n	800357c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e007      	b.n	800358c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800357c:	4b07      	ldr	r3, [pc, #28]	; (800359c <HAL_PWREx_EnableOverDrive+0x98>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003584:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003588:	d1ee      	bne.n	8003568 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40023800 	.word	0x40023800
 8003598:	420e0040 	.word	0x420e0040
 800359c:	40007000 	.word	0x40007000
 80035a0:	420e0044 	.word	0x420e0044

080035a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0cc      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035b8:	4b68      	ldr	r3, [pc, #416]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 030f 	and.w	r3, r3, #15
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d90c      	bls.n	80035e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c6:	4b65      	ldr	r3, [pc, #404]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b63      	ldr	r3, [pc, #396]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e0b8      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d020      	beq.n	800362e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f8:	4b59      	ldr	r3, [pc, #356]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	4a58      	ldr	r2, [pc, #352]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80035fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003602:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003610:	4b53      	ldr	r3, [pc, #332]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	4a52      	ldr	r2, [pc, #328]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800361a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800361c:	4b50      	ldr	r3, [pc, #320]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	494d      	ldr	r1, [pc, #308]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	4313      	orrs	r3, r2
 800362c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d044      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d107      	bne.n	8003652 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003642:	4b47      	ldr	r3, [pc, #284]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d119      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e07f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d003      	beq.n	8003662 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800365e:	2b03      	cmp	r3, #3
 8003660:	d107      	bne.n	8003672 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003662:	4b3f      	ldr	r3, [pc, #252]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e06f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003672:	4b3b      	ldr	r3, [pc, #236]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e067      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003682:	4b37      	ldr	r3, [pc, #220]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f023 0203 	bic.w	r2, r3, #3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	4934      	ldr	r1, [pc, #208]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	4313      	orrs	r3, r2
 8003692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003694:	f7fe fc82 	bl	8001f9c <HAL_GetTick>
 8003698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800369a:	e00a      	b.n	80036b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800369c:	f7fe fc7e 	bl	8001f9c <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e04f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b2:	4b2b      	ldr	r3, [pc, #172]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f003 020c 	and.w	r2, r3, #12
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d1eb      	bne.n	800369c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036c4:	4b25      	ldr	r3, [pc, #148]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 030f 	and.w	r3, r3, #15
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d20c      	bcs.n	80036ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d2:	4b22      	ldr	r3, [pc, #136]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b20      	ldr	r3, [pc, #128]	; (800375c <HAL_RCC_ClockConfig+0x1b8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e032      	b.n	8003752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d008      	beq.n	800370a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f8:	4b19      	ldr	r3, [pc, #100]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4916      	ldr	r1, [pc, #88]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	4313      	orrs	r3, r2
 8003708:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003716:	4b12      	ldr	r3, [pc, #72]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	00db      	lsls	r3, r3, #3
 8003724:	490e      	ldr	r1, [pc, #56]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	4313      	orrs	r3, r2
 8003728:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800372a:	f000 f855 	bl	80037d8 <HAL_RCC_GetSysClockFreq>
 800372e:	4602      	mov	r2, r0
 8003730:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	490a      	ldr	r1, [pc, #40]	; (8003764 <HAL_RCC_ClockConfig+0x1c0>)
 800373c:	5ccb      	ldrb	r3, [r1, r3]
 800373e:	fa22 f303 	lsr.w	r3, r2, r3
 8003742:	4a09      	ldr	r2, [pc, #36]	; (8003768 <HAL_RCC_ClockConfig+0x1c4>)
 8003744:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003746:	4b09      	ldr	r3, [pc, #36]	; (800376c <HAL_RCC_ClockConfig+0x1c8>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7fe fbe2 	bl	8001f14 <HAL_InitTick>

  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	40023c00 	.word	0x40023c00
 8003760:	40023800 	.word	0x40023800
 8003764:	08005418 	.word	0x08005418
 8003768:	20000030 	.word	0x20000030
 800376c:	20000034 	.word	0x20000034

08003770 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003770:	b480      	push	{r7}
 8003772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003774:	4b03      	ldr	r3, [pc, #12]	; (8003784 <HAL_RCC_GetHCLKFreq+0x14>)
 8003776:	681b      	ldr	r3, [r3, #0]
}
 8003778:	4618      	mov	r0, r3
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	20000030 	.word	0x20000030

08003788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800378c:	f7ff fff0 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 8003790:	4602      	mov	r2, r0
 8003792:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	0a9b      	lsrs	r3, r3, #10
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	4903      	ldr	r1, [pc, #12]	; (80037ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800379e:	5ccb      	ldrb	r3, [r1, r3]
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40023800 	.word	0x40023800
 80037ac:	08005428 	.word	0x08005428

080037b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037b4:	f7ff ffdc 	bl	8003770 <HAL_RCC_GetHCLKFreq>
 80037b8:	4602      	mov	r2, r0
 80037ba:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	0b5b      	lsrs	r3, r3, #13
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	4903      	ldr	r1, [pc, #12]	; (80037d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037c6:	5ccb      	ldrb	r3, [r1, r3]
 80037c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40023800 	.word	0x40023800
 80037d4:	08005428 	.word	0x08005428

080037d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037dc:	b0ae      	sub	sp, #184	; 0xb8
 80037de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80037f2:	2300      	movs	r3, #0
 80037f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037fe:	4bcb      	ldr	r3, [pc, #812]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 030c 	and.w	r3, r3, #12
 8003806:	2b0c      	cmp	r3, #12
 8003808:	f200 8206 	bhi.w	8003c18 <HAL_RCC_GetSysClockFreq+0x440>
 800380c:	a201      	add	r2, pc, #4	; (adr r2, 8003814 <HAL_RCC_GetSysClockFreq+0x3c>)
 800380e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003812:	bf00      	nop
 8003814:	08003849 	.word	0x08003849
 8003818:	08003c19 	.word	0x08003c19
 800381c:	08003c19 	.word	0x08003c19
 8003820:	08003c19 	.word	0x08003c19
 8003824:	08003851 	.word	0x08003851
 8003828:	08003c19 	.word	0x08003c19
 800382c:	08003c19 	.word	0x08003c19
 8003830:	08003c19 	.word	0x08003c19
 8003834:	08003859 	.word	0x08003859
 8003838:	08003c19 	.word	0x08003c19
 800383c:	08003c19 	.word	0x08003c19
 8003840:	08003c19 	.word	0x08003c19
 8003844:	08003a49 	.word	0x08003a49
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003848:	4bb9      	ldr	r3, [pc, #740]	; (8003b30 <HAL_RCC_GetSysClockFreq+0x358>)
 800384a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800384e:	e1e7      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003850:	4bb8      	ldr	r3, [pc, #736]	; (8003b34 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003852:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003856:	e1e3      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003858:	4bb4      	ldr	r3, [pc, #720]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003860:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003864:	4bb1      	ldr	r3, [pc, #708]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d071      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003870:	4bae      	ldr	r3, [pc, #696]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	2200      	movs	r2, #0
 8003878:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800387c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003880:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003888:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800388c:	2300      	movs	r3, #0
 800388e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003892:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003896:	4622      	mov	r2, r4
 8003898:	462b      	mov	r3, r5
 800389a:	f04f 0000 	mov.w	r0, #0
 800389e:	f04f 0100 	mov.w	r1, #0
 80038a2:	0159      	lsls	r1, r3, #5
 80038a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a8:	0150      	lsls	r0, r2, #5
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4621      	mov	r1, r4
 80038b0:	1a51      	subs	r1, r2, r1
 80038b2:	6439      	str	r1, [r7, #64]	; 0x40
 80038b4:	4629      	mov	r1, r5
 80038b6:	eb63 0301 	sbc.w	r3, r3, r1
 80038ba:	647b      	str	r3, [r7, #68]	; 0x44
 80038bc:	f04f 0200 	mov.w	r2, #0
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80038c8:	4649      	mov	r1, r9
 80038ca:	018b      	lsls	r3, r1, #6
 80038cc:	4641      	mov	r1, r8
 80038ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038d2:	4641      	mov	r1, r8
 80038d4:	018a      	lsls	r2, r1, #6
 80038d6:	4641      	mov	r1, r8
 80038d8:	1a51      	subs	r1, r2, r1
 80038da:	63b9      	str	r1, [r7, #56]	; 0x38
 80038dc:	4649      	mov	r1, r9
 80038de:	eb63 0301 	sbc.w	r3, r3, r1
 80038e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	f04f 0300 	mov.w	r3, #0
 80038ec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80038f0:	4649      	mov	r1, r9
 80038f2:	00cb      	lsls	r3, r1, #3
 80038f4:	4641      	mov	r1, r8
 80038f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038fa:	4641      	mov	r1, r8
 80038fc:	00ca      	lsls	r2, r1, #3
 80038fe:	4610      	mov	r0, r2
 8003900:	4619      	mov	r1, r3
 8003902:	4603      	mov	r3, r0
 8003904:	4622      	mov	r2, r4
 8003906:	189b      	adds	r3, r3, r2
 8003908:	633b      	str	r3, [r7, #48]	; 0x30
 800390a:	462b      	mov	r3, r5
 800390c:	460a      	mov	r2, r1
 800390e:	eb42 0303 	adc.w	r3, r2, r3
 8003912:	637b      	str	r3, [r7, #52]	; 0x34
 8003914:	f04f 0200 	mov.w	r2, #0
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003920:	4629      	mov	r1, r5
 8003922:	024b      	lsls	r3, r1, #9
 8003924:	4621      	mov	r1, r4
 8003926:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800392a:	4621      	mov	r1, r4
 800392c:	024a      	lsls	r2, r1, #9
 800392e:	4610      	mov	r0, r2
 8003930:	4619      	mov	r1, r3
 8003932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003936:	2200      	movs	r2, #0
 8003938:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800393c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003940:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003944:	f7fc fe6c 	bl	8000620 <__aeabi_uldivmod>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4613      	mov	r3, r2
 800394e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003952:	e067      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003954:	4b75      	ldr	r3, [pc, #468]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	099b      	lsrs	r3, r3, #6
 800395a:	2200      	movs	r2, #0
 800395c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003960:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003964:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800396c:	67bb      	str	r3, [r7, #120]	; 0x78
 800396e:	2300      	movs	r3, #0
 8003970:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003972:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003976:	4622      	mov	r2, r4
 8003978:	462b      	mov	r3, r5
 800397a:	f04f 0000 	mov.w	r0, #0
 800397e:	f04f 0100 	mov.w	r1, #0
 8003982:	0159      	lsls	r1, r3, #5
 8003984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003988:	0150      	lsls	r0, r2, #5
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4621      	mov	r1, r4
 8003990:	1a51      	subs	r1, r2, r1
 8003992:	62b9      	str	r1, [r7, #40]	; 0x28
 8003994:	4629      	mov	r1, r5
 8003996:	eb63 0301 	sbc.w	r3, r3, r1
 800399a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800399c:	f04f 0200 	mov.w	r2, #0
 80039a0:	f04f 0300 	mov.w	r3, #0
 80039a4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80039a8:	4649      	mov	r1, r9
 80039aa:	018b      	lsls	r3, r1, #6
 80039ac:	4641      	mov	r1, r8
 80039ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039b2:	4641      	mov	r1, r8
 80039b4:	018a      	lsls	r2, r1, #6
 80039b6:	4641      	mov	r1, r8
 80039b8:	ebb2 0a01 	subs.w	sl, r2, r1
 80039bc:	4649      	mov	r1, r9
 80039be:	eb63 0b01 	sbc.w	fp, r3, r1
 80039c2:	f04f 0200 	mov.w	r2, #0
 80039c6:	f04f 0300 	mov.w	r3, #0
 80039ca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039ce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039d6:	4692      	mov	sl, r2
 80039d8:	469b      	mov	fp, r3
 80039da:	4623      	mov	r3, r4
 80039dc:	eb1a 0303 	adds.w	r3, sl, r3
 80039e0:	623b      	str	r3, [r7, #32]
 80039e2:	462b      	mov	r3, r5
 80039e4:	eb4b 0303 	adc.w	r3, fp, r3
 80039e8:	627b      	str	r3, [r7, #36]	; 0x24
 80039ea:	f04f 0200 	mov.w	r2, #0
 80039ee:	f04f 0300 	mov.w	r3, #0
 80039f2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80039f6:	4629      	mov	r1, r5
 80039f8:	028b      	lsls	r3, r1, #10
 80039fa:	4621      	mov	r1, r4
 80039fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a00:	4621      	mov	r1, r4
 8003a02:	028a      	lsls	r2, r1, #10
 8003a04:	4610      	mov	r0, r2
 8003a06:	4619      	mov	r1, r3
 8003a08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	673b      	str	r3, [r7, #112]	; 0x70
 8003a10:	677a      	str	r2, [r7, #116]	; 0x74
 8003a12:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003a16:	f7fc fe03 	bl	8000620 <__aeabi_uldivmod>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4613      	mov	r3, r2
 8003a20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a24:	4b41      	ldr	r3, [pc, #260]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	0c1b      	lsrs	r3, r3, #16
 8003a2a:	f003 0303 	and.w	r3, r3, #3
 8003a2e:	3301      	adds	r3, #1
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003a36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003a3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a46:	e0eb      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a48:	4b38      	ldr	r3, [pc, #224]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a54:	4b35      	ldr	r3, [pc, #212]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d06b      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a60:	4b32      	ldr	r3, [pc, #200]	; (8003b2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	099b      	lsrs	r3, r3, #6
 8003a66:	2200      	movs	r2, #0
 8003a68:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003a6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a72:	663b      	str	r3, [r7, #96]	; 0x60
 8003a74:	2300      	movs	r3, #0
 8003a76:	667b      	str	r3, [r7, #100]	; 0x64
 8003a78:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003a7c:	4622      	mov	r2, r4
 8003a7e:	462b      	mov	r3, r5
 8003a80:	f04f 0000 	mov.w	r0, #0
 8003a84:	f04f 0100 	mov.w	r1, #0
 8003a88:	0159      	lsls	r1, r3, #5
 8003a8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a8e:	0150      	lsls	r0, r2, #5
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4621      	mov	r1, r4
 8003a96:	1a51      	subs	r1, r2, r1
 8003a98:	61b9      	str	r1, [r7, #24]
 8003a9a:	4629      	mov	r1, r5
 8003a9c:	eb63 0301 	sbc.w	r3, r3, r1
 8003aa0:	61fb      	str	r3, [r7, #28]
 8003aa2:	f04f 0200 	mov.w	r2, #0
 8003aa6:	f04f 0300 	mov.w	r3, #0
 8003aaa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003aae:	4659      	mov	r1, fp
 8003ab0:	018b      	lsls	r3, r1, #6
 8003ab2:	4651      	mov	r1, sl
 8003ab4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ab8:	4651      	mov	r1, sl
 8003aba:	018a      	lsls	r2, r1, #6
 8003abc:	4651      	mov	r1, sl
 8003abe:	ebb2 0801 	subs.w	r8, r2, r1
 8003ac2:	4659      	mov	r1, fp
 8003ac4:	eb63 0901 	sbc.w	r9, r3, r1
 8003ac8:	f04f 0200 	mov.w	r2, #0
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ad4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ad8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003adc:	4690      	mov	r8, r2
 8003ade:	4699      	mov	r9, r3
 8003ae0:	4623      	mov	r3, r4
 8003ae2:	eb18 0303 	adds.w	r3, r8, r3
 8003ae6:	613b      	str	r3, [r7, #16]
 8003ae8:	462b      	mov	r3, r5
 8003aea:	eb49 0303 	adc.w	r3, r9, r3
 8003aee:	617b      	str	r3, [r7, #20]
 8003af0:	f04f 0200 	mov.w	r2, #0
 8003af4:	f04f 0300 	mov.w	r3, #0
 8003af8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003afc:	4629      	mov	r1, r5
 8003afe:	024b      	lsls	r3, r1, #9
 8003b00:	4621      	mov	r1, r4
 8003b02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b06:	4621      	mov	r1, r4
 8003b08:	024a      	lsls	r2, r1, #9
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b12:	2200      	movs	r2, #0
 8003b14:	65bb      	str	r3, [r7, #88]	; 0x58
 8003b16:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003b18:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003b1c:	f7fc fd80 	bl	8000620 <__aeabi_uldivmod>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4613      	mov	r3, r2
 8003b26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b2a:	e065      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x420>
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	00f42400 	.word	0x00f42400
 8003b34:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b38:	4b3d      	ldr	r3, [pc, #244]	; (8003c30 <HAL_RCC_GetSysClockFreq+0x458>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	099b      	lsrs	r3, r3, #6
 8003b3e:	2200      	movs	r2, #0
 8003b40:	4618      	mov	r0, r3
 8003b42:	4611      	mov	r1, r2
 8003b44:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b48:	653b      	str	r3, [r7, #80]	; 0x50
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	657b      	str	r3, [r7, #84]	; 0x54
 8003b4e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003b52:	4642      	mov	r2, r8
 8003b54:	464b      	mov	r3, r9
 8003b56:	f04f 0000 	mov.w	r0, #0
 8003b5a:	f04f 0100 	mov.w	r1, #0
 8003b5e:	0159      	lsls	r1, r3, #5
 8003b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b64:	0150      	lsls	r0, r2, #5
 8003b66:	4602      	mov	r2, r0
 8003b68:	460b      	mov	r3, r1
 8003b6a:	4641      	mov	r1, r8
 8003b6c:	1a51      	subs	r1, r2, r1
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	4649      	mov	r1, r9
 8003b72:	eb63 0301 	sbc.w	r3, r3, r1
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003b84:	4659      	mov	r1, fp
 8003b86:	018b      	lsls	r3, r1, #6
 8003b88:	4651      	mov	r1, sl
 8003b8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b8e:	4651      	mov	r1, sl
 8003b90:	018a      	lsls	r2, r1, #6
 8003b92:	4651      	mov	r1, sl
 8003b94:	1a54      	subs	r4, r2, r1
 8003b96:	4659      	mov	r1, fp
 8003b98:	eb63 0501 	sbc.w	r5, r3, r1
 8003b9c:	f04f 0200 	mov.w	r2, #0
 8003ba0:	f04f 0300 	mov.w	r3, #0
 8003ba4:	00eb      	lsls	r3, r5, #3
 8003ba6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003baa:	00e2      	lsls	r2, r4, #3
 8003bac:	4614      	mov	r4, r2
 8003bae:	461d      	mov	r5, r3
 8003bb0:	4643      	mov	r3, r8
 8003bb2:	18e3      	adds	r3, r4, r3
 8003bb4:	603b      	str	r3, [r7, #0]
 8003bb6:	464b      	mov	r3, r9
 8003bb8:	eb45 0303 	adc.w	r3, r5, r3
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	f04f 0200 	mov.w	r2, #0
 8003bc2:	f04f 0300 	mov.w	r3, #0
 8003bc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bca:	4629      	mov	r1, r5
 8003bcc:	028b      	lsls	r3, r1, #10
 8003bce:	4621      	mov	r1, r4
 8003bd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	028a      	lsls	r2, r1, #10
 8003bd8:	4610      	mov	r0, r2
 8003bda:	4619      	mov	r1, r3
 8003bdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003be0:	2200      	movs	r2, #0
 8003be2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003be4:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003be6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003bea:	f7fc fd19 	bl	8000620 <__aeabi_uldivmod>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003bf8:	4b0d      	ldr	r3, [pc, #52]	; (8003c30 <HAL_RCC_GetSysClockFreq+0x458>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	0f1b      	lsrs	r3, r3, #28
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003c06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c16:	e003      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c18:	4b06      	ldr	r3, [pc, #24]	; (8003c34 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003c1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	37b8      	adds	r7, #184	; 0xb8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c2e:	bf00      	nop
 8003c30:	40023800 	.word	0x40023800
 8003c34:	00f42400 	.word	0x00f42400

08003c38 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e28d      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 8083 	beq.w	8003d5e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c58:	4b94      	ldr	r3, [pc, #592]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f003 030c 	and.w	r3, r3, #12
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d019      	beq.n	8003c98 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c64:	4b91      	ldr	r3, [pc, #580]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	d106      	bne.n	8003c7e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c70:	4b8e      	ldr	r3, [pc, #568]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c7c:	d00c      	beq.n	8003c98 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7e:	4b8b      	ldr	r3, [pc, #556]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c86:	2b0c      	cmp	r3, #12
 8003c88:	d112      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c8a:	4b88      	ldr	r3, [pc, #544]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c96:	d10b      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c98:	4b84      	ldr	r3, [pc, #528]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d05b      	beq.n	8003d5c <HAL_RCC_OscConfig+0x124>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d157      	bne.n	8003d5c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e25a      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb8:	d106      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x90>
 8003cba:	4b7c      	ldr	r3, [pc, #496]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a7b      	ldr	r2, [pc, #492]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cc4:	6013      	str	r3, [r2, #0]
 8003cc6:	e01d      	b.n	8003d04 <HAL_RCC_OscConfig+0xcc>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003cd0:	d10c      	bne.n	8003cec <HAL_RCC_OscConfig+0xb4>
 8003cd2:	4b76      	ldr	r3, [pc, #472]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a75      	ldr	r2, [pc, #468]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	4b73      	ldr	r3, [pc, #460]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a72      	ldr	r2, [pc, #456]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	e00b      	b.n	8003d04 <HAL_RCC_OscConfig+0xcc>
 8003cec:	4b6f      	ldr	r3, [pc, #444]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a6e      	ldr	r2, [pc, #440]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	4b6c      	ldr	r3, [pc, #432]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a6b      	ldr	r2, [pc, #428]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d013      	beq.n	8003d34 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0c:	f7fe f946 	bl	8001f9c <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d14:	f7fe f942 	bl	8001f9c <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b64      	cmp	r3, #100	; 0x64
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e21f      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d26:	4b61      	ldr	r3, [pc, #388]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0f0      	beq.n	8003d14 <HAL_RCC_OscConfig+0xdc>
 8003d32:	e014      	b.n	8003d5e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d34:	f7fe f932 	bl	8001f9c <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d3c:	f7fe f92e 	bl	8001f9c <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b64      	cmp	r3, #100	; 0x64
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e20b      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4e:	4b57      	ldr	r3, [pc, #348]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0x104>
 8003d5a:	e000      	b.n	8003d5e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d06f      	beq.n	8003e4a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d6a:	4b50      	ldr	r3, [pc, #320]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d017      	beq.n	8003da6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d76:	4b4d      	ldr	r3, [pc, #308]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d105      	bne.n	8003d8e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d82:	4b4a      	ldr	r3, [pc, #296]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00b      	beq.n	8003da6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d8e:	4b47      	ldr	r3, [pc, #284]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d96:	2b0c      	cmp	r3, #12
 8003d98:	d11c      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d9a:	4b44      	ldr	r3, [pc, #272]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d116      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003da6:	4b41      	ldr	r3, [pc, #260]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d005      	beq.n	8003dbe <HAL_RCC_OscConfig+0x186>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d001      	beq.n	8003dbe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e1d3      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dbe:	4b3b      	ldr	r3, [pc, #236]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	4937      	ldr	r1, [pc, #220]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dd2:	e03a      	b.n	8003e4a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d020      	beq.n	8003e1e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ddc:	4b34      	ldr	r3, [pc, #208]	; (8003eb0 <HAL_RCC_OscConfig+0x278>)
 8003dde:	2201      	movs	r2, #1
 8003de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fe f8db 	bl	8001f9c <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dea:	f7fe f8d7 	bl	8001f9c <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e1b4      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfc:	4b2b      	ldr	r3, [pc, #172]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d0f0      	beq.n	8003dea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e08:	4b28      	ldr	r3, [pc, #160]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	4925      	ldr	r1, [pc, #148]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	600b      	str	r3, [r1, #0]
 8003e1c:	e015      	b.n	8003e4a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e1e:	4b24      	ldr	r3, [pc, #144]	; (8003eb0 <HAL_RCC_OscConfig+0x278>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e24:	f7fe f8ba 	bl	8001f9c <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e2c:	f7fe f8b6 	bl	8001f9c <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e193      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e3e:	4b1b      	ldr	r3, [pc, #108]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f0      	bne.n	8003e2c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0308 	and.w	r3, r3, #8
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d036      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d016      	beq.n	8003e8c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e5e:	4b15      	ldr	r3, [pc, #84]	; (8003eb4 <HAL_RCC_OscConfig+0x27c>)
 8003e60:	2201      	movs	r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e64:	f7fe f89a 	bl	8001f9c <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e6c:	f7fe f896 	bl	8001f9c <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e173      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e7e:	4b0b      	ldr	r3, [pc, #44]	; (8003eac <HAL_RCC_OscConfig+0x274>)
 8003e80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0f0      	beq.n	8003e6c <HAL_RCC_OscConfig+0x234>
 8003e8a:	e01b      	b.n	8003ec4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e8c:	4b09      	ldr	r3, [pc, #36]	; (8003eb4 <HAL_RCC_OscConfig+0x27c>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e92:	f7fe f883 	bl	8001f9c <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e98:	e00e      	b.n	8003eb8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e9a:	f7fe f87f 	bl	8001f9c <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d907      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e15c      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
 8003eac:	40023800 	.word	0x40023800
 8003eb0:	42470000 	.word	0x42470000
 8003eb4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eb8:	4b8a      	ldr	r3, [pc, #552]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003eba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1ea      	bne.n	8003e9a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0304 	and.w	r3, r3, #4
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f000 8097 	beq.w	8004000 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ed6:	4b83      	ldr	r3, [pc, #524]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10f      	bne.n	8003f02 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60bb      	str	r3, [r7, #8]
 8003ee6:	4b7f      	ldr	r3, [pc, #508]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	4a7e      	ldr	r2, [pc, #504]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003eec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ef0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ef2:	4b7c      	ldr	r3, [pc, #496]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003efa:	60bb      	str	r3, [r7, #8]
 8003efc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003efe:	2301      	movs	r3, #1
 8003f00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f02:	4b79      	ldr	r3, [pc, #484]	; (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d118      	bne.n	8003f40 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f0e:	4b76      	ldr	r3, [pc, #472]	; (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a75      	ldr	r2, [pc, #468]	; (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f1a:	f7fe f83f 	bl	8001f9c <HAL_GetTick>
 8003f1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f20:	e008      	b.n	8003f34 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f22:	f7fe f83b 	bl	8001f9c <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e118      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f34:	4b6c      	ldr	r3, [pc, #432]	; (80040e8 <HAL_RCC_OscConfig+0x4b0>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0f0      	beq.n	8003f22 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d106      	bne.n	8003f56 <HAL_RCC_OscConfig+0x31e>
 8003f48:	4b66      	ldr	r3, [pc, #408]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4c:	4a65      	ldr	r2, [pc, #404]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f4e:	f043 0301 	orr.w	r3, r3, #1
 8003f52:	6713      	str	r3, [r2, #112]	; 0x70
 8003f54:	e01c      	b.n	8003f90 <HAL_RCC_OscConfig+0x358>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	2b05      	cmp	r3, #5
 8003f5c:	d10c      	bne.n	8003f78 <HAL_RCC_OscConfig+0x340>
 8003f5e:	4b61      	ldr	r3, [pc, #388]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f62:	4a60      	ldr	r2, [pc, #384]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f64:	f043 0304 	orr.w	r3, r3, #4
 8003f68:	6713      	str	r3, [r2, #112]	; 0x70
 8003f6a:	4b5e      	ldr	r3, [pc, #376]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6e:	4a5d      	ldr	r2, [pc, #372]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f70:	f043 0301 	orr.w	r3, r3, #1
 8003f74:	6713      	str	r3, [r2, #112]	; 0x70
 8003f76:	e00b      	b.n	8003f90 <HAL_RCC_OscConfig+0x358>
 8003f78:	4b5a      	ldr	r3, [pc, #360]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7c:	4a59      	ldr	r2, [pc, #356]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	6713      	str	r3, [r2, #112]	; 0x70
 8003f84:	4b57      	ldr	r3, [pc, #348]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f88:	4a56      	ldr	r2, [pc, #344]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003f8a:	f023 0304 	bic.w	r3, r3, #4
 8003f8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d015      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f98:	f7fe f800 	bl	8001f9c <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f9e:	e00a      	b.n	8003fb6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fa0:	f7fd fffc 	bl	8001f9c <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e0d7      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb6:	4b4b      	ldr	r3, [pc, #300]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0ee      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x368>
 8003fc2:	e014      	b.n	8003fee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc4:	f7fd ffea 	bl	8001f9c <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fca:	e00a      	b.n	8003fe2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fcc:	f7fd ffe6 	bl	8001f9c <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e0c1      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fe2:	4b40      	ldr	r3, [pc, #256]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1ee      	bne.n	8003fcc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d105      	bne.n	8004000 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff4:	4b3b      	ldr	r3, [pc, #236]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff8:	4a3a      	ldr	r2, [pc, #232]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8003ffa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ffe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	2b00      	cmp	r3, #0
 8004006:	f000 80ad 	beq.w	8004164 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800400a:	4b36      	ldr	r3, [pc, #216]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 030c 	and.w	r3, r3, #12
 8004012:	2b08      	cmp	r3, #8
 8004014:	d060      	beq.n	80040d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	2b02      	cmp	r3, #2
 800401c:	d145      	bne.n	80040aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401e:	4b33      	ldr	r3, [pc, #204]	; (80040ec <HAL_RCC_OscConfig+0x4b4>)
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004024:	f7fd ffba 	bl	8001f9c <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800402c:	f7fd ffb6 	bl	8001f9c <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e093      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800403e:	4b29      	ldr	r3, [pc, #164]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f0      	bne.n	800402c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	69da      	ldr	r2, [r3, #28]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004058:	019b      	lsls	r3, r3, #6
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	085b      	lsrs	r3, r3, #1
 8004062:	3b01      	subs	r3, #1
 8004064:	041b      	lsls	r3, r3, #16
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	061b      	lsls	r3, r3, #24
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	071b      	lsls	r3, r3, #28
 8004076:	491b      	ldr	r1, [pc, #108]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 8004078:	4313      	orrs	r3, r2
 800407a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800407c:	4b1b      	ldr	r3, [pc, #108]	; (80040ec <HAL_RCC_OscConfig+0x4b4>)
 800407e:	2201      	movs	r2, #1
 8004080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004082:	f7fd ff8b 	bl	8001f9c <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800408a:	f7fd ff87 	bl	8001f9c <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e064      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409c:	4b11      	ldr	r3, [pc, #68]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0x452>
 80040a8:	e05c      	b.n	8004164 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040aa:	4b10      	ldr	r3, [pc, #64]	; (80040ec <HAL_RCC_OscConfig+0x4b4>)
 80040ac:	2200      	movs	r2, #0
 80040ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b0:	f7fd ff74 	bl	8001f9c <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040b8:	f7fd ff70 	bl	8001f9c <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e04d      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ca:	4b06      	ldr	r3, [pc, #24]	; (80040e4 <HAL_RCC_OscConfig+0x4ac>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1f0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x480>
 80040d6:	e045      	b.n	8004164 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d107      	bne.n	80040f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e040      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
 80040e4:	40023800 	.word	0x40023800
 80040e8:	40007000 	.word	0x40007000
 80040ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040f0:	4b1f      	ldr	r3, [pc, #124]	; (8004170 <HAL_RCC_OscConfig+0x538>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d030      	beq.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004108:	429a      	cmp	r2, r3
 800410a:	d129      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004116:	429a      	cmp	r2, r3
 8004118:	d122      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004120:	4013      	ands	r3, r2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004126:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004128:	4293      	cmp	r3, r2
 800412a:	d119      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004136:	085b      	lsrs	r3, r3, #1
 8004138:	3b01      	subs	r3, #1
 800413a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800413c:	429a      	cmp	r2, r3
 800413e:	d10f      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800414c:	429a      	cmp	r2, r3
 800414e:	d107      	bne.n	8004160 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800415c:	429a      	cmp	r2, r3
 800415e:	d001      	beq.n	8004164 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e000      	b.n	8004166 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40023800 	.word	0x40023800

08004174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e041      	b.n	800420a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fd fda2 	bl	8001ce4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4619      	mov	r1, r3
 80041b2:	4610      	mov	r0, r2
 80041b4:	f000 faa0 	bl	80046f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b01      	cmp	r3, #1
 8004226:	d001      	beq.n	800422c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e04e      	b.n	80042ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0201 	orr.w	r2, r2, #1
 8004242:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a23      	ldr	r2, [pc, #140]	; (80042d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d022      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x80>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004256:	d01d      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x80>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1f      	ldr	r2, [pc, #124]	; (80042dc <HAL_TIM_Base_Start_IT+0xc8>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d018      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x80>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a1e      	ldr	r2, [pc, #120]	; (80042e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d013      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x80>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a1c      	ldr	r2, [pc, #112]	; (80042e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d00e      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x80>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a1b      	ldr	r2, [pc, #108]	; (80042e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d009      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x80>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a19      	ldr	r2, [pc, #100]	; (80042ec <HAL_TIM_Base_Start_IT+0xd8>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d004      	beq.n	8004294 <HAL_TIM_Base_Start_IT+0x80>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a18      	ldr	r2, [pc, #96]	; (80042f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d111      	bne.n	80042b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 0307 	and.w	r3, r3, #7
 800429e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b06      	cmp	r3, #6
 80042a4:	d010      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0201 	orr.w	r2, r2, #1
 80042b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b6:	e007      	b.n	80042c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0201 	orr.w	r2, r2, #1
 80042c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3714      	adds	r7, #20
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	40010000 	.word	0x40010000
 80042dc:	40000400 	.word	0x40000400
 80042e0:	40000800 	.word	0x40000800
 80042e4:	40000c00 	.word	0x40000c00
 80042e8:	40010400 	.word	0x40010400
 80042ec:	40014000 	.word	0x40014000
 80042f0:	40001800 	.word	0x40001800

080042f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b02      	cmp	r3, #2
 8004308:	d122      	bne.n	8004350 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b02      	cmp	r3, #2
 8004316:	d11b      	bne.n	8004350 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f06f 0202 	mvn.w	r2, #2
 8004320:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d003      	beq.n	800433e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 f9bf 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 800433c:	e005      	b.n	800434a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 f9b1 	bl	80046a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 f9c2 	bl	80046ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	f003 0304 	and.w	r3, r3, #4
 800435a:	2b04      	cmp	r3, #4
 800435c:	d122      	bne.n	80043a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b04      	cmp	r3, #4
 800436a:	d11b      	bne.n	80043a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f06f 0204 	mvn.w	r2, #4
 8004374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2202      	movs	r2, #2
 800437a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f995 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 8004390:	e005      	b.n	800439e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f987 	bl	80046a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f998 	bl	80046ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	2b08      	cmp	r3, #8
 80043b0:	d122      	bne.n	80043f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	f003 0308 	and.w	r3, r3, #8
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d11b      	bne.n	80043f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f06f 0208 	mvn.w	r2, #8
 80043c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2204      	movs	r2, #4
 80043ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	69db      	ldr	r3, [r3, #28]
 80043d6:	f003 0303 	and.w	r3, r3, #3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d003      	beq.n	80043e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f96b 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 80043e4:	e005      	b.n	80043f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f95d 	bl	80046a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 f96e 	bl	80046ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	f003 0310 	and.w	r3, r3, #16
 8004402:	2b10      	cmp	r3, #16
 8004404:	d122      	bne.n	800444c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	f003 0310 	and.w	r3, r3, #16
 8004410:	2b10      	cmp	r3, #16
 8004412:	d11b      	bne.n	800444c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f06f 0210 	mvn.w	r2, #16
 800441c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2208      	movs	r2, #8
 8004422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	69db      	ldr	r3, [r3, #28]
 800442a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f941 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 8004438:	e005      	b.n	8004446 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f933 	bl	80046a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 f944 	bl	80046ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b01      	cmp	r3, #1
 8004458:	d10e      	bne.n	8004478 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b01      	cmp	r3, #1
 8004466:	d107      	bne.n	8004478 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0201 	mvn.w	r2, #1
 8004470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f90d 	bl	8004692 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004482:	2b80      	cmp	r3, #128	; 0x80
 8004484:	d10e      	bne.n	80044a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004490:	2b80      	cmp	r3, #128	; 0x80
 8004492:	d107      	bne.n	80044a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800449c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 faea 	bl	8004a78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ae:	2b40      	cmp	r3, #64	; 0x40
 80044b0:	d10e      	bne.n	80044d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044bc:	2b40      	cmp	r3, #64	; 0x40
 80044be:	d107      	bne.n	80044d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 f909 	bl	80046e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	f003 0320 	and.w	r3, r3, #32
 80044da:	2b20      	cmp	r3, #32
 80044dc:	d10e      	bne.n	80044fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	f003 0320 	and.w	r3, r3, #32
 80044e8:	2b20      	cmp	r3, #32
 80044ea:	d107      	bne.n	80044fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f06f 0220 	mvn.w	r2, #32
 80044f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 fab4 	bl	8004a64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044fc:	bf00      	nop
 80044fe:	3708      	adds	r7, #8
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800450e:	2300      	movs	r3, #0
 8004510:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004518:	2b01      	cmp	r3, #1
 800451a:	d101      	bne.n	8004520 <HAL_TIM_ConfigClockSource+0x1c>
 800451c:	2302      	movs	r3, #2
 800451e:	e0b4      	b.n	800468a <HAL_TIM_ConfigClockSource+0x186>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2202      	movs	r2, #2
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800453e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004546:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004558:	d03e      	beq.n	80045d8 <HAL_TIM_ConfigClockSource+0xd4>
 800455a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800455e:	f200 8087 	bhi.w	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004566:	f000 8086 	beq.w	8004676 <HAL_TIM_ConfigClockSource+0x172>
 800456a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800456e:	d87f      	bhi.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004570:	2b70      	cmp	r3, #112	; 0x70
 8004572:	d01a      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0xa6>
 8004574:	2b70      	cmp	r3, #112	; 0x70
 8004576:	d87b      	bhi.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004578:	2b60      	cmp	r3, #96	; 0x60
 800457a:	d050      	beq.n	800461e <HAL_TIM_ConfigClockSource+0x11a>
 800457c:	2b60      	cmp	r3, #96	; 0x60
 800457e:	d877      	bhi.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004580:	2b50      	cmp	r3, #80	; 0x50
 8004582:	d03c      	beq.n	80045fe <HAL_TIM_ConfigClockSource+0xfa>
 8004584:	2b50      	cmp	r3, #80	; 0x50
 8004586:	d873      	bhi.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004588:	2b40      	cmp	r3, #64	; 0x40
 800458a:	d058      	beq.n	800463e <HAL_TIM_ConfigClockSource+0x13a>
 800458c:	2b40      	cmp	r3, #64	; 0x40
 800458e:	d86f      	bhi.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004590:	2b30      	cmp	r3, #48	; 0x30
 8004592:	d064      	beq.n	800465e <HAL_TIM_ConfigClockSource+0x15a>
 8004594:	2b30      	cmp	r3, #48	; 0x30
 8004596:	d86b      	bhi.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004598:	2b20      	cmp	r3, #32
 800459a:	d060      	beq.n	800465e <HAL_TIM_ConfigClockSource+0x15a>
 800459c:	2b20      	cmp	r3, #32
 800459e:	d867      	bhi.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d05c      	beq.n	800465e <HAL_TIM_ConfigClockSource+0x15a>
 80045a4:	2b10      	cmp	r3, #16
 80045a6:	d05a      	beq.n	800465e <HAL_TIM_ConfigClockSource+0x15a>
 80045a8:	e062      	b.n	8004670 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6899      	ldr	r1, [r3, #8]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	f000 f9b7 	bl	800492c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	609a      	str	r2, [r3, #8]
      break;
 80045d6:	e04f      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6818      	ldr	r0, [r3, #0]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	6899      	ldr	r1, [r3, #8]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	f000 f9a0 	bl	800492c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689a      	ldr	r2, [r3, #8]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045fa:	609a      	str	r2, [r3, #8]
      break;
 80045fc:	e03c      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6818      	ldr	r0, [r3, #0]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	6859      	ldr	r1, [r3, #4]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	461a      	mov	r2, r3
 800460c:	f000 f914 	bl	8004838 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2150      	movs	r1, #80	; 0x50
 8004616:	4618      	mov	r0, r3
 8004618:	f000 f96d 	bl	80048f6 <TIM_ITRx_SetConfig>
      break;
 800461c:	e02c      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6818      	ldr	r0, [r3, #0]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	6859      	ldr	r1, [r3, #4]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	461a      	mov	r2, r3
 800462c:	f000 f933 	bl	8004896 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2160      	movs	r1, #96	; 0x60
 8004636:	4618      	mov	r0, r3
 8004638:	f000 f95d 	bl	80048f6 <TIM_ITRx_SetConfig>
      break;
 800463c:	e01c      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6818      	ldr	r0, [r3, #0]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	6859      	ldr	r1, [r3, #4]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	461a      	mov	r2, r3
 800464c:	f000 f8f4 	bl	8004838 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2140      	movs	r1, #64	; 0x40
 8004656:	4618      	mov	r0, r3
 8004658:	f000 f94d 	bl	80048f6 <TIM_ITRx_SetConfig>
      break;
 800465c:	e00c      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4619      	mov	r1, r3
 8004668:	4610      	mov	r0, r2
 800466a:	f000 f944 	bl	80048f6 <TIM_ITRx_SetConfig>
      break;
 800466e:	e003      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	73fb      	strb	r3, [r7, #15]
      break;
 8004674:	e000      	b.n	8004678 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004676:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004688:	7bfb      	ldrb	r3, [r7, #15]
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046a6:	b480      	push	{r7}
 80046a8:	b083      	sub	sp, #12
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr

080046ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046ce:	b480      	push	{r7}
 80046d0:	b083      	sub	sp, #12
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046d6:	bf00      	nop
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr

080046e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046e2:	b480      	push	{r7}
 80046e4:	b083      	sub	sp, #12
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ea:	bf00      	nop
 80046ec:	370c      	adds	r7, #12
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
	...

080046f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a40      	ldr	r2, [pc, #256]	; (800480c <TIM_Base_SetConfig+0x114>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d013      	beq.n	8004738 <TIM_Base_SetConfig+0x40>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004716:	d00f      	beq.n	8004738 <TIM_Base_SetConfig+0x40>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a3d      	ldr	r2, [pc, #244]	; (8004810 <TIM_Base_SetConfig+0x118>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d00b      	beq.n	8004738 <TIM_Base_SetConfig+0x40>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a3c      	ldr	r2, [pc, #240]	; (8004814 <TIM_Base_SetConfig+0x11c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d007      	beq.n	8004738 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a3b      	ldr	r2, [pc, #236]	; (8004818 <TIM_Base_SetConfig+0x120>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d003      	beq.n	8004738 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a3a      	ldr	r2, [pc, #232]	; (800481c <TIM_Base_SetConfig+0x124>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d108      	bne.n	800474a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800473e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	4313      	orrs	r3, r2
 8004748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a2f      	ldr	r2, [pc, #188]	; (800480c <TIM_Base_SetConfig+0x114>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d02b      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004758:	d027      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a2c      	ldr	r2, [pc, #176]	; (8004810 <TIM_Base_SetConfig+0x118>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d023      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a2b      	ldr	r2, [pc, #172]	; (8004814 <TIM_Base_SetConfig+0x11c>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d01f      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a2a      	ldr	r2, [pc, #168]	; (8004818 <TIM_Base_SetConfig+0x120>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d01b      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a29      	ldr	r2, [pc, #164]	; (800481c <TIM_Base_SetConfig+0x124>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d017      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a28      	ldr	r2, [pc, #160]	; (8004820 <TIM_Base_SetConfig+0x128>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d013      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a27      	ldr	r2, [pc, #156]	; (8004824 <TIM_Base_SetConfig+0x12c>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00f      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a26      	ldr	r2, [pc, #152]	; (8004828 <TIM_Base_SetConfig+0x130>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00b      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a25      	ldr	r2, [pc, #148]	; (800482c <TIM_Base_SetConfig+0x134>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d007      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a24      	ldr	r2, [pc, #144]	; (8004830 <TIM_Base_SetConfig+0x138>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <TIM_Base_SetConfig+0xb2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a23      	ldr	r2, [pc, #140]	; (8004834 <TIM_Base_SetConfig+0x13c>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d108      	bne.n	80047bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a0a      	ldr	r2, [pc, #40]	; (800480c <TIM_Base_SetConfig+0x114>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d003      	beq.n	80047f0 <TIM_Base_SetConfig+0xf8>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a0c      	ldr	r2, [pc, #48]	; (800481c <TIM_Base_SetConfig+0x124>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d103      	bne.n	80047f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	691a      	ldr	r2, [r3, #16]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	615a      	str	r2, [r3, #20]
}
 80047fe:	bf00      	nop
 8004800:	3714      	adds	r7, #20
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	40010000 	.word	0x40010000
 8004810:	40000400 	.word	0x40000400
 8004814:	40000800 	.word	0x40000800
 8004818:	40000c00 	.word	0x40000c00
 800481c:	40010400 	.word	0x40010400
 8004820:	40014000 	.word	0x40014000
 8004824:	40014400 	.word	0x40014400
 8004828:	40014800 	.word	0x40014800
 800482c:	40001800 	.word	0x40001800
 8004830:	40001c00 	.word	0x40001c00
 8004834:	40002000 	.word	0x40002000

08004838 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6a1b      	ldr	r3, [r3, #32]
 8004848:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	f023 0201 	bic.w	r2, r3, #1
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004862:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	4313      	orrs	r3, r2
 800486c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f023 030a 	bic.w	r3, r3, #10
 8004874:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	4313      	orrs	r3, r2
 800487c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	697a      	ldr	r2, [r7, #20]
 8004888:	621a      	str	r2, [r3, #32]
}
 800488a:	bf00      	nop
 800488c:	371c      	adds	r7, #28
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr

08004896 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004896:	b480      	push	{r7}
 8004898:	b087      	sub	sp, #28
 800489a:	af00      	add	r7, sp, #0
 800489c:	60f8      	str	r0, [r7, #12]
 800489e:	60b9      	str	r1, [r7, #8]
 80048a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	f023 0210 	bic.w	r2, r3, #16
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	031b      	lsls	r3, r3, #12
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	011b      	lsls	r3, r3, #4
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	621a      	str	r2, [r3, #32]
}
 80048ea:	bf00      	nop
 80048ec:	371c      	adds	r7, #28
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr

080048f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b085      	sub	sp, #20
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
 80048fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	f043 0307 	orr.w	r3, r3, #7
 8004918:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	609a      	str	r2, [r3, #8]
}
 8004920:	bf00      	nop
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004946:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	021a      	lsls	r2, r3, #8
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	431a      	orrs	r2, r3
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	4313      	orrs	r3, r2
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	697a      	ldr	r2, [r7, #20]
 800495e:	609a      	str	r2, [r3, #8]
}
 8004960:	bf00      	nop
 8004962:	371c      	adds	r7, #28
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800497c:	2b01      	cmp	r3, #1
 800497e:	d101      	bne.n	8004984 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004980:	2302      	movs	r3, #2
 8004982:	e05a      	b.n	8004a3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a21      	ldr	r2, [pc, #132]	; (8004a48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d022      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049d0:	d01d      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a1d      	ldr	r2, [pc, #116]	; (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d018      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a1b      	ldr	r2, [pc, #108]	; (8004a50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d013      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a1a      	ldr	r2, [pc, #104]	; (8004a54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d00e      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a18      	ldr	r2, [pc, #96]	; (8004a58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d009      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a17      	ldr	r2, [pc, #92]	; (8004a5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d004      	beq.n	8004a0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a15      	ldr	r2, [pc, #84]	; (8004a60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d10c      	bne.n	8004a28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40010000 	.word	0x40010000
 8004a4c:	40000400 	.word	0x40000400
 8004a50:	40000800 	.word	0x40000800
 8004a54:	40000c00 	.word	0x40000c00
 8004a58:	40010400 	.word	0x40010400
 8004a5c:	40014000 	.word	0x40014000
 8004a60:	40001800 	.word	0x40001800

08004a64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e03f      	b.n	8004b1e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d106      	bne.n	8004ab8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7fd f968 	bl	8001d88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2224      	movs	r2, #36	; 0x24
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ace:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f9f5 	bl	8004ec0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	691a      	ldr	r2, [r3, #16]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ae4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695a      	ldr	r2, [r3, #20]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004af4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68da      	ldr	r2, [r3, #12]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2220      	movs	r2, #32
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3708      	adds	r7, #8
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
	...

08004b28 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08c      	sub	sp, #48	; 0x30
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	4613      	mov	r3, r2
 8004b34:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d165      	bne.n	8004c0e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <HAL_UART_Transmit_DMA+0x26>
 8004b48:	88fb      	ldrh	r3, [r7, #6]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e05e      	b.n	8004c10 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d101      	bne.n	8004b60 <HAL_UART_Transmit_DMA+0x38>
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	e057      	b.n	8004c10 <HAL_UART_Transmit_DMA+0xe8>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	88fa      	ldrh	r2, [r7, #6]
 8004b72:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	88fa      	ldrh	r2, [r7, #6]
 8004b78:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2221      	movs	r2, #33	; 0x21
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b8c:	4a22      	ldr	r2, [pc, #136]	; (8004c18 <HAL_UART_Transmit_DMA+0xf0>)
 8004b8e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b94:	4a21      	ldr	r2, [pc, #132]	; (8004c1c <HAL_UART_Transmit_DMA+0xf4>)
 8004b96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b9c:	4a20      	ldr	r2, [pc, #128]	; (8004c20 <HAL_UART_Transmit_DMA+0xf8>)
 8004b9e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004ba8:	f107 0308 	add.w	r3, r7, #8
 8004bac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb4:	6819      	ldr	r1, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	3304      	adds	r3, #4
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	88fb      	ldrh	r3, [r7, #6]
 8004bc0:	f7fd fffe 	bl	8002bc0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bcc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	3314      	adds	r3, #20
 8004bdc:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	e853 3f00 	ldrex	r3, [r3]
 8004be4:	617b      	str	r3, [r7, #20]
   return(result);
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bec:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3314      	adds	r3, #20
 8004bf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bf6:	627a      	str	r2, [r7, #36]	; 0x24
 8004bf8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfa:	6a39      	ldr	r1, [r7, #32]
 8004bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1e5      	bne.n	8004bd6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	e000      	b.n	8004c10 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8004c0e:	2302      	movs	r3, #2
  }
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3730      	adds	r7, #48	; 0x30
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	08004c61 	.word	0x08004c61
 8004c1c:	08004cfb 	.word	0x08004cfb
 8004c20:	08004d17 	.word	0x08004d17

08004c24 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b090      	sub	sp, #64	; 0x40
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d137      	bne.n	8004cec <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c7e:	2200      	movs	r2, #0
 8004c80:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004c82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	3314      	adds	r3, #20
 8004c88:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8c:	e853 3f00 	ldrex	r3, [r3]
 8004c90:	623b      	str	r3, [r7, #32]
   return(result);
 8004c92:	6a3b      	ldr	r3, [r7, #32]
 8004c94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c98:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	3314      	adds	r3, #20
 8004ca0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ca2:	633a      	str	r2, [r7, #48]	; 0x30
 8004ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004caa:	e841 2300 	strex	r3, r2, [r1]
 8004cae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e5      	bne.n	8004c82 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	330c      	adds	r3, #12
 8004cbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	e853 3f00 	ldrex	r3, [r3]
 8004cc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ccc:	637b      	str	r3, [r7, #52]	; 0x34
 8004cce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	330c      	adds	r3, #12
 8004cd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cd6:	61fa      	str	r2, [r7, #28]
 8004cd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cda:	69b9      	ldr	r1, [r7, #24]
 8004cdc:	69fa      	ldr	r2, [r7, #28]
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	617b      	str	r3, [r7, #20]
   return(result);
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1e5      	bne.n	8004cb6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004cea:	e002      	b.n	8004cf2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004cec:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004cee:	f7ff ff99 	bl	8004c24 <HAL_UART_TxCpltCallback>
}
 8004cf2:	bf00      	nop
 8004cf4:	3740      	adds	r7, #64	; 0x40
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b084      	sub	sp, #16
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d06:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f7ff ff95 	bl	8004c38 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d0e:	bf00      	nop
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b084      	sub	sp, #16
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d26:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d32:	2b80      	cmp	r3, #128	; 0x80
 8004d34:	bf0c      	ite	eq
 8004d36:	2301      	moveq	r3, #1
 8004d38:	2300      	movne	r3, #0
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b21      	cmp	r3, #33	; 0x21
 8004d48:	d108      	bne.n	8004d5c <UART_DMAError+0x46>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	2200      	movs	r2, #0
 8004d54:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004d56:	68b8      	ldr	r0, [r7, #8]
 8004d58:	f000 f827 	bl	8004daa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d66:	2b40      	cmp	r3, #64	; 0x40
 8004d68:	bf0c      	ite	eq
 8004d6a:	2301      	moveq	r3, #1
 8004d6c:	2300      	movne	r3, #0
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b22      	cmp	r3, #34	; 0x22
 8004d7c:	d108      	bne.n	8004d90 <UART_DMAError+0x7a>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2200      	movs	r2, #0
 8004d88:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004d8a:	68b8      	ldr	r0, [r7, #8]
 8004d8c:	f000 f835 	bl	8004dfa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d94:	f043 0210 	orr.w	r2, r3, #16
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d9c:	68b8      	ldr	r0, [r7, #8]
 8004d9e:	f7ff ff55 	bl	8004c4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004da2:	bf00      	nop
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b089      	sub	sp, #36	; 0x24
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	330c      	adds	r3, #12
 8004db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	e853 3f00 	ldrex	r3, [r3]
 8004dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004dc8:	61fb      	str	r3, [r7, #28]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	330c      	adds	r3, #12
 8004dd0:	69fa      	ldr	r2, [r7, #28]
 8004dd2:	61ba      	str	r2, [r7, #24]
 8004dd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd6:	6979      	ldr	r1, [r7, #20]
 8004dd8:	69ba      	ldr	r2, [r7, #24]
 8004dda:	e841 2300 	strex	r3, r2, [r1]
 8004dde:	613b      	str	r3, [r7, #16]
   return(result);
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1e5      	bne.n	8004db2 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004dee:	bf00      	nop
 8004df0:	3724      	adds	r7, #36	; 0x24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b095      	sub	sp, #84	; 0x54
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	330c      	adds	r3, #12
 8004e08:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e0c:	e853 3f00 	ldrex	r3, [r3]
 8004e10:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	330c      	adds	r3, #12
 8004e20:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e22:	643a      	str	r2, [r7, #64]	; 0x40
 8004e24:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e26:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e28:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e2a:	e841 2300 	strex	r3, r2, [r1]
 8004e2e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1e5      	bne.n	8004e02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	3314      	adds	r3, #20
 8004e3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3e:	6a3b      	ldr	r3, [r7, #32]
 8004e40:	e853 3f00 	ldrex	r3, [r3]
 8004e44:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	f023 0301 	bic.w	r3, r3, #1
 8004e4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3314      	adds	r3, #20
 8004e54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e5e:	e841 2300 	strex	r3, r2, [r1]
 8004e62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1e5      	bne.n	8004e36 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d119      	bne.n	8004ea6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	330c      	adds	r3, #12
 8004e78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	e853 3f00 	ldrex	r3, [r3]
 8004e80:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	f023 0310 	bic.w	r3, r3, #16
 8004e88:	647b      	str	r3, [r7, #68]	; 0x44
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	330c      	adds	r3, #12
 8004e90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e92:	61ba      	str	r2, [r7, #24]
 8004e94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e96:	6979      	ldr	r1, [r7, #20]
 8004e98:	69ba      	ldr	r2, [r7, #24]
 8004e9a:	e841 2300 	strex	r3, r2, [r1]
 8004e9e:	613b      	str	r3, [r7, #16]
   return(result);
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1e5      	bne.n	8004e72 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004eb4:	bf00      	nop
 8004eb6:	3754      	adds	r7, #84	; 0x54
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ec4:	b0c0      	sub	sp, #256	; 0x100
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004edc:	68d9      	ldr	r1, [r3, #12]
 8004ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	ea40 0301 	orr.w	r3, r0, r1
 8004ee8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f18:	f021 010c 	bic.w	r1, r1, #12
 8004f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f26:	430b      	orrs	r3, r1
 8004f28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f3a:	6999      	ldr	r1, [r3, #24]
 8004f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	ea40 0301 	orr.w	r3, r0, r1
 8004f46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4b8f      	ldr	r3, [pc, #572]	; (800518c <UART_SetConfig+0x2cc>)
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d005      	beq.n	8004f60 <UART_SetConfig+0xa0>
 8004f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	4b8d      	ldr	r3, [pc, #564]	; (8005190 <UART_SetConfig+0x2d0>)
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d104      	bne.n	8004f6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f60:	f7fe fc26 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8004f64:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004f68:	e003      	b.n	8004f72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f6a:	f7fe fc0d 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 8004f6e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f7c:	f040 810c 	bne.w	8005198 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f84:	2200      	movs	r2, #0
 8004f86:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004f8a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004f8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004f92:	4622      	mov	r2, r4
 8004f94:	462b      	mov	r3, r5
 8004f96:	1891      	adds	r1, r2, r2
 8004f98:	65b9      	str	r1, [r7, #88]	; 0x58
 8004f9a:	415b      	adcs	r3, r3
 8004f9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004fa2:	4621      	mov	r1, r4
 8004fa4:	eb12 0801 	adds.w	r8, r2, r1
 8004fa8:	4629      	mov	r1, r5
 8004faa:	eb43 0901 	adc.w	r9, r3, r1
 8004fae:	f04f 0200 	mov.w	r2, #0
 8004fb2:	f04f 0300 	mov.w	r3, #0
 8004fb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fc2:	4690      	mov	r8, r2
 8004fc4:	4699      	mov	r9, r3
 8004fc6:	4623      	mov	r3, r4
 8004fc8:	eb18 0303 	adds.w	r3, r8, r3
 8004fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004fd0:	462b      	mov	r3, r5
 8004fd2:	eb49 0303 	adc.w	r3, r9, r3
 8004fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004fe6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004fea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004fee:	460b      	mov	r3, r1
 8004ff0:	18db      	adds	r3, r3, r3
 8004ff2:	653b      	str	r3, [r7, #80]	; 0x50
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	eb42 0303 	adc.w	r3, r2, r3
 8004ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8004ffc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005000:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005004:	f7fb fb0c 	bl	8000620 <__aeabi_uldivmod>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4b61      	ldr	r3, [pc, #388]	; (8005194 <UART_SetConfig+0x2d4>)
 800500e:	fba3 2302 	umull	r2, r3, r3, r2
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	011c      	lsls	r4, r3, #4
 8005016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800501a:	2200      	movs	r2, #0
 800501c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005020:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005024:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005028:	4642      	mov	r2, r8
 800502a:	464b      	mov	r3, r9
 800502c:	1891      	adds	r1, r2, r2
 800502e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005030:	415b      	adcs	r3, r3
 8005032:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005034:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005038:	4641      	mov	r1, r8
 800503a:	eb12 0a01 	adds.w	sl, r2, r1
 800503e:	4649      	mov	r1, r9
 8005040:	eb43 0b01 	adc.w	fp, r3, r1
 8005044:	f04f 0200 	mov.w	r2, #0
 8005048:	f04f 0300 	mov.w	r3, #0
 800504c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005050:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005054:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005058:	4692      	mov	sl, r2
 800505a:	469b      	mov	fp, r3
 800505c:	4643      	mov	r3, r8
 800505e:	eb1a 0303 	adds.w	r3, sl, r3
 8005062:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005066:	464b      	mov	r3, r9
 8005068:	eb4b 0303 	adc.w	r3, fp, r3
 800506c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800507c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005080:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005084:	460b      	mov	r3, r1
 8005086:	18db      	adds	r3, r3, r3
 8005088:	643b      	str	r3, [r7, #64]	; 0x40
 800508a:	4613      	mov	r3, r2
 800508c:	eb42 0303 	adc.w	r3, r2, r3
 8005090:	647b      	str	r3, [r7, #68]	; 0x44
 8005092:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005096:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800509a:	f7fb fac1 	bl	8000620 <__aeabi_uldivmod>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	4611      	mov	r1, r2
 80050a4:	4b3b      	ldr	r3, [pc, #236]	; (8005194 <UART_SetConfig+0x2d4>)
 80050a6:	fba3 2301 	umull	r2, r3, r3, r1
 80050aa:	095b      	lsrs	r3, r3, #5
 80050ac:	2264      	movs	r2, #100	; 0x64
 80050ae:	fb02 f303 	mul.w	r3, r2, r3
 80050b2:	1acb      	subs	r3, r1, r3
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80050ba:	4b36      	ldr	r3, [pc, #216]	; (8005194 <UART_SetConfig+0x2d4>)
 80050bc:	fba3 2302 	umull	r2, r3, r3, r2
 80050c0:	095b      	lsrs	r3, r3, #5
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80050c8:	441c      	add	r4, r3
 80050ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050ce:	2200      	movs	r2, #0
 80050d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80050d4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80050d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80050dc:	4642      	mov	r2, r8
 80050de:	464b      	mov	r3, r9
 80050e0:	1891      	adds	r1, r2, r2
 80050e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80050e4:	415b      	adcs	r3, r3
 80050e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80050ec:	4641      	mov	r1, r8
 80050ee:	1851      	adds	r1, r2, r1
 80050f0:	6339      	str	r1, [r7, #48]	; 0x30
 80050f2:	4649      	mov	r1, r9
 80050f4:	414b      	adcs	r3, r1
 80050f6:	637b      	str	r3, [r7, #52]	; 0x34
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005104:	4659      	mov	r1, fp
 8005106:	00cb      	lsls	r3, r1, #3
 8005108:	4651      	mov	r1, sl
 800510a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800510e:	4651      	mov	r1, sl
 8005110:	00ca      	lsls	r2, r1, #3
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	4603      	mov	r3, r0
 8005118:	4642      	mov	r2, r8
 800511a:	189b      	adds	r3, r3, r2
 800511c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005120:	464b      	mov	r3, r9
 8005122:	460a      	mov	r2, r1
 8005124:	eb42 0303 	adc.w	r3, r2, r3
 8005128:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800512c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005138:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800513c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005140:	460b      	mov	r3, r1
 8005142:	18db      	adds	r3, r3, r3
 8005144:	62bb      	str	r3, [r7, #40]	; 0x28
 8005146:	4613      	mov	r3, r2
 8005148:	eb42 0303 	adc.w	r3, r2, r3
 800514c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800514e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005152:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005156:	f7fb fa63 	bl	8000620 <__aeabi_uldivmod>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <UART_SetConfig+0x2d4>)
 8005160:	fba3 1302 	umull	r1, r3, r3, r2
 8005164:	095b      	lsrs	r3, r3, #5
 8005166:	2164      	movs	r1, #100	; 0x64
 8005168:	fb01 f303 	mul.w	r3, r1, r3
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	00db      	lsls	r3, r3, #3
 8005170:	3332      	adds	r3, #50	; 0x32
 8005172:	4a08      	ldr	r2, [pc, #32]	; (8005194 <UART_SetConfig+0x2d4>)
 8005174:	fba2 2303 	umull	r2, r3, r2, r3
 8005178:	095b      	lsrs	r3, r3, #5
 800517a:	f003 0207 	and.w	r2, r3, #7
 800517e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4422      	add	r2, r4
 8005186:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005188:	e106      	b.n	8005398 <UART_SetConfig+0x4d8>
 800518a:	bf00      	nop
 800518c:	40011000 	.word	0x40011000
 8005190:	40011400 	.word	0x40011400
 8005194:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800519c:	2200      	movs	r2, #0
 800519e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80051a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80051a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80051aa:	4642      	mov	r2, r8
 80051ac:	464b      	mov	r3, r9
 80051ae:	1891      	adds	r1, r2, r2
 80051b0:	6239      	str	r1, [r7, #32]
 80051b2:	415b      	adcs	r3, r3
 80051b4:	627b      	str	r3, [r7, #36]	; 0x24
 80051b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051ba:	4641      	mov	r1, r8
 80051bc:	1854      	adds	r4, r2, r1
 80051be:	4649      	mov	r1, r9
 80051c0:	eb43 0501 	adc.w	r5, r3, r1
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	00eb      	lsls	r3, r5, #3
 80051ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051d2:	00e2      	lsls	r2, r4, #3
 80051d4:	4614      	mov	r4, r2
 80051d6:	461d      	mov	r5, r3
 80051d8:	4643      	mov	r3, r8
 80051da:	18e3      	adds	r3, r4, r3
 80051dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80051e0:	464b      	mov	r3, r9
 80051e2:	eb45 0303 	adc.w	r3, r5, r3
 80051e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80051ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80051f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80051fa:	f04f 0200 	mov.w	r2, #0
 80051fe:	f04f 0300 	mov.w	r3, #0
 8005202:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005206:	4629      	mov	r1, r5
 8005208:	008b      	lsls	r3, r1, #2
 800520a:	4621      	mov	r1, r4
 800520c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005210:	4621      	mov	r1, r4
 8005212:	008a      	lsls	r2, r1, #2
 8005214:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005218:	f7fb fa02 	bl	8000620 <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4b60      	ldr	r3, [pc, #384]	; (80053a4 <UART_SetConfig+0x4e4>)
 8005222:	fba3 2302 	umull	r2, r3, r3, r2
 8005226:	095b      	lsrs	r3, r3, #5
 8005228:	011c      	lsls	r4, r3, #4
 800522a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800522e:	2200      	movs	r2, #0
 8005230:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005234:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005238:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800523c:	4642      	mov	r2, r8
 800523e:	464b      	mov	r3, r9
 8005240:	1891      	adds	r1, r2, r2
 8005242:	61b9      	str	r1, [r7, #24]
 8005244:	415b      	adcs	r3, r3
 8005246:	61fb      	str	r3, [r7, #28]
 8005248:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800524c:	4641      	mov	r1, r8
 800524e:	1851      	adds	r1, r2, r1
 8005250:	6139      	str	r1, [r7, #16]
 8005252:	4649      	mov	r1, r9
 8005254:	414b      	adcs	r3, r1
 8005256:	617b      	str	r3, [r7, #20]
 8005258:	f04f 0200 	mov.w	r2, #0
 800525c:	f04f 0300 	mov.w	r3, #0
 8005260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005264:	4659      	mov	r1, fp
 8005266:	00cb      	lsls	r3, r1, #3
 8005268:	4651      	mov	r1, sl
 800526a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800526e:	4651      	mov	r1, sl
 8005270:	00ca      	lsls	r2, r1, #3
 8005272:	4610      	mov	r0, r2
 8005274:	4619      	mov	r1, r3
 8005276:	4603      	mov	r3, r0
 8005278:	4642      	mov	r2, r8
 800527a:	189b      	adds	r3, r3, r2
 800527c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005280:	464b      	mov	r3, r9
 8005282:	460a      	mov	r2, r1
 8005284:	eb42 0303 	adc.w	r3, r2, r3
 8005288:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800528c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	67bb      	str	r3, [r7, #120]	; 0x78
 8005296:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005298:	f04f 0200 	mov.w	r2, #0
 800529c:	f04f 0300 	mov.w	r3, #0
 80052a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80052a4:	4649      	mov	r1, r9
 80052a6:	008b      	lsls	r3, r1, #2
 80052a8:	4641      	mov	r1, r8
 80052aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052ae:	4641      	mov	r1, r8
 80052b0:	008a      	lsls	r2, r1, #2
 80052b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80052b6:	f7fb f9b3 	bl	8000620 <__aeabi_uldivmod>
 80052ba:	4602      	mov	r2, r0
 80052bc:	460b      	mov	r3, r1
 80052be:	4611      	mov	r1, r2
 80052c0:	4b38      	ldr	r3, [pc, #224]	; (80053a4 <UART_SetConfig+0x4e4>)
 80052c2:	fba3 2301 	umull	r2, r3, r3, r1
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	2264      	movs	r2, #100	; 0x64
 80052ca:	fb02 f303 	mul.w	r3, r2, r3
 80052ce:	1acb      	subs	r3, r1, r3
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	3332      	adds	r3, #50	; 0x32
 80052d4:	4a33      	ldr	r2, [pc, #204]	; (80053a4 <UART_SetConfig+0x4e4>)
 80052d6:	fba2 2303 	umull	r2, r3, r2, r3
 80052da:	095b      	lsrs	r3, r3, #5
 80052dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052e0:	441c      	add	r4, r3
 80052e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052e6:	2200      	movs	r2, #0
 80052e8:	673b      	str	r3, [r7, #112]	; 0x70
 80052ea:	677a      	str	r2, [r7, #116]	; 0x74
 80052ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80052f0:	4642      	mov	r2, r8
 80052f2:	464b      	mov	r3, r9
 80052f4:	1891      	adds	r1, r2, r2
 80052f6:	60b9      	str	r1, [r7, #8]
 80052f8:	415b      	adcs	r3, r3
 80052fa:	60fb      	str	r3, [r7, #12]
 80052fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005300:	4641      	mov	r1, r8
 8005302:	1851      	adds	r1, r2, r1
 8005304:	6039      	str	r1, [r7, #0]
 8005306:	4649      	mov	r1, r9
 8005308:	414b      	adcs	r3, r1
 800530a:	607b      	str	r3, [r7, #4]
 800530c:	f04f 0200 	mov.w	r2, #0
 8005310:	f04f 0300 	mov.w	r3, #0
 8005314:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005318:	4659      	mov	r1, fp
 800531a:	00cb      	lsls	r3, r1, #3
 800531c:	4651      	mov	r1, sl
 800531e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005322:	4651      	mov	r1, sl
 8005324:	00ca      	lsls	r2, r1, #3
 8005326:	4610      	mov	r0, r2
 8005328:	4619      	mov	r1, r3
 800532a:	4603      	mov	r3, r0
 800532c:	4642      	mov	r2, r8
 800532e:	189b      	adds	r3, r3, r2
 8005330:	66bb      	str	r3, [r7, #104]	; 0x68
 8005332:	464b      	mov	r3, r9
 8005334:	460a      	mov	r2, r1
 8005336:	eb42 0303 	adc.w	r3, r2, r3
 800533a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800533c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	663b      	str	r3, [r7, #96]	; 0x60
 8005346:	667a      	str	r2, [r7, #100]	; 0x64
 8005348:	f04f 0200 	mov.w	r2, #0
 800534c:	f04f 0300 	mov.w	r3, #0
 8005350:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005354:	4649      	mov	r1, r9
 8005356:	008b      	lsls	r3, r1, #2
 8005358:	4641      	mov	r1, r8
 800535a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800535e:	4641      	mov	r1, r8
 8005360:	008a      	lsls	r2, r1, #2
 8005362:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005366:	f7fb f95b 	bl	8000620 <__aeabi_uldivmod>
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	4b0d      	ldr	r3, [pc, #52]	; (80053a4 <UART_SetConfig+0x4e4>)
 8005370:	fba3 1302 	umull	r1, r3, r3, r2
 8005374:	095b      	lsrs	r3, r3, #5
 8005376:	2164      	movs	r1, #100	; 0x64
 8005378:	fb01 f303 	mul.w	r3, r1, r3
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	011b      	lsls	r3, r3, #4
 8005380:	3332      	adds	r3, #50	; 0x32
 8005382:	4a08      	ldr	r2, [pc, #32]	; (80053a4 <UART_SetConfig+0x4e4>)
 8005384:	fba2 2303 	umull	r2, r3, r2, r3
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	f003 020f 	and.w	r2, r3, #15
 800538e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4422      	add	r2, r4
 8005396:	609a      	str	r2, [r3, #8]
}
 8005398:	bf00      	nop
 800539a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800539e:	46bd      	mov	sp, r7
 80053a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053a4:	51eb851f 	.word	0x51eb851f

080053a8 <memset>:
 80053a8:	4402      	add	r2, r0
 80053aa:	4603      	mov	r3, r0
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d100      	bne.n	80053b2 <memset+0xa>
 80053b0:	4770      	bx	lr
 80053b2:	f803 1b01 	strb.w	r1, [r3], #1
 80053b6:	e7f9      	b.n	80053ac <memset+0x4>

080053b8 <__libc_init_array>:
 80053b8:	b570      	push	{r4, r5, r6, lr}
 80053ba:	4d0d      	ldr	r5, [pc, #52]	; (80053f0 <__libc_init_array+0x38>)
 80053bc:	4c0d      	ldr	r4, [pc, #52]	; (80053f4 <__libc_init_array+0x3c>)
 80053be:	1b64      	subs	r4, r4, r5
 80053c0:	10a4      	asrs	r4, r4, #2
 80053c2:	2600      	movs	r6, #0
 80053c4:	42a6      	cmp	r6, r4
 80053c6:	d109      	bne.n	80053dc <__libc_init_array+0x24>
 80053c8:	4d0b      	ldr	r5, [pc, #44]	; (80053f8 <__libc_init_array+0x40>)
 80053ca:	4c0c      	ldr	r4, [pc, #48]	; (80053fc <__libc_init_array+0x44>)
 80053cc:	f000 f818 	bl	8005400 <_init>
 80053d0:	1b64      	subs	r4, r4, r5
 80053d2:	10a4      	asrs	r4, r4, #2
 80053d4:	2600      	movs	r6, #0
 80053d6:	42a6      	cmp	r6, r4
 80053d8:	d105      	bne.n	80053e6 <__libc_init_array+0x2e>
 80053da:	bd70      	pop	{r4, r5, r6, pc}
 80053dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80053e0:	4798      	blx	r3
 80053e2:	3601      	adds	r6, #1
 80053e4:	e7ee      	b.n	80053c4 <__libc_init_array+0xc>
 80053e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053ea:	4798      	blx	r3
 80053ec:	3601      	adds	r6, #1
 80053ee:	e7f2      	b.n	80053d6 <__libc_init_array+0x1e>
 80053f0:	08005440 	.word	0x08005440
 80053f4:	08005440 	.word	0x08005440
 80053f8:	08005440 	.word	0x08005440
 80053fc:	08005444 	.word	0x08005444

08005400 <_init>:
 8005400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005402:	bf00      	nop
 8005404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005406:	bc08      	pop	{r3}
 8005408:	469e      	mov	lr, r3
 800540a:	4770      	bx	lr

0800540c <_fini>:
 800540c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800540e:	bf00      	nop
 8005410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005412:	bc08      	pop	{r3}
 8005414:	469e      	mov	lr, r3
 8005416:	4770      	bx	lr
