remark: src/spmm_device_fpga.cpp:83:13: Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls'
remark: src/spmm_device_fpga.cpp:44:0: Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls'
remark: src/spmm_device_fpga.cpp:57:7: Applying array_partition to 'buf0': Complete partitioning on dimension 1.
remark: src/spmm_device_fpga.cpp:58:10: Applying array_partition to 'buf1': Complete partitioning on dimension 1.
remark: src/spmm_device_fpga.cpp:18:19: Sequential read of variable length has been inferred _XLX_SEP_ OldID=for.inc.load.6,  _XLX_SEP_ Aseq A gmem0 VITIS_LOOP_18_1 src/spmm_device_fpga.cpp:18:19 load_A(ap_uint<64> const*, int, hls::stream<ap_uint<64>, 0>&) 
remark: src/spmm_device_fpga.cpp:18:19: Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ Aseq A gmem0 VITIS_LOOP_18_1 src/spmm_device_fpga.cpp:18:19 load_A(ap_uint<64> const*, int, hls::stream<ap_uint<64>, 0>&) 
remark: src/spmm_device_fpga.cpp:18:19: Multiple burst reads of variable length and bit width 64 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  gmem0 VITIS_LOOP_18_1 src/spmm_device_fpga.cpp:18:19 load_A(ap_uint<64> const*, int, hls::stream<ap_uint<64>, 0>&) (.1) 
remark: src/spmm_device_fpga.cpp:18:19: Multiple burst reads of variable length and bit width 64 in loop 'VITIS_LOOP_18_1'(src/spmm_device_fpga.cpp:18:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
