-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/P_mtxROM/Pmtx_row1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row1 is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 210-1 downto 0 )
  );
end fpga_model_pmtx_row1;
architecture structural of fpga_model_pmtx_row1 is 
  signal concat3_y_net : std_logic_vector( 5-1 downto 0 );
  signal ce_net : std_logic;
  signal concat2_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_c8a830582a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_7eacf8_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_d5241a_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_788646_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_785485_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_363201_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_0bde1c_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/P_mtxROM/Pmtx_row2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row2 is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 210-1 downto 0 )
  );
end fpga_model_pmtx_row2;
architecture structural of fpga_model_pmtx_row2 is 
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 5-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 210-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_c8a830582a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_a2d322_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_ddd65d_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_5ac451_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_08078e_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_1425d4_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_0bde1c_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/P_mtxROM/Pmtx_row3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row3 is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 210-1 downto 0 )
  );
end fpga_model_pmtx_row3;
architecture structural of fpga_model_pmtx_row3 is 
  signal concat3_y_net : std_logic_vector( 5-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat2_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_c8a830582a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_21cef2_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_aea4f5_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_c14b62_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_3886cb_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_a6d3e3_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_0bde1c_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/P_mtxROM/Pmtx_row4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row4 is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 210-1 downto 0 )
  );
end fpga_model_pmtx_row4;
architecture structural of fpga_model_pmtx_row4 is 
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 5-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_c8a830582a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_590e04_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_84a596_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_ff4a30_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_0270e1_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_40e737_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_0bde1c_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/P_mtxROM
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_p_mtxrom is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pmtx : out std_logic_vector( 840-1 downto 0 )
  );
end fpga_model_p_mtxrom;
architecture structural of fpga_model_p_mtxrom is 
  signal concat2_y_net_x3 : std_logic_vector( 840-1 downto 0 );
  signal ce_net : std_logic;
  signal concat3_y_net : std_logic_vector( 5-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal concat2_y_net_x1 : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net_x2 : std_logic_vector( 210-1 downto 0 );
begin
  pmtx <= concat2_y_net_x3;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pmtx_row1 : entity xil_defaultlib.fpga_model_pmtx_row1 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net_x2
  );
  pmtx_row2 : entity xil_defaultlib.fpga_model_pmtx_row2 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net_x1
  );
  pmtx_row3 : entity xil_defaultlib.fpga_model_pmtx_row3 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net_x0
  );
  pmtx_row4 : entity xil_defaultlib.fpga_model_pmtx_row4 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net
  );
  concat2 : entity xil_defaultlib.sysgen_concat_cf08251e78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat2_y_net_x2,
    in1 => concat2_y_net_x1,
    in2 => concat2_y_net_x0,
    in3 => concat2_y_net,
    y => concat2_y_net_x3
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_0/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem;
architecture structural of fpga_model_subsystem is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1085,
    new_msb => 1119,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_0/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1;
architecture structural of fpga_model_subsystem1 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1050,
    new_msb => 1084,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_0/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x0;
architecture structural of fpga_model_subsystem2_x0 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1015,
    new_msb => 1049,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_0/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3;
architecture structural of fpga_model_subsystem3 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 980,
    new_msb => 1014,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_0;
architecture structural of fpga_model_comb_0 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  subsystem : entity xil_defaultlib.fpga_model_subsystem 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x0 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => slice7_y_net_x2,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x0;
architecture structural of fpga_model_subsystem_x0 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 980,
    new_msb => 1014,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x0;
architecture structural of fpga_model_subsystem1_x0 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 945,
    new_msb => 979,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x1 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x1;
architecture structural of fpga_model_subsystem2_x1 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 910,
    new_msb => 944,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x0;
architecture structural of fpga_model_subsystem3_x0 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 875,
    new_msb => 909,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_1 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_1;
architecture structural of fpga_model_comb_1 is 
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x0 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x0 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x1 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x0 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x1 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x1;
architecture structural of fpga_model_subsystem_x1 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1015,
    new_msb => 1049,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x1 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x1;
architecture structural of fpga_model_subsystem1_x1 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 840,
    new_msb => 874,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x2 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x2;
architecture structural of fpga_model_subsystem2_x2 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 805,
    new_msb => 839,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_2/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x1 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x1;
architecture structural of fpga_model_subsystem3_x1 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 770,
    new_msb => 804,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_2 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_2;
architecture structural of fpga_model_comb_2 is 
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x1 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x1 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x2 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x1 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_f7f330e270 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_24/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x2 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x2;
architecture structural of fpga_model_subsystem_x2 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1050,
    new_msb => 1084,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_24/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x2 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x2;
architecture structural of fpga_model_subsystem1_x2 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 665,
    new_msb => 699,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_24/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x3 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x3;
architecture structural of fpga_model_subsystem2_x3 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 664,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_24/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x2 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x2;
architecture structural of fpga_model_subsystem3_x2 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 595,
    new_msb => 629,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_24
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_24 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_24;
architecture structural of fpga_model_comb_24 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x2 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x2 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x3 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x2 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_687d9d81b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_25/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x3 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x3;
architecture structural of fpga_model_subsystem_x3 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 910,
    new_msb => 944,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_25/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x3 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x3;
architecture structural of fpga_model_subsystem1_x3 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 595,
    new_msb => 629,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_25/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x4 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x4;
architecture structural of fpga_model_subsystem2_x4 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 560,
    new_msb => 594,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_25/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x3 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x3;
architecture structural of fpga_model_subsystem3_x3 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 525,
    new_msb => 559,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_25
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_25 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_25;
architecture structural of fpga_model_comb_25 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x3 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x3 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x4 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x3 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_afd41d8059 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_26/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x4 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x4;
architecture structural of fpga_model_subsystem_x4 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 805,
    new_msb => 839,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_26/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x4 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x4;
architecture structural of fpga_model_subsystem1_x4 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 664,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_26/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x5 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x5;
architecture structural of fpga_model_subsystem2_x5 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 490,
    new_msb => 524,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_26/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x4 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x4;
architecture structural of fpga_model_subsystem3_x4 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 455,
    new_msb => 489,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_26
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_26 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_26;
architecture structural of fpga_model_comb_26 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x4 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x4 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x5 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x4 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_786419cf71 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_27/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x5 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x5;
architecture structural of fpga_model_subsystem_x5 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 700,
    new_msb => 734,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_27/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x5 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x5;
architecture structural of fpga_model_subsystem1_x5 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 525,
    new_msb => 559,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_27/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x6 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x6;
architecture structural of fpga_model_subsystem2_x6 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 455,
    new_msb => 489,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_27/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x5 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x5;
architecture structural of fpga_model_subsystem3_x5 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 454,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_27
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_27 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_27;
architecture structural of fpga_model_comb_27 is 
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x5 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x5 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x6 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x5 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_61f3ede93e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x6 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x6;
architecture structural of fpga_model_subsystem_x6 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 875,
    new_msb => 909,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x6 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x6;
architecture structural of fpga_model_subsystem1_x6 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 770,
    new_msb => 804,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_3/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x7 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x7;
architecture structural of fpga_model_subsystem2_x7 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 735,
    new_msb => 769,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_3/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x6 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x6;
architecture structural of fpga_model_subsystem3_x6 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 700,
    new_msb => 734,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_3 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_3;
architecture structural of fpga_model_comb_3 is 
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x6 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x6 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x7 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x6 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_898e1e064b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_36/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x7 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x7;
architecture structural of fpga_model_subsystem_x7 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1085,
    new_msb => 1119,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_36/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x7 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x7;
architecture structural of fpga_model_subsystem1_x7 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 385,
    new_msb => 419,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_36/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x8 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x8;
architecture structural of fpga_model_subsystem2_x8 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_36/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x7 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x7;
architecture structural of fpga_model_subsystem3_x7 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_36
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_36 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_36;
architecture structural of fpga_model_comb_36 is 
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x7 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x7 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x8 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x7 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_c24e9434a8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_37/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x8 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x8;
architecture structural of fpga_model_subsystem_x8 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 945,
    new_msb => 979,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_37/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x8 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x8;
architecture structural of fpga_model_subsystem1_x8 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_37/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2;
architecture structural of fpga_model_subsystem2 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_37/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x8 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x8;
architecture structural of fpga_model_subsystem3_x8 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_37
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_37 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_37;
architecture structural of fpga_model_comb_37 is 
  signal clk_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x8 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x8 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x8 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_74089c55d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_38/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x10 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x10;
architecture structural of fpga_model_subsystem_x10 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 840,
    new_msb => 874,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_38/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x9 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x9;
architecture structural of fpga_model_subsystem1_x9 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_38/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x9 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x9;
architecture structural of fpga_model_subsystem2_x9 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_38/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x9 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x9;
architecture structural of fpga_model_subsystem3_x9 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_38
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_38 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_38;
architecture structural of fpga_model_comb_38 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x10 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x9 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x9 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x9 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_32f054597a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_39/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x11 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x11;
architecture structural of fpga_model_subsystem_x11 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 735,
    new_msb => 769,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_39/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x10 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x10;
architecture structural of fpga_model_subsystem1_x10 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_39/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x10 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x10;
architecture structural of fpga_model_subsystem2_x10 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_39/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x10 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x10;
architecture structural of fpga_model_subsystem3_x10 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_39
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_39 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_39;
architecture structural of fpga_model_comb_39 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x11 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x10 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x10 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x10 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_1162098bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_60/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x12 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x12;
architecture structural of fpga_model_subsystem_x12 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 665,
    new_msb => 699,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_60/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x11 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x11;
architecture structural of fpga_model_subsystem1_x11 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 385,
    new_msb => 419,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_60/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x11 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x11;
architecture structural of fpga_model_subsystem2_x11 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_60/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x11 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x11;
architecture structural of fpga_model_subsystem3_x11 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_60
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_60 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_60;
architecture structural of fpga_model_comb_60 is 
  signal ce_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x12 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x11 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x11 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x11 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_1d1007ca22 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_61/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x13 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x13;
architecture structural of fpga_model_subsystem_x13 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 560,
    new_msb => 594,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_61/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x12 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x12;
architecture structural of fpga_model_subsystem1_x12 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_61/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x12 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x12;
architecture structural of fpga_model_subsystem2_x12 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_61/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x12 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x12;
architecture structural of fpga_model_subsystem3_x12 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_61
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_61 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_61;
architecture structural of fpga_model_comb_61 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x13 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x12 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x12 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x12 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_8481687610 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_62/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x14 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x14;
architecture structural of fpga_model_subsystem_x14 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 490,
    new_msb => 524,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_62/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x13 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x13;
architecture structural of fpga_model_subsystem1_x13 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_62/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x13 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x13;
architecture structural of fpga_model_subsystem2_x13 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_62/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x13 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x13;
architecture structural of fpga_model_subsystem3_x13 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_62
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_62 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_62;
architecture structural of fpga_model_comb_62 is 
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x14 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x13 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x13 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x13 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_4b7ea3932b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_63/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x15 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x15;
architecture structural of fpga_model_subsystem_x15 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 454,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_63/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x14 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x14;
architecture structural of fpga_model_subsystem1_x14 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_63/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x14 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x14;
architecture structural of fpga_model_subsystem2_x14 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_63/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x14 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x14;
architecture structural of fpga_model_subsystem3_x14 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState/comb_63
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_63 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_63;
architecture structural of fpga_model_comb_63 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x15 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x14 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x14 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x14 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_ae579716b9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  inverter3 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter3_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => inverter3_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/diodeState
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_diodestate is
  port (
    p_vector : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    diodecomb : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_diodestate;
architecture structural of fpga_model_diodestate is 
  signal mux_y_net_x8 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x2 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x9 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net_x5 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x14 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x3 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x7 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x13 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x6 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x11 : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal mux_y_net_x4 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x10 : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x12 : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
begin
  diodecomb <= logical_y_net;
  concat2_y_net <= p_vector;
  clk_net <= clk_1;
  ce_net <= ce_1;
  comb_0 : entity xil_defaultlib.fpga_model_comb_0 
  port map (
    din => concat2_y_net,
    dout => mux_y_net_x13
  );
  comb_1 : entity xil_defaultlib.fpga_model_comb_1 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x12
  );
  comb_2 : entity xil_defaultlib.fpga_model_comb_2 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x14
  );
  comb_24 : entity xil_defaultlib.fpga_model_comb_24 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x11
  );
  comb_25 : entity xil_defaultlib.fpga_model_comb_25 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x10
  );
  comb_26 : entity xil_defaultlib.fpga_model_comb_26 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x9
  );
  comb_27 : entity xil_defaultlib.fpga_model_comb_27 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x8
  );
  comb_3 : entity xil_defaultlib.fpga_model_comb_3 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x7
  );
  comb_36 : entity xil_defaultlib.fpga_model_comb_36 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x6
  );
  comb_37 : entity xil_defaultlib.fpga_model_comb_37 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x5
  );
  comb_38 : entity xil_defaultlib.fpga_model_comb_38 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x4
  );
  comb_39 : entity xil_defaultlib.fpga_model_comb_39 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x3
  );
  comb_60 : entity xil_defaultlib.fpga_model_comb_60 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x2
  );
  comb_61 : entity xil_defaultlib.fpga_model_comb_61 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x1
  );
  comb_62 : entity xil_defaultlib.fpga_model_comb_62 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x0
  );
  comb_63 : entity xil_defaultlib.fpga_model_comb_63 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net
  );
  logical : entity xil_defaultlib.sysgen_logical_cfc8ab7402 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net_x13,
    d1 => mux_y_net_x12,
    d2 => mux_y_net_x14,
    d3 => mux_y_net_x7,
    d4 => mux_y_net_x11,
    d5 => mux_y_net_x10,
    d6 => mux_y_net_x9,
    d7 => mux_y_net_x8,
    d8 => mux_y_net_x6,
    d9 => mux_y_net_x5,
    d10 => mux_y_net_x4,
    d11 => mux_y_net_x3,
    d12 => mux_y_net_x2,
    d13 => mux_y_net_x1,
    d14 => mux_y_net_x0,
    d15 => mux_y_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x16 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x16;
architecture structural of fpga_model_subsystem_x16 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x16 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x16;
architecture structural of fpga_model_subsystem2_x16 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x15 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x15;
architecture structural of fpga_model_subsystem3_x15 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4;
architecture structural of fpga_model_subsystem4 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5;
architecture structural of fpga_model_subsystem5 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6;
architecture structural of fpga_model_subsystem6 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7;
architecture structural of fpga_model_subsystem7 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8;
architecture structural of fpga_model_subsystem8 is 
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x15 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem2_x15;
architecture structural of fpga_model_subsystem2_x15 is 
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice16_y_net <= p;
  slice17_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x16 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x16 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x15 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x17 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x17;
architecture structural of fpga_model_subsystem_x17 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x17 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x17;
architecture structural of fpga_model_subsystem2_x17 is 
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x17 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x17;
architecture structural of fpga_model_subsystem3_x17 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x0 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x0;
architecture structural of fpga_model_subsystem4_x0 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x0 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x0;
architecture structural of fpga_model_subsystem5_x0 is 
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x0 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6_x0;
architecture structural of fpga_model_subsystem6_x0 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x0 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7_x0;
architecture structural of fpga_model_subsystem7_x0 is 
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8_x0 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8_x0;
architecture structural of fpga_model_subsystem8_x0 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x16 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem3_x16;
architecture structural of fpga_model_subsystem3_x16 is 
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice18_y_net <= p;
  slice19_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x17 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x17 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x17 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x0 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x0 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x0 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x0 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8_x0 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x18 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x18;
architecture structural of fpga_model_subsystem_x18 is 
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x18 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x18;
architecture structural of fpga_model_subsystem2_x18 is 
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x18 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x18;
architecture structural of fpga_model_subsystem3_x18 is 
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x2 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x2;
architecture structural of fpga_model_subsystem4_x2 is 
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x1 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x1;
architecture structural of fpga_model_subsystem5_x1 is 
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x1 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6_x1;
architecture structural of fpga_model_subsystem6_x1 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x1 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7_x1;
architecture structural of fpga_model_subsystem7_x1 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8_x1 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8_x1;
architecture structural of fpga_model_subsystem8_x1 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x1 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem4_x1;
architecture structural of fpga_model_subsystem4_x1 is 
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice20_y_net <= p;
  slice21_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x18 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x18 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x18 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x2 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x1 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x1 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x1 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8_x1 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x9 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x9;
architecture structural of fpga_model_subsystem_x9 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x19 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x19;
architecture structural of fpga_model_subsystem2_x19 is 
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x19 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x19;
architecture structural of fpga_model_subsystem3_x19 is 
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x3 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x3;
architecture structural of fpga_model_subsystem4_x3 is 
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x2 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x2;
architecture structural of fpga_model_subsystem5_x2 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x2 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6_x2;
architecture structural of fpga_model_subsystem6_x2 is 
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x2 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7_x2;
architecture structural of fpga_model_subsystem7_x2 is 
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8_x2 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8_x2;
architecture structural of fpga_model_subsystem8_x2 is 
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/Subsystem9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem9 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem9;
architecture structural of fpga_model_subsystem9 is 
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice14_y_net <= p;
  slice15_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x9 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x19 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x19 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x3 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x2 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x2 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x2 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8_x2 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem/ieinterprte_slice 1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ieinterprte_slice_1 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_ieinterprte_slice_1;
architecture structural of fpga_model_ieinterprte_slice_1 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub4_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5851d07ad7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem/reintrprete_block1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block1;
architecture structural of fpga_model_reintrprete_block1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult1_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem/reintrprete_block2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block2 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block2;
architecture structural of fpga_model_reintrprete_block2 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult2_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem/reintrprete_block3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block3 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block3;
architecture structural of fpga_model_reintrprete_block3 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult3_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem/reintrprete_block4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block4 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block4;
architecture structural of fpga_model_reintrprete_block4 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult4_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem/reintrprete_block5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block5 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block5;
architecture structural of fpga_model_reintrprete_block5 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem/reintrprete_block6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block6 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block6;
architecture structural of fpga_model_reintrprete_block6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult5_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x19 is
  port (
    z1 : in std_logic_vector( 35-1 downto 0 );
    z2 : in std_logic_vector( 35-1 downto 0 );
    z3 : in std_logic_vector( 35-1 downto 0 );
    z4 : in std_logic_vector( 35-1 downto 0 );
    z5 : in std_logic_vector( 35-1 downto 0 );
    z6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x19;
architecture structural of fpga_model_subsystem_x19 is 
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  x_val <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= z1;
  reinterpret1_output_port_net <= z2;
  reinterpret2_output_port_net <= z3;
  reinterpret3_output_port_net <= z4;
  reinterpret9_output_port_net <= z5;
  reinterpret10_output_port_net <= z6;
  reinterpret4_output_port_net <= m1;
  reinterpret5_output_port_net <= m2;
  reinterpret6_output_port_net <= m3;
  reinterpret7_output_port_net <= m4;
  reinterpret11_output_port_net <= m5;
  reinterpret12_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  ieinterprte_slice_1 : entity xil_defaultlib.fpga_model_ieinterprte_slice_1 
  port map (
    in1 => addsub4_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reintrprete_block1 : entity xil_defaultlib.fpga_model_reintrprete_block1 
  port map (
    din => mult1_p_net,
    dout => reinterpret1_output_port_net_x1
  );
  reintrprete_block2 : entity xil_defaultlib.fpga_model_reintrprete_block2 
  port map (
    din => mult2_p_net,
    dout => reinterpret1_output_port_net_x2
  );
  reintrprete_block3 : entity xil_defaultlib.fpga_model_reintrprete_block3 
  port map (
    din => mult3_p_net,
    dout => reinterpret1_output_port_net_x3
  );
  reintrprete_block4 : entity xil_defaultlib.fpga_model_reintrprete_block4 
  port map (
    din => mult4_p_net,
    dout => reinterpret1_output_port_net_x4
  );
  reintrprete_block5 : entity xil_defaultlib.fpga_model_reintrprete_block5 
  port map (
    din => mult_p_net,
    dout => reinterpret1_output_port_net_x5
  );
  reintrprete_block6 : entity xil_defaultlib.fpga_model_reintrprete_block6 
  port map (
    din => mult5_p_net,
    dout => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x2,
    b => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_rec_ibc1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 210-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit_rec_ibc1;
architecture structural of fpga_model_dpunit_rec_ibc1 is 
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
begin
  p <= concat_y_net;
  concat_y_net_x0 <= z;
  slice2_y_net <= mtx;
  delay8_q_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x19 
  port map (
    z1 => reinterpret_output_port_net,
    z2 => reinterpret1_output_port_net_x0,
    z3 => reinterpret2_output_port_net,
    z4 => reinterpret3_output_port_net,
    z5 => reinterpret9_output_port_net,
    z6 => reinterpret10_output_port_net,
    m1 => reinterpret4_output_port_net,
    m2 => reinterpret5_output_port_net,
    m3 => reinterpret6_output_port_net,
    m4 => reinterpret7_output_port_net,
    m5 => reinterpret11_output_port_net,
    m6 => reinterpret12_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret8_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice11_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net_x0
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem/ieinterprte_slice 1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ieinterprte_slice_1_x0 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_ieinterprte_slice_1_x0;
architecture structural of fpga_model_ieinterprte_slice_1_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub4_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5851d07ad7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem/reintrprete_block1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block1_x0 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block1_x0;
architecture structural of fpga_model_reintrprete_block1_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult1_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem/reintrprete_block2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block2_x0 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block2_x0;
architecture structural of fpga_model_reintrprete_block2_x0 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult2_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem/reintrprete_block3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block3_x0 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block3_x0;
architecture structural of fpga_model_reintrprete_block3_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult3_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem/reintrprete_block4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block4_x0 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block4_x0;
architecture structural of fpga_model_reintrprete_block4_x0 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult4_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem/reintrprete_block5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block5_x0 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block5_x0;
architecture structural of fpga_model_reintrprete_block5_x0 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem/reintrprete_block6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block6_x0 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block6_x0;
architecture structural of fpga_model_reintrprete_block6_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult5_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x20 is
  port (
    z1 : in std_logic_vector( 35-1 downto 0 );
    z2 : in std_logic_vector( 35-1 downto 0 );
    z3 : in std_logic_vector( 35-1 downto 0 );
    z4 : in std_logic_vector( 35-1 downto 0 );
    z5 : in std_logic_vector( 35-1 downto 0 );
    z6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x20;
architecture structural of fpga_model_subsystem_x20 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 47-1 downto 0 );
begin
  x_val <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= z1;
  reinterpret1_output_port_net <= z2;
  reinterpret2_output_port_net <= z3;
  reinterpret3_output_port_net <= z4;
  reinterpret9_output_port_net <= z5;
  reinterpret10_output_port_net <= z6;
  reinterpret4_output_port_net <= m1;
  reinterpret5_output_port_net <= m2;
  reinterpret6_output_port_net <= m3;
  reinterpret7_output_port_net <= m4;
  reinterpret11_output_port_net <= m5;
  reinterpret12_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  ieinterprte_slice_1 : entity xil_defaultlib.fpga_model_ieinterprte_slice_1_x0 
  port map (
    in1 => addsub4_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reintrprete_block1 : entity xil_defaultlib.fpga_model_reintrprete_block1_x0 
  port map (
    din => mult1_p_net,
    dout => reinterpret1_output_port_net_x1
  );
  reintrprete_block2 : entity xil_defaultlib.fpga_model_reintrprete_block2_x0 
  port map (
    din => mult2_p_net,
    dout => reinterpret1_output_port_net_x2
  );
  reintrprete_block3 : entity xil_defaultlib.fpga_model_reintrprete_block3_x0 
  port map (
    din => mult3_p_net,
    dout => reinterpret1_output_port_net_x3
  );
  reintrprete_block4 : entity xil_defaultlib.fpga_model_reintrprete_block4_x0 
  port map (
    din => mult4_p_net,
    dout => reinterpret1_output_port_net_x4
  );
  reintrprete_block5 : entity xil_defaultlib.fpga_model_reintrprete_block5_x0 
  port map (
    din => mult_p_net,
    dout => reinterpret1_output_port_net_x5
  );
  reintrprete_block6 : entity xil_defaultlib.fpga_model_reintrprete_block6_x0 
  port map (
    din => mult5_p_net,
    dout => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x2,
    b => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_rec_ibc2 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 210-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit_rec_ibc2;
architecture structural of fpga_model_dpunit_rec_ibc2 is 
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  p <= concat_y_net;
  concat_y_net_x0 <= z;
  slice11_y_net <= mtx;
  delay8_q_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x20 
  port map (
    z1 => reinterpret_output_port_net,
    z2 => reinterpret1_output_port_net_x0,
    z3 => reinterpret2_output_port_net,
    z4 => reinterpret3_output_port_net,
    z5 => reinterpret9_output_port_net,
    z6 => reinterpret10_output_port_net,
    m1 => reinterpret4_output_port_net,
    m2 => reinterpret5_output_port_net,
    m3 => reinterpret6_output_port_net,
    m4 => reinterpret7_output_port_net,
    m5 => reinterpret11_output_port_net,
    m6 => reinterpret12_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret8_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net_x0,
    output_port => reinterpret12_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice11_y_net_x0
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem/ieinterprte_slice 1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ieinterprte_slice_1_x1 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_ieinterprte_slice_1_x1;
architecture structural of fpga_model_ieinterprte_slice_1_x1 is 
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub4_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5851d07ad7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem/reintrprete_block1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block1_x1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block1_x1;
architecture structural of fpga_model_reintrprete_block1_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult1_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem/reintrprete_block2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block2_x1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block2_x1;
architecture structural of fpga_model_reintrprete_block2_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult2_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem/reintrprete_block3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block3_x1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block3_x1;
architecture structural of fpga_model_reintrprete_block3_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult3_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem/reintrprete_block4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block4_x1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block4_x1;
architecture structural of fpga_model_reintrprete_block4_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult4_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem/reintrprete_block5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block5_x1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block5_x1;
architecture structural of fpga_model_reintrprete_block5_x1 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem/reintrprete_block6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block6_x1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block6_x1;
architecture structural of fpga_model_reintrprete_block6_x1 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult5_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x21 is
  port (
    z1 : in std_logic_vector( 35-1 downto 0 );
    z2 : in std_logic_vector( 35-1 downto 0 );
    z3 : in std_logic_vector( 35-1 downto 0 );
    z4 : in std_logic_vector( 35-1 downto 0 );
    z5 : in std_logic_vector( 35-1 downto 0 );
    z6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x21;
architecture structural of fpga_model_subsystem_x21 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal addsub2_s_net : std_logic_vector( 47-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  x_val <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= z1;
  reinterpret1_output_port_net <= z2;
  reinterpret2_output_port_net <= z3;
  reinterpret3_output_port_net <= z4;
  reinterpret9_output_port_net <= z5;
  reinterpret10_output_port_net <= z6;
  reinterpret4_output_port_net <= m1;
  reinterpret5_output_port_net <= m2;
  reinterpret6_output_port_net <= m3;
  reinterpret7_output_port_net <= m4;
  reinterpret11_output_port_net <= m5;
  reinterpret12_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  ieinterprte_slice_1 : entity xil_defaultlib.fpga_model_ieinterprte_slice_1_x1 
  port map (
    in1 => addsub4_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reintrprete_block1 : entity xil_defaultlib.fpga_model_reintrprete_block1_x1 
  port map (
    din => mult1_p_net,
    dout => reinterpret1_output_port_net_x1
  );
  reintrprete_block2 : entity xil_defaultlib.fpga_model_reintrprete_block2_x1 
  port map (
    din => mult2_p_net,
    dout => reinterpret1_output_port_net_x2
  );
  reintrprete_block3 : entity xil_defaultlib.fpga_model_reintrprete_block3_x1 
  port map (
    din => mult3_p_net,
    dout => reinterpret1_output_port_net_x3
  );
  reintrprete_block4 : entity xil_defaultlib.fpga_model_reintrprete_block4_x1 
  port map (
    din => mult4_p_net,
    dout => reinterpret1_output_port_net_x4
  );
  reintrprete_block5 : entity xil_defaultlib.fpga_model_reintrprete_block5_x1 
  port map (
    din => mult_p_net,
    dout => reinterpret1_output_port_net_x5
  );
  reintrprete_block6 : entity xil_defaultlib.fpga_model_reintrprete_block6_x1 
  port map (
    din => mult5_p_net,
    dout => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x2,
    b => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_rec_ibc3 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 210-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit_rec_ibc3;
architecture structural of fpga_model_dpunit_rec_ibc3 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  p <= concat_y_net;
  concat_y_net_x0 <= z;
  slice1_y_net <= mtx;
  delay8_q_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x21 
  port map (
    z1 => reinterpret_output_port_net,
    z2 => reinterpret1_output_port_net_x0,
    z3 => reinterpret2_output_port_net,
    z4 => reinterpret3_output_port_net,
    z5 => reinterpret9_output_port_net,
    z6 => reinterpret10_output_port_net,
    m1 => reinterpret4_output_port_net,
    m2 => reinterpret5_output_port_net,
    m3 => reinterpret6_output_port_net,
    m4 => reinterpret7_output_port_net,
    m5 => reinterpret11_output_port_net,
    m6 => reinterpret12_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret8_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net_x0,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net_x0
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice11_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem/ieinterprte_slice 1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ieinterprte_slice_1_x2 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_ieinterprte_slice_1_x2;
architecture structural of fpga_model_ieinterprte_slice_1_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub4_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5851d07ad7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem/reintrprete_block1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block1_x2 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block1_x2;
architecture structural of fpga_model_reintrprete_block1_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult1_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem/reintrprete_block2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block2_x2 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block2_x2;
architecture structural of fpga_model_reintrprete_block2_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult2_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem/reintrprete_block3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block3_x2 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block3_x2;
architecture structural of fpga_model_reintrprete_block3_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult3_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem/reintrprete_block4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block4_x2 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block4_x2;
architecture structural of fpga_model_reintrprete_block4_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult4_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem/reintrprete_block5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block5_x2 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block5_x2;
architecture structural of fpga_model_reintrprete_block5_x2 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem/reintrprete_block6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block6_x2 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block6_x2;
architecture structural of fpga_model_reintrprete_block6_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult5_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x22 is
  port (
    z1 : in std_logic_vector( 35-1 downto 0 );
    z2 : in std_logic_vector( 35-1 downto 0 );
    z3 : in std_logic_vector( 35-1 downto 0 );
    z4 : in std_logic_vector( 35-1 downto 0 );
    z5 : in std_logic_vector( 35-1 downto 0 );
    z6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x22;
architecture structural of fpga_model_subsystem_x22 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 47-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  x_val <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= z1;
  reinterpret1_output_port_net <= z2;
  reinterpret2_output_port_net <= z3;
  reinterpret3_output_port_net <= z4;
  reinterpret9_output_port_net <= z5;
  reinterpret10_output_port_net <= z6;
  reinterpret4_output_port_net <= m1;
  reinterpret5_output_port_net <= m2;
  reinterpret6_output_port_net <= m3;
  reinterpret7_output_port_net <= m4;
  reinterpret11_output_port_net <= m5;
  reinterpret12_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  ieinterprte_slice_1 : entity xil_defaultlib.fpga_model_ieinterprte_slice_1_x2 
  port map (
    in1 => addsub4_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reintrprete_block1 : entity xil_defaultlib.fpga_model_reintrprete_block1_x2 
  port map (
    din => mult1_p_net,
    dout => reinterpret1_output_port_net_x1
  );
  reintrprete_block2 : entity xil_defaultlib.fpga_model_reintrprete_block2_x2 
  port map (
    din => mult2_p_net,
    dout => reinterpret1_output_port_net_x2
  );
  reintrprete_block3 : entity xil_defaultlib.fpga_model_reintrprete_block3_x2 
  port map (
    din => mult3_p_net,
    dout => reinterpret1_output_port_net_x3
  );
  reintrprete_block4 : entity xil_defaultlib.fpga_model_reintrprete_block4_x2 
  port map (
    din => mult4_p_net,
    dout => reinterpret1_output_port_net_x4
  );
  reintrprete_block5 : entity xil_defaultlib.fpga_model_reintrprete_block5_x2 
  port map (
    din => mult_p_net,
    dout => reinterpret1_output_port_net_x5
  );
  reintrprete_block6 : entity xil_defaultlib.fpga_model_reintrprete_block6_x2 
  port map (
    din => mult5_p_net,
    dout => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x2,
    b => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz/dpUnit_rec_IBC4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_rec_ibc4 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 210-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit_rec_ibc4;
architecture structural of fpga_model_dpunit_rec_ibc4 is 
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
begin
  p <= concat_y_net;
  concat_y_net_x0 <= z;
  slice3_y_net <= mtx;
  delay8_q_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x22 
  port map (
    z1 => reinterpret_output_port_net,
    z2 => reinterpret1_output_port_net_x0,
    z3 => reinterpret2_output_port_net,
    z4 => reinterpret3_output_port_net,
    z5 => reinterpret9_output_port_net,
    z6 => reinterpret10_output_port_net,
    m1 => reinterpret4_output_port_net,
    m2 => reinterpret5_output_port_net,
    m3 => reinterpret6_output_port_net,
    m4 => reinterpret7_output_port_net,
    m5 => reinterpret11_output_port_net,
    m6 => reinterpret12_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret8_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice11_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net_x0
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC/pxz
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pxz is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 840-1 downto 0 );
    en_pxz : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_vector : out std_logic_vector( 1120-1 downto 0 )
  );
end fpga_model_pxz;
architecture structural of fpga_model_pxz is 
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 840-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net_x4 : std_logic_vector( 280-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal slice11_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net_x1 : std_logic_vector( 280-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 210-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net_x2 : std_logic_vector( 280-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net_x3 : std_logic_vector( 280-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
begin
  p_vector <= concat2_y_net;
  concat_y_net_x3 <= z;
  concat2_y_net_x0 <= mtx;
  delay8_q_net <= en_pxz;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x15 
  port map (
    p => slice16_y_net,
    en => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x1
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x16 
  port map (
    p => slice18_y_net,
    en => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x2
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x1 
  port map (
    p => slice20_y_net,
    en => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x3
  );
  subsystem9 : entity xil_defaultlib.fpga_model_subsystem9 
  port map (
    p => slice14_y_net,
    en => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x4
  );
  dpunit_rec_ibc1 : entity xil_defaultlib.fpga_model_dpunit_rec_ibc1 
  port map (
    z => concat_y_net_x3,
    mtx => slice2_y_net,
    enable => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p => concat_y_net
  );
  dpunit_rec_ibc2 : entity xil_defaultlib.fpga_model_dpunit_rec_ibc2 
  port map (
    z => concat_y_net_x3,
    mtx => slice11_y_net,
    enable => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p => concat_y_net_x0
  );
  dpunit_rec_ibc3 : entity xil_defaultlib.fpga_model_dpunit_rec_ibc3 
  port map (
    z => concat_y_net_x3,
    mtx => slice1_y_net,
    enable => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p => concat_y_net_x1
  );
  dpunit_rec_ibc4 : entity xil_defaultlib.fpga_model_dpunit_rec_ibc4 
  port map (
    z => concat_y_net_x3,
    mtx => slice3_y_net,
    enable => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p => concat_y_net_x2
  );
  concat2 : entity xil_defaultlib.sysgen_concat_b8f6051ae1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat2_y_net_x4,
    in1 => concat2_y_net_x1,
    in2 => concat2_y_net_x2,
    in3 => concat2_y_net_x3,
    y => concat2_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 839,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 629,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice11_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net_x1,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net_x0,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 419,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net_x2,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net_x2,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 209,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice3_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/DMM_IBC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dmm_ibc is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    seq_pmtx : in std_logic_vector( 4-1 downto 0 );
    en_pmtx : in std_logic_vector( 1-1 downto 0 );
    gate_ibc : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sigma_ibc : out std_logic_vector( 5-1 downto 0 )
  );
end fpga_model_dmm_ibc;
architecture structural of fpga_model_dmm_ibc is 
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 5-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice9_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal rom_data_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 840-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 1120-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 5-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 2-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 3-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 5-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 4-1 downto 0 );
  signal rom_data_net : std_logic_vector( 2-1 downto 0 );
begin
  sigma_ibc <= register_q_net;
  concat_y_net_x0 <= z;
  rom_data_net_x0 <= en;
  rom2_data_net <= seq_pmtx;
  rom1_data_net_x0 <= en_pmtx;
  inverter1_op_net <= gate_ibc;
  clk_net <= clk_1;
  ce_net <= ce_1;
  p_mtxrom : entity xil_defaultlib.fpga_model_p_mtxrom 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pmtx => concat2_y_net
  );
  diodestate : entity xil_defaultlib.fpga_model_diodestate 
  port map (
    p_vector => concat2_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    diodecomb => logical_y_net
  );
  pxz : entity xil_defaultlib.fpga_model_pxz 
  port map (
    z => concat_y_net_x0,
    mtx => concat2_y_net,
    en_pxz => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_vector => concat2_y_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_320fb5af81 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register1_q_net,
    in1 => slice8_y_net,
    in2 => inverter_op_net,
    in3 => slice9_y_net,
    y => concat_y_net
  );
  concat1 : entity xil_defaultlib.sysgen_concat_3b271adabb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => rom_data_net,
    in1 => rom1_data_net,
    y => concat1_y_net
  );
  concat3 : entity xil_defaultlib.sysgen_concat_4bf433b1a2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register1_q_net,
    in1 => rom2_data_net,
    y => concat3_y_net
  );
  delay8 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => rom1_data_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_813545833e 
  port map (
    clr => '0',
    ip => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  rom : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 2,
    latency => 1,
    mem_init_file => "xpm_fe186c_vivado.mem",
    mem_size => 32,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => slice6_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 3,
    latency => 1,
    mem_init_file => "xpm_b49492_vivado.mem",
    mem_size => 48,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 5,
    init_value => b"00000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => inverter1_op_net,
    en => rom_data_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 5,
    x_width => 6,
    y_width => 4
  )
  port map (
    x => logical_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 6,
    y_width => 2
  )
  port map (
    x => logical_y_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice7_y_net,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice7_y_net,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/ROM_NortonIBC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_rom_nortonibc is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    in_ibc : out std_logic_vector( 175-1 downto 0 )
  );
end fpga_model_rom_nortonibc;
architecture structural of fpga_model_rom_nortonibc is 
  signal concat_y_net : std_logic_vector( 175-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal register_q_net : std_logic_vector( 5-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  in_ibc <= concat_y_net;
  register_q_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_a2ed03212d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_67ede1_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_8c32e7_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_645cdd_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_07e65f_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_c333b0_vivado.mem",
    mem_size => 1120,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x23 is
  port (
    vac : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x23;
architecture structural of fpga_model_subsystem_x23 is 
  signal clk_net : std_logic;
  signal rom_data_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= reinterpret_output_port_net;
  rom_data_net_x0 <= vac;
  rom_data_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => rom_data_net_x0,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => register_q_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2/output/rectifier_diode/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x24 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x24;
architecture structural of fpga_model_subsystem_x24 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2/output/rectifier_diode/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x15 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x15;
architecture structural of fpga_model_subsystem1_x15 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2/output/rectifier_diode/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x20 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x20;
architecture structural of fpga_model_subsystem2_x20 is 
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2/output/rectifier_diode/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x20 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x20;
architecture structural of fpga_model_subsystem3_x20 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2/output/rectifier_diode
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_rectifier_diode is
  port (
    state : in std_logic_vector( 35-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    rect_diode : out std_logic_vector( 140-1 downto 0 )
  );
end fpga_model_rectifier_diode;
architecture structural of fpga_model_rectifier_diode is 
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 140-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
begin
  rect_diode <= concat_y_net;
  slice2_y_net <= state;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x24 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x15 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x20 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x20 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_c989b838dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    y => concat_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2/output
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_output is
  port (
    state : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sigma_rect : out std_logic_vector( 140-1 downto 0 )
  );
end fpga_model_output;
architecture structural of fpga_model_output is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 140-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sigma_rect <= concat_y_net_x0;
  concat_y_net <= state;
  clk_net <= clk_1;
  ce_net <= ce_1;
  rectifier_diode : entity xil_defaultlib.fpga_model_rectifier_diode 
  port map (
    state => slice2_y_net,
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    rect_diode => concat_y_net_x0
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/Z_generattion2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_z_generattion2 is
  port (
    vac : in std_logic_vector( 35-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    state : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z : out std_logic_vector( 175-1 downto 0 )
  );
end fpga_model_z_generattion2;
architecture structural of fpga_model_z_generattion2 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 140-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 175-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal rom_data_net_x0 : std_logic_vector( 35-1 downto 0 );
begin
  z <= concat_y_net_x1;
  rom_data_net_x0 <= vac;
  rom_data_net <= we;
  concat_y_net <= state;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x23 
  port map (
    vac => rom_data_net_x0,
    en => rom_data_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret_output_port_net
  );
  output : entity xil_defaultlib.fpga_model_output 
  port map (
    state => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sigma_rect => concat_y_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_efc28dc764 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => concat_y_net_x0,
    y => concat_y_net_x1
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC/Subsystem/ieinterprte_slice 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ieinterprte_slice is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_ieinterprte_slice;
architecture structural of fpga_model_ieinterprte_slice is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub4_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5851d07ad7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC/Subsystem/reintrprete_block
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block;
architecture structural of fpga_model_reintrprete_block is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC/Subsystem/reintrprete_block1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block1_x3 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block1_x3;
architecture structural of fpga_model_reintrprete_block1_x3 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult1_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC/Subsystem/reintrprete_block2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block2_x3 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block2_x3;
architecture structural of fpga_model_reintrprete_block2_x3 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult2_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC/Subsystem/reintrprete_block3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block3_x3 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block3_x3;
architecture structural of fpga_model_reintrprete_block3_x3 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult3_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC/Subsystem/reintrprete_block4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block4_x3 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block4_x3;
architecture structural of fpga_model_reintrprete_block4_x3 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult4_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x25 is
  port (
    z1 : in std_logic_vector( 35-1 downto 0 );
    z2 : in std_logic_vector( 35-1 downto 0 );
    z3 : in std_logic_vector( 35-1 downto 0 );
    z4 : in std_logic_vector( 35-1 downto 0 );
    z5 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x25;
architecture structural of fpga_model_subsystem_x25 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 47-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  x_val <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= z1;
  reinterpret1_output_port_net <= z2;
  reinterpret2_output_port_net <= z3;
  reinterpret3_output_port_net <= z4;
  reinterpret9_output_port_net <= z5;
  reinterpret4_output_port_net <= m1;
  reinterpret5_output_port_net <= m2;
  reinterpret6_output_port_net <= m3;
  reinterpret7_output_port_net <= m4;
  reinterpret11_output_port_net <= m5;
  clk_net <= clk_1;
  ce_net <= ce_1;
  ieinterprte_slice : entity xil_defaultlib.fpga_model_ieinterprte_slice 
  port map (
    in1 => addsub4_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reintrprete_block : entity xil_defaultlib.fpga_model_reintrprete_block 
  port map (
    din => mult_p_net,
    dout => reinterpret1_output_port_net_x1
  );
  reintrprete_block1 : entity xil_defaultlib.fpga_model_reintrprete_block1_x3 
  port map (
    din => mult1_p_net,
    dout => reinterpret1_output_port_net_x2
  );
  reintrprete_block2 : entity xil_defaultlib.fpga_model_reintrprete_block2_x3 
  port map (
    din => mult2_p_net,
    dout => reinterpret1_output_port_net_x3
  );
  reintrprete_block3 : entity xil_defaultlib.fpga_model_reintrprete_block3_x3 
  port map (
    din => mult3_p_net,
    dout => reinterpret1_output_port_net_x4
  );
  reintrprete_block4 : entity xil_defaultlib.fpga_model_reintrprete_block4_x3 
  port map (
    din => mult4_p_net,
    dout => reinterpret1_output_port_net_x5
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC/dpUnit_rec_IBC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_rec_ibc is
  port (
    z : in std_logic_vector( 175-1 downto 0 );
    mtx : in std_logic_vector( 175-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ieq_val_ibc : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_dpunit_rec_ibc;
architecture structural of fpga_model_dpunit_rec_ibc is 
  signal concat_y_net_x0 : std_logic_vector( 175-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 175-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  ieq_val_ibc <= reinterpret8_output_port_net;
  concat_y_net <= z;
  concat_y_net_x0 <= mtx;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x25 
  port map (
    z1 => reinterpret_output_port_net,
    z2 => reinterpret1_output_port_net,
    z3 => reinterpret2_output_port_net,
    z4 => reinterpret3_output_port_net,
    z5 => reinterpret9_output_port_net,
    m1 => reinterpret4_output_port_net,
    m2 => reinterpret5_output_port_net,
    m3 => reinterpret6_output_port_net,
    m4 => reinterpret7_output_port_net,
    m5 => reinterpret11_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => reinterpret1_output_port_net_x0
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice10_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_IBC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dmm_norton_ibc is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    state : in std_logic_vector( 36-1 downto 0 );
    vac : in std_logic_vector( 35-1 downto 0 );
    gate_ibc : in std_logic_vector( 1-1 downto 0 );
    envac : in std_logic_vector( 1-1 downto 0 );
    seq_pmtx : in std_logic_vector( 4-1 downto 0 );
    en_pmtx : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    zp_ibc : out std_logic_vector( 175-1 downto 0 );
    sigma_ibc : out std_logic_vector( 5-1 downto 0 );
    ieq_ibc : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_dmm_norton_ibc;
architecture structural of fpga_model_dmm_norton_ibc is 
  signal rom2_data_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 175-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal register_q_net : std_logic_vector( 5-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal rom_data_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net_x2 : std_logic_vector( 175-1 downto 0 );
begin
  zp_ibc <= concat_y_net_x1;
  sigma_ibc <= register_q_net;
  ieq_ibc <= reinterpret8_output_port_net;
  concat_y_net_x0 <= z;
  concat_y_net <= state;
  rom_data_net_x0 <= vac;
  inverter1_op_net <= gate_ibc;
  rom_data_net <= envac;
  rom2_data_net <= seq_pmtx;
  rom1_data_net <= en_pmtx;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dmm_ibc : entity xil_defaultlib.fpga_model_dmm_ibc 
  port map (
    z => concat_y_net_x0,
    en => rom_data_net,
    seq_pmtx => rom2_data_net,
    en_pmtx => rom1_data_net,
    gate_ibc => inverter1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sigma_ibc => register_q_net
  );
  rom_nortonibc : entity xil_defaultlib.fpga_model_rom_nortonibc 
  port map (
    addr => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    in_ibc => concat_y_net_x2
  );
  z_generattion2 : entity xil_defaultlib.fpga_model_z_generattion2 
  port map (
    vac => rom_data_net_x0,
    we => rom_data_net,
    state => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z => concat_y_net_x1
  );
  dpunit_rec_ibc : entity xil_defaultlib.fpga_model_dpunit_rec_ibc 
  port map (
    z => concat_y_net_x1,
    mtx => concat_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ieq_val_ibc => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/P_mtxROM_LLC/Pmtx_row1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row1_x0 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_pmtx_row1_x0;
architecture structural of fpga_model_pmtx_row1_x0 is 
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom11_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom10_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 385-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
  signal rom9_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_d1202e7ef0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    in6 => reinterpret1_output_port_net,
    in7 => reinterpret4_output_port_net,
    in8 => reinterpret5_output_port_net,
    in9 => reinterpret6_output_port_net,
    in10 => reinterpret2_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_f6baef_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom10 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_7e9e01_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom10_data_net
  );
  rom11 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_fb4713_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom11_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_0567fb_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_f27b6e_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_76329e_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_af2378_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_de37f7_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  rom7 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_92336a_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  rom8 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_1b664a_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  rom9 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_b5c66b_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom9_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom11_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom9_data_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom10_data_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/P_mtxROM_LLC/Pmtx_row2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row2_x0 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_pmtx_row2_x0;
architecture structural of fpga_model_pmtx_row2_x0 is 
  signal concat2_y_net : std_logic_vector( 385-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom10_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom11_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom9_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_d1202e7ef0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    in6 => reinterpret1_output_port_net,
    in7 => reinterpret4_output_port_net,
    in8 => reinterpret5_output_port_net,
    in9 => reinterpret6_output_port_net,
    in10 => reinterpret2_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_1bdc83_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom10 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_2c1375_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom10_data_net
  );
  rom11 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_fe6891_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom11_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_43e0b8_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_9eee46_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_08059f_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_6c0e5a_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_f66055_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  rom7 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_03f4b9_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  rom8 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_55476b_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  rom9 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_e7183b_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom9_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom11_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom9_data_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom10_data_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/P_mtxROM_LLC/Pmtx_row3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row3_x0 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_pmtx_row3_x0;
architecture structural of fpga_model_pmtx_row3_x0 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom10_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 385-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom11_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom9_data_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_d1202e7ef0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    in6 => reinterpret1_output_port_net,
    in7 => reinterpret4_output_port_net,
    in8 => reinterpret5_output_port_net,
    in9 => reinterpret6_output_port_net,
    in10 => reinterpret2_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_cefb58_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom10 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_f72fb4_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom10_data_net
  );
  rom11 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_1635bf_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom11_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_49eee0_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_1b43cd_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_5d8f22_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_fb4572_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_fcfd46_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  rom7 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_de6b63_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  rom8 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_7058e2_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  rom9 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_1681b1_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom9_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom11_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom9_data_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom10_data_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/P_mtxROM_LLC/Pmtx_row4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pmtx_row4_x0 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_row : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_pmtx_row4_x0;
architecture structural of fpga_model_pmtx_row4_x0 is 
  signal concat2_y_net : std_logic_vector( 385-1 downto 0 );
  signal ce_net : std_logic;
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom11_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom10_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom9_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  p_row <= concat2_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat2 : entity xil_defaultlib.sysgen_concat_d1202e7ef0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret7_output_port_net,
    in2 => reinterpret8_output_port_net,
    in3 => reinterpret9_output_port_net,
    in4 => reinterpret10_output_port_net,
    in5 => reinterpret11_output_port_net,
    in6 => reinterpret1_output_port_net,
    in7 => reinterpret4_output_port_net,
    in8 => reinterpret5_output_port_net,
    in9 => reinterpret6_output_port_net,
    in10 => reinterpret2_output_port_net,
    y => concat2_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_37ee34_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom10 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_5aef26_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom10_data_net
  );
  rom11 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_97ae52_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom11_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_400f8b_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_63dcbf_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_bf2ea8_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_e58691_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_c77305_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  rom7 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_cc09bf_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  rom8 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_1790e8_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  rom9 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_14b4de_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom9_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom11_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom9_data_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom10_data_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/P_mtxROM_LLC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_p_mtxrom_llc is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pmtx : out std_logic_vector( 1540-1 downto 0 )
  );
end fpga_model_p_mtxrom_llc;
architecture structural of fpga_model_p_mtxrom_llc is 
  signal concat2_y_net_x3 : std_logic_vector( 1540-1 downto 0 );
  signal clk_net : std_logic;
  signal concat2_y_net_x1 : std_logic_vector( 385-1 downto 0 );
  signal ce_net : std_logic;
  signal concat2_y_net_x2 : std_logic_vector( 385-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 385-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
begin
  pmtx <= concat2_y_net_x3;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pmtx_row1 : entity xil_defaultlib.fpga_model_pmtx_row1_x0 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net_x2
  );
  pmtx_row2 : entity xil_defaultlib.fpga_model_pmtx_row2_x0 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net_x1
  );
  pmtx_row3 : entity xil_defaultlib.fpga_model_pmtx_row3_x0 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net_x0
  );
  pmtx_row4 : entity xil_defaultlib.fpga_model_pmtx_row4_x0 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_row => concat2_y_net
  );
  concat2 : entity xil_defaultlib.sysgen_concat_f4ddae805c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat2_y_net_x2,
    in1 => concat2_y_net_x1,
    in2 => concat2_y_net_x0,
    in3 => concat2_y_net,
    y => concat2_y_net_x3
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/inverter
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_inverter is
  port (
    gatea : in std_logic_vector( 1-1 downto 0 );
    gateb : in std_logic_vector( 1-1 downto 0 );
    gatec : in std_logic_vector( 1-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    comb_inv : out std_logic_vector( 3-1 downto 0 )
  );
end fpga_model_inverter;
architecture structural of fpga_model_inverter is 
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal rom_data_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register2_q_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
begin
  comb_inv <= rom_data_net_x0;
  inverter1_op_net <= gatea;
  inverter2_op_net <= gateb;
  inverter3_op_net <= gatec;
  rom_data_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_10dd921f70 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    y => concat_y_net
  );
  rom : entity xil_defaultlib.fpga_model_xlsprom_dist 
  generic map (
    addr_width => 3,
    c_address_width => 4,
    c_width => 3,
    core_name0 => "fpga_model_dist_mem_gen_i0",
    latency => 0
  )
  port map (
    en => "1",
    addr => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net_x0
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => inverter1_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => inverter2_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => inverter3_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x26 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x26;
architecture structural of fpga_model_subsystem_x26 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x22 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x22;
architecture structural of fpga_model_subsystem2_x22 is 
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x21 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x21;
architecture structural of fpga_model_subsystem3_x21 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x4 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x4;
architecture structural of fpga_model_subsystem4_x4 is 
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x3 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x3;
architecture structural of fpga_model_subsystem5_x3 is 
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x3 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6_x3;
architecture structural of fpga_model_subsystem6_x3 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x3 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7_x3;
architecture structural of fpga_model_subsystem7_x3 is 
  signal ce_net : std_logic;
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8_x3 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8_x3;
architecture structural of fpga_model_subsystem8_x3 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice17_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice17_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice17_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x21 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem2_x21;
architecture structural of fpga_model_subsystem2_x21 is 
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice16_y_net <= p;
  slice17_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x26 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x22 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x21 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x4 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x3 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x3 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x3 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8_x3 
  port map (
    we => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice16_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x27 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x27;
architecture structural of fpga_model_subsystem_x27 is 
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x23 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x23;
architecture structural of fpga_model_subsystem2_x23 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x23 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x23;
architecture structural of fpga_model_subsystem3_x23 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x5 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x5;
architecture structural of fpga_model_subsystem4_x5 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x4 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x4;
architecture structural of fpga_model_subsystem5_x4 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x4 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6_x4;
architecture structural of fpga_model_subsystem6_x4 is 
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x4 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7_x4;
architecture structural of fpga_model_subsystem7_x4 is 
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8_x4 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8_x4;
architecture structural of fpga_model_subsystem8_x4 is 
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice19_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice19_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice19_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x22 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem3_x22;
architecture structural of fpga_model_subsystem3_x22 is 
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice18_y_net <= p;
  slice19_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x27 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x23 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x23 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x5 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x4 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x4 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x4 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8_x4 
  port map (
    we => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice18_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x28 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x28;
architecture structural of fpga_model_subsystem_x28 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x24 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x24;
architecture structural of fpga_model_subsystem2_x24 is 
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x24 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x24;
architecture structural of fpga_model_subsystem3_x24 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x7 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x7;
architecture structural of fpga_model_subsystem4_x7 is 
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x5 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x5;
architecture structural of fpga_model_subsystem5_x5 is 
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x5 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6_x5;
architecture structural of fpga_model_subsystem6_x5 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x5 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7_x5;
architecture structural of fpga_model_subsystem7_x5 is 
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8_x5 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8_x5;
architecture structural of fpga_model_subsystem8_x5 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice21_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice21_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice21_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x6 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem4_x6;
architecture structural of fpga_model_subsystem4_x6 is 
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice20_y_net <= p;
  slice21_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x28 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x24 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x24 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x7 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x5 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x5 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x5 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8_x5 
  port map (
    we => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice20_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x29 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x29;
architecture structural of fpga_model_subsystem_x29 is 
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x25 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x25;
architecture structural of fpga_model_subsystem2_x25 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x25 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x25;
architecture structural of fpga_model_subsystem3_x25 is 
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x8 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x8;
architecture structural of fpga_model_subsystem4_x8 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x6 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x6;
architecture structural of fpga_model_subsystem5_x6 is 
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x6 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem6_x6;
architecture structural of fpga_model_subsystem6_x6 is 
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_ebea2d1b4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x6 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem7_x6;
architecture structural of fpga_model_subsystem7_x6 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_4434183d7c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem8_x6 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem8_x6;
architecture structural of fpga_model_subsystem8_x6 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice15_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_0d561c1279 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 7,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 0,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice15_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice15_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/Subsystem9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem9_x0 is
  port (
    p : in std_logic_vector( 35-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 280-1 downto 0 )
  );
end fpga_model_subsystem9_x0;
architecture structural of fpga_model_subsystem9_x0 is 
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 280-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal register6_q_net : std_logic_vector( 35-1 downto 0 );
  signal register5_q_net : std_logic_vector( 35-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal register7_q_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
begin
  dout <= concat2_y_net;
  slice14_y_net <= p;
  slice15_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x29 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x25 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x25 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x8 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x6 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x6 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x4
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x6 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x5
  );
  subsystem8 : entity xil_defaultlib.fpga_model_subsystem8_x6 
  port map (
    we => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x6
  );
  concat2 : entity xil_defaultlib.sysgen_concat_11bec897ff 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    in5 => register5_q_net,
    in6 => register6_q_net,
    in7 => register7_q_net,
    y => concat2_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice14_y_net,
    en => logical1_y_net_x6,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x30 is
  port (
    in1 : in std_logic_vector( 49-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x30;
architecture structural of fpga_model_subsystem_x30 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 49-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub9_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_130a4d8f89 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub9_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 49,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete;
architecture structural of fpga_model_reinterprete is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete1;
architecture structural of fpga_model_reinterprete1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete10 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete10;
architecture structural of fpga_model_reinterprete10 is 
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult10_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult10_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete2;
architecture structural of fpga_model_reinterprete2 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete3;
architecture structural of fpga_model_reinterprete3 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete4;
architecture structural of fpga_model_reinterprete4 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete5;
architecture structural of fpga_model_reinterprete5 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete6 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete6;
architecture structural of fpga_model_reinterprete6 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult6_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult6_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete7 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete7;
architecture structural of fpga_model_reinterprete7 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult7_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult7_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete8 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete8;
architecture structural of fpga_model_reinterprete8 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult8_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult8_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1/reinterprete9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete9 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete9;
architecture structural of fpga_model_reinterprete9 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult9_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult9_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x16 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    v7 : in std_logic_vector( 35-1 downto 0 );
    v8 : in std_logic_vector( 35-1 downto 0 );
    v9 : in std_logic_vector( 35-1 downto 0 );
    v10 : in std_logic_vector( 35-1 downto 0 );
    v11 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    m7 : in std_logic_vector( 35-1 downto 0 );
    m8 : in std_logic_vector( 35-1 downto 0 );
    m9 : in std_logic_vector( 35-1 downto 0 );
    m10 : in std_logic_vector( 35-1 downto 0 );
    m11 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x16;
architecture structural of fpga_model_subsystem1_x16 is 
  signal clk_net : std_logic;
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x11 : std_logic_vector( 45-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub7_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
  signal addsub8_s_net : std_logic_vector( 48-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret6_output_port_net <= v7;
  reinterpret7_output_port_net <= v8;
  reinterpret8_output_port_net <= v9;
  reinterpret9_output_port_net <= v10;
  reinterpret10_output_port_net <= v11;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret15_output_port_net <= m5;
  reinterpret16_output_port_net <= m6;
  reinterpret17_output_port_net <= m7;
  reinterpret18_output_port_net <= m8;
  reinterpret19_output_port_net <= m9;
  reinterpret20_output_port_net <= m10;
  reinterpret21_output_port_net <= m11;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x30 
  port map (
    in1 => addsub9_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.fpga_model_reinterprete 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.fpga_model_reinterprete1 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete10 : entity xil_defaultlib.fpga_model_reinterprete10 
  port map (
    in1 => mult10_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete2 : entity xil_defaultlib.fpga_model_reinterprete2 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete3 : entity xil_defaultlib.fpga_model_reinterprete3 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete4 : entity xil_defaultlib.fpga_model_reinterprete4 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  reinterprete5 : entity xil_defaultlib.fpga_model_reinterprete5 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x7
  );
  reinterprete6 : entity xil_defaultlib.fpga_model_reinterprete6 
  port map (
    in1 => mult6_p_net,
    out1 => reinterpret1_output_port_net_x8
  );
  reinterprete7 : entity xil_defaultlib.fpga_model_reinterprete7 
  port map (
    in1 => mult7_p_net,
    out1 => reinterpret1_output_port_net_x9
  );
  reinterprete8 : entity xil_defaultlib.fpga_model_reinterprete8 
  port map (
    in1 => mult8_p_net,
    out1 => reinterpret1_output_port_net_x10
  );
  reinterprete9 : entity xil_defaultlib.fpga_model_reinterprete9 
  port map (
    in1 => mult9_p_net,
    out1 => reinterpret1_output_port_net_x11
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x6,
    b => reinterpret1_output_port_net_x7,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x8,
    b => reinterpret1_output_port_net_x9,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x10,
    b => reinterpret1_output_port_net_x11,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  addsub7 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub4_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub7_s_net
  );
  addsub8 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => addsub6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub8_s_net
  );
  addsub9 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 48,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 49,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 49
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub8_s_net,
    b => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub9_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 47
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub7_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult10 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret21_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult10_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
  mult6 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret6_output_port_net,
    b => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult6_p_net
  );
  mult7 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret7_output_port_net,
    b => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult7_p_net
  );
  mult8 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret8_output_port_net,
    b => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult8_p_net
  );
  mult9 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult9_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit is
  port (
    z : in std_logic_vector( 385-1 downto 0 );
    p : in std_logic_vector( 385-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pxz : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit;
architecture structural of fpga_model_dpunit is 
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 385-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  pxz <= concat_y_net;
  concat_y_net_x0 <= z;
  slice1_y_net <= p;
  delay8_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x16 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    v7 => reinterpret6_output_port_net,
    v8 => reinterpret7_output_port_net,
    v9 => reinterpret8_output_port_net,
    v10 => reinterpret9_output_port_net,
    v11 => reinterpret10_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret15_output_port_net,
    m6 => reinterpret16_output_port_net,
    m7 => reinterpret17_output_port_net,
    m8 => reinterpret18_output_port_net,
    m9 => reinterpret19_output_port_net,
    m10 => reinterpret20_output_port_net,
    m11 => reinterpret21_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net_x0,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret21_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net_x0
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x31 is
  port (
    in1 : in std_logic_vector( 49-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x31;
architecture structural of fpga_model_subsystem_x31 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 49-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub9_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_130a4d8f89 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub9_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 49,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete_x0;
architecture structural of fpga_model_reinterprete_x0 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete1_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete1_x0;
architecture structural of fpga_model_reinterprete1_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete10_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete10_x0;
architecture structural of fpga_model_reinterprete10_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult10_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult10_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete2_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete2_x0;
architecture structural of fpga_model_reinterprete2_x0 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete3_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete3_x0;
architecture structural of fpga_model_reinterprete3_x0 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete4_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete4_x0;
architecture structural of fpga_model_reinterprete4_x0 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete5_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete5_x0;
architecture structural of fpga_model_reinterprete5_x0 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete6_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete6_x0;
architecture structural of fpga_model_reinterprete6_x0 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult6_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult6_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete7_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete7_x0;
architecture structural of fpga_model_reinterprete7_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult7_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult7_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete8_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete8_x0;
architecture structural of fpga_model_reinterprete8_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult8_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult8_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1/reinterprete9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete9_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete9_x0;
architecture structural of fpga_model_reinterprete9_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult9_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult9_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x17 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    v7 : in std_logic_vector( 35-1 downto 0 );
    v8 : in std_logic_vector( 35-1 downto 0 );
    v9 : in std_logic_vector( 35-1 downto 0 );
    v10 : in std_logic_vector( 35-1 downto 0 );
    v11 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    m7 : in std_logic_vector( 35-1 downto 0 );
    m8 : in std_logic_vector( 35-1 downto 0 );
    m9 : in std_logic_vector( 35-1 downto 0 );
    m10 : in std_logic_vector( 35-1 downto 0 );
    m11 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x17;
architecture structural of fpga_model_subsystem1_x17 is 
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x11 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub7_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 47-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub8_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret6_output_port_net <= v7;
  reinterpret7_output_port_net <= v8;
  reinterpret8_output_port_net <= v9;
  reinterpret9_output_port_net <= v10;
  reinterpret10_output_port_net <= v11;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret15_output_port_net <= m5;
  reinterpret16_output_port_net <= m6;
  reinterpret17_output_port_net <= m7;
  reinterpret18_output_port_net <= m8;
  reinterpret19_output_port_net <= m9;
  reinterpret20_output_port_net <= m10;
  reinterpret21_output_port_net <= m11;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x31 
  port map (
    in1 => addsub9_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.fpga_model_reinterprete_x0 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.fpga_model_reinterprete1_x0 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete10 : entity xil_defaultlib.fpga_model_reinterprete10_x0 
  port map (
    in1 => mult10_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete2 : entity xil_defaultlib.fpga_model_reinterprete2_x0 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete3 : entity xil_defaultlib.fpga_model_reinterprete3_x0 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete4 : entity xil_defaultlib.fpga_model_reinterprete4_x0 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  reinterprete5 : entity xil_defaultlib.fpga_model_reinterprete5_x0 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x7
  );
  reinterprete6 : entity xil_defaultlib.fpga_model_reinterprete6_x0 
  port map (
    in1 => mult6_p_net,
    out1 => reinterpret1_output_port_net_x8
  );
  reinterprete7 : entity xil_defaultlib.fpga_model_reinterprete7_x0 
  port map (
    in1 => mult7_p_net,
    out1 => reinterpret1_output_port_net_x9
  );
  reinterprete8 : entity xil_defaultlib.fpga_model_reinterprete8_x0 
  port map (
    in1 => mult8_p_net,
    out1 => reinterpret1_output_port_net_x10
  );
  reinterprete9 : entity xil_defaultlib.fpga_model_reinterprete9_x0 
  port map (
    in1 => mult9_p_net,
    out1 => reinterpret1_output_port_net_x11
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x6,
    b => reinterpret1_output_port_net_x7,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x8,
    b => reinterpret1_output_port_net_x9,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x10,
    b => reinterpret1_output_port_net_x11,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  addsub7 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub4_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub7_s_net
  );
  addsub8 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => addsub6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub8_s_net
  );
  addsub9 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 48,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 49,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 49
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub8_s_net,
    b => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub9_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 47
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub7_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult10 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret21_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult10_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
  mult6 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret6_output_port_net,
    b => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult6_p_net
  );
  mult7 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret7_output_port_net,
    b => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult7_p_net
  );
  mult8 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret8_output_port_net,
    b => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult8_p_net
  );
  mult9 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult9_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit1 is
  port (
    z : in std_logic_vector( 385-1 downto 0 );
    p : in std_logic_vector( 385-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pxz : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit1;
architecture structural of fpga_model_dpunit1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 385-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
begin
  pxz <= concat_y_net;
  concat_y_net_x0 <= z;
  slice2_y_net <= p;
  delay8_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x17 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    v7 => reinterpret6_output_port_net,
    v8 => reinterpret7_output_port_net,
    v9 => reinterpret8_output_port_net,
    v10 => reinterpret9_output_port_net,
    v11 => reinterpret10_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret15_output_port_net,
    m6 => reinterpret16_output_port_net,
    m7 => reinterpret17_output_port_net,
    m8 => reinterpret18_output_port_net,
    m9 => reinterpret19_output_port_net,
    m10 => reinterpret20_output_port_net,
    m11 => reinterpret21_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret21_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net_x0
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x32 is
  port (
    in1 : in std_logic_vector( 49-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x32;
architecture structural of fpga_model_subsystem_x32 is 
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 49-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub9_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_130a4d8f89 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub9_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 49,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete_x1;
architecture structural of fpga_model_reinterprete_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete1_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete1_x1;
architecture structural of fpga_model_reinterprete1_x1 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete10_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete10_x1;
architecture structural of fpga_model_reinterprete10_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult10_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult10_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete2_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete2_x1;
architecture structural of fpga_model_reinterprete2_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete3_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete3_x1;
architecture structural of fpga_model_reinterprete3_x1 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete4_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete4_x1;
architecture structural of fpga_model_reinterprete4_x1 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete5_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete5_x1;
architecture structural of fpga_model_reinterprete5_x1 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete6_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete6_x1;
architecture structural of fpga_model_reinterprete6_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult6_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult6_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete7_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete7_x1;
architecture structural of fpga_model_reinterprete7_x1 is 
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult7_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult7_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete8_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete8_x1;
architecture structural of fpga_model_reinterprete8_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult8_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult8_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1/reinterprete9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete9_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete9_x1;
architecture structural of fpga_model_reinterprete9_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult9_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult9_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x18 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    v7 : in std_logic_vector( 35-1 downto 0 );
    v8 : in std_logic_vector( 35-1 downto 0 );
    v9 : in std_logic_vector( 35-1 downto 0 );
    v10 : in std_logic_vector( 35-1 downto 0 );
    v11 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    m7 : in std_logic_vector( 35-1 downto 0 );
    m8 : in std_logic_vector( 35-1 downto 0 );
    m9 : in std_logic_vector( 35-1 downto 0 );
    m10 : in std_logic_vector( 35-1 downto 0 );
    m11 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x18;
architecture structural of fpga_model_subsystem1_x18 is 
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x11 : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub7_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub8_s_net : std_logic_vector( 48-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret6_output_port_net <= v7;
  reinterpret7_output_port_net <= v8;
  reinterpret8_output_port_net <= v9;
  reinterpret9_output_port_net <= v10;
  reinterpret10_output_port_net <= v11;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret15_output_port_net <= m5;
  reinterpret16_output_port_net <= m6;
  reinterpret17_output_port_net <= m7;
  reinterpret18_output_port_net <= m8;
  reinterpret19_output_port_net <= m9;
  reinterpret20_output_port_net <= m10;
  reinterpret21_output_port_net <= m11;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x32 
  port map (
    in1 => addsub9_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.fpga_model_reinterprete_x1 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.fpga_model_reinterprete1_x1 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete10 : entity xil_defaultlib.fpga_model_reinterprete10_x1 
  port map (
    in1 => mult10_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete2 : entity xil_defaultlib.fpga_model_reinterprete2_x1 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete3 : entity xil_defaultlib.fpga_model_reinterprete3_x1 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete4 : entity xil_defaultlib.fpga_model_reinterprete4_x1 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  reinterprete5 : entity xil_defaultlib.fpga_model_reinterprete5_x1 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x7
  );
  reinterprete6 : entity xil_defaultlib.fpga_model_reinterprete6_x1 
  port map (
    in1 => mult6_p_net,
    out1 => reinterpret1_output_port_net_x8
  );
  reinterprete7 : entity xil_defaultlib.fpga_model_reinterprete7_x1 
  port map (
    in1 => mult7_p_net,
    out1 => reinterpret1_output_port_net_x9
  );
  reinterprete8 : entity xil_defaultlib.fpga_model_reinterprete8_x1 
  port map (
    in1 => mult8_p_net,
    out1 => reinterpret1_output_port_net_x10
  );
  reinterprete9 : entity xil_defaultlib.fpga_model_reinterprete9_x1 
  port map (
    in1 => mult9_p_net,
    out1 => reinterpret1_output_port_net_x11
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x6,
    b => reinterpret1_output_port_net_x7,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x8,
    b => reinterpret1_output_port_net_x9,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x10,
    b => reinterpret1_output_port_net_x11,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  addsub7 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub4_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub7_s_net
  );
  addsub8 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => addsub6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub8_s_net
  );
  addsub9 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 48,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 49,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 49
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub8_s_net,
    b => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub9_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 47
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub7_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult10 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret21_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult10_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
  mult6 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret6_output_port_net,
    b => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult6_p_net
  );
  mult7 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret7_output_port_net,
    b => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult7_p_net
  );
  mult8 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret8_output_port_net,
    b => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult8_p_net
  );
  mult9 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult9_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit2 is
  port (
    z : in std_logic_vector( 385-1 downto 0 );
    p : in std_logic_vector( 385-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pxz : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit2;
architecture structural of fpga_model_dpunit2 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 385-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net_x0 : std_logic_vector( 35-1 downto 0 );
begin
  pxz <= concat_y_net;
  concat_y_net_x0 <= z;
  slice3_y_net <= p;
  delay8_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x18 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    v7 => reinterpret6_output_port_net,
    v8 => reinterpret7_output_port_net,
    v9 => reinterpret8_output_port_net,
    v10 => reinterpret9_output_port_net,
    v11 => reinterpret10_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret15_output_port_net,
    m6 => reinterpret16_output_port_net,
    m7 => reinterpret17_output_port_net,
    m8 => reinterpret18_output_port_net,
    m9 => reinterpret19_output_port_net,
    m10 => reinterpret20_output_port_net,
    m11 => reinterpret21_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret21_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net_x0
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x33 is
  port (
    in1 : in std_logic_vector( 49-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x33;
architecture structural of fpga_model_subsystem_x33 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 49-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub9_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_130a4d8f89 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub9_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 49,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete_x2;
architecture structural of fpga_model_reinterprete_x2 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete1_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete1_x2;
architecture structural of fpga_model_reinterprete1_x2 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete10_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete10_x2;
architecture structural of fpga_model_reinterprete10_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult10_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult10_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete2_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete2_x2;
architecture structural of fpga_model_reinterprete2_x2 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete3_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete3_x2;
architecture structural of fpga_model_reinterprete3_x2 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete4_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete4_x2;
architecture structural of fpga_model_reinterprete4_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete5_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete5_x2;
architecture structural of fpga_model_reinterprete5_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete6_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete6_x2;
architecture structural of fpga_model_reinterprete6_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult6_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult6_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete7_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete7_x2;
architecture structural of fpga_model_reinterprete7_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult7_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult7_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete8_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete8_x2;
architecture structural of fpga_model_reinterprete8_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult8_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult8_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1/reinterprete9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete9_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete9_x2;
architecture structural of fpga_model_reinterprete9_x2 is 
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult9_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult9_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x19 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    v7 : in std_logic_vector( 35-1 downto 0 );
    v8 : in std_logic_vector( 35-1 downto 0 );
    v9 : in std_logic_vector( 35-1 downto 0 );
    v10 : in std_logic_vector( 35-1 downto 0 );
    v11 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    m7 : in std_logic_vector( 35-1 downto 0 );
    m8 : in std_logic_vector( 35-1 downto 0 );
    m9 : in std_logic_vector( 35-1 downto 0 );
    m10 : in std_logic_vector( 35-1 downto 0 );
    m11 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x19;
architecture structural of fpga_model_subsystem1_x19 is 
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x11 : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub7_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
  signal addsub8_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret6_output_port_net <= v7;
  reinterpret7_output_port_net <= v8;
  reinterpret8_output_port_net <= v9;
  reinterpret9_output_port_net <= v10;
  reinterpret10_output_port_net <= v11;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret15_output_port_net <= m5;
  reinterpret16_output_port_net <= m6;
  reinterpret17_output_port_net <= m7;
  reinterpret18_output_port_net <= m8;
  reinterpret19_output_port_net <= m9;
  reinterpret20_output_port_net <= m10;
  reinterpret21_output_port_net <= m11;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x33 
  port map (
    in1 => addsub9_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.fpga_model_reinterprete_x2 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.fpga_model_reinterprete1_x2 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete10 : entity xil_defaultlib.fpga_model_reinterprete10_x2 
  port map (
    in1 => mult10_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete2 : entity xil_defaultlib.fpga_model_reinterprete2_x2 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete3 : entity xil_defaultlib.fpga_model_reinterprete3_x2 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete4 : entity xil_defaultlib.fpga_model_reinterprete4_x2 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  reinterprete5 : entity xil_defaultlib.fpga_model_reinterprete5_x2 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x7
  );
  reinterprete6 : entity xil_defaultlib.fpga_model_reinterprete6_x2 
  port map (
    in1 => mult6_p_net,
    out1 => reinterpret1_output_port_net_x8
  );
  reinterprete7 : entity xil_defaultlib.fpga_model_reinterprete7_x2 
  port map (
    in1 => mult7_p_net,
    out1 => reinterpret1_output_port_net_x9
  );
  reinterprete8 : entity xil_defaultlib.fpga_model_reinterprete8_x2 
  port map (
    in1 => mult8_p_net,
    out1 => reinterpret1_output_port_net_x10
  );
  reinterprete9 : entity xil_defaultlib.fpga_model_reinterprete9_x2 
  port map (
    in1 => mult9_p_net,
    out1 => reinterpret1_output_port_net_x11
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x6,
    b => reinterpret1_output_port_net_x7,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x8,
    b => reinterpret1_output_port_net_x9,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x10,
    b => reinterpret1_output_port_net_x11,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  addsub7 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub4_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub7_s_net
  );
  addsub8 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => addsub6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub8_s_net
  );
  addsub9 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 48,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 49,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 49
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub8_s_net,
    b => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub9_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 47
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub7_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult10 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret21_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult10_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
  mult6 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret6_output_port_net,
    b => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult6_p_net
  );
  mult7 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret7_output_port_net,
    b => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult7_p_net
  );
  mult8 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret8_output_port_net,
    b => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult8_p_net
  );
  mult9 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult9_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC/dpUnit3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit3 is
  port (
    z : in std_logic_vector( 385-1 downto 0 );
    p : in std_logic_vector( 385-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pxz : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit3;
architecture structural of fpga_model_dpunit3 is 
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 385-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
begin
  pxz <= concat_y_net;
  concat_y_net_x0 <= z;
  slice4_y_net <= p;
  delay8_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x19 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    v7 => reinterpret6_output_port_net,
    v8 => reinterpret7_output_port_net,
    v9 => reinterpret8_output_port_net,
    v10 => reinterpret9_output_port_net,
    v11 => reinterpret10_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret15_output_port_net,
    m6 => reinterpret16_output_port_net,
    m7 => reinterpret17_output_port_net,
    m8 => reinterpret18_output_port_net,
    m9 => reinterpret19_output_port_net,
    m10 => reinterpret20_output_port_net,
    m11 => reinterpret21_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret21_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net_x0,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net_x0
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/pxz_LLC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_pxz_llc is
  port (
    z : in std_logic_vector( 385-1 downto 0 );
    mtx : in std_logic_vector( 1540-1 downto 0 );
    en_pxz : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_vector : out std_logic_vector( 1120-1 downto 0 )
  );
end fpga_model_pxz_llc;
architecture structural of fpga_model_pxz_llc is 
  signal concat2_y_net_x3 : std_logic_vector( 280-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 385-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 1540-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 385-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal concat2_y_net_x1 : std_logic_vector( 280-1 downto 0 );
  signal concat2_y_net_x2 : std_logic_vector( 280-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice17_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net_x4 : std_logic_vector( 280-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 385-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 385-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 385-1 downto 0 );
begin
  p_vector <= concat2_y_net;
  concat_y_net_x3 <= z;
  concat2_y_net_x0 <= mtx;
  delay8_q_net <= en_pxz;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x21 
  port map (
    p => slice16_y_net,
    en => slice17_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x1
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x22 
  port map (
    p => slice18_y_net,
    en => slice19_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x2
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x6 
  port map (
    p => slice20_y_net,
    en => slice21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x3
  );
  subsystem9 : entity xil_defaultlib.fpga_model_subsystem9_x0 
  port map (
    p => slice14_y_net,
    en => slice15_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concat2_y_net_x4
  );
  dpunit : entity xil_defaultlib.fpga_model_dpunit 
  port map (
    z => concat_y_net_x3,
    p => slice1_y_net,
    we => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pxz => concat_y_net
  );
  dpunit1 : entity xil_defaultlib.fpga_model_dpunit1 
  port map (
    z => concat_y_net_x3,
    p => slice2_y_net,
    we => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pxz => concat_y_net_x0
  );
  dpunit2 : entity xil_defaultlib.fpga_model_dpunit2 
  port map (
    z => concat_y_net_x3,
    p => slice3_y_net,
    we => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pxz => concat_y_net_x1
  );
  dpunit3 : entity xil_defaultlib.fpga_model_dpunit3 
  port map (
    z => concat_y_net_x3,
    p => slice4_y_net,
    we => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pxz => concat_y_net_x2
  );
  concat2 : entity xil_defaultlib.sysgen_concat_b8f6051ae1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat2_y_net_x4,
    in1 => concat2_y_net_x1,
    in2 => concat2_y_net_x2,
    in3 => concat2_y_net_x3,
    y => concat2_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1155,
    new_msb => 1539,
    x_width => 1540,
    y_width => 385
  )
  port map (
    x => concat2_y_net_x0,
    y => slice1_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net_x0,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net_x1,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 770,
    new_msb => 1154,
    x_width => 1540,
    y_width => 385
  )
  port map (
    x => concat2_y_net_x0,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net_x2,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net_x2,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 385,
    new_msb => 769,
    x_width => 1540,
    y_width => 385
  )
  port map (
    x => concat2_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 384,
    x_width => 1540,
    y_width => 385
  )
  port map (
    x => concat2_y_net_x0,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_0/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x34 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x34;
architecture structural of fpga_model_subsystem_x34 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1085,
    new_msb => 1119,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_0/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x20 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x20;
architecture structural of fpga_model_subsystem1_x20 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1050,
    new_msb => 1084,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_0/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x26 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x26;
architecture structural of fpga_model_subsystem2_x26 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1015,
    new_msb => 1049,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_0/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x26 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x26;
architecture structural of fpga_model_subsystem3_x26 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 980,
    new_msb => 1014,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_0/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x9 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x9;
architecture structural of fpga_model_subsystem4_x9 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 945,
    new_msb => 979,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_0/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x7 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem5_x7;
architecture structural of fpga_model_subsystem5_x7 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 910,
    new_msb => 944,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_0
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_0_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_0_x0;
architecture structural of fpga_model_comb_0_x0 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x34 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x4
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x20 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x3
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x26 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x26 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x9 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x7 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_274fb5b964 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => slice7_y_net_x4,
    d1 => slice7_y_net_x3,
    d2 => slice7_y_net_x2,
    d3 => slice7_y_net_x1,
    d4 => slice7_y_net_x0,
    d5 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x35 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x35;
architecture structural of fpga_model_subsystem_x35 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 910,
    new_msb => 944,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x21 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x21;
architecture structural of fpga_model_subsystem1_x21 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 875,
    new_msb => 909,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x27 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x27;
architecture structural of fpga_model_subsystem2_x27 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 840,
    new_msb => 874,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_1_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_1_x0;
architecture structural of fpga_model_comb_1_x0 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x35 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x21 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x27 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_691ebf5459 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_16/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x36 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x36;
architecture structural of fpga_model_subsystem_x36 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1050,
    new_msb => 1084,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_16/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x22 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x22;
architecture structural of fpga_model_subsystem1_x22 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 455,
    new_msb => 489,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_16/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x28 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x28;
architecture structural of fpga_model_subsystem2_x28 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 454,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_16
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_16 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_16;
architecture structural of fpga_model_comb_16 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x36 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x22 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x28 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_2738c7d6af 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_691ebf5459 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_18/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x37 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x37;
architecture structural of fpga_model_subsystem_x37 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 805,
    new_msb => 839,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_18/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x23 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x23;
architecture structural of fpga_model_subsystem1_x23 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 454,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_18/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x29 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x29;
architecture structural of fpga_model_subsystem2_x29 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 385,
    new_msb => 419,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_18/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x27 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x27;
architecture structural of fpga_model_subsystem3_x27 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_18
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_18 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_18;
architecture structural of fpga_model_comb_18 is 
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x37 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x23 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x29 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x27 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_6c25aa4664 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x38 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x38;
architecture structural of fpga_model_subsystem_x38 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 945,
    new_msb => 979,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x24 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x24;
architecture structural of fpga_model_subsystem1_x24 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 805,
    new_msb => 839,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x30 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x30;
architecture structural of fpga_model_subsystem2_x30 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 770,
    new_msb => 804,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_2_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_2_x0;
architecture structural of fpga_model_comb_2_x0 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x38 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x24 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x30 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_f7f330e270 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_691ebf5459 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_22/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x39 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x39;
architecture structural of fpga_model_subsystem_x39 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 664,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_22/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x25 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x25;
architecture structural of fpga_model_subsystem1_x25 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_22
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_22 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_22;
architecture structural of fpga_model_comb_22 is 
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x39 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x25 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_73dbab0a2a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_24/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x40 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x40;
architecture structural of fpga_model_subsystem_x40 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 595,
    new_msb => 629,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_24/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x26 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x26;
architecture structural of fpga_model_subsystem1_x26 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 455,
    new_msb => 489,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_24/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x31 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x31;
architecture structural of fpga_model_subsystem2_x31 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_24/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x28 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x28;
architecture structural of fpga_model_subsystem3_x28 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_24
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_24_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_24_x0;
architecture structural of fpga_model_comb_24_x0 is 
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x40 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x26 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x31 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x28 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_687d9d81b8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_25/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x41 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x41;
architecture structural of fpga_model_subsystem_x41 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 490,
    new_msb => 524,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_25/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x27 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x27;
architecture structural of fpga_model_subsystem1_x27 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_25
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_25_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_25_x0;
architecture structural of fpga_model_comb_25_x0 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal ce_net : std_logic;
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x41 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x27 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_afd41d8059 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_26/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x42 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x42;
architecture structural of fpga_model_subsystem_x42 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 385,
    new_msb => 419,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_26/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x28 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x28;
architecture structural of fpga_model_subsystem1_x28 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_26
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_26_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_26_x0;
architecture structural of fpga_model_comb_26_x0 is 
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x42 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x28 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_786419cf71 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_32/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x43 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x43;
architecture structural of fpga_model_subsystem_x43 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1085,
    new_msb => 1119,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_32/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x29 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x29;
architecture structural of fpga_model_subsystem1_x29 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_32/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x32 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x32;
architecture structural of fpga_model_subsystem2_x32 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_32
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_32 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_32;
architecture structural of fpga_model_comb_32 is 
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x43 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x29 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x32 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_cc628edaec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_691ebf5459 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_33/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x44 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x44;
architecture structural of fpga_model_subsystem_x44 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 875,
    new_msb => 909,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_33/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x30 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x30;
architecture structural of fpga_model_subsystem1_x30 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_33/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x33 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x33;
architecture structural of fpga_model_subsystem2_x33 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_33/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x29 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x29;
architecture structural of fpga_model_subsystem3_x29 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_33
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_33 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_33;
architecture structural of fpga_model_comb_33 is 
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal ce_net : std_logic;
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x44 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x30 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x33 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x29 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_50bf0ac1df 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_36/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x45 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x45;
architecture structural of fpga_model_subsystem_x45 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 735,
    new_msb => 769,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_36/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x31 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x31;
architecture structural of fpga_model_subsystem1_x31 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_36/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x34 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x34;
architecture structural of fpga_model_subsystem2_x34 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_36/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x30 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x30;
architecture structural of fpga_model_subsystem3_x30 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_36
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_36_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_36_x0;
architecture structural of fpga_model_comb_36_x0 is 
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x45 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x31 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x34 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x30 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_c24e9434a8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_37/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x46 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x46;
architecture structural of fpga_model_subsystem_x46 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_37/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x32 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x32;
architecture structural of fpga_model_subsystem1_x32 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_37
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_37_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_37_x0;
architecture structural of fpga_model_comb_37_x0 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x46 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x32 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_74089c55d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_38/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x47 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x47;
architecture structural of fpga_model_subsystem_x47 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 665,
    new_msb => 699,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_38/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x33 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x33;
architecture structural of fpga_model_subsystem1_x33 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_38
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_38_x0 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_38_x0;
architecture structural of fpga_model_comb_38_x0 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x47 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x33 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_32f054597a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_4/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x48 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x48;
architecture structural of fpga_model_subsystem_x48 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 980,
    new_msb => 1014,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x34 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x34;
architecture structural of fpga_model_subsystem1_x34 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 735,
    new_msb => 769,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_4/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x35 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x35;
architecture structural of fpga_model_subsystem2_x35 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 700,
    new_msb => 734,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_4 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_4;
architecture structural of fpga_model_comb_4 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x48 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x34 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x35 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_3ad5355235 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_691ebf5459 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_41/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x49 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x49;
architecture structural of fpga_model_subsystem_x49 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 525,
    new_msb => 559,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_41/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x35 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x35;
architecture structural of fpga_model_subsystem1_x35 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_41
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_41 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_41;
architecture structural of fpga_model_comb_41 is 
  signal clk_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x49 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x35 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_34d22cc24e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_6/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x50 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x50;
architecture structural of fpga_model_subsystem_x50 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 770,
    new_msb => 804,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_6/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x36 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x36;
architecture structural of fpga_model_subsystem1_x36 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 700,
    new_msb => 734,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_6/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x36 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x36;
architecture structural of fpga_model_subsystem2_x36 is 
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 665,
    new_msb => 699,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_6/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x31 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x31;
architecture structural of fpga_model_subsystem3_x31 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 664,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_6 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_6;
architecture structural of fpga_model_comb_6 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x50 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x36 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x36 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x31 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_2cf28ba730 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_8/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x51 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x51;
architecture structural of fpga_model_subsystem_x51 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1015,
    new_msb => 1049,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_8/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x37 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x37;
architecture structural of fpga_model_subsystem1_x37 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 595,
    new_msb => 629,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_8/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x37 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x37;
architecture structural of fpga_model_subsystem2_x37 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 560,
    new_msb => 594,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_8 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_8;
architecture structural of fpga_model_comb_8 is 
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x51 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x37 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x37 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_a4a8ae43b0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_691ebf5459 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_9/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x52 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x52;
architecture structural of fpga_model_subsystem_x52 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 840,
    new_msb => 874,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_9/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x38 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x38;
architecture structural of fpga_model_subsystem1_x38 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 560,
    new_msb => 594,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_9/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x38 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x38;
architecture structural of fpga_model_subsystem2_x38 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 525,
    new_msb => 559,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_9/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x32 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x32;
architecture structural of fpga_model_subsystem3_x32 is 
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat2_y_net <= din;
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 490,
    new_msb => 524,
    x_width => 1120,
    y_width => 35
  )
  port map (
    x => concat2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState/comb_9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_comb_9 is
  port (
    din : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_comb_9;
architecture structural of fpga_model_comb_9 is 
  signal ce_net : std_logic;
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat2_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x52 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x38 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x38 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x32 
  port map (
    din => concat2_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6d6c78a49c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_f418bcd974 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_2f02611743 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_88d693d0b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_0ff420b4c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC/rec3ph-diodeState
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_rec3ph_diodestate is
  port (
    p_vector : in std_logic_vector( 1120-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    diodecomb : out std_logic_vector( 6-1 downto 0 )
  );
end fpga_model_rec3ph_diodestate;
architecture structural of fpga_model_rec3ph_diodestate is 
  signal logical_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1120-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net_x15 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x3 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x6 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x13 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x9 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x12 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x17 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x8 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x2 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x11 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x7 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x4 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x10 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x5 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x16 : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x14 : std_logic_vector( 6-1 downto 0 );
begin
  diodecomb <= logical_y_net;
  concat2_y_net <= p_vector;
  clk_net <= clk_1;
  ce_net <= ce_1;
  comb_0 : entity xil_defaultlib.fpga_model_comb_0_x0 
  port map (
    din => concat2_y_net,
    dout => mux_y_net
  );
  comb_1 : entity xil_defaultlib.fpga_model_comb_1_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x1
  );
  comb_16 : entity xil_defaultlib.fpga_model_comb_16 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x0
  );
  comb_18 : entity xil_defaultlib.fpga_model_comb_18 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x2
  );
  comb_2 : entity xil_defaultlib.fpga_model_comb_2_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x3
  );
  comb_22 : entity xil_defaultlib.fpga_model_comb_22 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x4
  );
  comb_24 : entity xil_defaultlib.fpga_model_comb_24_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x14
  );
  comb_25 : entity xil_defaultlib.fpga_model_comb_25_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x5
  );
  comb_26 : entity xil_defaultlib.fpga_model_comb_26_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x6
  );
  comb_32 : entity xil_defaultlib.fpga_model_comb_32 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x7
  );
  comb_33 : entity xil_defaultlib.fpga_model_comb_33 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x8
  );
  comb_36 : entity xil_defaultlib.fpga_model_comb_36_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x9
  );
  comb_37 : entity xil_defaultlib.fpga_model_comb_37_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x10
  );
  comb_38 : entity xil_defaultlib.fpga_model_comb_38_x0 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x11
  );
  comb_4 : entity xil_defaultlib.fpga_model_comb_4 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x12
  );
  comb_41 : entity xil_defaultlib.fpga_model_comb_41 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x13
  );
  comb_6 : entity xil_defaultlib.fpga_model_comb_6 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x15
  );
  comb_8 : entity xil_defaultlib.fpga_model_comb_8 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x16
  );
  comb_9 : entity xil_defaultlib.fpga_model_comb_9 
  port map (
    din => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x17
  );
  logical : entity xil_defaultlib.sysgen_logical_7d73fefc72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net,
    d1 => mux_y_net_x1,
    d2 => mux_y_net_x3,
    d3 => mux_y_net_x12,
    d4 => mux_y_net_x15,
    d5 => mux_y_net_x16,
    d6 => mux_y_net_x17,
    d7 => mux_y_net_x0,
    d8 => mux_y_net_x2,
    d9 => mux_y_net_x4,
    d10 => mux_y_net_x14,
    d11 => mux_y_net_x5,
    d12 => mux_y_net_x6,
    d13 => mux_y_net_x7,
    d14 => mux_y_net_x8,
    d15 => mux_y_net_x9,
    d16 => mux_y_net_x10,
    d17 => mux_y_net_x11,
    d18 => mux_y_net_x13,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/DMM_LLC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dmm_llc is
  port (
    z : in std_logic_vector( 385-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    seq_pmtx : in std_logic_vector( 4-1 downto 0 );
    en_pmtx : in std_logic_vector( 1-1 downto 0 );
    gatea : in std_logic_vector( 1-1 downto 0 );
    gateb : in std_logic_vector( 1-1 downto 0 );
    gatec : in std_logic_vector( 1-1 downto 0 );
    faultoutput : in std_logic_vector( 1-1 downto 0 );
    faultinverter : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sigma_llc : out std_logic_vector( 7-1 downto 0 )
  );
end fpga_model_dmm_llc;
architecture structural of fpga_model_dmm_llc is 
  signal romllc_data_net : std_logic_vector( 7-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 4-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal rom_data_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 1540-1 downto 0 );
  signal concat_y_net : std_logic_vector( 8-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal rom_data_net : std_logic_vector( 3-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 1120-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal romrect_data_net : std_logic_vector( 5-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
begin
  sigma_llc <= romllc_data_net;
  concat_y_net_x0 <= z;
  rom_data_net_x0 <= en;
  rom2_data_net <= seq_pmtx;
  rom1_data_net <= en_pmtx;
  inverter1_op_net <= gatea;
  inverter2_op_net <= gateb;
  inverter3_op_net <= gatec;
  constant1_op_net <= faultoutput;
  constant_op_net <= faultinverter;
  clk_net <= clk_1;
  ce_net <= ce_1;
  p_mtxrom_llc : entity xil_defaultlib.fpga_model_p_mtxrom_llc 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pmtx => concat2_y_net
  );
  inverter : entity xil_defaultlib.fpga_model_inverter 
  port map (
    gatea => inverter1_op_net,
    gateb => inverter2_op_net,
    gatec => inverter3_op_net,
    we => rom_data_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    comb_inv => rom_data_net
  );
  pxz_llc : entity xil_defaultlib.fpga_model_pxz_llc 
  port map (
    z => concat_y_net_x0,
    mtx => concat2_y_net,
    en_pxz => delay8_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_vector => concat2_y_net_x0
  );
  rec3ph_diodestate : entity xil_defaultlib.fpga_model_rec3ph_diodestate 
  port map (
    p_vector => concat2_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    diodecomb => logical_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_c655f7caa9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => rom_data_net,
    in1 => romrect_data_net,
    y => concat_y_net
  );
  concat3 : entity xil_defaultlib.sysgen_concat_ec2f744b43 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => rom_data_net,
    in3 => rom2_data_net,
    y => concat3_y_net
  );
  delay8 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  romllc : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 7,
    latency => 1,
    mem_init_file => "xpm_1f5a76_vivado.mem",
    mem_size => 1792,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    data => romllc_data_net
  );
  romrect : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 5,
    latency => 1,
    mem_init_file => "xpm_fc15ad_vivado.mem",
    mem_size => 320,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    data => romrect_data_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => constant_op_net,
    en => rom_data_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => constant1_op_net,
    en => rom_data_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/ROM_NortonLLC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_rom_nortonllc is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    in_llc : out std_logic_vector( 350-1 downto 0 )
  );
end fpga_model_rom_nortonllc;
architecture structural of fpga_model_rom_nortonllc is 
  signal concat_y_net : std_logic_vector( 350-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom10_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom9_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 35-1 downto 0 );
begin
  in_llc <= concat_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_838d454990 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    in6 => reinterpret6_output_port_net,
    in7 => reinterpret7_output_port_net,
    in8 => reinterpret8_output_port_net,
    in9 => reinterpret9_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_2a83fb_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom10 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_faa444_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom10_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_678a85_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_2666e7_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_b050db_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_e5bffa_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_7b05c9_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  rom7 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_b61188_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  rom8 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_2e2ff7_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  rom9 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_786ef6_vivado.mem",
    mem_size => 17920,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom9_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom9_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom10_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x53 is
  port (
    in1 : in std_logic_vector( 49-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x53;
architecture structural of fpga_model_subsystem_x53 is 
  signal reinterpret_output_port_net : std_logic_vector( 49-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub9_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_130a4d8f89 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub9_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 49,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete_x3;
architecture structural of fpga_model_reinterprete_x3 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete1_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete1_x3;
architecture structural of fpga_model_reinterprete1_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete2_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete2_x3;
architecture structural of fpga_model_reinterprete2_x3 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete3_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete3_x3;
architecture structural of fpga_model_reinterprete3_x3 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete4_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete4_x3;
architecture structural of fpga_model_reinterprete4_x3 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete5_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete5_x3;
architecture structural of fpga_model_reinterprete5_x3 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete6_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete6_x3;
architecture structural of fpga_model_reinterprete6_x3 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult6_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult6_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete7_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete7_x3;
architecture structural of fpga_model_reinterprete7_x3 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult7_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult7_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete8_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete8_x3;
architecture structural of fpga_model_reinterprete8_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult8_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult8_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1/reinterprete9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete9_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete9_x3;
architecture structural of fpga_model_reinterprete9_x3 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult9_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult9_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x39 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    v7 : in std_logic_vector( 35-1 downto 0 );
    v8 : in std_logic_vector( 35-1 downto 0 );
    v9 : in std_logic_vector( 35-1 downto 0 );
    v10 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    m7 : in std_logic_vector( 35-1 downto 0 );
    m8 : in std_logic_vector( 35-1 downto 0 );
    m9 : in std_logic_vector( 35-1 downto 0 );
    m10 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x39;
architecture structural of fpga_model_subsystem1_x39 is 
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub8_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 46-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret6_output_port_net <= v7;
  reinterpret7_output_port_net <= v8;
  reinterpret8_output_port_net <= v9;
  reinterpret9_output_port_net <= v10;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret15_output_port_net <= m5;
  reinterpret16_output_port_net <= m6;
  reinterpret17_output_port_net <= m7;
  reinterpret18_output_port_net <= m8;
  reinterpret19_output_port_net <= m9;
  reinterpret20_output_port_net <= m10;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x53 
  port map (
    in1 => addsub9_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.fpga_model_reinterprete_x3 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.fpga_model_reinterprete1_x3 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.fpga_model_reinterprete2_x3 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.fpga_model_reinterprete3_x3 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.fpga_model_reinterprete4_x3 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.fpga_model_reinterprete5_x3 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  reinterprete6 : entity xil_defaultlib.fpga_model_reinterprete6_x3 
  port map (
    in1 => mult6_p_net,
    out1 => reinterpret1_output_port_net_x7
  );
  reinterprete7 : entity xil_defaultlib.fpga_model_reinterprete7_x3 
  port map (
    in1 => mult7_p_net,
    out1 => reinterpret1_output_port_net_x8
  );
  reinterprete8 : entity xil_defaultlib.fpga_model_reinterprete8_x3 
  port map (
    in1 => mult8_p_net,
    out1 => reinterpret1_output_port_net_x9
  );
  reinterprete9 : entity xil_defaultlib.fpga_model_reinterprete9_x3 
  port map (
    in1 => mult9_p_net,
    out1 => reinterpret1_output_port_net_x10
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x7,
    b => reinterpret1_output_port_net_x8,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x9,
    b => reinterpret1_output_port_net_x10,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  addsub8 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => addsub6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub8_s_net
  );
  addsub9 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 48,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 49,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 49
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub8_s_net,
    b => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub9_s_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  delay2 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub4_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
  mult6 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret6_output_port_net,
    b => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult6_p_net
  );
  mult7 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret7_output_port_net,
    b => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult7_p_net
  );
  mult8 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret8_output_port_net,
    b => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult8_p_net
  );
  mult9 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult9_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/dpUnit1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit1_x0 is
  port (
    z : in std_logic_vector( 350-1 downto 0 );
    w : in std_logic_vector( 350-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ieq_val_llc : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_dpunit1_x0;
architecture structural of fpga_model_dpunit1_x0 is 
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 350-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 350-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
begin
  ieq_val_llc <= reinterpret22_output_port_net;
  concat1_y_net <= z;
  concat_y_net <= w;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x39 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    v7 => reinterpret6_output_port_net,
    v8 => reinterpret7_output_port_net,
    v9 => reinterpret8_output_port_net,
    v10 => reinterpret9_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret15_output_port_net,
    m6 => reinterpret16_output_port_net,
    m7 => reinterpret17_output_port_net,
    m8 => reinterpret18_output_port_net,
    m9 => reinterpret19_output_port_net,
    m10 => reinterpret20_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat_y_net,
    y => slice20_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 350,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/first5/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x54 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x54;
architecture structural of fpga_model_subsystem_x54 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/first5/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x41 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x41;
architecture structural of fpga_model_subsystem1_x41 is 
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/first5/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x39 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x39;
architecture structural of fpga_model_subsystem2_x39 is 
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/first5/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x33 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x33;
architecture structural of fpga_model_subsystem3_x33 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/first5/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x10 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x10;
architecture structural of fpga_model_subsystem4_x10 is 
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice3_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/first5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_first5 is
  port (
    state : in std_logic_vector( 35-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    state_out : out std_logic_vector( 175-1 downto 0 )
  );
end fpga_model_first5;
architecture structural of fpga_model_first5 is 
  signal ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 175-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  state_out <= concat1_y_net;
  slice2_y_net <= state;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x54 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x41 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x39 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x33 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x10 
  port map (
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  concat1 : entity xil_defaultlib.sysgen_concat_a2ed03212d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    y => concat1_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice2_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/second5/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x55 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x55;
architecture structural of fpga_model_subsystem_x55 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/second5/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x42 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x42;
architecture structural of fpga_model_subsystem1_x42 is 
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/second5/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x40 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x40;
architecture structural of fpga_model_subsystem2_x40 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/second5/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x34 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x34;
architecture structural of fpga_model_subsystem3_x34 is 
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/second5/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x11 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x11;
architecture structural of fpga_model_subsystem4_x11 is 
  signal ce_net : std_logic;
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1/second5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_second5 is
  port (
    state : in std_logic_vector( 35-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    state_out : out std_logic_vector( 175-1 downto 0 )
  );
end fpga_model_second5;
architecture structural of fpga_model_second5 is 
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal concat1_y_net : std_logic_vector( 175-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
begin
  state_out <= concat1_y_net;
  slice4_y_net <= state;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x55 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x42 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x40 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x34 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x11 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  concat1 : entity xil_defaultlib.sysgen_concat_a2ed03212d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    y => concat1_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x40 is
  port (
    state : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    states : out std_logic_vector( 350-1 downto 0 )
  );
end fpga_model_subsystem1_x40;
architecture structural of fpga_model_subsystem1_x40 is 
  signal concat1_y_net_x1 : std_logic_vector( 350-1 downto 0 );
  signal concat_y_net : std_logic_vector( 72-1 downto 0 );
  signal concat1_y_net_x0 : std_logic_vector( 175-1 downto 0 );
  signal ce_net : std_logic;
  signal concat1_y_net : std_logic_vector( 175-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  states <= concat1_y_net_x1;
  concat_y_net <= state;
  clk_net <= clk_1;
  ce_net <= ce_1;
  first5 : entity xil_defaultlib.fpga_model_first5 
  port map (
    state => slice2_y_net,
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    state_out => concat1_y_net_x0
  );
  second5 : entity xil_defaultlib.fpga_model_second5 
  port map (
    state => slice4_y_net,
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    state_out => concat1_y_net
  );
  concat1 : entity xil_defaultlib.sysgen_concat_dadad85e02 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat1_y_net_x0,
    in1 => concat1_y_net,
    y => concat1_y_net_x1
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice1_y_net,
    y => slice5_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC/state_LLC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_state_llc is
  port (
    state : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z : out std_logic_vector( 350-1 downto 0 )
  );
end fpga_model_state_llc;
architecture structural of fpga_model_state_llc is 
  signal concat1_y_net : std_logic_vector( 350-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 72-1 downto 0 );
  signal ce_net : std_logic;
begin
  z <= concat1_y_net;
  concat_y_net <= state;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x40 
  port map (
    state => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    states => concat1_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/DMM_Norton_LLC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dmm_norton_llc is
  port (
    enavac : in std_logic_vector( 1-1 downto 0 );
    seq_pmtx : in std_logic_vector( 4-1 downto 0 );
    en_pmtx : in std_logic_vector( 1-1 downto 0 );
    gatea : in std_logic_vector( 1-1 downto 0 );
    gateb : in std_logic_vector( 1-1 downto 0 );
    gatec : in std_logic_vector( 1-1 downto 0 );
    states : in std_logic_vector( 72-1 downto 0 );
    z : in std_logic_vector( 385-1 downto 0 );
    faultoutput : in std_logic_vector( 1-1 downto 0 );
    faultinverter : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ieq_llc : out std_logic_vector( 35-1 downto 0 );
    sigma_llc : out std_logic_vector( 7-1 downto 0 );
    z_p : out std_logic_vector( 350-1 downto 0 )
  );
end fpga_model_dmm_norton_llc;
architecture structural of fpga_model_dmm_norton_llc is 
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal romllc_data_net : std_logic_vector( 7-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 350-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 4-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net : std_logic_vector( 385-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 350-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  ieq_llc <= reinterpret22_output_port_net;
  sigma_llc <= romllc_data_net;
  z_p <= concat1_y_net;
  rom_data_net <= enavac;
  rom2_data_net <= seq_pmtx;
  rom1_data_net <= en_pmtx;
  inverter1_op_net <= gatea;
  inverter2_op_net <= gateb;
  inverter3_op_net <= gatec;
  concat_y_net_x1 <= states;
  concat_y_net <= z;
  constant1_op_net <= faultoutput;
  constant_op_net <= faultinverter;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dmm_llc : entity xil_defaultlib.fpga_model_dmm_llc 
  port map (
    z => concat_y_net,
    en => rom_data_net,
    seq_pmtx => rom2_data_net,
    en_pmtx => rom1_data_net,
    gatea => inverter1_op_net,
    gateb => inverter2_op_net,
    gatec => inverter3_op_net,
    faultoutput => constant1_op_net,
    faultinverter => constant_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sigma_llc => romllc_data_net
  );
  rom_nortonllc : entity xil_defaultlib.fpga_model_rom_nortonllc 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    in_llc => concat_y_net_x0
  );
  dpunit1 : entity xil_defaultlib.fpga_model_dpunit1_x0 
  port map (
    z => concat1_y_net,
    w => concat_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ieq_val_llc => reinterpret22_output_port_net
  );
  state_llc : entity xil_defaultlib.fpga_model_state_llc 
  port map (
    state => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z => concat1_y_net
  );
  concat3 : entity xil_defaultlib.sysgen_concat_b029fb7ad1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register1_q_net,
    in1 => register_q_net,
    in2 => romllc_data_net,
    y => concat3_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => constant1_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => constant_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC gate Signal/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x8 is
  port (
    out1 : out std_logic_vector( 48-1 downto 0 )
  );
end fpga_model_subsystem5_x8;
architecture structural of fpga_model_subsystem5_x8 is 
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= constant_op_net;
  constant_x0 : entity xil_defaultlib.sysgen_constant_e6aa409600 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC gate Signal
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ibc_gate_signal is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    gate : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_ibc_gate_signal;
architecture structural of fpga_model_ibc_gate_signal is 
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice22_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
  signal ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 48-1 downto 0 );
  signal clk_net : std_logic;
begin
  gate <= inverter1_op_net;
  constant2_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x8 
  port map (
    out1 => constant_op_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register4_q_net,
    b => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_813545833e 
  port map (
    clr => '0',
    ip => slice22_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 48,
    init_value => b"000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    d => addsub4_s_net,
    rst => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  slice22 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 47,
    new_msb => 47,
    x_width => 48,
    y_width => 1
  )
  port map (
    x => register4_q_net,
    y => slice22_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/W_RecIBC1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_w_recibc1 is
  port (
    addr : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    roww : out std_logic_vector( 175-1 downto 0 )
  );
end fpga_model_w_recibc1;
architecture structural of fpga_model_w_recibc1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 175-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat3_y_net : std_logic_vector( 8-1 downto 0 );
begin
  roww <= concat_y_net;
  concat3_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_a2ed03212d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    y => concat_y_net
  );
  rom : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_ef0fc0_vivado.mem",
    mem_size => 8960,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_f5c4ce_vivado.mem",
    mem_size => 8960,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_40da3d_vivado.mem",
    mem_size => 8960,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_4ebf77_vivado.mem",
    mem_size => 8960,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_06ca77_vivado.mem",
    mem_size => 8960,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat3_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/Z_IBC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_z_ibc is
  port (
    z_ibc : in std_logic_vector( 175-1 downto 0 );
    vdc : in std_logic_vector( 35-1 downto 0 );
    z : out std_logic_vector( 210-1 downto 0 )
  );
end fpga_model_z_ibc;
architecture structural of fpga_model_z_ibc is 
  signal concat_y_net_x0 : std_logic_vector( 175-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 140-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  z <= concat_y_net;
  concat_y_net_x0 <= z_ibc;
  reinterpret8_output_port_net <= vdc;
  concat : entity xil_defaultlib.sysgen_concat_fe300a60fd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => slice_y_net,
    in1 => reinterpret8_output_port_net,
    in2 => slice1_y_net,
    y => concat_y_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 139,
    x_width => 175,
    y_width => 140
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2/Subsystem/ieinterprte_slice 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ieinterprte_slice_x0 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_ieinterprte_slice_x0;
architecture structural of fpga_model_ieinterprte_slice_x0 is 
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub4_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5851d07ad7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2/Subsystem/reintrprete_block
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block_x0 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block_x0;
architecture structural of fpga_model_reintrprete_block_x0 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2/Subsystem/reintrprete_block1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block1_x4 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block1_x4;
architecture structural of fpga_model_reintrprete_block1_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult1_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2/Subsystem/reintrprete_block2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block2_x4 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block2_x4;
architecture structural of fpga_model_reintrprete_block2_x4 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult2_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2/Subsystem/reintrprete_block3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block3_x4 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block3_x4;
architecture structural of fpga_model_reintrprete_block3_x4 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult3_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2/Subsystem/reintrprete_block4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block4_x4 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block4_x4;
architecture structural of fpga_model_reintrprete_block4_x4 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult4_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x56 is
  port (
    z1 : in std_logic_vector( 35-1 downto 0 );
    z2 : in std_logic_vector( 35-1 downto 0 );
    z3 : in std_logic_vector( 35-1 downto 0 );
    z4 : in std_logic_vector( 35-1 downto 0 );
    z5 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x56;
architecture structural of fpga_model_subsystem_x56 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 47-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
begin
  x_val <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= z1;
  reinterpret1_output_port_net <= z2;
  reinterpret2_output_port_net <= z3;
  reinterpret3_output_port_net <= z4;
  reinterpret9_output_port_net <= z5;
  reinterpret4_output_port_net <= m1;
  reinterpret5_output_port_net <= m2;
  reinterpret6_output_port_net <= m3;
  reinterpret7_output_port_net <= m4;
  reinterpret11_output_port_net <= m5;
  clk_net <= clk_1;
  ce_net <= ce_1;
  ieinterprte_slice : entity xil_defaultlib.fpga_model_ieinterprte_slice_x0 
  port map (
    in1 => addsub4_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reintrprete_block : entity xil_defaultlib.fpga_model_reintrprete_block_x0 
  port map (
    din => mult_p_net,
    dout => reinterpret1_output_port_net_x1
  );
  reintrprete_block1 : entity xil_defaultlib.fpga_model_reintrprete_block1_x4 
  port map (
    din => mult1_p_net,
    dout => reinterpret1_output_port_net_x2
  );
  reintrprete_block2 : entity xil_defaultlib.fpga_model_reintrprete_block2_x4 
  port map (
    din => mult2_p_net,
    dout => reinterpret1_output_port_net_x3
  );
  reintrprete_block3 : entity xil_defaultlib.fpga_model_reintrprete_block3_x4 
  port map (
    din => mult3_p_net,
    dout => reinterpret1_output_port_net_x4
  );
  reintrprete_block4 : entity xil_defaultlib.fpga_model_reintrprete_block4_x4 
  port map (
    din => mult4_p_net,
    dout => reinterpret1_output_port_net_x5
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 1,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 2,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver/dpUnit_rec_IBC2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_rec_ibc2_x0 is
  port (
    enable : in std_logic_vector( 1-1 downto 0 );
    mtx : in std_logic_vector( 175-1 downto 0 );
    z : in std_logic_vector( 210-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit_rec_ibc2_x0;
architecture structural of fpga_model_dpunit_rec_ibc2_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay12_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 175-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x_val <= concat_y_net;
  delay12_q_net <= enable;
  concat_y_net_x1 <= mtx;
  concat_y_net_x0 <= z;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x56 
  port map (
    z1 => reinterpret_output_port_net,
    z2 => reinterpret1_output_port_net,
    z3 => reinterpret2_output_port_net,
    z4 => reinterpret3_output_port_net,
    z5 => reinterpret9_output_port_net,
    m1 => reinterpret4_output_port_net,
    m2 => reinterpret5_output_port_net,
    m3 => reinterpret6_output_port_net,
    m4 => reinterpret7_output_port_net,
    m5 => reinterpret11_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => reinterpret1_output_port_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret8_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay12_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice10_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/IBC solver
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ibc_solver is
  port (
    enable_state : in std_logic_vector( 1-1 downto 0 );
    seq_state : in std_logic_vector( 3-1 downto 0 );
    zp : in std_logic_vector( 175-1 downto 0 );
    sigma_ibc : in std_logic_vector( 5-1 downto 0 );
    vdclink : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z_ibc_x0 : out std_logic_vector( 210-1 downto 0 );
    state : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_ibc_solver;
architecture structural of fpga_model_ibc_solver is 
  signal register_q_net : std_logic_vector( 5-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal delay12_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat3_y_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 175-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal rom4_data_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay11_q_net : std_logic_vector( 5-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 3-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 175-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 3-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 3-1 downto 0 );
  signal delay7_q_net : std_logic_vector( 1-1 downto 0 );
begin
  z_ibc_x0 <= concat_y_net_x1;
  state <= concat_y_net_x2;
  rom4_data_net <= enable_state;
  rom3_data_net <= seq_state;
  concat_y_net <= zp;
  register_q_net <= sigma_ibc;
  reinterpret8_output_port_net <= vdclink;
  clk_net <= clk_1;
  ce_net <= ce_1;
  w_recibc1 : entity xil_defaultlib.fpga_model_w_recibc1 
  port map (
    addr => concat3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    roww => concat_y_net_x0
  );
  z_ibc : entity xil_defaultlib.fpga_model_z_ibc 
  port map (
    z_ibc => concat_y_net,
    vdc => reinterpret8_output_port_net,
    z => concat_y_net_x1
  );
  dpunit_rec_ibc2 : entity xil_defaultlib.fpga_model_dpunit_rec_ibc2_x0 
  port map (
    enable => delay12_q_net,
    mtx => concat_y_net_x0,
    z => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => concat_y_net_x2
  );
  concat3 : entity xil_defaultlib.sysgen_concat_81db29e049 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => delay11_q_net,
    in1 => delay10_q_net,
    y => concat3_y_net
  );
  delay10 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 15,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay11 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 15,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '0',
    d => register_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay11_q_net
  );
  delay12 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay12_q_net
  );
  delay6 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 20,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => rom4_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay6_q_net
  );
  delay7 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 15,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay7_q_net
  );
  delay8 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 20,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '0',
    d => rom3_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/ROM_W/W_row1_5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_w_row1_5 is
  port (
    addr : in std_logic_vector( 12-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    roww : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_w_row1_5;
architecture structural of fpga_model_w_row1_5 is 
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom10_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom9_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 385-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 12-1 downto 0 );
begin
  roww <= concat_y_net;
  concat2_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_d1202e7ef0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    in6 => reinterpret6_output_port_net,
    in7 => reinterpret7_output_port_net,
    in8 => reinterpret8_output_port_net,
    in9 => reinterpret9_output_port_net,
    in10 => reinterpret10_output_port_net,
    y => concat_y_net
  );
  rom : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_31cbb2_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_07e227_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom10 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_58d813_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom10_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_f252b3_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_b1b2cb_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_942d7f_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_17f59e_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_c84f29_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  rom7 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_a99067_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  rom8 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_588ec4_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  rom9 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_66ecd7_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom9_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom10_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom9_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/ROM_W/W_row6_10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_w_row6_10 is
  port (
    addr : in std_logic_vector( 12-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    roww : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_w_row6_10;
architecture structural of fpga_model_w_row6_10 is 
  signal concat_y_net : std_logic_vector( 385-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 12-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom7_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom8_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom10_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom9_data_net : std_logic_vector( 35-1 downto 0 );
begin
  roww <= concat_y_net;
  concat2_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_d1202e7ef0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    in6 => reinterpret6_output_port_net,
    in7 => reinterpret7_output_port_net,
    in8 => reinterpret8_output_port_net,
    in9 => reinterpret9_output_port_net,
    in10 => reinterpret10_output_port_net,
    y => concat_y_net
  );
  rom : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_c5159f_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_bcf93d_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom10 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_727331_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom10_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_021d8d_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_372c99_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_12060a_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_e5fea1_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_cb47fa_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  rom7 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_bde428_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom7_data_net
  );
  rom8 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_4a3950_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom8_data_net
  );
  rom9 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 12,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_0dae94_vivado.mem",
    mem_size => 143360,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom9_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom10_data_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom7_data_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom8_data_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom9_data_net,
    output_port => reinterpret9_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/ROM_W
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_rom_w is
  port (
    address : in std_logic_vector( 12-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w_2rows : out std_logic_vector( 770-1 downto 0 )
  );
end fpga_model_rom_w;
architecture structural of fpga_model_rom_w is 
  signal concat_y_net_x1 : std_logic_vector( 770-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 12-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 385-1 downto 0 );
begin
  w_2rows <= concat_y_net_x1;
  concat2_y_net <= address;
  clk_net <= clk_1;
  ce_net <= ce_1;
  w_row1_5 : entity xil_defaultlib.fpga_model_w_row1_5 
  port map (
    addr => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    roww => concat_y_net_x0
  );
  w_row6_10 : entity xil_defaultlib.fpga_model_w_row6_10 
  port map (
    addr => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    roww => concat_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_098ef58b47 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x0,
    in1 => concat_y_net,
    y => concat_y_net_x1
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/Z_LLC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_z_llc is
  port (
    vdc : in std_logic_vector( 35-1 downto 0 );
    z_llc : in std_logic_vector( 350-1 downto 0 );
    z : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_z_llc;
architecture structural of fpga_model_z_llc is 
  signal concat_y_net : std_logic_vector( 385-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 350-1 downto 0 );
begin
  z <= concat_y_net;
  reinterpret8_output_port_net <= vdc;
  concat1_y_net <= z_llc;
  concat : entity xil_defaultlib.sysgen_concat_0a6eba013f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret8_output_port_net,
    in1 => concat1_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x57 is
  port (
    in1 : in std_logic_vector( 49-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x57;
architecture structural of fpga_model_subsystem_x57 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 49-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub9_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_130a4d8f89 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub9_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 49,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete_x4;
architecture structural of fpga_model_reinterprete_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete1_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete1_x4;
architecture structural of fpga_model_reinterprete1_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete10_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete10_x3;
architecture structural of fpga_model_reinterprete10_x3 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult10_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult10_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete2_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete2_x4;
architecture structural of fpga_model_reinterprete2_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete3_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete3_x4;
architecture structural of fpga_model_reinterprete3_x4 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete4_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete4_x4;
architecture structural of fpga_model_reinterprete4_x4 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete5_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete5_x4;
architecture structural of fpga_model_reinterprete5_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete6_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete6_x4;
architecture structural of fpga_model_reinterprete6_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult6_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult6_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete7_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete7_x4;
architecture structural of fpga_model_reinterprete7_x4 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult7_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult7_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete8_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete8_x4;
architecture structural of fpga_model_reinterprete8_x4 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult8_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult8_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1/reinterprete9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete9_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete9_x4;
architecture structural of fpga_model_reinterprete9_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult9_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult9_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x43 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    v7 : in std_logic_vector( 35-1 downto 0 );
    v8 : in std_logic_vector( 35-1 downto 0 );
    v9 : in std_logic_vector( 35-1 downto 0 );
    v10 : in std_logic_vector( 35-1 downto 0 );
    v11 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    m7 : in std_logic_vector( 35-1 downto 0 );
    m8 : in std_logic_vector( 35-1 downto 0 );
    m9 : in std_logic_vector( 35-1 downto 0 );
    m10 : in std_logic_vector( 35-1 downto 0 );
    m11 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x43;
architecture structural of fpga_model_subsystem1_x43 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x11 : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 47-1 downto 0 );
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 45-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub8_s_net : std_logic_vector( 48-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 47-1 downto 0 );
  signal addsub7_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret6_output_port_net <= v7;
  reinterpret7_output_port_net <= v8;
  reinterpret8_output_port_net <= v9;
  reinterpret9_output_port_net <= v10;
  reinterpret10_output_port_net <= v11;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret15_output_port_net <= m5;
  reinterpret16_output_port_net <= m6;
  reinterpret17_output_port_net <= m7;
  reinterpret18_output_port_net <= m8;
  reinterpret19_output_port_net <= m9;
  reinterpret20_output_port_net <= m10;
  reinterpret21_output_port_net <= m11;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x57 
  port map (
    in1 => addsub9_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.fpga_model_reinterprete_x4 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.fpga_model_reinterprete1_x4 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete10 : entity xil_defaultlib.fpga_model_reinterprete10_x3 
  port map (
    in1 => mult10_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete2 : entity xil_defaultlib.fpga_model_reinterprete2_x4 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete3 : entity xil_defaultlib.fpga_model_reinterprete3_x4 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete4 : entity xil_defaultlib.fpga_model_reinterprete4_x4 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  reinterprete5 : entity xil_defaultlib.fpga_model_reinterprete5_x4 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x7
  );
  reinterprete6 : entity xil_defaultlib.fpga_model_reinterprete6_x4 
  port map (
    in1 => mult6_p_net,
    out1 => reinterpret1_output_port_net_x8
  );
  reinterprete7 : entity xil_defaultlib.fpga_model_reinterprete7_x4 
  port map (
    in1 => mult7_p_net,
    out1 => reinterpret1_output_port_net_x9
  );
  reinterprete8 : entity xil_defaultlib.fpga_model_reinterprete8_x4 
  port map (
    in1 => mult8_p_net,
    out1 => reinterpret1_output_port_net_x10
  );
  reinterprete9 : entity xil_defaultlib.fpga_model_reinterprete9_x4 
  port map (
    in1 => mult9_p_net,
    out1 => reinterpret1_output_port_net_x11
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x6,
    b => reinterpret1_output_port_net_x7,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x8,
    b => reinterpret1_output_port_net_x9,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x10,
    b => reinterpret1_output_port_net_x11,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  addsub7 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub4_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub7_s_net
  );
  addsub8 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => addsub6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub8_s_net
  );
  addsub9 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 48,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 49,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 49
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub8_s_net,
    b => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub9_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 47
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub7_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult10 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret21_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult10_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
  mult6 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret6_output_port_net,
    b => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult6_p_net
  );
  mult7 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret7_output_port_net,
    b => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult7_p_net
  );
  mult8 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret8_output_port_net,
    b => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult8_p_net
  );
  mult9 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult9_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_x1 is
  port (
    u : in std_logic_vector( 385-1 downto 0 );
    w : in std_logic_vector( 385-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit_x1;
architecture structural of fpga_model_dpunit_x1 is 
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay9_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 385-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= u;
  slice_y_net <= w;
  delay9_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x43 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    v7 => reinterpret6_output_port_net,
    v8 => reinterpret7_output_port_net,
    v9 => reinterpret8_output_port_net,
    v10 => reinterpret9_output_port_net,
    v11 => reinterpret10_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret15_output_port_net,
    m6 => reinterpret16_output_port_net,
    m7 => reinterpret17_output_port_net,
    m8 => reinterpret18_output_port_net,
    m9 => reinterpret19_output_port_net,
    m10 => reinterpret20_output_port_net,
    m11 => reinterpret21_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay9_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret21_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net_x0
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x58 is
  port (
    in1 : in std_logic_vector( 49-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x58;
architecture structural of fpga_model_subsystem_x58 is 
  signal reinterpret_output_port_net : std_logic_vector( 49-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub9_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_130a4d8f89 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub9_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 49,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete_x5;
architecture structural of fpga_model_reinterprete_x5 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete1_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete1_x5;
architecture structural of fpga_model_reinterprete1_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete10_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete10_x4;
architecture structural of fpga_model_reinterprete10_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult10_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult10_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete2_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete2_x5;
architecture structural of fpga_model_reinterprete2_x5 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete3_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete3_x5;
architecture structural of fpga_model_reinterprete3_x5 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete4_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete4_x5;
architecture structural of fpga_model_reinterprete4_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete5_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete5_x5;
architecture structural of fpga_model_reinterprete5_x5 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete6_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete6_x5;
architecture structural of fpga_model_reinterprete6_x5 is 
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult6_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult6_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete7_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete7_x5;
architecture structural of fpga_model_reinterprete7_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult7_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult7_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete8_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete8_x5;
architecture structural of fpga_model_reinterprete8_x5 is 
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult8_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult8_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1/reinterprete9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reinterprete9_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reinterprete9_x5;
architecture structural of fpga_model_reinterprete9_x5 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult9_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult9_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x44 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    v7 : in std_logic_vector( 35-1 downto 0 );
    v8 : in std_logic_vector( 35-1 downto 0 );
    v9 : in std_logic_vector( 35-1 downto 0 );
    v10 : in std_logic_vector( 35-1 downto 0 );
    v11 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    m7 : in std_logic_vector( 35-1 downto 0 );
    m8 : in std_logic_vector( 35-1 downto 0 );
    m9 : in std_logic_vector( 35-1 downto 0 );
    m10 : in std_logic_vector( 35-1 downto 0 );
    m11 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x44;
architecture structural of fpga_model_subsystem1_x44 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult10_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 45-1 downto 0 );
  signal mult7_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 45-1 downto 0 );
  signal mult8_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub9_s_net : std_logic_vector( 49-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult6_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x11 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult9_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub7_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub8_s_net : std_logic_vector( 48-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret6_output_port_net <= v7;
  reinterpret7_output_port_net <= v8;
  reinterpret8_output_port_net <= v9;
  reinterpret9_output_port_net <= v10;
  reinterpret10_output_port_net <= v11;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret15_output_port_net <= m5;
  reinterpret16_output_port_net <= m6;
  reinterpret17_output_port_net <= m7;
  reinterpret18_output_port_net <= m8;
  reinterpret19_output_port_net <= m9;
  reinterpret20_output_port_net <= m10;
  reinterpret21_output_port_net <= m11;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x58 
  port map (
    in1 => addsub9_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.fpga_model_reinterprete_x5 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.fpga_model_reinterprete1_x5 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete10 : entity xil_defaultlib.fpga_model_reinterprete10_x4 
  port map (
    in1 => mult10_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete2 : entity xil_defaultlib.fpga_model_reinterprete2_x5 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete3 : entity xil_defaultlib.fpga_model_reinterprete3_x5 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete4 : entity xil_defaultlib.fpga_model_reinterprete4_x5 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  reinterprete5 : entity xil_defaultlib.fpga_model_reinterprete5_x5 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x7
  );
  reinterprete6 : entity xil_defaultlib.fpga_model_reinterprete6_x5 
  port map (
    in1 => mult6_p_net,
    out1 => reinterpret1_output_port_net_x8
  );
  reinterprete7 : entity xil_defaultlib.fpga_model_reinterprete7_x5 
  port map (
    in1 => mult7_p_net,
    out1 => reinterpret1_output_port_net_x9
  );
  reinterprete8 : entity xil_defaultlib.fpga_model_reinterprete8_x5 
  port map (
    in1 => mult8_p_net,
    out1 => reinterpret1_output_port_net_x10
  );
  reinterprete9 : entity xil_defaultlib.fpga_model_reinterprete9_x5 
  port map (
    in1 => mult9_p_net,
    out1 => reinterpret1_output_port_net_x11
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x6,
    b => reinterpret1_output_port_net_x7,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x8,
    b => reinterpret1_output_port_net_x9,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x10,
    b => reinterpret1_output_port_net_x11,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub2_s_net,
    b => addsub3_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  addsub7 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "fpga_model_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub4_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub7_s_net
  );
  addsub8 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "fpga_model_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => addsub6_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub8_s_net
  );
  addsub9 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 48,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 47,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 49,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 49
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub8_s_net,
    b => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub9_s_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 45
  )
  port map (
    en => '1',
    rst => '0',
    d => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 47
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub7_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult10 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret10_output_port_net,
    b => reinterpret21_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult10_p_net
  );
  mult2 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret15_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret16_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
  mult6 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret6_output_port_net,
    b => reinterpret17_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult6_p_net
  );
  mult7 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret7_output_port_net,
    b => reinterpret18_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult7_p_net
  );
  mult8 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret8_output_port_net,
    b => reinterpret19_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult8_p_net
  );
  mult9 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret9_output_port_net,
    b => reinterpret20_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult9_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit/dpUnit1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit1_x1 is
  port (
    u : in std_logic_vector( 385-1 downto 0 );
    w : in std_logic_vector( 385-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end fpga_model_dpunit1_x1;
architecture structural of fpga_model_dpunit1_x1 is 
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret18_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 385-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal delay9_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret21_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret20_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret17_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret16_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret19_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret15_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice17_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= u;
  slice1_y_net <= w;
  delay9_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x44 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    v7 => reinterpret6_output_port_net,
    v8 => reinterpret7_output_port_net,
    v9 => reinterpret8_output_port_net,
    v10 => reinterpret9_output_port_net,
    v11 => reinterpret10_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret15_output_port_net,
    m6 => reinterpret16_output_port_net,
    m7 => reinterpret17_output_port_net,
    m8 => reinterpret18_output_port_net,
    m9 => reinterpret19_output_port_net,
    m10 => reinterpret20_output_port_net,
    m11 => reinterpret21_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ce429a9f04 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.fpga_model_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay9_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net_x0,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice10_y_net,
    output_port => reinterpret10_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret15 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret15_output_port_net
  );
  reinterpret16 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret16_output_port_net
  );
  reinterpret17 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice17_y_net,
    output_port => reinterpret17_output_port_net
  );
  reinterpret18 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret18_output_port_net
  );
  reinterpret19 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret19_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret20 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice20_y_net,
    output_port => reinterpret20_output_port_net
  );
  reinterpret21 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret21_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice9_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net_x0
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 350,
    new_msb => 384,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 315,
    new_msb => 349,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice14_y_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice15_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice16_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice17_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice18_y_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice19_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 280,
    new_msb => 314,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice20_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice21_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 245,
    new_msb => 279,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 244,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 385,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver/dpUnit
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dpunit_x0 is
  port (
    z : in std_logic_vector( 385-1 downto 0 );
    w_2rows : in std_logic_vector( 770-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 72-1 downto 0 )
  );
end fpga_model_dpunit_x0;
architecture structural of fpga_model_dpunit_x0 is 
  signal concat_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 770-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 385-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 385-1 downto 0 );
  signal slice_y_net : std_logic_vector( 385-1 downto 0 );
  signal delay9_q_net : std_logic_vector( 1-1 downto 0 );
begin
  x <= concat_y_net_x1;
  concat_y_net_x2 <= z;
  concat_y_net_x3 <= w_2rows;
  delay9_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dpunit : entity xil_defaultlib.fpga_model_dpunit_x1 
  port map (
    u => concat_y_net_x2,
    w => slice_y_net,
    we => delay9_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x0
  );
  dpunit1 : entity xil_defaultlib.fpga_model_dpunit1_x1 
  port map (
    u => concat_y_net_x2,
    w => slice1_y_net,
    we => delay9_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_d936195912 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x0,
    in1 => concat_y_net,
    y => concat_y_net_x1
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 385,
    new_msb => 769,
    x_width => 770,
    y_width => 385
  )
  port map (
    x => concat_y_net_x3,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 384,
    x_width => 770,
    y_width => 385
  )
  port map (
    x => concat_y_net_x3,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LLC solver
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_llc_solver is
  port (
    vdc_link : in std_logic_vector( 35-1 downto 0 );
    zp : in std_logic_vector( 350-1 downto 0 );
    sigma_llc : in std_logic_vector( 7-1 downto 0 );
    enable_state : in std_logic_vector( 1-1 downto 0 );
    seq_state : in std_logic_vector( 3-1 downto 0 );
    faultoutput : in std_logic_vector( 1-1 downto 0 );
    faultinverter : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    state : out std_logic_vector( 72-1 downto 0 );
    z_llc_x0 : out std_logic_vector( 385-1 downto 0 )
  );
end fpga_model_llc_solver;
architecture structural of fpga_model_llc_solver is 
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 3-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal romllc_data_net : std_logic_vector( 7-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net_x1 : std_logic_vector( 770-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 12-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 7-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 3-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 350-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal delay9_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 385-1 downto 0 );
  signal clk_net : std_logic;
  signal delay3_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 3-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  state <= concat_y_net_x0;
  z_llc_x0 <= concat_y_net;
  reinterpret8_output_port_net <= vdc_link;
  concat1_y_net <= zp;
  romllc_data_net <= sigma_llc;
  rom4_data_net <= enable_state;
  rom3_data_net <= seq_state;
  register1_q_net <= faultoutput;
  register_q_net <= faultinverter;
  clk_net <= clk_1;
  ce_net <= ce_1;
  rom_w : entity xil_defaultlib.fpga_model_rom_w 
  port map (
    address => concat2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w_2rows => concat_y_net_x1
  );
  z_llc : entity xil_defaultlib.fpga_model_z_llc 
  port map (
    vdc => reinterpret8_output_port_net,
    z_llc => concat1_y_net,
    z => concat_y_net
  );
  dpunit : entity xil_defaultlib.fpga_model_dpunit_x0 
  port map (
    z => concat_y_net,
    w_2rows => concat_y_net_x1,
    we => delay9_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x0
  );
  concat2 : entity xil_defaultlib.sysgen_concat_36150efa38 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => delay5_q_net,
    in3 => delay2_q_net,
    y => concat2_y_net
  );
  delay : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 20,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '0',
    d => rom3_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 20,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => rom4_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  delay2 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 15,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay3 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 15,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay3_q_net
  );
  delay5 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 15,
    reg_retiming => 0,
    reset => 0,
    width => 7
  )
  port map (
    en => '1',
    rst => '0',
    d => romllc_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay5_q_net
  );
  delay9 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 2,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay3_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay9_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LinkSolver/ROM_WLink
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_rom_wlink is
  port (
    addr : in std_logic_vector( 14-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    in_ibc : out std_logic_vector( 70-1 downto 0 )
  );
end fpga_model_rom_wlink;
architecture structural of fpga_model_rom_wlink is 
  signal concat_y_net_x0 : std_logic_vector( 14-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 70-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
begin
  in_ibc <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_29cf0b4c4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 14,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_3bd33c_vivado.mem",
    mem_size => 573440,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 14,
    c_width => 35,
    latency => 2,
    mem_init_file => "xpm_78d9eb_vivado.mem",
    mem_size => 573440,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LinkSolver/W_Link/Subsystem/ieinterprte_slice 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_ieinterprte_slice_x1 is
  port (
    in1 : in std_logic_vector( 46-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_ieinterprte_slice_x1;
architecture structural of fpga_model_ieinterprte_slice_x1 is 
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_42e17174de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 46,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LinkSolver/W_Link/Subsystem/reintrprete_block
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block_x1 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block_x1;
architecture structural of fpga_model_reintrprete_block_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LinkSolver/W_Link/Subsystem/reintrprete_block1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_reintrprete_block1_x5 is
  port (
    din : in std_logic_vector( 70-1 downto 0 );
    dout : out std_logic_vector( 45-1 downto 0 )
  );
end fpga_model_reintrprete_block1_x5;
architecture structural of fpga_model_reintrprete_block1_x5 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  mult1_p_net <= din;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_760a4639ef 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_2d4a494721 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LinkSolver/W_Link/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x59 is
  port (
    z1 : in std_logic_vector( 35-1 downto 0 );
    z2 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_val : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem_x59;
architecture structural of fpga_model_subsystem_x59 is 
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
begin
  x_val <= reinterpret1_output_port_net_x1;
  reinterpret_output_port_net <= z1;
  reinterpret1_output_port_net_x2 <= z2;
  reinterpret4_output_port_net <= m1;
  reinterpret5_output_port_net <= m2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  ieinterprte_slice : entity xil_defaultlib.fpga_model_ieinterprte_slice_x1 
  port map (
    in1 => addsub_s_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reintrprete_block : entity xil_defaultlib.fpga_model_reintrprete_block_x1 
  port map (
    din => mult_p_net,
    dout => reinterpret1_output_port_net_x0
  );
  reintrprete_block1 : entity xil_defaultlib.fpga_model_reintrprete_block1_x5 
  port map (
    din => mult1_p_net,
    dout => reinterpret1_output_port_net
  );
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "fpga_model_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x0,
    b => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net_x2,
    b => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LinkSolver/W_Link
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_w_link is
  port (
    ieq1_2 : in std_logic_vector( 70-1 downto 0 );
    wlink : in std_logic_vector( 70-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    vdc_link : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_w_link;
architecture structural of fpga_model_w_link is 
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 70-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 70-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  vdc_link <= reinterpret8_output_port_net;
  concat1_y_net <= ieq1_2;
  delay4_q_net <= wlink;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x59 
  port map (
    z1 => reinterpret_output_port_net,
    z2 => reinterpret1_output_port_net_x0,
    m1 => reinterpret4_output_port_net,
    m2 => reinterpret5_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_val => reinterpret1_output_port_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_06813e7ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret8_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 70,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 70,
    y_width => 35
  )
  port map (
    x => concat1_y_net,
    y => slice1_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 70,
    y_width => 35
  )
  port map (
    x => delay4_q_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 70,
    y_width => 35
  )
  port map (
    x => delay4_q_net,
    y => slice5_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/LinkSolver
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_linksolver is
  port (
    sigma_ibc : in std_logic_vector( 5-1 downto 0 );
    ieq_ibc : in std_logic_vector( 35-1 downto 0 );
    ieq_llc : in std_logic_vector( 35-1 downto 0 );
    sigma_llc : in std_logic_vector( 7-1 downto 0 );
    faultoutput : in std_logic_vector( 1-1 downto 0 );
    faultinverter : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    vdclink : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_linksolver;
architecture structural of fpga_model_linksolver is 
  signal reinterpret8_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 70-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 14-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal romllc_data_net : std_logic_vector( 7-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 70-1 downto 0 );
begin
  vdclink <= reinterpret8_output_port_net;
  register_q_net_x0 <= sigma_ibc;
  reinterpret8_output_port_net_x0 <= ieq_ibc;
  reinterpret22_output_port_net <= ieq_llc;
  romllc_data_net <= sigma_llc;
  register1_q_net <= faultoutput;
  register_q_net <= faultinverter;
  clk_net <= clk_1;
  ce_net <= ce_1;
  rom_wlink : entity xil_defaultlib.fpga_model_rom_wlink 
  port map (
    addr => concat_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    in_ibc => concat_y_net
  );
  w_link : entity xil_defaultlib.fpga_model_w_link 
  port map (
    ieq1_2 => concat1_y_net,
    wlink => delay4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    vdc_link => reinterpret8_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ab7ab45381 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register_q_net_x0,
    in3 => romllc_data_net,
    y => concat_y_net_x0
  );
  concat1 : entity xil_defaultlib.sysgen_concat_29cf0b4c4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret8_output_port_net_x0,
    in1 => reinterpret22_output_port_net,
    y => concat1_y_net
  );
  delay4 : entity xil_defaultlib.fpga_model_xldelay 
  generic map (
    latency => 8,
    reg_retiming => 0,
    reset => 0,
    width => 70
  )
  port map (
    en => '1',
    rst => '0',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/Subsystem/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem5_x9 is
  port (
    out1 : out std_logic_vector( 48-1 downto 0 )
  );
end fpga_model_subsystem5_x9;
architecture structural of fpga_model_subsystem5_x9 is 
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= constant_op_net;
  constant_x0 : entity xil_defaultlib.sysgen_constant_bfb92e72c0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/Subsystem/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem6_x7 is
  port (
    out1 : out std_logic_vector( 48-1 downto 0 )
  );
end fpga_model_subsystem6_x7;
architecture structural of fpga_model_subsystem6_x7 is 
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= constant_op_net;
  constant_x0 : entity xil_defaultlib.sysgen_constant_bfb92e72c0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/Subsystem/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem7_x7 is
  port (
    out1 : out std_logic_vector( 48-1 downto 0 )
  );
end fpga_model_subsystem7_x7;
architecture structural of fpga_model_subsystem7_x7 is 
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= constant_op_net;
  constant_x0 : entity xil_defaultlib.sysgen_constant_bfb92e72c0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x60 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    gatea_llc : out std_logic_vector( 1-1 downto 0 );
    gateb_llc : out std_logic_vector( 1-1 downto 0 );
    gatec_llc : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x60;
architecture structural of fpga_model_subsystem_x60 is 
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net_x0 : std_logic_vector( 48-1 downto 0 );
  signal constant_op_net_x1 : std_logic_vector( 48-1 downto 0 );
  signal ce_net : std_logic;
  signal slice24_y_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 48-1 downto 0 );
  signal slice23_y_net : std_logic_vector( 1-1 downto 0 );
  signal register5_q_net : std_logic_vector( 48-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 48-1 downto 0 );
  signal register4_q_net : std_logic_vector( 48-1 downto 0 );
  signal slice25_y_net : std_logic_vector( 1-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 48-1 downto 0 );
begin
  gatea_llc <= inverter1_op_net;
  gateb_llc <= inverter2_op_net;
  gatec_llc <= inverter3_op_net;
  constant4_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem5 : entity xil_defaultlib.fpga_model_subsystem5_x9 
  port map (
    out1 => constant_op_net
  );
  subsystem6 : entity xil_defaultlib.fpga_model_subsystem6_x7 
  port map (
    out1 => constant_op_net_x0
  );
  subsystem7 : entity xil_defaultlib.fpga_model_subsystem7_x7 
  port map (
    out1 => constant_op_net_x1
  );
  addsub4 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register4_q_net,
    b => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
  addsub5 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register5_q_net,
    b => constant_op_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register6_q_net,
    b => constant_op_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_813545833e 
  port map (
    clr => '0',
    ip => slice23_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_813545833e 
  port map (
    clr => '0',
    ip => slice24_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  inverter3 : entity xil_defaultlib.sysgen_inverter_813545833e 
  port map (
    clr => '0',
    ip => slice25_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter3_op_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 48,
    init_value => b"000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    d => addsub4_s_net,
    rst => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 48,
    init_value => b"101010101010101010101010101010101010101010101011"
  )
  port map (
    en => "1",
    d => addsub5_s_net,
    rst => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 48,
    init_value => b"010101010101010101010101010101010101010101010101"
  )
  port map (
    en => "1",
    d => addsub6_s_net,
    rst => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  slice23 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 47,
    new_msb => 47,
    x_width => 48,
    y_width => 1
  )
  port map (
    x => register4_q_net,
    y => slice23_y_net
  );
  slice24 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 47,
    new_msb => 47,
    x_width => 48,
    y_width => 1
  )
  port map (
    x => register5_q_net,
    y => slice24_y_net
  );
  slice25 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 47,
    new_msb => 47,
    x_width => 48,
    y_width => 1
  )
  port map (
    x => register6_q_net,
    y => slice25_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x45 is
  port (
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end fpga_model_subsystem1_x45;
architecture structural of fpga_model_subsystem1_x45 is 
  signal addsub_s_net : std_logic_vector( 48-1 downto 0 );
  signal register_q_net : std_logic_vector( 48-1 downto 0 );
  signal clk_net : std_logic;
  signal rom_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 10-1 downto 0 );
begin
  out1 <= rom_data_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "fpga_model_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register_q_net,
    b => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_66c40f87e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  rom : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 10,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2e086b_vivado.mem",
    mem_size => 35840,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 48,
    init_value => b"000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => addsub_s_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 47,
    x_width => 48,
    y_width => 10
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/control1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_control1 is
  port (
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    wez : out std_logic_vector( 1-1 downto 0 );
    we_w : out std_logic_vector( 1-1 downto 0 );
    seq_state_w : out std_logic_vector( 3-1 downto 0 );
    seq_state_pmtx : out std_logic_vector( 4-1 downto 0 );
    we_pmtx : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_control1;
architecture structural of fpga_model_control1 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal rom2_data_net : std_logic_vector( 4-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 3-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
begin
  wez <= rom_data_net;
  we_w <= rom4_data_net;
  seq_state_w <= rom3_data_net;
  seq_state_pmtx <= rom2_data_net;
  we_pmtx <= rom1_data_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  counter : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 55,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i1",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  rom : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 1,
    latency => 1,
    mem_init_file => "xpm_cf1baa_vivado.mem",
    mem_size => 64,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 1,
    latency => 1,
    mem_init_file => "xpm_aed766_vivado.mem",
    mem_size => 64,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 4,
    latency => 1,
    mem_init_file => "xpm_cc5d9b_vivado.mem",
    mem_size => 256,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 3,
    latency => 1,
    mem_init_file => "xpm_7a842b_vivado.mem",
    mem_size => 192,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.fpga_model_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 1,
    latency => 1,
    mem_init_file => "xpm_f221bb_vivado.mem",
    mem_size => 64,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate/control
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_control_x0 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sel : out std_logic_vector( 1-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_control_x0;
architecture structural of fpga_model_control_x0 is 
  signal clk_net : std_logic;
  signal constant4_op_net : std_logic_vector( 6-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal register5_q_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant3_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  sel <= relational3_op_net;
  valid <= rom1_data_net;
  register5_q_net <= we;
  constant3_op_net_x0 <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_5531eb9ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_e4c02915b4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  counter : entity xil_defaultlib.fpga_model_xlcounter_free 
  generic map (
    core_name0 => "fpga_model_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    clr => '0',
    rst => logical1_y_net,
    en => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_6156849753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => constant3_op_net_x0,
    y => logical1_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom_dist 
  generic map (
    addr_width => 6,
    c_address_width => 6,
    c_width => 1,
    core_name0 => "fpga_model_dist_mem_gen_i1",
    latency => 1
  )
  port map (
    en => "1",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => constant1_op_net,
    rst => constant3_op_net_x0,
    en => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_96fb891bea 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant3_op_net,
    op => relational1_op_net
  );
  relational3 : entity xil_defaultlib.sysgen_relational_175ae316fe 
  port map (
    clr => '0',
    a => counter_op_net,
    b => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational3_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate/dx
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dx_x0 is
  port (
    x2 : in std_logic_vector( 18-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dx : out std_logic_vector( 43-1 downto 0 )
  );
end fpga_model_dx_x0;
architecture structural of fpga_model_dx_x0 is 
  signal clk_net : std_logic;
  signal constant6_op_net : std_logic_vector( 25-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal ce_net : std_logic;
begin
  dx <= mult_p_net;
  register3_q_net <= x2;
  register4_q_net <= x1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 19,
    core_name0 => "fpga_model_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register3_q_net,
    b => register4_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_a96a966149 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 25,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 25,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 25,
    c_output_width => 43,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 39,
    p_width => 43,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => constant6_op_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate/proc
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_proc_x1 is
  port (
    dx : in std_logic_vector( 43-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    sel : in std_logic_vector( 1-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_interp : out std_logic_vector( 18-1 downto 0 );
    x_interp1 : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_proc_x1;
architecture structural of fpga_model_proc_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 43-1 downto 0 );
  signal register5_q_net : std_logic_vector( 43-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 43-1 downto 0 );
begin
  x_interp <= reinterpret_output_port_net;
  x_interp1 <= register1_q_net;
  mult_p_net <= dx;
  register4_q_net <= x1;
  relational3_op_net <= sel;
  rom1_data_net <= we;
  constant3_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 43,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 43,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 44,
    core_name0 => "fpga_model_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 44,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 43
  )
  port map (
    clr => '0',
    en => "1",
    a => mult_p_net,
    b => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_ea0dc5fba9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational3_op_net,
    d0 => register4_q_net,
    d1 => addsub2_s_net,
    y => mux1_y_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    d => rom1_data_net,
    rst => constant3_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 43,
    init_value => b"0000000000000000000000000000000000000000000"
  )
  port map (
    d => mux1_y_net,
    rst => constant3_op_net,
    en => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 41,
    x_width => 43,
    y_width => 18
  )
  port map (
    x => register5_q_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_interpolate is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_interpolate;
architecture structural of fpga_model_interpolate is 
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register5_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= reinterpret_output_port_net;
  valid <= register1_q_net;
  reinterpret8_output_port_net <= din;
  register5_q_net <= we;
  constant3_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  control : entity xil_defaultlib.fpga_model_control_x0 
  port map (
    we => register5_q_net,
    rst => constant3_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sel => relational3_op_net,
    valid => rom1_data_net
  );
  dx : entity xil_defaultlib.fpga_model_dx_x0 
  port map (
    x2 => register3_q_net,
    x1 => register4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dx => mult_p_net
  );
  proc : entity xil_defaultlib.fpga_model_proc_x1 
  port map (
    dx => mult_p_net,
    x1 => register4_q_net,
    sel => relational3_op_net,
    we => rom1_data_net,
    rst => constant3_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_interp => reinterpret_output_port_net,
    x_interp1 => register1_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => reinterpret8_output_port_net,
    rst => constant3_op_net,
    en => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => constant3_op_net,
    en => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate1/control
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_control_x1 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sel : out std_logic_vector( 1-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_control_x1;
architecture structural of fpga_model_control_x1 is 
  signal constant3_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 6-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  sel <= relational3_op_net;
  valid <= rom1_data_net;
  register6_q_net <= we;
  constant5_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_5531eb9ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_e4c02915b4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  counter : entity xil_defaultlib.fpga_model_xlcounter_free 
  generic map (
    core_name0 => "fpga_model_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    clr => '0',
    rst => logical1_y_net,
    en => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_6156849753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => constant5_op_net,
    y => logical1_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom_dist 
  generic map (
    addr_width => 6,
    c_address_width => 6,
    c_width => 1,
    core_name0 => "fpga_model_dist_mem_gen_i1",
    latency => 1
  )
  port map (
    en => "1",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => constant1_op_net,
    rst => constant5_op_net,
    en => register6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_96fb891bea 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant3_op_net,
    op => relational1_op_net
  );
  relational3 : entity xil_defaultlib.sysgen_relational_175ae316fe 
  port map (
    clr => '0',
    a => counter_op_net,
    b => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational3_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate1/dx
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dx_x1 is
  port (
    x2 : in std_logic_vector( 18-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dx : out std_logic_vector( 43-1 downto 0 )
  );
end fpga_model_dx_x1;
architecture structural of fpga_model_dx_x1 is 
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal ce_net : std_logic;
  signal constant6_op_net : std_logic_vector( 25-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
begin
  dx <= mult_p_net;
  register3_q_net <= x2;
  register4_q_net <= x1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 19,
    core_name0 => "fpga_model_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register3_q_net,
    b => register4_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_a96a966149 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 25,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 25,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 25,
    c_output_width => 43,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 39,
    p_width => 43,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => constant6_op_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate1/proc
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_proc_x2 is
  port (
    dx : in std_logic_vector( 43-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    sel : in std_logic_vector( 1-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_interp : out std_logic_vector( 18-1 downto 0 );
    x_interp1 : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_proc_x2;
architecture structural of fpga_model_proc_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 43-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 43-1 downto 0 );
  signal register5_q_net : std_logic_vector( 43-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  x_interp <= reinterpret_output_port_net;
  x_interp1 <= register1_q_net;
  mult_p_net <= dx;
  register4_q_net <= x1;
  relational3_op_net <= sel;
  rom1_data_net <= we;
  constant5_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 43,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 43,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 44,
    core_name0 => "fpga_model_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 44,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 43
  )
  port map (
    clr => '0',
    en => "1",
    a => mult_p_net,
    b => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_ea0dc5fba9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational3_op_net,
    d0 => register4_q_net,
    d1 => addsub2_s_net,
    y => mux1_y_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    d => rom1_data_net,
    rst => constant5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 43,
    init_value => b"0000000000000000000000000000000000000000000"
  )
  port map (
    d => mux1_y_net,
    rst => constant5_op_net,
    en => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 41,
    x_width => 43,
    y_width => 18
  )
  port map (
    x => register5_q_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_interpolate1 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_interpolate1;
architecture structural of fpga_model_interpolate1 is 
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal ce_net : std_logic;
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
begin
  dout <= reinterpret_output_port_net;
  valid <= register1_q_net;
  reinterpret1_output_port_net <= din;
  register6_q_net <= we;
  constant5_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  control : entity xil_defaultlib.fpga_model_control_x1 
  port map (
    we => register6_q_net,
    rst => constant5_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sel => relational3_op_net,
    valid => rom1_data_net
  );
  dx : entity xil_defaultlib.fpga_model_dx_x1 
  port map (
    x2 => register3_q_net,
    x1 => register4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dx => mult_p_net
  );
  proc : entity xil_defaultlib.fpga_model_proc_x2 
  port map (
    dx => mult_p_net,
    x1 => register4_q_net,
    sel => relational3_op_net,
    we => rom1_data_net,
    rst => constant5_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_interp => reinterpret_output_port_net,
    x_interp1 => register1_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => reinterpret1_output_port_net,
    rst => constant5_op_net,
    en => register6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => constant5_op_net,
    en => register6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate2/control
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_control_x3 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sel : out std_logic_vector( 1-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_control_x3;
architecture structural of fpga_model_control_x3 is 
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 6-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant6_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal register7_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  sel <= relational3_op_net;
  valid <= rom1_data_net;
  register7_q_net <= we;
  constant6_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_5531eb9ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_e4c02915b4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  counter : entity xil_defaultlib.fpga_model_xlcounter_free 
  generic map (
    core_name0 => "fpga_model_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    clr => '0',
    rst => logical1_y_net,
    en => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_6156849753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => constant6_op_net,
    y => logical1_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom_dist 
  generic map (
    addr_width => 6,
    c_address_width => 6,
    c_width => 1,
    core_name0 => "fpga_model_dist_mem_gen_i1",
    latency => 1
  )
  port map (
    en => "1",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => constant1_op_net,
    rst => constant6_op_net,
    en => register7_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_96fb891bea 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant3_op_net,
    op => relational1_op_net
  );
  relational3 : entity xil_defaultlib.sysgen_relational_175ae316fe 
  port map (
    clr => '0',
    a => counter_op_net,
    b => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational3_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate2/dx
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dx_x3 is
  port (
    x2 : in std_logic_vector( 18-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dx : out std_logic_vector( 43-1 downto 0 )
  );
end fpga_model_dx_x3;
architecture structural of fpga_model_dx_x3 is 
  signal clk_net : std_logic;
  signal constant6_op_net : std_logic_vector( 25-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
begin
  dx <= mult_p_net;
  register3_q_net <= x2;
  register4_q_net <= x1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 19,
    core_name0 => "fpga_model_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register3_q_net,
    b => register4_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_a96a966149 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 25,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 25,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 25,
    c_output_width => 43,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 39,
    p_width => 43,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => constant6_op_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate2/proc
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_proc_x4 is
  port (
    dx : in std_logic_vector( 43-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    sel : in std_logic_vector( 1-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_interp : out std_logic_vector( 18-1 downto 0 );
    x_interp1 : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_proc_x4;
architecture structural of fpga_model_proc_x4 is 
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 43-1 downto 0 );
  signal clk_net : std_logic;
  signal constant6_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 43-1 downto 0 );
  signal ce_net : std_logic;
  signal register5_q_net : std_logic_vector( 43-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
begin
  x_interp <= reinterpret_output_port_net;
  x_interp1 <= register1_q_net;
  mult_p_net <= dx;
  register4_q_net <= x1;
  relational3_op_net <= sel;
  rom1_data_net <= we;
  constant6_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 43,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 43,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 44,
    core_name0 => "fpga_model_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 44,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 43
  )
  port map (
    clr => '0',
    en => "1",
    a => mult_p_net,
    b => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_ea0dc5fba9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational3_op_net,
    d0 => register4_q_net,
    d1 => addsub2_s_net,
    y => mux1_y_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    d => rom1_data_net,
    rst => constant6_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 43,
    init_value => b"0000000000000000000000000000000000000000000"
  )
  port map (
    d => mux1_y_net,
    rst => constant6_op_net,
    en => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 41,
    x_width => 43,
    y_width => 18
  )
  port map (
    x => register5_q_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_interpolate2 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_interpolate2;
architecture structural of fpga_model_interpolate2 is 
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register7_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant6_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
begin
  dout <= reinterpret_output_port_net;
  valid <= register1_q_net;
  reinterpret2_output_port_net <= din;
  register7_q_net <= we;
  constant6_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  control : entity xil_defaultlib.fpga_model_control_x3 
  port map (
    we => register7_q_net,
    rst => constant6_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sel => relational3_op_net,
    valid => rom1_data_net
  );
  dx : entity xil_defaultlib.fpga_model_dx_x3 
  port map (
    x2 => register3_q_net,
    x1 => register4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dx => mult_p_net
  );
  proc : entity xil_defaultlib.fpga_model_proc_x4 
  port map (
    dx => mult_p_net,
    x1 => register4_q_net,
    sel => relational3_op_net,
    we => rom1_data_net,
    rst => constant6_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_interp => reinterpret_output_port_net,
    x_interp1 => register1_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => reinterpret2_output_port_net,
    rst => constant6_op_net,
    en => register7_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => constant6_op_net,
    en => register7_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate3/control
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_control is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sel : out std_logic_vector( 1-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_control;
architecture structural of fpga_model_control is 
  signal ce_net : std_logic;
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal register8_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant7_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 6-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  sel <= relational3_op_net;
  valid <= rom1_data_net;
  register8_q_net <= we;
  constant7_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_5531eb9ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_e4c02915b4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  counter : entity xil_defaultlib.fpga_model_xlcounter_free 
  generic map (
    core_name0 => "fpga_model_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    clr => '0',
    rst => logical1_y_net,
    en => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_6156849753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => constant7_op_net,
    y => logical1_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom_dist 
  generic map (
    addr_width => 6,
    c_address_width => 6,
    c_width => 1,
    core_name0 => "fpga_model_dist_mem_gen_i1",
    latency => 1
  )
  port map (
    en => "1",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => constant1_op_net,
    rst => constant7_op_net,
    en => register8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_96fb891bea 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant3_op_net,
    op => relational1_op_net
  );
  relational3 : entity xil_defaultlib.sysgen_relational_175ae316fe 
  port map (
    clr => '0',
    a => counter_op_net,
    b => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational3_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate3/dx
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dx is
  port (
    x2 : in std_logic_vector( 18-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dx : out std_logic_vector( 43-1 downto 0 )
  );
end fpga_model_dx;
architecture structural of fpga_model_dx is 
  signal clk_net : std_logic;
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal constant6_op_net : std_logic_vector( 25-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal ce_net : std_logic;
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
begin
  dx <= mult_p_net;
  register3_q_net <= x2;
  register4_q_net <= x1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 19,
    core_name0 => "fpga_model_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register3_q_net,
    b => register4_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_a96a966149 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 25,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 25,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 25,
    c_output_width => 43,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 39,
    p_width => 43,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => constant6_op_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate3/proc
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_proc_x0 is
  port (
    dx : in std_logic_vector( 43-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    sel : in std_logic_vector( 1-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_interp : out std_logic_vector( 18-1 downto 0 );
    x_interp1 : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_proc_x0;
architecture structural of fpga_model_proc_x0 is 
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal constant7_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 43-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 43-1 downto 0 );
  signal register5_q_net : std_logic_vector( 43-1 downto 0 );
begin
  x_interp <= reinterpret_output_port_net;
  x_interp1 <= register1_q_net;
  mult_p_net <= dx;
  register4_q_net <= x1;
  relational3_op_net <= sel;
  rom1_data_net <= we;
  constant7_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 43,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 43,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 44,
    core_name0 => "fpga_model_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 44,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 43
  )
  port map (
    clr => '0',
    en => "1",
    a => mult_p_net,
    b => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_ea0dc5fba9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational3_op_net,
    d0 => register4_q_net,
    d1 => addsub2_s_net,
    y => mux1_y_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    d => rom1_data_net,
    rst => constant7_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 43,
    init_value => b"0000000000000000000000000000000000000000000"
  )
  port map (
    d => mux1_y_net,
    rst => constant7_op_net,
    en => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 41,
    x_width => 43,
    y_width => 18
  )
  port map (
    x => register5_q_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_interpolate3 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_interpolate3;
architecture structural of fpga_model_interpolate3 is 
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal constant7_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= reinterpret_output_port_net;
  valid <= register1_q_net;
  reinterpret3_output_port_net <= din;
  register8_q_net <= we;
  constant7_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  control : entity xil_defaultlib.fpga_model_control 
  port map (
    we => register8_q_net,
    rst => constant7_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sel => relational3_op_net,
    valid => rom1_data_net
  );
  dx : entity xil_defaultlib.fpga_model_dx 
  port map (
    x2 => register3_q_net,
    x1 => register4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dx => mult_p_net
  );
  proc : entity xil_defaultlib.fpga_model_proc_x0 
  port map (
    dx => mult_p_net,
    x1 => register4_q_net,
    sel => relational3_op_net,
    we => rom1_data_net,
    rst => constant7_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_interp => reinterpret_output_port_net,
    x_interp1 => register1_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => reinterpret3_output_port_net,
    rst => constant7_op_net,
    en => register8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => constant7_op_net,
    en => register8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate4/control
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_control_x2 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sel : out std_logic_vector( 1-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_control_x2;
architecture structural of fpga_model_control_x2 is 
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal register9_q_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 6-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  sel <= relational3_op_net;
  valid <= rom1_data_net;
  register9_q_net <= we;
  constant8_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_5531eb9ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_e4c02915b4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  counter : entity xil_defaultlib.fpga_model_xlcounter_free 
  generic map (
    core_name0 => "fpga_model_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    clr => '0',
    rst => logical1_y_net,
    en => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_6156849753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => constant8_op_net,
    y => logical1_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom_dist 
  generic map (
    addr_width => 6,
    c_address_width => 6,
    c_width => 1,
    core_name0 => "fpga_model_dist_mem_gen_i1",
    latency => 1
  )
  port map (
    en => "1",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => constant1_op_net,
    rst => constant8_op_net,
    en => register9_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_96fb891bea 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant3_op_net,
    op => relational1_op_net
  );
  relational3 : entity xil_defaultlib.sysgen_relational_175ae316fe 
  port map (
    clr => '0',
    a => counter_op_net,
    b => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational3_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate4/dx
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dx_x2 is
  port (
    x2 : in std_logic_vector( 18-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dx : out std_logic_vector( 43-1 downto 0 )
  );
end fpga_model_dx_x2;
architecture structural of fpga_model_dx_x2 is 
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal constant6_op_net : std_logic_vector( 25-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal ce_net : std_logic;
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
begin
  dx <= mult_p_net;
  register3_q_net <= x2;
  register4_q_net <= x1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 19,
    core_name0 => "fpga_model_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register3_q_net,
    b => register4_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_a96a966149 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 25,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 25,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 25,
    c_output_width => 43,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 39,
    p_width => 43,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => constant6_op_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate4/proc
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_proc_x3 is
  port (
    dx : in std_logic_vector( 43-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    sel : in std_logic_vector( 1-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_interp : out std_logic_vector( 18-1 downto 0 );
    x_interp1 : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_proc_x3;
architecture structural of fpga_model_proc_x3 is 
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 43-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 43-1 downto 0 );
  signal ce_net : std_logic;
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal register5_q_net : std_logic_vector( 43-1 downto 0 );
  signal clk_net : std_logic;
  signal constant8_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
begin
  x_interp <= reinterpret_output_port_net;
  x_interp1 <= register1_q_net;
  mult_p_net <= dx;
  register4_q_net <= x1;
  relational3_op_net <= sel;
  rom1_data_net <= we;
  constant8_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 43,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 43,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 44,
    core_name0 => "fpga_model_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 44,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 43
  )
  port map (
    clr => '0',
    en => "1",
    a => mult_p_net,
    b => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_ea0dc5fba9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational3_op_net,
    d0 => register4_q_net,
    d1 => addsub2_s_net,
    y => mux1_y_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    d => rom1_data_net,
    rst => constant8_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 43,
    init_value => b"0000000000000000000000000000000000000000000"
  )
  port map (
    d => mux1_y_net,
    rst => constant8_op_net,
    en => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 41,
    x_width => 43,
    y_width => 18
  )
  port map (
    x => register5_q_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_interpolate4 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_interpolate4;
architecture structural of fpga_model_interpolate4 is 
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal register9_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
begin
  dout <= reinterpret_output_port_net;
  valid <= register1_q_net;
  reinterpret5_output_port_net <= din;
  register9_q_net <= we;
  constant8_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  control : entity xil_defaultlib.fpga_model_control_x2 
  port map (
    we => register9_q_net,
    rst => constant8_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sel => relational3_op_net,
    valid => rom1_data_net
  );
  dx : entity xil_defaultlib.fpga_model_dx_x2 
  port map (
    x2 => register3_q_net,
    x1 => register4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dx => mult_p_net
  );
  proc : entity xil_defaultlib.fpga_model_proc_x3 
  port map (
    dx => mult_p_net,
    x1 => register4_q_net,
    sel => relational3_op_net,
    we => rom1_data_net,
    rst => constant8_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_interp => reinterpret_output_port_net,
    x_interp1 => register1_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => reinterpret5_output_port_net,
    rst => constant8_op_net,
    en => register9_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => constant8_op_net,
    en => register9_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate5/control
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_control_x4 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sel : out std_logic_vector( 1-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_control_x4;
architecture structural of fpga_model_control_x4 is 
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 6-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant9_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 6-1 downto 0 );
begin
  sel <= relational3_op_net;
  valid <= rom1_data_net;
  register6_q_net <= we;
  constant9_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_5531eb9ac7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_e4c02915b4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_e1f7e92a18 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  counter : entity xil_defaultlib.fpga_model_xlcounter_free 
  generic map (
    core_name0 => "fpga_model_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    clr => '0',
    rst => logical1_y_net,
    en => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_6156849753 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => constant9_op_net,
    y => logical1_y_net
  );
  rom1 : entity xil_defaultlib.fpga_model_xlsprom_dist 
  generic map (
    addr_width => 6,
    c_address_width => 6,
    c_width => 1,
    core_name0 => "fpga_model_dist_mem_gen_i1",
    latency => 1
  )
  port map (
    en => "1",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => constant1_op_net,
    rst => constant9_op_net,
    en => register6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_96fb891bea 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant3_op_net,
    op => relational1_op_net
  );
  relational3 : entity xil_defaultlib.sysgen_relational_175ae316fe 
  port map (
    clr => '0',
    a => counter_op_net,
    b => constant4_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational3_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate5/dx
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_dx_x4 is
  port (
    x2 : in std_logic_vector( 18-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dx : out std_logic_vector( 43-1 downto 0 )
  );
end fpga_model_dx_x4;
architecture structural of fpga_model_dx_x4 is 
  signal clk_net : std_logic;
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub1_s_net : std_logic_vector( 18-1 downto 0 );
  signal constant6_op_net : std_logic_vector( 25-1 downto 0 );
begin
  dx <= mult_p_net;
  register3_q_net <= x2;
  register4_q_net <= x1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub1 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 15,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 19,
    core_name0 => "fpga_model_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 15,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => register3_q_net,
    b => register4_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_a96a966149 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  mult : entity xil_defaultlib.fpga_model_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 24,
    a_width => 25,
    b_arith => xlSigned,
    b_bin_pt => 15,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 25,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 25,
    c_output_width => 43,
    c_type => 0,
    core_name0 => "fpga_model_mult_gen_v12_0_i1",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 39,
    p_width => 43,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => constant6_op_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate5/proc
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_proc is
  port (
    dx : in std_logic_vector( 43-1 downto 0 );
    x1 : in std_logic_vector( 18-1 downto 0 );
    sel : in std_logic_vector( 1-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x_interp : out std_logic_vector( 18-1 downto 0 );
    x_interp1 : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_proc;
architecture structural of fpga_model_proc is 
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 43-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 43-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal constant9_op_net : std_logic_vector( 1-1 downto 0 );
  signal register5_q_net : std_logic_vector( 43-1 downto 0 );
begin
  x_interp <= reinterpret_output_port_net;
  x_interp1 <= register1_q_net;
  mult_p_net <= dx;
  register4_q_net <= x1;
  relational3_op_net <= sel;
  rom1_data_net <= we;
  constant9_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addsub2 : entity xil_defaultlib.fpga_model_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 43,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 43,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 44,
    core_name0 => "fpga_model_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 44,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 43
  )
  port map (
    clr => '0',
    en => "1",
    a => mult_p_net,
    b => register5_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  mux1 : entity xil_defaultlib.sysgen_mux_ea0dc5fba9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational3_op_net,
    d0 => register4_q_net,
    d1 => addsub2_s_net,
    y => mux1_y_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    d => rom1_data_net,
    rst => constant9_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 43,
    init_value => b"0000000000000000000000000000000000000000000"
  )
  port map (
    d => mux1_y_net,
    rst => constant9_op_net,
    en => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  slice : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 24,
    new_msb => 41,
    x_width => 43,
    y_width => 18
  )
  port map (
    x => register5_q_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block FPGA_model/interpolate5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_interpolate5 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_interpolate5;
architecture structural of fpga_model_interpolate5 is 
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal mult_p_net : std_logic_vector( 43-1 downto 0 );
  signal register3_q_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal relational3_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal constant9_op_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= reinterpret_output_port_net;
  valid <= register1_q_net;
  reinterpret6_output_port_net <= din;
  register6_q_net <= we;
  constant9_op_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  control : entity xil_defaultlib.fpga_model_control_x4 
  port map (
    we => register6_q_net,
    rst => constant9_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sel => relational3_op_net,
    valid => rom1_data_net
  );
  dx : entity xil_defaultlib.fpga_model_dx_x4 
  port map (
    x2 => register3_q_net,
    x1 => register4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dx => mult_p_net
  );
  proc : entity xil_defaultlib.fpga_model_proc 
  port map (
    dx => mult_p_net,
    x1 => register4_q_net,
    sel => relational3_op_net,
    we => rom1_data_net,
    rst => constant9_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x_interp => reinterpret_output_port_net,
    x_interp1 => register1_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => reinterpret6_output_port_net,
    rst => constant9_op_net,
    en => register6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 18,
    init_value => b"000000000000000000"
  )
  port map (
    d => register3_q_net,
    rst => constant9_op_net,
    en => register6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/rectifier_diode1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x61 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x61;
architecture structural of fpga_model_subsystem_x61 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice31_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice31_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice31_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice31_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/rectifier_diode1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x46 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x46;
architecture structural of fpga_model_subsystem1_x46 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice31_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice31_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice31_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice31_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/rectifier_diode1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x41 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x41;
architecture structural of fpga_model_subsystem2_x41 is 
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice31_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice31_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice31_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice31_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/rectifier_diode1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x35 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x35;
architecture structural of fpga_model_subsystem3_x35 is 
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice31_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice31_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice31_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice31_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/rectifier_diode1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_rectifier_diode1 is
  port (
    state : in std_logic_vector( 35-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    rect_diode : out std_logic_vector( 140-1 downto 0 );
    enable_il1 : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_rectifier_diode1;
architecture structural of fpga_model_rectifier_diode1 is 
  signal clk_net : std_logic;
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice30_y_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice31_y_net : std_logic_vector( 1-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 140-1 downto 0 );
begin
  rect_diode <= concat_y_net;
  enable_il1 <= register4_q_net;
  slice30_y_net <= state;
  slice31_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x61 
  port map (
    we => slice31_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x46 
  port map (
    we => slice31_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x41 
  port map (
    we => slice31_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x35 
  port map (
    we => slice31_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_c989b838dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    y => concat_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice30_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice30_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice30_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice30_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x62 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x62;
architecture structural of fpga_model_subsystem_x62 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x47 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x47;
architecture structural of fpga_model_subsystem1_x47 is 
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x42 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x42;
architecture structural of fpga_model_subsystem2_x42 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x36 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x36;
architecture structural of fpga_model_subsystem3_x36 is 
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x12 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x12;
architecture structural of fpga_model_subsystem4_x12 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice5_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice5_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_select is
  port (
    state : in std_logic_vector( 35-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    state_out : out std_logic_vector( 175-1 downto 0 );
    enable_ira : out std_logic_vector( 1-1 downto 0 );
    enable_irb : out std_logic_vector( 1-1 downto 0 );
    enable_irc : out std_logic_vector( 1-1 downto 0 );
    enable_ima : out std_logic_vector( 1-1 downto 0 );
    enable_imb : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_select;
architecture structural of fpga_model_select is 
  signal concat1_y_net : std_logic_vector( 175-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal register5_q_net : std_logic_vector( 1-1 downto 0 );
  signal register9_q_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register8_q_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal register7_q_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
begin
  state_out <= concat1_y_net;
  enable_ira <= register5_q_net;
  enable_irb <= register7_q_net;
  enable_irc <= register8_q_net;
  enable_ima <= register6_q_net;
  enable_imb <= register9_q_net;
  slice4_y_net <= state;
  slice5_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x62 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x47 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x42 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x36 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x12 
  port map (
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  concat1 : entity xil_defaultlib.sysgen_concat_a2ed03212d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    y => concat1_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice4_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  register7 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register7_q_net
  );
  register8 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register8_q_net
  );
  register9 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register9_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem_x63 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem_x63;
architecture structural of fpga_model_subsystem_x63 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice6_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_04081f3af3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice6_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice6_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem1_x48 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem1_x48;
architecture structural of fpga_model_subsystem1_x48 is 
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice6_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_9cb47af20a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice6_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice6_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem2_x43 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem2_x43;
architecture structural of fpga_model_subsystem2_x43 is 
  signal clk_net : std_logic;
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice6_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_b2a8a2a7f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice6_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice6_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem3_x37 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem3_x37;
architecture structural of fpga_model_subsystem3_x37 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
begin
  we_s <= logical1_y_net;
  slice6_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_7cbd13738e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice6_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice6_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_subsystem4_x13 is
  port (
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    we_s : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_subsystem4_x13;
architecture structural of fpga_model_subsystem4_x13 is 
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal counter1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  we_s <= logical1_y_net;
  slice6_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant1 : entity xil_defaultlib.sysgen_constant_77ac37cb27 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  counter1 : entity xil_defaultlib.fpga_model_xlcounter_limit 
  generic map (
    cnt_15_0 => 4,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "fpga_model_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    en => slice6_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_821c144fa6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational1_op_net,
    d1 => slice6_y_net,
    y => logical1_y_net
  );
  relational1 : entity xil_defaultlib.sysgen_relational_1c937ed9d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant1_op_net,
    b => counter1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block FPGA_model/select1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_select1 is
  port (
    state : in std_logic_vector( 35-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    state_out : out std_logic_vector( 175-1 downto 0 );
    enable_imc : out std_logic_vector( 1-1 downto 0 );
    enable_vo : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_select1;
architecture structural of fpga_model_select1 is 
  signal logical1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal concat1_y_net : std_logic_vector( 175-1 downto 0 );
  signal logical1_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal register2_q_net : std_logic_vector( 35-1 downto 0 );
  signal logical1_y_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal register4_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 35-1 downto 0 );
  signal register5_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  state_out <= concat1_y_net;
  enable_imc <= register6_q_net;
  enable_vo <= register5_q_net;
  slice3_y_net <= state;
  slice6_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x63 
  port map (
    we => slice6_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x48 
  port map (
    we => slice6_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.fpga_model_subsystem2_x43 
  port map (
    we => slice6_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x2
  );
  subsystem3 : entity xil_defaultlib.fpga_model_subsystem3_x37 
  port map (
    we => slice6_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net_x3
  );
  subsystem4 : entity xil_defaultlib.fpga_model_subsystem4_x13 
  port map (
    we => slice6_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    we_s => logical1_y_net
  );
  concat1 : entity xil_defaultlib.sysgen_concat_a2ed03212d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => register1_q_net,
    in2 => register2_q_net,
    in3 => register3_q_net,
    in4 => register4_q_net,
    y => concat1_y_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice3_y_net,
    en => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice3_y_net,
    en => logical1_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice3_y_net,
    en => logical1_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice3_y_net,
    en => logical1_y_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  register4 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice3_y_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register4_q_net
  );
  register5 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => logical1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
end structural;
-- Generated from Simulink block FPGA_model_struct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_struct is
  port (
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    model_out_1 : out std_logic_vector( 16-1 downto 0 );
    model_out_2_pha : out std_logic_vector( 16-1 downto 0 );
    model_out_2_phb : out std_logic_vector( 16-1 downto 0 );
    model_out_2_phc : out std_logic_vector( 16-1 downto 0 );
    model_out_3_pha : out std_logic_vector( 16-1 downto 0 );
    model_out_3_phb : out std_logic_vector( 16-1 downto 0 );
    model_out_3_phc : out std_logic_vector( 16-1 downto 0 );
    model_out_4 : out std_logic_vector( 16-1 downto 0 );
    model_out_1_enable : out std_logic_vector( 1-1 downto 0 );
    model_out_2_enable_pha : out std_logic_vector( 1-1 downto 0 );
    model_out_2_enable_phb : out std_logic_vector( 1-1 downto 0 );
    model_out_2_enable_phc : out std_logic_vector( 1-1 downto 0 );
    model_out_3_enable_pha : out std_logic_vector( 1-1 downto 0 );
    model_out_3_enable_phb : out std_logic_vector( 1-1 downto 0 );
    model_out_3_enable_phc : out std_logic_vector( 1-1 downto 0 );
    model_out_4_enable : out std_logic_vector( 1-1 downto 0 )
  );
end fpga_model_struct;
architecture structural of fpga_model_struct is 
  signal slice17_y_net : std_logic_vector( 16-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 175-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal slice20_y_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret9_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal register4_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret8_output_port_net_x1 : std_logic_vector( 35-1 downto 0 );
  signal register1_q_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net_x2 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret10_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal register1_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal register5_q_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant9_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice31_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal romllc_data_net : std_logic_vector( 7-1 downto 0 );
  signal reinterpret8_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 3-1 downto 0 );
  signal register7_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net_x0 : std_logic_vector( 175-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal register8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net_x1 : std_logic_vector( 175-1 downto 0 );
  signal rom_data_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal constant6_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 4-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 140-1 downto 0 );
  signal register5_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice30_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal constant7_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret_output_port_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal register9_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 385-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 350-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal constant4_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice33_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice16_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice24_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice18_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice27_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice21_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice15_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice23_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice19_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice25_y_net : std_logic_vector( 16-1 downto 0 );
  signal slice26_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice22_y_net : std_logic_vector( 18-1 downto 0 );
begin
  model_out_1 <= slice20_y_net;
  model_out_2_pha <= reinterpret4_output_port_net;
  model_out_2_phb <= reinterpret10_output_port_net;
  model_out_2_phc <= reinterpret11_output_port_net;
  model_out_3_pha <= reinterpret9_output_port_net;
  model_out_3_phb <= reinterpret12_output_port_net;
  model_out_3_phc <= reinterpret13_output_port_net;
  model_out_4 <= slice17_y_net;
  model_out_1_enable <= register4_q_net;
  model_out_2_enable_pha <= register1_q_net_x5;
  model_out_2_enable_phb <= register1_q_net_x3;
  model_out_2_enable_phc <= register1_q_net_x2;
  model_out_3_enable_pha <= register1_q_net_x4;
  model_out_3_enable_phb <= register1_q_net_x1;
  model_out_3_enable_phc <= register1_q_net_x0;
  model_out_4_enable <= register5_q_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dmm_norton_ibc : entity xil_defaultlib.fpga_model_dmm_norton_ibc 
  port map (
    z => concat_y_net_x2,
    state => concat_y_net_x1,
    vac => rom_data_net_x0,
    gate_ibc => inverter1_op_net,
    envac => rom_data_net,
    seq_pmtx => rom2_data_net,
    en_pmtx => rom1_data_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    zp_ibc => concat_y_net_x3,
    sigma_ibc => register_q_net_x0,
    ieq_ibc => reinterpret8_output_port_net_x1
  );
  dmm_norton_llc : entity xil_defaultlib.fpga_model_dmm_norton_llc 
  port map (
    enavac => rom_data_net,
    seq_pmtx => rom2_data_net,
    en_pmtx => rom1_data_net,
    gatea => inverter1_op_net_x0,
    gateb => inverter2_op_net,
    gatec => inverter3_op_net,
    states => concat_y_net,
    z => concat_y_net_x0,
    faultoutput => constant1_op_net,
    faultinverter => constant_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ieq_llc => reinterpret22_output_port_net,
    sigma_llc => romllc_data_net,
    z_p => concat1_y_net
  );
  ibc_gate_signal : entity xil_defaultlib.fpga_model_ibc_gate_signal 
  port map (
    rst => constant2_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    gate => inverter1_op_net
  );
  ibc_solver : entity xil_defaultlib.fpga_model_ibc_solver 
  port map (
    enable_state => rom4_data_net,
    seq_state => rom3_data_net,
    zp => concat_y_net_x3,
    sigma_ibc => register_q_net_x0,
    vdclink => reinterpret8_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z_ibc_x0 => concat_y_net_x2,
    state => concat_y_net_x1
  );
  llc_solver : entity xil_defaultlib.fpga_model_llc_solver 
  port map (
    vdc_link => reinterpret8_output_port_net_x0,
    zp => concat1_y_net,
    sigma_llc => romllc_data_net,
    enable_state => rom4_data_net,
    seq_state => rom3_data_net,
    faultoutput => register1_q_net,
    faultinverter => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    state => concat_y_net,
    z_llc_x0 => concat_y_net_x0
  );
  linksolver : entity xil_defaultlib.fpga_model_linksolver 
  port map (
    sigma_ibc => register_q_net_x0,
    ieq_ibc => reinterpret8_output_port_net_x1,
    ieq_llc => reinterpret22_output_port_net,
    sigma_llc => romllc_data_net,
    faultoutput => register1_q_net,
    faultinverter => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    vdclink => reinterpret8_output_port_net_x0
  );
  subsystem : entity xil_defaultlib.fpga_model_subsystem_x60 
  port map (
    rst => constant4_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    gatea_llc => inverter1_op_net_x0,
    gateb_llc => inverter2_op_net,
    gatec_llc => inverter3_op_net
  );
  subsystem1 : entity xil_defaultlib.fpga_model_subsystem1_x45 
  port map (
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => rom_data_net_x0
  );
  control1 : entity xil_defaultlib.fpga_model_control1 
  port map (
    clk_1 => clk_net,
    ce_1 => ce_net,
    wez => rom_data_net,
    we_w => rom4_data_net,
    seq_state_w => rom3_data_net,
    seq_state_pmtx => rom2_data_net,
    we_pmtx => rom1_data_net
  );
  interpolate : entity xil_defaultlib.fpga_model_interpolate 
  port map (
    din => reinterpret8_output_port_net,
    we => register5_q_net_x0,
    rst => constant3_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret_output_port_net_x5,
    valid => register1_q_net_x5
  );
  interpolate1 : entity xil_defaultlib.fpga_model_interpolate1 
  port map (
    din => reinterpret1_output_port_net,
    we => register6_q_net,
    rst => constant5_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret_output_port_net_x4,
    valid => register1_q_net_x4
  );
  interpolate2 : entity xil_defaultlib.fpga_model_interpolate2 
  port map (
    din => reinterpret2_output_port_net,
    we => register7_q_net,
    rst => constant6_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret_output_port_net_x3,
    valid => register1_q_net_x3
  );
  interpolate3 : entity xil_defaultlib.fpga_model_interpolate3 
  port map (
    din => reinterpret3_output_port_net,
    we => register8_q_net,
    rst => constant7_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret_output_port_net_x2,
    valid => register1_q_net_x2
  );
  interpolate4 : entity xil_defaultlib.fpga_model_interpolate4 
  port map (
    din => reinterpret5_output_port_net,
    we => register9_q_net,
    rst => constant8_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret_output_port_net_x1,
    valid => register1_q_net_x1
  );
  interpolate5 : entity xil_defaultlib.fpga_model_interpolate5 
  port map (
    din => reinterpret6_output_port_net,
    we => register6_q_net_x0,
    rst => constant9_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret_output_port_net_x0,
    valid => register1_q_net_x0
  );
  rectifier_diode1 : entity xil_defaultlib.fpga_model_rectifier_diode1 
  port map (
    state => slice30_y_net,
    we => slice31_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    rect_diode => concat_y_net_x4,
    enable_il1 => register4_q_net
  );
  select_x0 : entity xil_defaultlib.fpga_model_select 
  port map (
    state => slice4_y_net,
    we => slice5_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    state_out => concat1_y_net_x1,
    enable_ira => register5_q_net_x0,
    enable_irb => register7_q_net,
    enable_irc => register8_q_net,
    enable_ima => register6_q_net,
    enable_imb => register9_q_net
  );
  select1 : entity xil_defaultlib.fpga_model_select1 
  port map (
    state => slice3_y_net,
    we => slice6_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    state_out => concat1_y_net_x0,
    enable_imc => register6_q_net_x0,
    enable_vo => register5_q_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant4 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant4_op_net
  );
  register_x0 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => constant_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register1 : entity xil_defaultlib.fpga_model_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => constant1_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice33_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_7c17497d57 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice16_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice1 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat1_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat1_y_net_x1,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat1_y_net_x1,
    y => slice12_y_net
  );
  slice16 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat1_y_net_x0,
    y => slice16_y_net
  );
  slice2 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice3_y_net
  );
  slice30 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => concat_y_net_x1,
    y => slice30_y_net
  );
  slice31 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => concat_y_net_x1,
    y => slice31_y_net
  );
  slice33 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 140,
    y_width => 35
  )
  port map (
    x => concat_y_net_x4,
    y => slice33_y_net
  );
  slice4 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice1_y_net,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat1_y_net_x1,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat1_y_net_x1,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 175,
    y_width => 35
  )
  port map (
    x => concat1_y_net_x1,
    y => slice9_y_net
  );
  slice21 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 17,
    x_width => 18,
    y_width => 16
  )
  port map (
    x => reinterpret_output_port_net_x3,
    y => slice21_y_net
  );
  slice24 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 17,
    new_msb => 34,
    x_width => 35,
    y_width => 18
  )
  port map (
    x => slice9_y_net,
    y => slice24_y_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  slice27 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 17,
    x_width => 18,
    y_width => 16
  )
  port map (
    x => reinterpret_output_port_net_x0,
    y => slice27_y_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice24_y_net,
    output_port => reinterpret5_output_port_net
  );
  constant3 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  slice13 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 17,
    x_width => 18,
    y_width => 16
  )
  port map (
    x => reinterpret_output_port_net_x5,
    y => slice13_y_net
  );
  slice18 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 17,
    new_msb => 34,
    x_width => 35,
    y_width => 18
  )
  port map (
    x => slice11_y_net,
    y => slice18_y_net
  );
  slice14 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 17,
    new_msb => 34,
    x_width => 35,
    y_width => 18
  )
  port map (
    x => slice7_y_net,
    y => slice14_y_net
  );
  reinterpret8 : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice15 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 17,
    x_width => 18,
    y_width => 16
  )
  port map (
    x => reinterpret_output_port_net_x4,
    y => slice15_y_net
  );
  slice17 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 34,
    x_width => 35,
    y_width => 16
  )
  port map (
    x => reinterpret7_output_port_net,
    y => slice17_y_net
  );
  reinterpret9 : entity xil_defaultlib.sysgen_reinterpret_92b8a37872 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice15_y_net,
    output_port => reinterpret9_output_port_net
  );
  slice20 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 34,
    x_width => 35,
    y_width => 16
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice20_y_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice18_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret10 : entity xil_defaultlib.sysgen_reinterpret_92b8a37872 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice21_y_net,
    output_port => reinterpret10_output_port_net
  );
  constant7 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant7_op_net
  );
  slice22 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 17,
    new_msb => 34,
    x_width => 35,
    y_width => 18
  )
  port map (
    x => slice12_y_net,
    y => slice22_y_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice22_y_net,
    output_port => reinterpret3_output_port_net
  );
  slice23 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 17,
    x_width => 18,
    y_width => 16
  )
  port map (
    x => reinterpret_output_port_net_x2,
    y => slice23_y_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_92b8a37872 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice23_y_net,
    output_port => reinterpret11_output_port_net
  );
  constant5 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_92b8a37872 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice19 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 17,
    new_msb => 34,
    x_width => 35,
    y_width => 18
  )
  port map (
    x => slice8_y_net,
    y => slice19_y_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice19_y_net,
    output_port => reinterpret2_output_port_net
  );
  constant9 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant9_op_net
  );
  constant8 : entity xil_defaultlib.sysgen_constant_358572b584 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant8_op_net
  );
  slice25 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 17,
    x_width => 18,
    y_width => 16
  )
  port map (
    x => reinterpret_output_port_net_x1,
    y => slice25_y_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_92b8a37872 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice25_y_net,
    output_port => reinterpret12_output_port_net
  );
  slice26 : entity xil_defaultlib.fpga_model_xlslice 
  generic map (
    new_lsb => 17,
    new_msb => 34,
    x_width => 35,
    y_width => 18
  )
  port map (
    x => slice10_y_net,
    y => slice26_y_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_1b667c4874 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice26_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_92b8a37872 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice27_y_net,
    output_port => reinterpret13_output_port_net
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model_default_clock_driver is
  port (
    fpga_model_sysclk : in std_logic;
    fpga_model_sysce : in std_logic;
    fpga_model_sysclr : in std_logic;
    fpga_model_clk1 : out std_logic;
    fpga_model_ce1 : out std_logic
  );
end fpga_model_default_clock_driver;
architecture structural of fpga_model_default_clock_driver is 
begin
  clockdriver : entity xil_defaultlib.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => fpga_model_sysclk,
    sysce => fpga_model_sysce,
    sysclr => fpga_model_sysclr,
    clk => fpga_model_clk1,
    ce => fpga_model_ce1
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity fpga_model is
  port (
    clk : in std_logic;
    model_out_1 : out std_logic_vector( 16-1 downto 0 );
    model_out_2_pha : out std_logic_vector( 16-1 downto 0 );
    model_out_2_phb : out std_logic_vector( 16-1 downto 0 );
    model_out_2_phc : out std_logic_vector( 16-1 downto 0 );
    model_out_3_pha : out std_logic_vector( 16-1 downto 0 );
    model_out_3_phb : out std_logic_vector( 16-1 downto 0 );
    model_out_3_phc : out std_logic_vector( 16-1 downto 0 );
    model_out_4 : out std_logic_vector( 16-1 downto 0 );
    model_out_1_enable : out std_logic;
    model_out_2_enable_pha : out std_logic;
    model_out_2_enable_phb : out std_logic;
    model_out_2_enable_phc : out std_logic;
    model_out_3_enable_pha : out std_logic;
    model_out_3_enable_phb : out std_logic;
    model_out_3_enable_phc : out std_logic;
    model_out_4_enable : out std_logic
  );
end fpga_model;
architecture structural of fpga_model is 
  attribute core_generation_info : string;
  attribute core_generation_info of structural : architecture is "fpga_model,sysgen_core_2020_1,{,compilation=IP Catalog,block_icon_display=Default,family=zynq,part=xc7z045,speed=-2,package=ffg900,synthesis_language=vhdl,hdl_library=xil_defaultlib,synthesis_strategy=Vivado Synthesis Defaults,implementation_strategy=Vivado Implementation Defaults,testbench=0,interface_doc=0,ce_clr=0,clock_period=3.125,system_simulink_period=3.125e-09,waveform_viewer=0,axilite_interface=0,ip_catalog_plugin=0,hwcosim_burst_mode=0,simulation_time=0.15,addsub=115,concat=60,constant=201,convert=11,counter=99,delay=46,inv=67,logical=135,mult=118,mux=41,register=147,reinterpret=623,relational=104,slice=679,sprom=129,}";
  signal ce_1_net : std_logic;
  signal clk_1_net : std_logic;
begin
  fpga_model_default_clock_driver : entity xil_defaultlib.fpga_model_default_clock_driver 
  port map (
    fpga_model_sysclk => clk,
    fpga_model_sysce => '1',
    fpga_model_sysclr => '0',
    fpga_model_clk1 => clk_1_net,
    fpga_model_ce1 => ce_1_net
  );
  fpga_model_struct : entity xil_defaultlib.fpga_model_struct 
  port map (
    clk_1 => clk_1_net,
    ce_1 => ce_1_net,
    model_out_1 => model_out_1,
    model_out_2_pha => model_out_2_pha,
    model_out_2_phb => model_out_2_phb,
    model_out_2_phc => model_out_2_phc,
    model_out_3_pha => model_out_3_pha,
    model_out_3_phb => model_out_3_phb,
    model_out_3_phc => model_out_3_phc,
    model_out_4 => model_out_4,
    model_out_1_enable(0) => model_out_1_enable,
    model_out_2_enable_pha(0) => model_out_2_enable_pha,
    model_out_2_enable_phb(0) => model_out_2_enable_phb,
    model_out_2_enable_phc(0) => model_out_2_enable_phc,
    model_out_3_enable_pha(0) => model_out_3_enable_pha,
    model_out_3_enable_phb(0) => model_out_3_enable_phb,
    model_out_3_enable_phc(0) => model_out_3_enable_phc,
    model_out_4_enable(0) => model_out_4_enable
  );
end structural;
