INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pruthvi/Desktop/VLSI_ARCH/systolic/systolic.srcs/sources_1/imports/VLSI_ARCH/pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pruthvi/Desktop/VLSI_ARCH/systolic/systolic.srcs/sources_1/imports/VLSI_ARCH/pe_l.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_l
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pruthvi/Desktop/VLSI_ARCH/systolic/systolic.srcs/sources_1/new/systolic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_top
