set_user_match   -inverted   $svf_ref/fpu/fpu_add/fpu_add_frac_dp/a4stg_shl_cnt[0]_BAR   $svf_impl/fpu/fpu_add/fpu_add_frac_dp/a4stg_shl_cnt[0]_BAR
set_user_match   -inverted   $svf_ref/fpu/fpu_add/fpu_add_frac_dp/a4stg_shl_cnt[2]_BAR   $svf_impl/fpu/fpu_add/fpu_add_frac_dp/a4stg_shl_cnt[2]_BAR
set_user_match   -inverted   $svf_ref/fpu/fpu_add/fpu_add_frac_dp/a4stg_shl_cnt[3]_BAR   $svf_impl/fpu/fpu_add/fpu_add_frac_dp/a4stg_shl_cnt[3]_BAR
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[18]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[18]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[19]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[19]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[36]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[36]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[36]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[36]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[36]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN0 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[36]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN0 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[15]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[15]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[49]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[49]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[31]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[31]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[31]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[31]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[31]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN1 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[31]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN1 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[32]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[32]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[32]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[32]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[32]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN2 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[32]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN2 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[9]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[9]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[9]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[9]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[9]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN3 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[9]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN3 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[46]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[46]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[5]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[5]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[5]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[5]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[5]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN4 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[5]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN4 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[0]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[0]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[0]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[0]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[0]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN5 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[0]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN5 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[1]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[1]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[1]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[1]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[1]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN6 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[1]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN6 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[2]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[2]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[2]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[2]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[2]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN7 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[2]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN7 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[3]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[3]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[3]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[3]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[3]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN8 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[3]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN8 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[4]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[4]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[4]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[4]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[4]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN9 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[4]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN9 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[6]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[6]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[6]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[6]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[6]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN10 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[6]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN10 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[8]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[8]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[10]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[10]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[10]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[10]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[10]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN11 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[10]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN11 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[12]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[12]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[12]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[12]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[12]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN12 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[12]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN12 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[13]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[13]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[13]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[13]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[13]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN13 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[13]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN13 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[27]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[27]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[27]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[27]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[27]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN14 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[27]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN14 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[28]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[28]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[28]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[28]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[28]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN15 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[28]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN15 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[29]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[29]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[29]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[29]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[29]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN16 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[29]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN16 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[30]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[30]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[30]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[30]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[30]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN17 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[30]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN17 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[33]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[33]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[33]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[33]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[33]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN18 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[33]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN18 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[34]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[34]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[34]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[34]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[34]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN19 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[34]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN19 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[35]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[35]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[35]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[35]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[35]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN20 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[35]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN20 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[41]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[41]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[47]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[47]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[47]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[47]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[47]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN21 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[47]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN21 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[48]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[48]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[48]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[48]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[48]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN22 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[48]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN22 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[50]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[50]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[50]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[50]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[50]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN23 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[50]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN23 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[51]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[51]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[51]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[51]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[51]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN24 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[51]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN24 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[52]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[52]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[52]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[52]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[52]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN25 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[52]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN25 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[63]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[63]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[7]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a0/a[7]
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[7]   $svf_impl/fpu/fpu_mul/i_m4stg_frac/ary1_a1/a[7]
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a0 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a0/a[7]  ~ fpu_mul/i_m4stg_frac/ary1_a0/IN26 }
guide_constraints -body { fpu_mul/i_m4stg_frac/ary1_a1 } -equivalent { fpu_mul/i_m4stg_frac/ary1_a1/a[7]  ~ fpu_mul/i_m4stg_frac/ary1_a1/IN26 }
guide_constraints -body { fpu_mul/fpu_mul_frac_dp } -equivalent { fpu_mul/fpu_mul_frac_dp/m6stg_step  ~ fpu_mul/fpu_mul_frac_dp/IN0 }
guide_constraints -body { fpu_mul/fpu_mul_frac_dp } -equivalent { fpu_mul/fpu_mul_frac_dp/m1stg_dblop    fpu_mul/fpu_mul_frac_dp/IN1 }
set_user_match   -inverted   $svf_ref/fpu/bw_r_rf16x160/sehold   $svf_impl/fpu/bw_r_rf16x160/sehold
guide_constraints -body { bw_r_rf16x160 } -equivalent { bw_r_rf16x160/sehold  ~ bw_r_rf16x160/IN0 ~ bw_r_rf16x160/IN1 }
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/se_mul64   $svf_impl/fpu/fpu_mul/se_mul64
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/i_m4stg_frac/se   $svf_impl/fpu/fpu_mul/i_m4stg_frac/se
set_user_match   -inverted   $svf_ref/fpu/fpu_mul/fpu_mul_frac_dp/se   $svf_impl/fpu/fpu_mul/fpu_mul_frac_dp/se
guide_constraints -body { fpu_mul/i_m4stg_frac } -equivalent { fpu_mul/i_m4stg_frac/se  ~ fpu_mul/i_m4stg_frac/IN0 ~ fpu_mul/i_m4stg_frac/IN1 ~ fpu_mul/i_m4stg_frac/IN2 ~ fpu_mul/i_m4stg_frac/IN3 ~ fpu_mul/i_m4stg_frac/IN4 ~ fpu_mul/i_m4stg_frac/IN5 ~ fpu_mul/i_m4stg_frac/IN6 }
guide_constraints -body { fpu_mul/fpu_mul_frac_dp } -equivalent { fpu_mul/fpu_mul_frac_dp/se  ~ fpu_mul/fpu_mul_frac_dp/IN2 ~ fpu_mul/fpu_mul_frac_dp/IN3 }
guide_constraints -body { fpu_div } -equivalent { fpu_div/se    fpu_div/IN0 ~ fpu_div/IN1 ~ fpu_div/IN2   fpu_div/IN3   fpu_div/IN4 ~ fpu_div/IN5   fpu_div/IN6 ~ fpu_div/IN7   fpu_div/IN8 ~ fpu_div/IN9 }
guide_constraints -body { fpu_div/fpu_div_frac_dp } -equivalent { fpu_div/fpu_div_frac_dp/se  ~ fpu_div/fpu_div_frac_dp/IN0   fpu_div/fpu_div_frac_dp/IN1 ~ fpu_div/fpu_div_frac_dp/IN2   fpu_div/fpu_div_frac_dp/IN3 ~ fpu_div/fpu_div_frac_dp/IN4   fpu_div/fpu_div_frac_dp/IN5 }
guide_constraints -body { fpu_add/fpu_add_frac_dp } -equivalent { fpu_add/fpu_add_frac_dp/se    fpu_add/fpu_add_frac_dp/IN3 ~ fpu_add/fpu_add_frac_dp/IN4   fpu_add/fpu_add_frac_dp/IN5 }
guide_constraints -body { fpu_mul } -equivalent { fpu_mul/se_mul  ~ fpu_mul/IN0   fpu_mul/IN1 ~ fpu_mul/IN2 ~ fpu_mul/IN3   fpu_mul/IN4   fpu_mul/IN5   fpu_mul/IN6   fpu_mul/IN7   fpu_mul/IN8 }
guide_constraints -body { fpu_add } -equivalent { fpu_add/se_add_exp  ~ fpu_add/IN0 ~ fpu_add/IN1   fpu_add/IN2   fpu_add/IN3 }

#-------------------------------------------------------------------

