ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM7_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM7_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM7_Init:
  28              	.LFB330:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 500;
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  81:Core/Src/tim.c ****   {
  82:Core/Src/tim.c ****     Error_Handler();
  83:Core/Src/tim.c ****   }
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 104:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c **** }
 107:Core/Src/tim.c **** /* TIM7 init function */
 108:Core/Src/tim.c **** void MX_TIM7_Init(void)
 109:Core/Src/tim.c **** {
  29              		.loc 1 109 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 115 3 view .LVU1
  41              		.loc 1 115 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0193     		str	r3, [sp, #4]
  44 0008 0293     		str	r3, [sp, #8]
  45 000a 0393     		str	r3, [sp, #12]
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
 120:Core/Src/tim.c ****   htim7.Instance = TIM7;
  46              		.loc 1 120 3 is_stmt 1 view .LVU3
  47              		.loc 1 120 18 is_stmt 0 view .LVU4
  48 000c 0E48     		ldr	r0, .L7
  49 000e 0F4A     		ldr	r2, .L7+4
  50 0010 0260     		str	r2, [r0]
 121:Core/Src/tim.c ****   htim7.Init.Prescaler = TIM7_Presc;
  51              		.loc 1 121 3 is_stmt 1 view .LVU5
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 4


  52              		.loc 1 121 24 is_stmt 0 view .LVU6
  53 0012 A722     		movs	r2, #167
  54 0014 4260     		str	r2, [r0, #4]
 122:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  55              		.loc 1 122 3 is_stmt 1 view .LVU7
  56              		.loc 1 122 26 is_stmt 0 view .LVU8
  57 0016 8360     		str	r3, [r0, #8]
 123:Core/Src/tim.c ****   htim7.Init.Period = 1000;
  58              		.loc 1 123 3 is_stmt 1 view .LVU9
  59              		.loc 1 123 21 is_stmt 0 view .LVU10
  60 0018 4FF47A72 		mov	r2, #1000
  61 001c C260     		str	r2, [r0, #12]
 124:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  62              		.loc 1 124 3 is_stmt 1 view .LVU11
  63              		.loc 1 124 32 is_stmt 0 view .LVU12
  64 001e 8361     		str	r3, [r0, #24]
 125:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
  65              		.loc 1 125 3 is_stmt 1 view .LVU13
  66              		.loc 1 125 7 is_stmt 0 view .LVU14
  67 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
  68              	.LVL0:
  69              		.loc 1 125 6 view .LVU15
  70 0024 50B9     		cbnz	r0, .L5
  71              	.L2:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  72              		.loc 1 129 3 is_stmt 1 view .LVU16
  73              		.loc 1 129 37 is_stmt 0 view .LVU17
  74 0026 0023     		movs	r3, #0
  75 0028 0193     		str	r3, [sp, #4]
 130:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  76              		.loc 1 130 3 is_stmt 1 view .LVU18
  77              		.loc 1 130 33 is_stmt 0 view .LVU19
  78 002a 0393     		str	r3, [sp, #12]
 131:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
  79              		.loc 1 131 3 is_stmt 1 view .LVU20
  80              		.loc 1 131 7 is_stmt 0 view .LVU21
  81 002c 01A9     		add	r1, sp, #4
  82 002e 0648     		ldr	r0, .L7
  83 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  84              	.LVL1:
  85              		.loc 1 131 6 view .LVU22
  86 0034 28B9     		cbnz	r0, .L6
  87              	.L1:
 132:Core/Src/tim.c ****   {
 133:Core/Src/tim.c ****     Error_Handler();
 134:Core/Src/tim.c ****   }
 135:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** }
  88              		.loc 1 139 1 view .LVU23
  89 0036 05B0     		add	sp, sp, #20
  90              	.LCFI2:
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 5


  91              		.cfi_remember_state
  92              		.cfi_def_cfa_offset 4
  93              		@ sp needed
  94 0038 5DF804FB 		ldr	pc, [sp], #4
  95              	.L5:
  96              	.LCFI3:
  97              		.cfi_restore_state
 127:Core/Src/tim.c ****   }
  98              		.loc 1 127 5 is_stmt 1 view .LVU24
  99 003c FFF7FEFF 		bl	Error_Handler
 100              	.LVL2:
 101 0040 F1E7     		b	.L2
 102              	.L6:
 133:Core/Src/tim.c ****   }
 103              		.loc 1 133 5 view .LVU25
 104 0042 FFF7FEFF 		bl	Error_Handler
 105              	.LVL3:
 106              		.loc 1 139 1 is_stmt 0 view .LVU26
 107 0046 F6E7     		b	.L1
 108              	.L8:
 109              		.align	2
 110              	.L7:
 111 0048 00000000 		.word	htim7
 112 004c 00140040 		.word	1073746944
 113              		.cfi_endproc
 114              	.LFE330:
 116              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 117              		.align	1
 118              		.global	HAL_TIM_Base_MspInit
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 123              	HAL_TIM_Base_MspInit:
 124              	.LVL4:
 125              	.LFB331:
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 142:Core/Src/tim.c **** {
 126              		.loc 1 142 1 is_stmt 1 view -0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 8
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		.loc 1 142 1 is_stmt 0 view .LVU28
 131 0000 00B5     		push	{lr}
 132              	.LCFI4:
 133              		.cfi_def_cfa_offset 4
 134              		.cfi_offset 14, -4
 135 0002 83B0     		sub	sp, sp, #12
 136              	.LCFI5:
 137              		.cfi_def_cfa_offset 16
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 138              		.loc 1 144 3 is_stmt 1 view .LVU29
 139              		.loc 1 144 20 is_stmt 0 view .LVU30
 140 0004 0368     		ldr	r3, [r0]
 141              		.loc 1 144 5 view .LVU31
 142 0006 134A     		ldr	r2, .L15
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 6


 143 0008 9342     		cmp	r3, r2
 144 000a 05D0     		beq	.L13
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 147:Core/Src/tim.c **** 
 148:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 149:Core/Src/tim.c ****     /* TIM1 clock enable */
 150:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 154:Core/Src/tim.c ****   }
 155:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 145              		.loc 1 155 8 is_stmt 1 view .LVU32
 146              		.loc 1 155 10 is_stmt 0 view .LVU33
 147 000c 124A     		ldr	r2, .L15+4
 148 000e 9342     		cmp	r3, r2
 149 0010 0DD0     		beq	.L14
 150              	.LVL5:
 151              	.L9:
 156:Core/Src/tim.c ****   {
 157:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 160:Core/Src/tim.c ****     /* TIM7 clock enable */
 161:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 164:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 165:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c **** }
 152              		.loc 1 170 1 view .LVU34
 153 0012 03B0     		add	sp, sp, #12
 154              	.LCFI6:
 155              		.cfi_remember_state
 156              		.cfi_def_cfa_offset 4
 157              		@ sp needed
 158 0014 5DF804FB 		ldr	pc, [sp], #4
 159              	.LVL6:
 160              	.L13:
 161              	.LCFI7:
 162              		.cfi_restore_state
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 163              		.loc 1 150 5 is_stmt 1 view .LVU35
 164              	.LBB2:
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 165              		.loc 1 150 5 view .LVU36
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 166              		.loc 1 150 5 view .LVU37
 167 0018 104B     		ldr	r3, .L15+8
 168 001a 1A6E     		ldr	r2, [r3, #96]
 169 001c 42F40062 		orr	r2, r2, #2048
 170 0020 1A66     		str	r2, [r3, #96]
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 7


 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 171              		.loc 1 150 5 view .LVU38
 172 0022 1B6E     		ldr	r3, [r3, #96]
 173 0024 03F40063 		and	r3, r3, #2048
 174 0028 0093     		str	r3, [sp]
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 175              		.loc 1 150 5 view .LVU39
 176 002a 009B     		ldr	r3, [sp]
 177              	.LBE2:
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 178              		.loc 1 150 5 view .LVU40
 179 002c F1E7     		b	.L9
 180              	.L14:
 161:Core/Src/tim.c **** 
 181              		.loc 1 161 5 view .LVU41
 182              	.LBB3:
 161:Core/Src/tim.c **** 
 183              		.loc 1 161 5 view .LVU42
 161:Core/Src/tim.c **** 
 184              		.loc 1 161 5 view .LVU43
 185 002e 0B4B     		ldr	r3, .L15+8
 186 0030 9A6D     		ldr	r2, [r3, #88]
 187 0032 42F02002 		orr	r2, r2, #32
 188 0036 9A65     		str	r2, [r3, #88]
 161:Core/Src/tim.c **** 
 189              		.loc 1 161 5 view .LVU44
 190 0038 9B6D     		ldr	r3, [r3, #88]
 191 003a 03F02003 		and	r3, r3, #32
 192 003e 0193     		str	r3, [sp, #4]
 161:Core/Src/tim.c **** 
 193              		.loc 1 161 5 view .LVU45
 194 0040 019B     		ldr	r3, [sp, #4]
 195              	.LBE3:
 161:Core/Src/tim.c **** 
 196              		.loc 1 161 5 view .LVU46
 164:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 197              		.loc 1 164 5 view .LVU47
 198 0042 0022     		movs	r2, #0
 199 0044 1146     		mov	r1, r2
 200 0046 3720     		movs	r0, #55
 201              	.LVL7:
 164:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 202              		.loc 1 164 5 is_stmt 0 view .LVU48
 203 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 204              	.LVL8:
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 205              		.loc 1 165 5 is_stmt 1 view .LVU49
 206 004c 3720     		movs	r0, #55
 207 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 208              	.LVL9:
 209              		.loc 1 170 1 is_stmt 0 view .LVU50
 210 0052 DEE7     		b	.L9
 211              	.L16:
 212              		.align	2
 213              	.L15:
 214 0054 002C0140 		.word	1073818624
 215 0058 00140040 		.word	1073746944
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 8


 216 005c 00100240 		.word	1073876992
 217              		.cfi_endproc
 218              	.LFE331:
 220              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 221              		.align	1
 222              		.global	HAL_TIM_MspPostInit
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	HAL_TIM_MspPostInit:
 228              	.LVL10:
 229              	.LFB332:
 171:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 172:Core/Src/tim.c **** {
 230              		.loc 1 172 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 24
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		.loc 1 172 1 is_stmt 0 view .LVU52
 235 0000 00B5     		push	{lr}
 236              	.LCFI8:
 237              		.cfi_def_cfa_offset 4
 238              		.cfi_offset 14, -4
 239 0002 87B0     		sub	sp, sp, #28
 240              	.LCFI9:
 241              		.cfi_def_cfa_offset 32
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 242              		.loc 1 174 3 is_stmt 1 view .LVU53
 243              		.loc 1 174 20 is_stmt 0 view .LVU54
 244 0004 0023     		movs	r3, #0
 245 0006 0193     		str	r3, [sp, #4]
 246 0008 0293     		str	r3, [sp, #8]
 247 000a 0393     		str	r3, [sp, #12]
 248 000c 0493     		str	r3, [sp, #16]
 249 000e 0593     		str	r3, [sp, #20]
 175:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 250              		.loc 1 175 3 is_stmt 1 view .LVU55
 251              		.loc 1 175 15 is_stmt 0 view .LVU56
 252 0010 0268     		ldr	r2, [r0]
 253              		.loc 1 175 5 view .LVU57
 254 0012 0F4B     		ldr	r3, .L21
 255 0014 9A42     		cmp	r2, r3
 256 0016 02D0     		beq	.L20
 257              	.LVL11:
 258              	.L17:
 176:Core/Src/tim.c ****   {
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 182:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 183:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 184:Core/Src/tim.c ****     */
 185:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 186:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 9


 187:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 190:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 195:Core/Src/tim.c ****   }
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c **** }
 259              		.loc 1 197 1 view .LVU58
 260 0018 07B0     		add	sp, sp, #28
 261              	.LCFI10:
 262              		.cfi_remember_state
 263              		.cfi_def_cfa_offset 4
 264              		@ sp needed
 265 001a 5DF804FB 		ldr	pc, [sp], #4
 266              	.LVL12:
 267              	.L20:
 268              	.LCFI11:
 269              		.cfi_restore_state
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 270              		.loc 1 181 5 is_stmt 1 view .LVU59
 271              	.LBB4:
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 272              		.loc 1 181 5 view .LVU60
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 273              		.loc 1 181 5 view .LVU61
 274 001e 03F56443 		add	r3, r3, #58368
 275 0022 DA6C     		ldr	r2, [r3, #76]
 276 0024 42F00102 		orr	r2, r2, #1
 277 0028 DA64     		str	r2, [r3, #76]
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 278              		.loc 1 181 5 view .LVU62
 279 002a DB6C     		ldr	r3, [r3, #76]
 280 002c 03F00103 		and	r3, r3, #1
 281 0030 0093     		str	r3, [sp]
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 282              		.loc 1 181 5 view .LVU63
 283 0032 009B     		ldr	r3, [sp]
 284              	.LBE4:
 181:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 285              		.loc 1 181 5 view .LVU64
 185:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286              		.loc 1 185 5 view .LVU65
 185:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 287              		.loc 1 185 25 is_stmt 0 view .LVU66
 288 0034 4FF48073 		mov	r3, #256
 289 0038 0193     		str	r3, [sp, #4]
 186:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 186 5 is_stmt 1 view .LVU67
 186:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 186 26 is_stmt 0 view .LVU68
 292 003a 0223     		movs	r3, #2
 293 003c 0293     		str	r3, [sp, #8]
 187:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 10


 294              		.loc 1 187 5 is_stmt 1 view .LVU69
 188:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 295              		.loc 1 188 5 view .LVU70
 189:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 296              		.loc 1 189 5 view .LVU71
 189:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 297              		.loc 1 189 31 is_stmt 0 view .LVU72
 298 003e 0623     		movs	r3, #6
 299 0040 0593     		str	r3, [sp, #20]
 190:Core/Src/tim.c **** 
 300              		.loc 1 190 5 is_stmt 1 view .LVU73
 301 0042 01A9     		add	r1, sp, #4
 302 0044 4FF09040 		mov	r0, #1207959552
 303              	.LVL13:
 190:Core/Src/tim.c **** 
 304              		.loc 1 190 5 is_stmt 0 view .LVU74
 305 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL14:
 307              		.loc 1 197 1 view .LVU75
 308 004c E4E7     		b	.L17
 309              	.L22:
 310 004e 00BF     		.align	2
 311              	.L21:
 312 0050 002C0140 		.word	1073818624
 313              		.cfi_endproc
 314              	.LFE332:
 316              		.section	.text.MX_TIM1_Init,"ax",%progbits
 317              		.align	1
 318              		.global	MX_TIM1_Init
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	MX_TIM1_Init:
 324              	.LFB329:
  32:Core/Src/tim.c **** 
 325              		.loc 1 32 1 is_stmt 1 view -0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 112
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329 0000 10B5     		push	{r4, lr}
 330              	.LCFI12:
 331              		.cfi_def_cfa_offset 8
 332              		.cfi_offset 4, -8
 333              		.cfi_offset 14, -4
 334 0002 9CB0     		sub	sp, sp, #112
 335              	.LCFI13:
 336              		.cfi_def_cfa_offset 120
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 337              		.loc 1 38 3 view .LVU77
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 338              		.loc 1 38 26 is_stmt 0 view .LVU78
 339 0004 0024     		movs	r4, #0
 340 0006 1894     		str	r4, [sp, #96]
 341 0008 1994     		str	r4, [sp, #100]
 342 000a 1A94     		str	r4, [sp, #104]
 343 000c 1B94     		str	r4, [sp, #108]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 11


 344              		.loc 1 39 3 is_stmt 1 view .LVU79
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 345              		.loc 1 39 27 is_stmt 0 view .LVU80
 346 000e 1594     		str	r4, [sp, #84]
 347 0010 1694     		str	r4, [sp, #88]
 348 0012 1794     		str	r4, [sp, #92]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 349              		.loc 1 40 3 is_stmt 1 view .LVU81
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 350              		.loc 1 40 22 is_stmt 0 view .LVU82
 351 0014 0E94     		str	r4, [sp, #56]
 352 0016 0F94     		str	r4, [sp, #60]
 353 0018 1094     		str	r4, [sp, #64]
 354 001a 1194     		str	r4, [sp, #68]
 355 001c 1294     		str	r4, [sp, #72]
 356 001e 1394     		str	r4, [sp, #76]
 357 0020 1494     		str	r4, [sp, #80]
  41:Core/Src/tim.c **** 
 358              		.loc 1 41 3 is_stmt 1 view .LVU83
  41:Core/Src/tim.c **** 
 359              		.loc 1 41 34 is_stmt 0 view .LVU84
 360 0022 3422     		movs	r2, #52
 361 0024 2146     		mov	r1, r4
 362 0026 01A8     		add	r0, sp, #4
 363 0028 FFF7FEFF 		bl	memset
 364              	.LVL15:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 365              		.loc 1 46 3 is_stmt 1 view .LVU85
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 366              		.loc 1 46 18 is_stmt 0 view .LVU86
 367 002c 3248     		ldr	r0, .L37
 368 002e 334B     		ldr	r3, .L37+4
 369 0030 0360     		str	r3, [r0]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 370              		.loc 1 47 3 is_stmt 1 view .LVU87
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 371              		.loc 1 47 24 is_stmt 0 view .LVU88
 372 0032 4460     		str	r4, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 373              		.loc 1 48 3 is_stmt 1 view .LVU89
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 374              		.loc 1 48 26 is_stmt 0 view .LVU90
 375 0034 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 376              		.loc 1 49 3 is_stmt 1 view .LVU91
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 377              		.loc 1 49 21 is_stmt 0 view .LVU92
 378 0036 4FF6FF73 		movw	r3, #65535
 379 003a C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 380              		.loc 1 50 3 is_stmt 1 view .LVU93
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 381              		.loc 1 50 28 is_stmt 0 view .LVU94
 382 003c 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 383              		.loc 1 51 3 is_stmt 1 view .LVU95
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 12


 384              		.loc 1 51 32 is_stmt 0 view .LVU96
 385 003e 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 386              		.loc 1 52 3 is_stmt 1 view .LVU97
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 387              		.loc 1 52 32 is_stmt 0 view .LVU98
 388 0040 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 389              		.loc 1 53 3 is_stmt 1 view .LVU99
  53:Core/Src/tim.c ****   {
 390              		.loc 1 53 7 is_stmt 0 view .LVU100
 391 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 392              	.LVL16:
  53:Core/Src/tim.c ****   {
 393              		.loc 1 53 6 view .LVU101
 394 0046 0028     		cmp	r0, #0
 395 0048 43D1     		bne	.L31
 396              	.L24:
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 397              		.loc 1 57 3 is_stmt 1 view .LVU102
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 398              		.loc 1 57 34 is_stmt 0 view .LVU103
 399 004a 4FF48053 		mov	r3, #4096
 400 004e 1893     		str	r3, [sp, #96]
  58:Core/Src/tim.c ****   {
 401              		.loc 1 58 3 is_stmt 1 view .LVU104
  58:Core/Src/tim.c ****   {
 402              		.loc 1 58 7 is_stmt 0 view .LVU105
 403 0050 18A9     		add	r1, sp, #96
 404 0052 2948     		ldr	r0, .L37
 405 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 406              	.LVL17:
  58:Core/Src/tim.c ****   {
 407              		.loc 1 58 6 view .LVU106
 408 0058 0028     		cmp	r0, #0
 409 005a 3DD1     		bne	.L32
 410              	.L25:
  62:Core/Src/tim.c ****   {
 411              		.loc 1 62 3 is_stmt 1 view .LVU107
  62:Core/Src/tim.c ****   {
 412              		.loc 1 62 7 is_stmt 0 view .LVU108
 413 005c 2648     		ldr	r0, .L37
 414 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 415              	.LVL18:
  62:Core/Src/tim.c ****   {
 416              		.loc 1 62 6 view .LVU109
 417 0062 0028     		cmp	r0, #0
 418 0064 3BD1     		bne	.L33
 419              	.L26:
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 420              		.loc 1 66 3 is_stmt 1 view .LVU110
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 421              		.loc 1 66 37 is_stmt 0 view .LVU111
 422 0066 0023     		movs	r3, #0
 423 0068 1593     		str	r3, [sp, #84]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 424              		.loc 1 67 3 is_stmt 1 view .LVU112
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 13


  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 425              		.loc 1 67 38 is_stmt 0 view .LVU113
 426 006a 1693     		str	r3, [sp, #88]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 427              		.loc 1 68 3 is_stmt 1 view .LVU114
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 428              		.loc 1 68 33 is_stmt 0 view .LVU115
 429 006c 1793     		str	r3, [sp, #92]
  69:Core/Src/tim.c ****   {
 430              		.loc 1 69 3 is_stmt 1 view .LVU116
  69:Core/Src/tim.c ****   {
 431              		.loc 1 69 7 is_stmt 0 view .LVU117
 432 006e 15A9     		add	r1, sp, #84
 433 0070 2148     		ldr	r0, .L37
 434 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 435              	.LVL19:
  69:Core/Src/tim.c ****   {
 436              		.loc 1 69 6 view .LVU118
 437 0076 0028     		cmp	r0, #0
 438 0078 34D1     		bne	.L34
 439              	.L27:
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 500;
 440              		.loc 1 73 3 is_stmt 1 view .LVU119
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 500;
 441              		.loc 1 73 20 is_stmt 0 view .LVU120
 442 007a 6023     		movs	r3, #96
 443 007c 0E93     		str	r3, [sp, #56]
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 444              		.loc 1 74 3 is_stmt 1 view .LVU121
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 445              		.loc 1 74 19 is_stmt 0 view .LVU122
 446 007e 4FF4FA73 		mov	r3, #500
 447 0082 0F93     		str	r3, [sp, #60]
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 448              		.loc 1 75 3 is_stmt 1 view .LVU123
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 449              		.loc 1 75 24 is_stmt 0 view .LVU124
 450 0084 0022     		movs	r2, #0
 451 0086 1092     		str	r2, [sp, #64]
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 452              		.loc 1 76 3 is_stmt 1 view .LVU125
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 453              		.loc 1 76 25 is_stmt 0 view .LVU126
 454 0088 1192     		str	r2, [sp, #68]
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 455              		.loc 1 77 3 is_stmt 1 view .LVU127
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 456              		.loc 1 77 24 is_stmt 0 view .LVU128
 457 008a 1292     		str	r2, [sp, #72]
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 458              		.loc 1 78 3 is_stmt 1 view .LVU129
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 459              		.loc 1 78 25 is_stmt 0 view .LVU130
 460 008c 1392     		str	r2, [sp, #76]
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 461              		.loc 1 79 3 is_stmt 1 view .LVU131
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 14


 462              		.loc 1 79 26 is_stmt 0 view .LVU132
 463 008e 1492     		str	r2, [sp, #80]
  80:Core/Src/tim.c ****   {
 464              		.loc 1 80 3 is_stmt 1 view .LVU133
  80:Core/Src/tim.c ****   {
 465              		.loc 1 80 7 is_stmt 0 view .LVU134
 466 0090 0EA9     		add	r1, sp, #56
 467 0092 1948     		ldr	r0, .L37
 468 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 469              	.LVL20:
  80:Core/Src/tim.c ****   {
 470              		.loc 1 80 6 view .LVU135
 471 0098 38BB     		cbnz	r0, .L35
 472              	.L28:
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 473              		.loc 1 84 3 is_stmt 1 view .LVU136
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 474              		.loc 1 84 40 is_stmt 0 view .LVU137
 475 009a 0023     		movs	r3, #0
 476 009c 0193     		str	r3, [sp, #4]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 477              		.loc 1 85 3 is_stmt 1 view .LVU138
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 478              		.loc 1 85 41 is_stmt 0 view .LVU139
 479 009e 0293     		str	r3, [sp, #8]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 480              		.loc 1 86 3 is_stmt 1 view .LVU140
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 481              		.loc 1 86 34 is_stmt 0 view .LVU141
 482 00a0 0393     		str	r3, [sp, #12]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 483              		.loc 1 87 3 is_stmt 1 view .LVU142
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 484              		.loc 1 87 33 is_stmt 0 view .LVU143
 485 00a2 0493     		str	r3, [sp, #16]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 486              		.loc 1 88 3 is_stmt 1 view .LVU144
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 487              		.loc 1 88 35 is_stmt 0 view .LVU145
 488 00a4 0593     		str	r3, [sp, #20]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 489              		.loc 1 89 3 is_stmt 1 view .LVU146
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 490              		.loc 1 89 38 is_stmt 0 view .LVU147
 491 00a6 4FF40052 		mov	r2, #8192
 492 00aa 0692     		str	r2, [sp, #24]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 493              		.loc 1 90 3 is_stmt 1 view .LVU148
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 494              		.loc 1 90 36 is_stmt 0 view .LVU149
 495 00ac 0793     		str	r3, [sp, #28]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 496              		.loc 1 91 3 is_stmt 1 view .LVU150
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 497              		.loc 1 91 36 is_stmt 0 view .LVU151
 498 00ae 0893     		str	r3, [sp, #32]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 15


 499              		.loc 1 92 3 is_stmt 1 view .LVU152
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 500              		.loc 1 92 36 is_stmt 0 view .LVU153
 501 00b0 0993     		str	r3, [sp, #36]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 502              		.loc 1 93 3 is_stmt 1 view .LVU154
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 503              		.loc 1 93 39 is_stmt 0 view .LVU155
 504 00b2 4FF00072 		mov	r2, #33554432
 505 00b6 0A92     		str	r2, [sp, #40]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 506              		.loc 1 94 3 is_stmt 1 view .LVU156
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 507              		.loc 1 94 37 is_stmt 0 view .LVU157
 508 00b8 0B93     		str	r3, [sp, #44]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 509              		.loc 1 95 3 is_stmt 1 view .LVU158
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 510              		.loc 1 95 37 is_stmt 0 view .LVU159
 511 00ba 0C93     		str	r3, [sp, #48]
  96:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 512              		.loc 1 96 3 is_stmt 1 view .LVU160
  96:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 513              		.loc 1 96 40 is_stmt 0 view .LVU161
 514 00bc 0D93     		str	r3, [sp, #52]
  97:Core/Src/tim.c ****   {
 515              		.loc 1 97 3 is_stmt 1 view .LVU162
  97:Core/Src/tim.c ****   {
 516              		.loc 1 97 7 is_stmt 0 view .LVU163
 517 00be 01A9     		add	r1, sp, #4
 518 00c0 0D48     		ldr	r0, .L37
 519 00c2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 520              	.LVL21:
  97:Core/Src/tim.c ****   {
 521              		.loc 1 97 6 view .LVU164
 522 00c6 98B9     		cbnz	r0, .L36
 523              	.L29:
 104:Core/Src/tim.c **** 
 524              		.loc 1 104 3 is_stmt 1 view .LVU165
 525 00c8 0B48     		ldr	r0, .L37
 526 00ca FFF7FEFF 		bl	HAL_TIM_MspPostInit
 527              	.LVL22:
 106:Core/Src/tim.c **** /* TIM7 init function */
 528              		.loc 1 106 1 is_stmt 0 view .LVU166
 529 00ce 1CB0     		add	sp, sp, #112
 530              	.LCFI14:
 531              		.cfi_remember_state
 532              		.cfi_def_cfa_offset 8
 533              		@ sp needed
 534 00d0 10BD     		pop	{r4, pc}
 535              	.L31:
 536              	.LCFI15:
 537              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 538              		.loc 1 55 5 is_stmt 1 view .LVU167
 539 00d2 FFF7FEFF 		bl	Error_Handler
 540              	.LVL23:
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 16


 541 00d6 B8E7     		b	.L24
 542              	.L32:
  60:Core/Src/tim.c ****   }
 543              		.loc 1 60 5 view .LVU168
 544 00d8 FFF7FEFF 		bl	Error_Handler
 545              	.LVL24:
 546 00dc BEE7     		b	.L25
 547              	.L33:
  64:Core/Src/tim.c ****   }
 548              		.loc 1 64 5 view .LVU169
 549 00de FFF7FEFF 		bl	Error_Handler
 550              	.LVL25:
 551 00e2 C0E7     		b	.L26
 552              	.L34:
  71:Core/Src/tim.c ****   }
 553              		.loc 1 71 5 view .LVU170
 554 00e4 FFF7FEFF 		bl	Error_Handler
 555              	.LVL26:
 556 00e8 C7E7     		b	.L27
 557              	.L35:
  82:Core/Src/tim.c ****   }
 558              		.loc 1 82 5 view .LVU171
 559 00ea FFF7FEFF 		bl	Error_Handler
 560              	.LVL27:
 561 00ee D4E7     		b	.L28
 562              	.L36:
  99:Core/Src/tim.c ****   }
 563              		.loc 1 99 5 view .LVU172
 564 00f0 FFF7FEFF 		bl	Error_Handler
 565              	.LVL28:
 566 00f4 E8E7     		b	.L29
 567              	.L38:
 568 00f6 00BF     		.align	2
 569              	.L37:
 570 00f8 00000000 		.word	htim1
 571 00fc 002C0140 		.word	1073818624
 572              		.cfi_endproc
 573              	.LFE329:
 575              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 576              		.align	1
 577              		.global	HAL_TIM_Base_MspDeInit
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 582              	HAL_TIM_Base_MspDeInit:
 583              	.LVL29:
 584              	.LFB333:
 198:Core/Src/tim.c **** 
 199:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 200:Core/Src/tim.c **** {
 585              		.loc 1 200 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		.loc 1 200 1 is_stmt 0 view .LVU174
 590 0000 08B5     		push	{r3, lr}
 591              	.LCFI16:
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 17


 592              		.cfi_def_cfa_offset 8
 593              		.cfi_offset 3, -8
 594              		.cfi_offset 14, -4
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 595              		.loc 1 202 3 is_stmt 1 view .LVU175
 596              		.loc 1 202 20 is_stmt 0 view .LVU176
 597 0002 0368     		ldr	r3, [r0]
 598              		.loc 1 202 5 view .LVU177
 599 0004 0B4A     		ldr	r2, .L45
 600 0006 9342     		cmp	r3, r2
 601 0008 03D0     		beq	.L43
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 207:Core/Src/tim.c ****     /* Peripheral clock disable */
 208:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 602              		.loc 1 213 8 is_stmt 1 view .LVU178
 603              		.loc 1 213 10 is_stmt 0 view .LVU179
 604 000a 0B4A     		ldr	r2, .L45+4
 605 000c 9342     		cmp	r3, r2
 606 000e 07D0     		beq	.L44
 607              	.LVL30:
 608              	.L39:
 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 218:Core/Src/tim.c ****     /* Peripheral clock disable */
 219:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 222:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_DAC_IRQn);
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c **** }
 609              		.loc 1 227 1 view .LVU180
 610 0010 08BD     		pop	{r3, pc}
 611              	.LVL31:
 612              	.L43:
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 613              		.loc 1 208 5 is_stmt 1 view .LVU181
 614 0012 02F56442 		add	r2, r2, #58368
 615 0016 136E     		ldr	r3, [r2, #96]
 616 0018 23F40063 		bic	r3, r3, #2048
 617 001c 1366     		str	r3, [r2, #96]
 618 001e F7E7     		b	.L39
 619              	.L44:
 219:Core/Src/tim.c **** 
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 18


 620              		.loc 1 219 5 view .LVU182
 621 0020 02F5FE32 		add	r2, r2, #130048
 622 0024 936D     		ldr	r3, [r2, #88]
 623 0026 23F02003 		bic	r3, r3, #32
 624 002a 9365     		str	r3, [r2, #88]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 625              		.loc 1 222 5 view .LVU183
 626 002c 3720     		movs	r0, #55
 627              	.LVL32:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 628              		.loc 1 222 5 is_stmt 0 view .LVU184
 629 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 630              	.LVL33:
 631              		.loc 1 227 1 view .LVU185
 632 0032 EDE7     		b	.L39
 633              	.L46:
 634              		.align	2
 635              	.L45:
 636 0034 002C0140 		.word	1073818624
 637 0038 00140040 		.word	1073746944
 638              		.cfi_endproc
 639              	.LFE333:
 641              		.global	htim7
 642              		.section	.bss.htim7,"aw",%nobits
 643              		.align	2
 646              	htim7:
 647 0000 00000000 		.space	76
 647      00000000 
 647      00000000 
 647      00000000 
 647      00000000 
 648              		.global	htim1
 649              		.section	.bss.htim1,"aw",%nobits
 650              		.align	2
 653              	htim1:
 654 0000 00000000 		.space	76
 654      00000000 
 654      00000000 
 654      00000000 
 654      00000000 
 655              		.text
 656              	.Letext0:
 657              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 658              		.file 3 "c:\\program files\\vscodestmtools\\arm-none-eabi-gcc\\12.2.1-1.2.1\\.content\\arm-none-ea
 659              		.file 4 "c:\\program files\\vscodestmtools\\arm-none-eabi-gcc\\12.2.1-1.2.1\\.content\\arm-none-ea
 660              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 661              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 662              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 663              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 664              		.file 9 "Core/Inc/tim.h"
 665              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 666              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 667              		.file 12 "Core/Inc/main.h"
 668              		.file 13 "<built-in>"
ARM GAS  C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:21     .text.MX_TIM7_Init:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:27     .text.MX_TIM7_Init:0000000000000000 MX_TIM7_Init
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:111    .text.MX_TIM7_Init:0000000000000048 $d
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:646    .bss.htim7:0000000000000000 htim7
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:117    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:123    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:214    .text.HAL_TIM_Base_MspInit:0000000000000054 $d
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:221    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:227    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:312    .text.HAL_TIM_MspPostInit:0000000000000050 $d
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:317    .text.MX_TIM1_Init:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:323    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:570    .text.MX_TIM1_Init:00000000000000f8 $d
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:653    .bss.htim1:0000000000000000 htim1
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:576    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:582    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:636    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:643    .bss.htim7:0000000000000000 $d
C:\Users\sr1\AppData\Local\Temp\ccw1VOdN.s:650    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
