-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/07/2022 13:55:57"

-- 
-- Device: Altera 5M2210ZF256C4 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE;
LIBRARY MAXV;
USE IEEE.STD_LOGIC_1164.ALL;
USE MAXV.MAXV_COMPONENTS.ALL;

ENTITY 	datapath IS
    PORT (
	wr_PC : IN std_logic;
	wr_IR : IN std_logic;
	wr_RF : IN std_logic;
	wr_inc : IN std_logic;
	wr_DMem : IN std_logic;
	wr_cy : IN std_logic;
	wr_z : IN std_logic;
	wr_IDRR : IN std_logic;
	wr_RREX : IN std_logic;
	wr_EXMEM : IN std_logic;
	wr_MEMWB : IN std_logic;
	select_Mux_RF_D3 : IN std_logic_vector(2 DOWNTO 0);
	dec : IN std_logic_vector(2 DOWNTO 0);
	select_Mux_ALU_B : IN std_logic_vector(1 DOWNTO 0);
	select_Mux_ALU2_B : IN std_logic_vector(1 DOWNTO 0);
	select_ALU : IN std_logic_vector(1 DOWNTO 0);
	select_ALU2 : IN std_logic_vector(1 DOWNTO 0);
	select_Mux_RF_A3 : IN std_logic_vector(1 DOWNTO 0);
	select_Mux_jump_loc : IN std_logic_vector(1 DOWNTO 0);
	select_Mux_Mem_A : IN std_logic;
	select_Mux_Mem_D : IN std_logic;
	select_Mux_ALU_A : IN std_logic;
	select_Mux_ALU2_A : IN std_logic;
	select_Mux_RF_A1 : IN std_logic;
	select_Mux_RF_A2 : IN std_logic;
	select_Mux_DMem_A : IN std_logic;
	select_Mux_DMem_Din : IN std_logic;
	clk : IN std_logic;
	cy_out : BUFFER std_logic;
	z_out : BUFFER std_logic;
	IR_out : BUFFER std_logic_vector(15 DOWNTO 0)
	);
END datapath;

-- Design Ports Information


ARCHITECTURE structure OF datapath IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_wr_PC : std_logic;
SIGNAL ww_wr_IR : std_logic;
SIGNAL ww_wr_RF : std_logic;
SIGNAL ww_wr_inc : std_logic;
SIGNAL ww_wr_DMem : std_logic;
SIGNAL ww_wr_cy : std_logic;
SIGNAL ww_wr_z : std_logic;
SIGNAL ww_wr_IDRR : std_logic;
SIGNAL ww_wr_RREX : std_logic;
SIGNAL ww_wr_EXMEM : std_logic;
SIGNAL ww_wr_MEMWB : std_logic;
SIGNAL ww_select_Mux_RF_D3 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_dec : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_select_Mux_ALU_B : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_Mux_ALU2_B : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_ALU : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_ALU2 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_Mux_RF_A3 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_Mux_jump_loc : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_select_Mux_Mem_A : std_logic;
SIGNAL ww_select_Mux_Mem_D : std_logic;
SIGNAL ww_select_Mux_ALU_A : std_logic;
SIGNAL ww_select_Mux_ALU2_A : std_logic;
SIGNAL ww_select_Mux_RF_A1 : std_logic;
SIGNAL ww_select_Mux_RF_A2 : std_logic;
SIGNAL ww_select_Mux_DMem_A : std_logic;
SIGNAL ww_select_Mux_DMem_Din : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_cy_out : std_logic;
SIGNAL ww_z_out : std_logic;
SIGNAL ww_IR_out : std_logic_vector(15 DOWNTO 0);
SIGNAL \DMem|mem~443_regout\ : std_logic;
SIGNAL \DMem|mem~379_regout\ : std_logic;
SIGNAL \DMem|mem~363_regout\ : std_logic;
SIGNAL \DMem|mem~427_regout\ : std_logic;
SIGNAL \DMem|mem~411_regout\ : std_logic;
SIGNAL \DMem|mem~347_regout\ : std_logic;
SIGNAL \DMem|mem~395_regout\ : std_logic;
SIGNAL \DMem|mem~459_regout\ : std_logic;
SIGNAL \DMem|mem~619_regout\ : std_logic;
SIGNAL \DMem|mem~635_regout\ : std_logic;
SIGNAL \DMem|mem~699_regout\ : std_logic;
SIGNAL \DMem|mem~683_regout\ : std_logic;
SIGNAL \DMem|mem~571_regout\ : std_logic;
SIGNAL \DMem|mem~555_regout\ : std_logic;
SIGNAL \DMem|mem~747_regout\ : std_logic;
SIGNAL \DMem|mem~763_regout\ : std_logic;
SIGNAL \DMem|mem~171_regout\ : std_logic;
SIGNAL \DMem|mem~187_regout\ : std_logic;
SIGNAL \DMem|mem~123_regout\ : std_logic;
SIGNAL \DMem|mem~107_regout\ : std_logic;
SIGNAL \DMem|mem~251_regout\ : std_logic;
SIGNAL \DMem|mem~235_regout\ : std_logic;
SIGNAL \DMem|mem~939_regout\ : std_logic;
SIGNAL \DMem|mem~875_regout\ : std_logic;
SIGNAL \DMem|mem~891_regout\ : std_logic;
SIGNAL \DMem|mem~955_regout\ : std_logic;
SIGNAL \DMem|mem~859_regout\ : std_logic;
SIGNAL \DMem|mem~923_regout\ : std_logic;
SIGNAL \DMem|mem~971_regout\ : std_logic;
SIGNAL \DMem|mem~907_regout\ : std_logic;
SIGNAL \DMem|mem~620_regout\ : std_logic;
SIGNAL \DMem|mem~636_regout\ : std_logic;
SIGNAL \DMem|mem~700_regout\ : std_logic;
SIGNAL \DMem|mem~684_regout\ : std_logic;
SIGNAL \DMem|mem~572_regout\ : std_logic;
SIGNAL \DMem|mem~556_regout\ : std_logic;
SIGNAL \DMem|mem~748_regout\ : std_logic;
SIGNAL \DMem|mem~764_regout\ : std_logic;
SIGNAL \DMem|mem~444_regout\ : std_logic;
SIGNAL \DMem|mem~380_regout\ : std_logic;
SIGNAL \DMem|mem~364_regout\ : std_logic;
SIGNAL \DMem|mem~428_regout\ : std_logic;
SIGNAL \DMem|mem~412_regout\ : std_logic;
SIGNAL \DMem|mem~348_regout\ : std_logic;
SIGNAL \DMem|mem~396_regout\ : std_logic;
SIGNAL \DMem|mem~460_regout\ : std_logic;
SIGNAL \DMem|mem~172_regout\ : std_logic;
SIGNAL \DMem|mem~188_regout\ : std_logic;
SIGNAL \DMem|mem~124_regout\ : std_logic;
SIGNAL \DMem|mem~108_regout\ : std_logic;
SIGNAL \DMem|mem~60_regout\ : std_logic;
SIGNAL \DMem|mem~252_regout\ : std_logic;
SIGNAL \DMem|mem~236_regout\ : std_logic;
SIGNAL \DMem|mem~940_regout\ : std_logic;
SIGNAL \DMem|mem~876_regout\ : std_logic;
SIGNAL \DMem|mem~892_regout\ : std_logic;
SIGNAL \DMem|mem~956_regout\ : std_logic;
SIGNAL \DMem|mem~860_regout\ : std_logic;
SIGNAL \DMem|mem~924_regout\ : std_logic;
SIGNAL \DMem|mem~972_regout\ : std_logic;
SIGNAL \DMem|mem~908_regout\ : std_logic;
SIGNAL \DMem|mem~445_regout\ : std_logic;
SIGNAL \DMem|mem~381_regout\ : std_logic;
SIGNAL \DMem|mem~365_regout\ : std_logic;
SIGNAL \DMem|mem~429_regout\ : std_logic;
SIGNAL \DMem|mem~413_regout\ : std_logic;
SIGNAL \DMem|mem~349_regout\ : std_logic;
SIGNAL \DMem|mem~397_regout\ : std_logic;
SIGNAL \DMem|mem~461_regout\ : std_logic;
SIGNAL \DMem|mem~621_regout\ : std_logic;
SIGNAL \DMem|mem~637_regout\ : std_logic;
SIGNAL \DMem|mem~701_regout\ : std_logic;
SIGNAL \DMem|mem~685_regout\ : std_logic;
SIGNAL \DMem|mem~573_regout\ : std_logic;
SIGNAL \DMem|mem~557_regout\ : std_logic;
SIGNAL \DMem|mem~749_regout\ : std_logic;
SIGNAL \DMem|mem~765_regout\ : std_logic;
SIGNAL \DMem|mem~173_regout\ : std_logic;
SIGNAL \DMem|mem~189_regout\ : std_logic;
SIGNAL \DMem|mem~125_regout\ : std_logic;
SIGNAL \DMem|mem~109_regout\ : std_logic;
SIGNAL \DMem|mem~253_regout\ : std_logic;
SIGNAL \DMem|mem~237_regout\ : std_logic;
SIGNAL \DMem|mem~941_regout\ : std_logic;
SIGNAL \DMem|mem~877_regout\ : std_logic;
SIGNAL \DMem|mem~893_regout\ : std_logic;
SIGNAL \DMem|mem~957_regout\ : std_logic;
SIGNAL \DMem|mem~861_regout\ : std_logic;
SIGNAL \DMem|mem~925_regout\ : std_logic;
SIGNAL \DMem|mem~973_regout\ : std_logic;
SIGNAL \DMem|mem~909_regout\ : std_logic;
SIGNAL \DMem|mem~622_regout\ : std_logic;
SIGNAL \DMem|mem~638_regout\ : std_logic;
SIGNAL \DMem|mem~702_regout\ : std_logic;
SIGNAL \DMem|mem~686_regout\ : std_logic;
SIGNAL \DMem|mem~574_regout\ : std_logic;
SIGNAL \DMem|mem~558_regout\ : std_logic;
SIGNAL \DMem|mem~750_regout\ : std_logic;
SIGNAL \DMem|mem~766_regout\ : std_logic;
SIGNAL \DMem|mem~446_regout\ : std_logic;
SIGNAL \DMem|mem~382_regout\ : std_logic;
SIGNAL \DMem|mem~366_regout\ : std_logic;
SIGNAL \DMem|mem~430_regout\ : std_logic;
SIGNAL \DMem|mem~414_regout\ : std_logic;
SIGNAL \DMem|mem~350_regout\ : std_logic;
SIGNAL \DMem|mem~398_regout\ : std_logic;
SIGNAL \DMem|mem~462_regout\ : std_logic;
SIGNAL \DMem|mem~174_regout\ : std_logic;
SIGNAL \DMem|mem~190_regout\ : std_logic;
SIGNAL \DMem|mem~126_regout\ : std_logic;
SIGNAL \DMem|mem~110_regout\ : std_logic;
SIGNAL \DMem|mem~62_regout\ : std_logic;
SIGNAL \DMem|mem~254_regout\ : std_logic;
SIGNAL \DMem|mem~238_regout\ : std_logic;
SIGNAL \DMem|mem~942_regout\ : std_logic;
SIGNAL \DMem|mem~878_regout\ : std_logic;
SIGNAL \DMem|mem~894_regout\ : std_logic;
SIGNAL \DMem|mem~958_regout\ : std_logic;
SIGNAL \DMem|mem~862_regout\ : std_logic;
SIGNAL \DMem|mem~926_regout\ : std_logic;
SIGNAL \DMem|mem~974_regout\ : std_logic;
SIGNAL \DMem|mem~910_regout\ : std_logic;
SIGNAL \DMem|mem~447_regout\ : std_logic;
SIGNAL \DMem|mem~383_regout\ : std_logic;
SIGNAL \DMem|mem~367_regout\ : std_logic;
SIGNAL \DMem|mem~431_regout\ : std_logic;
SIGNAL \DMem|mem~415_regout\ : std_logic;
SIGNAL \DMem|mem~351_regout\ : std_logic;
SIGNAL \DMem|mem~399_regout\ : std_logic;
SIGNAL \DMem|mem~463_regout\ : std_logic;
SIGNAL \DMem|mem~623_regout\ : std_logic;
SIGNAL \DMem|mem~639_regout\ : std_logic;
SIGNAL \DMem|mem~703_regout\ : std_logic;
SIGNAL \DMem|mem~687_regout\ : std_logic;
SIGNAL \DMem|mem~575_regout\ : std_logic;
SIGNAL \DMem|mem~559_regout\ : std_logic;
SIGNAL \DMem|mem~751_regout\ : std_logic;
SIGNAL \DMem|mem~767_regout\ : std_logic;
SIGNAL \DMem|mem~175_regout\ : std_logic;
SIGNAL \DMem|mem~191_regout\ : std_logic;
SIGNAL \DMem|mem~127_regout\ : std_logic;
SIGNAL \DMem|mem~111_regout\ : std_logic;
SIGNAL \DMem|mem~63_regout\ : std_logic;
SIGNAL \DMem|mem~255_regout\ : std_logic;
SIGNAL \DMem|mem~239_regout\ : std_logic;
SIGNAL \DMem|mem~943_regout\ : std_logic;
SIGNAL \DMem|mem~879_regout\ : std_logic;
SIGNAL \DMem|mem~895_regout\ : std_logic;
SIGNAL \DMem|mem~959_regout\ : std_logic;
SIGNAL \DMem|mem~863_regout\ : std_logic;
SIGNAL \DMem|mem~927_regout\ : std_logic;
SIGNAL \DMem|mem~975_regout\ : std_logic;
SIGNAL \DMem|mem~911_regout\ : std_logic;
SIGNAL \DMem|mem~624_regout\ : std_logic;
SIGNAL \DMem|mem~640_regout\ : std_logic;
SIGNAL \DMem|mem~704_regout\ : std_logic;
SIGNAL \DMem|mem~688_regout\ : std_logic;
SIGNAL \DMem|mem~576_regout\ : std_logic;
SIGNAL \DMem|mem~560_regout\ : std_logic;
SIGNAL \DMem|mem~752_regout\ : std_logic;
SIGNAL \DMem|mem~768_regout\ : std_logic;
SIGNAL \DMem|mem~448_regout\ : std_logic;
SIGNAL \DMem|mem~384_regout\ : std_logic;
SIGNAL \DMem|mem~368_regout\ : std_logic;
SIGNAL \DMem|mem~432_regout\ : std_logic;
SIGNAL \DMem|mem~416_regout\ : std_logic;
SIGNAL \DMem|mem~352_regout\ : std_logic;
SIGNAL \DMem|mem~400_regout\ : std_logic;
SIGNAL \DMem|mem~464_regout\ : std_logic;
SIGNAL \DMem|mem~176_regout\ : std_logic;
SIGNAL \DMem|mem~192_regout\ : std_logic;
SIGNAL \DMem|mem~128_regout\ : std_logic;
SIGNAL \DMem|mem~112_regout\ : std_logic;
SIGNAL \DMem|mem~32_regout\ : std_logic;
SIGNAL \DMem|mem~64_regout\ : std_logic;
SIGNAL \DMem|mem~256_regout\ : std_logic;
SIGNAL \DMem|mem~240_regout\ : std_logic;
SIGNAL \DMem|mem~944_regout\ : std_logic;
SIGNAL \DMem|mem~880_regout\ : std_logic;
SIGNAL \DMem|mem~896_regout\ : std_logic;
SIGNAL \DMem|mem~960_regout\ : std_logic;
SIGNAL \DMem|mem~864_regout\ : std_logic;
SIGNAL \DMem|mem~928_regout\ : std_logic;
SIGNAL \DMem|mem~976_regout\ : std_logic;
SIGNAL \DMem|mem~912_regout\ : std_logic;
SIGNAL \DMem|mem~449_regout\ : std_logic;
SIGNAL \DMem|mem~385_regout\ : std_logic;
SIGNAL \DMem|mem~369_regout\ : std_logic;
SIGNAL \DMem|mem~433_regout\ : std_logic;
SIGNAL \DMem|mem~417_regout\ : std_logic;
SIGNAL \DMem|mem~353_regout\ : std_logic;
SIGNAL \DMem|mem~401_regout\ : std_logic;
SIGNAL \DMem|mem~465_regout\ : std_logic;
SIGNAL \DMem|mem~625_regout\ : std_logic;
SIGNAL \DMem|mem~641_regout\ : std_logic;
SIGNAL \DMem|mem~705_regout\ : std_logic;
SIGNAL \DMem|mem~689_regout\ : std_logic;
SIGNAL \DMem|mem~577_regout\ : std_logic;
SIGNAL \DMem|mem~561_regout\ : std_logic;
SIGNAL \DMem|mem~753_regout\ : std_logic;
SIGNAL \DMem|mem~769_regout\ : std_logic;
SIGNAL \DMem|mem~177_regout\ : std_logic;
SIGNAL \DMem|mem~193_regout\ : std_logic;
SIGNAL \DMem|mem~129_regout\ : std_logic;
SIGNAL \DMem|mem~113_regout\ : std_logic;
SIGNAL \DMem|mem~49_regout\ : std_logic;
SIGNAL \DMem|mem~65_regout\ : std_logic;
SIGNAL \DMem|mem~257_regout\ : std_logic;
SIGNAL \DMem|mem~241_regout\ : std_logic;
SIGNAL \DMem|mem~945_regout\ : std_logic;
SIGNAL \DMem|mem~881_regout\ : std_logic;
SIGNAL \DMem|mem~897_regout\ : std_logic;
SIGNAL \DMem|mem~961_regout\ : std_logic;
SIGNAL \DMem|mem~865_regout\ : std_logic;
SIGNAL \DMem|mem~929_regout\ : std_logic;
SIGNAL \DMem|mem~977_regout\ : std_logic;
SIGNAL \DMem|mem~913_regout\ : std_logic;
SIGNAL \DMem|mem~626_regout\ : std_logic;
SIGNAL \DMem|mem~642_regout\ : std_logic;
SIGNAL \DMem|mem~706_regout\ : std_logic;
SIGNAL \DMem|mem~690_regout\ : std_logic;
SIGNAL \DMem|mem~578_regout\ : std_logic;
SIGNAL \DMem|mem~562_regout\ : std_logic;
SIGNAL \DMem|mem~754_regout\ : std_logic;
SIGNAL \DMem|mem~770_regout\ : std_logic;
SIGNAL \DMem|mem~450_regout\ : std_logic;
SIGNAL \DMem|mem~386_regout\ : std_logic;
SIGNAL \DMem|mem~370_regout\ : std_logic;
SIGNAL \DMem|mem~434_regout\ : std_logic;
SIGNAL \DMem|mem~418_regout\ : std_logic;
SIGNAL \DMem|mem~354_regout\ : std_logic;
SIGNAL \DMem|mem~402_regout\ : std_logic;
SIGNAL \DMem|mem~466_regout\ : std_logic;
SIGNAL \DMem|mem~178_regout\ : std_logic;
SIGNAL \DMem|mem~194_regout\ : std_logic;
SIGNAL \DMem|mem~130_regout\ : std_logic;
SIGNAL \DMem|mem~114_regout\ : std_logic;
SIGNAL \DMem|mem~50_regout\ : std_logic;
SIGNAL \DMem|mem~66_regout\ : std_logic;
SIGNAL \DMem|mem~258_regout\ : std_logic;
SIGNAL \DMem|mem~242_regout\ : std_logic;
SIGNAL \DMem|mem~946_regout\ : std_logic;
SIGNAL \DMem|mem~882_regout\ : std_logic;
SIGNAL \DMem|mem~898_regout\ : std_logic;
SIGNAL \DMem|mem~962_regout\ : std_logic;
SIGNAL \DMem|mem~866_regout\ : std_logic;
SIGNAL \DMem|mem~930_regout\ : std_logic;
SIGNAL \DMem|mem~978_regout\ : std_logic;
SIGNAL \DMem|mem~914_regout\ : std_logic;
SIGNAL \DMem|mem~451_regout\ : std_logic;
SIGNAL \DMem|mem~387_regout\ : std_logic;
SIGNAL \DMem|mem~371_regout\ : std_logic;
SIGNAL \DMem|mem~435_regout\ : std_logic;
SIGNAL \DMem|mem~419_regout\ : std_logic;
SIGNAL \DMem|mem~355_regout\ : std_logic;
SIGNAL \DMem|mem~403_regout\ : std_logic;
SIGNAL \DMem|mem~467_regout\ : std_logic;
SIGNAL \DMem|mem~627_regout\ : std_logic;
SIGNAL \DMem|mem~643_regout\ : std_logic;
SIGNAL \DMem|mem~707_regout\ : std_logic;
SIGNAL \DMem|mem~691_regout\ : std_logic;
SIGNAL \DMem|mem~579_regout\ : std_logic;
SIGNAL \DMem|mem~563_regout\ : std_logic;
SIGNAL \DMem|mem~755_regout\ : std_logic;
SIGNAL \DMem|mem~771_regout\ : std_logic;
SIGNAL \DMem|mem~179_regout\ : std_logic;
SIGNAL \DMem|mem~195_regout\ : std_logic;
SIGNAL \DMem|mem~131_regout\ : std_logic;
SIGNAL \DMem|mem~115_regout\ : std_logic;
SIGNAL \DMem|mem~51_regout\ : std_logic;
SIGNAL \DMem|mem~83_regout\ : std_logic;
SIGNAL \DMem|mem~259_regout\ : std_logic;
SIGNAL \DMem|mem~243_regout\ : std_logic;
SIGNAL \DMem|mem~947_regout\ : std_logic;
SIGNAL \DMem|mem~883_regout\ : std_logic;
SIGNAL \DMem|mem~899_regout\ : std_logic;
SIGNAL \DMem|mem~963_regout\ : std_logic;
SIGNAL \DMem|mem~867_regout\ : std_logic;
SIGNAL \DMem|mem~931_regout\ : std_logic;
SIGNAL \DMem|mem~979_regout\ : std_logic;
SIGNAL \DMem|mem~915_regout\ : std_logic;
SIGNAL \DMem|mem~628_regout\ : std_logic;
SIGNAL \DMem|mem~644_regout\ : std_logic;
SIGNAL \DMem|mem~708_regout\ : std_logic;
SIGNAL \DMem|mem~692_regout\ : std_logic;
SIGNAL \DMem|mem~580_regout\ : std_logic;
SIGNAL \DMem|mem~564_regout\ : std_logic;
SIGNAL \DMem|mem~756_regout\ : std_logic;
SIGNAL \DMem|mem~772_regout\ : std_logic;
SIGNAL \DMem|mem~452_regout\ : std_logic;
SIGNAL \DMem|mem~388_regout\ : std_logic;
SIGNAL \DMem|mem~372_regout\ : std_logic;
SIGNAL \DMem|mem~436_regout\ : std_logic;
SIGNAL \DMem|mem~420_regout\ : std_logic;
SIGNAL \DMem|mem~356_regout\ : std_logic;
SIGNAL \DMem|mem~404_regout\ : std_logic;
SIGNAL \DMem|mem~468_regout\ : std_logic;
SIGNAL \DMem|mem~180_regout\ : std_logic;
SIGNAL \DMem|mem~196_regout\ : std_logic;
SIGNAL \DMem|mem~132_regout\ : std_logic;
SIGNAL \DMem|mem~116_regout\ : std_logic;
SIGNAL \DMem|mem~52_regout\ : std_logic;
SIGNAL \DMem|mem~68_regout\ : std_logic;
SIGNAL \DMem|mem~260_regout\ : std_logic;
SIGNAL \DMem|mem~244_regout\ : std_logic;
SIGNAL \DMem|mem~948_regout\ : std_logic;
SIGNAL \DMem|mem~884_regout\ : std_logic;
SIGNAL \DMem|mem~900_regout\ : std_logic;
SIGNAL \DMem|mem~964_regout\ : std_logic;
SIGNAL \DMem|mem~868_regout\ : std_logic;
SIGNAL \DMem|mem~932_regout\ : std_logic;
SIGNAL \DMem|mem~980_regout\ : std_logic;
SIGNAL \DMem|mem~916_regout\ : std_logic;
SIGNAL \DMem|mem~453_regout\ : std_logic;
SIGNAL \DMem|mem~389_regout\ : std_logic;
SIGNAL \DMem|mem~373_regout\ : std_logic;
SIGNAL \DMem|mem~437_regout\ : std_logic;
SIGNAL \DMem|mem~421_regout\ : std_logic;
SIGNAL \DMem|mem~357_regout\ : std_logic;
SIGNAL \DMem|mem~405_regout\ : std_logic;
SIGNAL \DMem|mem~469_regout\ : std_logic;
SIGNAL \DMem|mem~629_regout\ : std_logic;
SIGNAL \DMem|mem~645_regout\ : std_logic;
SIGNAL \DMem|mem~709_regout\ : std_logic;
SIGNAL \DMem|mem~693_regout\ : std_logic;
SIGNAL \DMem|mem~581_regout\ : std_logic;
SIGNAL \DMem|mem~565_regout\ : std_logic;
SIGNAL \DMem|mem~757_regout\ : std_logic;
SIGNAL \DMem|mem~773_regout\ : std_logic;
SIGNAL \DMem|mem~181_regout\ : std_logic;
SIGNAL \DMem|mem~197_regout\ : std_logic;
SIGNAL \DMem|mem~133_regout\ : std_logic;
SIGNAL \DMem|mem~117_regout\ : std_logic;
SIGNAL \DMem|mem~69_regout\ : std_logic;
SIGNAL \DMem|mem~261_regout\ : std_logic;
SIGNAL \DMem|mem~245_regout\ : std_logic;
SIGNAL \DMem|mem~949_regout\ : std_logic;
SIGNAL \DMem|mem~885_regout\ : std_logic;
SIGNAL \DMem|mem~901_regout\ : std_logic;
SIGNAL \DMem|mem~965_regout\ : std_logic;
SIGNAL \DMem|mem~869_regout\ : std_logic;
SIGNAL \DMem|mem~933_regout\ : std_logic;
SIGNAL \DMem|mem~981_regout\ : std_logic;
SIGNAL \DMem|mem~917_regout\ : std_logic;
SIGNAL \DMem|mem~630_regout\ : std_logic;
SIGNAL \DMem|mem~646_regout\ : std_logic;
SIGNAL \DMem|mem~710_regout\ : std_logic;
SIGNAL \DMem|mem~694_regout\ : std_logic;
SIGNAL \DMem|mem~582_regout\ : std_logic;
SIGNAL \DMem|mem~566_regout\ : std_logic;
SIGNAL \DMem|mem~758_regout\ : std_logic;
SIGNAL \DMem|mem~774_regout\ : std_logic;
SIGNAL \DMem|mem~454_regout\ : std_logic;
SIGNAL \DMem|mem~390_regout\ : std_logic;
SIGNAL \DMem|mem~374_regout\ : std_logic;
SIGNAL \DMem|mem~438_regout\ : std_logic;
SIGNAL \DMem|mem~422_regout\ : std_logic;
SIGNAL \DMem|mem~358_regout\ : std_logic;
SIGNAL \DMem|mem~406_regout\ : std_logic;
SIGNAL \DMem|mem~470_regout\ : std_logic;
SIGNAL \DMem|mem~182_regout\ : std_logic;
SIGNAL \DMem|mem~198_regout\ : std_logic;
SIGNAL \DMem|mem~134_regout\ : std_logic;
SIGNAL \DMem|mem~118_regout\ : std_logic;
SIGNAL \DMem|mem~54_regout\ : std_logic;
SIGNAL \DMem|mem~70_regout\ : std_logic;
SIGNAL \DMem|mem~262_regout\ : std_logic;
SIGNAL \DMem|mem~246_regout\ : std_logic;
SIGNAL \DMem|mem~950_regout\ : std_logic;
SIGNAL \DMem|mem~886_regout\ : std_logic;
SIGNAL \DMem|mem~902_regout\ : std_logic;
SIGNAL \DMem|mem~966_regout\ : std_logic;
SIGNAL \DMem|mem~870_regout\ : std_logic;
SIGNAL \DMem|mem~934_regout\ : std_logic;
SIGNAL \DMem|mem~982_regout\ : std_logic;
SIGNAL \DMem|mem~918_regout\ : std_logic;
SIGNAL \DMem|mem~616_regout\ : std_logic;
SIGNAL \DMem|mem~632_regout\ : std_logic;
SIGNAL \DMem|mem~696_regout\ : std_logic;
SIGNAL \DMem|mem~680_regout\ : std_logic;
SIGNAL \DMem|mem~568_regout\ : std_logic;
SIGNAL \DMem|mem~552_regout\ : std_logic;
SIGNAL \DMem|mem~744_regout\ : std_logic;
SIGNAL \DMem|mem~760_regout\ : std_logic;
SIGNAL \DMem|mem~440_regout\ : std_logic;
SIGNAL \DMem|mem~376_regout\ : std_logic;
SIGNAL \DMem|mem~360_regout\ : std_logic;
SIGNAL \DMem|mem~424_regout\ : std_logic;
SIGNAL \DMem|mem~408_regout\ : std_logic;
SIGNAL \DMem|mem~344_regout\ : std_logic;
SIGNAL \DMem|mem~392_regout\ : std_logic;
SIGNAL \DMem|mem~456_regout\ : std_logic;
SIGNAL \DMem|mem~168_regout\ : std_logic;
SIGNAL \DMem|mem~184_regout\ : std_logic;
SIGNAL \DMem|mem~120_regout\ : std_logic;
SIGNAL \DMem|mem~104_regout\ : std_logic;
SIGNAL \DMem|mem~56_regout\ : std_logic;
SIGNAL \DMem|mem~248_regout\ : std_logic;
SIGNAL \DMem|mem~232_regout\ : std_logic;
SIGNAL \DMem|mem~936_regout\ : std_logic;
SIGNAL \DMem|mem~872_regout\ : std_logic;
SIGNAL \DMem|mem~888_regout\ : std_logic;
SIGNAL \DMem|mem~952_regout\ : std_logic;
SIGNAL \DMem|mem~856_regout\ : std_logic;
SIGNAL \DMem|mem~920_regout\ : std_logic;
SIGNAL \DMem|mem~968_regout\ : std_logic;
SIGNAL \DMem|mem~904_regout\ : std_logic;
SIGNAL \DMem|mem~441_regout\ : std_logic;
SIGNAL \DMem|mem~377_regout\ : std_logic;
SIGNAL \DMem|mem~361_regout\ : std_logic;
SIGNAL \DMem|mem~425_regout\ : std_logic;
SIGNAL \DMem|mem~409_regout\ : std_logic;
SIGNAL \DMem|mem~345_regout\ : std_logic;
SIGNAL \DMem|mem~393_regout\ : std_logic;
SIGNAL \DMem|mem~457_regout\ : std_logic;
SIGNAL \DMem|mem~617_regout\ : std_logic;
SIGNAL \DMem|mem~633_regout\ : std_logic;
SIGNAL \DMem|mem~697_regout\ : std_logic;
SIGNAL \DMem|mem~681_regout\ : std_logic;
SIGNAL \DMem|mem~569_regout\ : std_logic;
SIGNAL \DMem|mem~553_regout\ : std_logic;
SIGNAL \DMem|mem~745_regout\ : std_logic;
SIGNAL \DMem|mem~761_regout\ : std_logic;
SIGNAL \DMem|mem~169_regout\ : std_logic;
SIGNAL \DMem|mem~185_regout\ : std_logic;
SIGNAL \DMem|mem~121_regout\ : std_logic;
SIGNAL \DMem|mem~105_regout\ : std_logic;
SIGNAL \DMem|mem~57_regout\ : std_logic;
SIGNAL \DMem|mem~249_regout\ : std_logic;
SIGNAL \DMem|mem~233_regout\ : std_logic;
SIGNAL \DMem|mem~937_regout\ : std_logic;
SIGNAL \DMem|mem~873_regout\ : std_logic;
SIGNAL \DMem|mem~889_regout\ : std_logic;
SIGNAL \DMem|mem~953_regout\ : std_logic;
SIGNAL \DMem|mem~857_regout\ : std_logic;
SIGNAL \DMem|mem~921_regout\ : std_logic;
SIGNAL \DMem|mem~969_regout\ : std_logic;
SIGNAL \DMem|mem~905_regout\ : std_logic;
SIGNAL \DMem|mem~618_regout\ : std_logic;
SIGNAL \DMem|mem~634_regout\ : std_logic;
SIGNAL \DMem|mem~698_regout\ : std_logic;
SIGNAL \DMem|mem~682_regout\ : std_logic;
SIGNAL \DMem|mem~570_regout\ : std_logic;
SIGNAL \DMem|mem~554_regout\ : std_logic;
SIGNAL \DMem|mem~746_regout\ : std_logic;
SIGNAL \DMem|mem~762_regout\ : std_logic;
SIGNAL \DMem|mem~442_regout\ : std_logic;
SIGNAL \DMem|mem~378_regout\ : std_logic;
SIGNAL \DMem|mem~362_regout\ : std_logic;
SIGNAL \DMem|mem~426_regout\ : std_logic;
SIGNAL \DMem|mem~410_regout\ : std_logic;
SIGNAL \DMem|mem~346_regout\ : std_logic;
SIGNAL \DMem|mem~394_regout\ : std_logic;
SIGNAL \DMem|mem~458_regout\ : std_logic;
SIGNAL \DMem|mem~170_regout\ : std_logic;
SIGNAL \DMem|mem~186_regout\ : std_logic;
SIGNAL \DMem|mem~122_regout\ : std_logic;
SIGNAL \DMem|mem~106_regout\ : std_logic;
SIGNAL \DMem|mem~58_regout\ : std_logic;
SIGNAL \DMem|mem~250_regout\ : std_logic;
SIGNAL \DMem|mem~234_regout\ : std_logic;
SIGNAL \DMem|mem~938_regout\ : std_logic;
SIGNAL \DMem|mem~874_regout\ : std_logic;
SIGNAL \DMem|mem~890_regout\ : std_logic;
SIGNAL \DMem|mem~954_regout\ : std_logic;
SIGNAL \DMem|mem~858_regout\ : std_logic;
SIGNAL \DMem|mem~922_regout\ : std_logic;
SIGNAL \DMem|mem~970_regout\ : std_logic;
SIGNAL \DMem|mem~906_regout\ : std_logic;
SIGNAL \DMem|mem~439_regout\ : std_logic;
SIGNAL \DMem|mem~375_regout\ : std_logic;
SIGNAL \DMem|mem~359_regout\ : std_logic;
SIGNAL \DMem|mem~423_regout\ : std_logic;
SIGNAL \DMem|mem~407_regout\ : std_logic;
SIGNAL \DMem|mem~343_regout\ : std_logic;
SIGNAL \DMem|mem~391_regout\ : std_logic;
SIGNAL \DMem|mem~455_regout\ : std_logic;
SIGNAL \DMem|mem~615_regout\ : std_logic;
SIGNAL \DMem|mem~631_regout\ : std_logic;
SIGNAL \DMem|mem~695_regout\ : std_logic;
SIGNAL \DMem|mem~679_regout\ : std_logic;
SIGNAL \DMem|mem~567_regout\ : std_logic;
SIGNAL \DMem|mem~551_regout\ : std_logic;
SIGNAL \DMem|mem~743_regout\ : std_logic;
SIGNAL \DMem|mem~759_regout\ : std_logic;
SIGNAL \DMem|mem~167_regout\ : std_logic;
SIGNAL \DMem|mem~183_regout\ : std_logic;
SIGNAL \DMem|mem~119_regout\ : std_logic;
SIGNAL \DMem|mem~103_regout\ : std_logic;
SIGNAL \DMem|mem~55_regout\ : std_logic;
SIGNAL \DMem|mem~247_regout\ : std_logic;
SIGNAL \DMem|mem~231_regout\ : std_logic;
SIGNAL \DMem|mem~935_regout\ : std_logic;
SIGNAL \DMem|mem~871_regout\ : std_logic;
SIGNAL \DMem|mem~887_regout\ : std_logic;
SIGNAL \DMem|mem~951_regout\ : std_logic;
SIGNAL \DMem|mem~855_regout\ : std_logic;
SIGNAL \DMem|mem~919_regout\ : std_logic;
SIGNAL \DMem|mem~967_regout\ : std_logic;
SIGNAL \DMem|mem~903_regout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[5]~21_combout\ : std_logic;
SIGNAL \ALU_2|Equal0~0_combout\ : std_logic;
SIGNAL \select_Mux_RF_A2~combout\ : std_logic;
SIGNAL \wr_IDRR~combout\ : std_logic;
SIGNAL \select_Mux_RF_A1~combout\ : std_logic;
SIGNAL \ALU_2|Op[15]~3_combout\ : std_logic;
SIGNAL \select_Mux_ALU2_A~combout\ : std_logic;
SIGNAL \wr_inc~combout\ : std_logic;
SIGNAL \select_Mux_DMem_A~combout\ : std_logic;
SIGNAL \wr_EXMEM~combout\ : std_logic;
SIGNAL \wr_MEMWB~combout\ : std_logic;
SIGNAL \ALU_1|Op[15]~3_combout\ : std_logic;
SIGNAL \select_Mux_ALU_A~combout\ : std_logic;
SIGNAL \select_Mux_DMem_Din~combout\ : std_logic;
SIGNAL \Mux_RF_A2|Op[1]~1_combout\ : std_logic;
SIGNAL \Mux_RF_A2|Op[2]~0\ : std_logic;
SIGNAL \wr_RF~combout\ : std_logic;
SIGNAL \wr_RREX~combout\ : std_logic;
SIGNAL \ALU_1|Equal0~0_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[5]~24_combout\ : std_logic;
SIGNAL \Mux_DMem_A|Op[1]~2\ : std_logic;
SIGNAL \wr_DMem~combout\ : std_logic;
SIGNAL \IMem|mem~5_combout\ : std_logic;
SIGNAL \Mux_ALU2_B|Op[4]~3\ : std_logic;
SIGNAL \inc|Add0~62COUT1_76\ : std_logic;
SIGNAL \inc|Add0~67\ : std_logic;
SIGNAL \inc|Add0~72\ : std_logic;
SIGNAL \inc|Add0~72COUT1_77\ : std_logic;
SIGNAL \inc|Add0~0_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[4]~8\ : std_logic;
SIGNAL \Mux_ALU_A|Op[4]~4_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[3]~0_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[0]~1_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[0]~2\ : std_logic;
SIGNAL \ALU_1|Op[0]~18_combout\ : std_logic;
SIGNAL \Mux_DMem_A|Op[0]~3\ : std_logic;
SIGNAL \RF|Equal0~2_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[2]~0_combout\ : std_logic;
SIGNAL \RF|Equal0~7_combout\ : std_logic;
SIGNAL \RF|m1|Op[2]~6\ : std_logic;
SIGNAL \DMem|mem~1723_combout\ : std_logic;
SIGNAL \DMem|mem~1724_combout\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[2]~13\ : std_logic;
SIGNAL \DMem|mem~1749_combout\ : std_logic;
SIGNAL \DMem|mem~1798_combout\ : std_logic;
SIGNAL \DMem|mem~1033_regout\ : std_logic;
SIGNAL \DMem|mem~1747_combout\ : std_logic;
SIGNAL \DMem|mem~1797_combout\ : std_logic;
SIGNAL \DMem|mem~841_regout\ : std_logic;
SIGNAL \DMem|mem~1743_combout\ : std_logic;
SIGNAL \DMem|mem~1796_combout\ : std_logic;
SIGNAL \DMem|mem~1631\ : std_logic;
SIGNAL \DMem|mem~1745_combout\ : std_logic;
SIGNAL \DMem|mem~1795_combout\ : std_logic;
SIGNAL \DMem|mem~1632\ : std_logic;
SIGNAL \DMem|mem~1733_combout\ : std_logic;
SIGNAL \DMem|mem~1786_combout\ : std_logic;
SIGNAL \DMem|mem~1001_regout\ : std_logic;
SIGNAL \DMem|mem~1731_combout\ : std_logic;
SIGNAL \DMem|mem~1785_combout\ : std_logic;
SIGNAL \DMem|mem~809_regout\ : std_logic;
SIGNAL \DMem|mem~1727_combout\ : std_logic;
SIGNAL \DMem|mem~1784_combout\ : std_logic;
SIGNAL \DMem|mem~1624\ : std_logic;
SIGNAL \DMem|mem~1729_combout\ : std_logic;
SIGNAL \DMem|mem~1783_combout\ : std_logic;
SIGNAL \DMem|mem~1625\ : std_logic;
SIGNAL \DMem|mem~1725_combout\ : std_logic;
SIGNAL \DMem|mem~1790_combout\ : std_logic;
SIGNAL \DMem|mem~1017_regout\ : std_logic;
SIGNAL \DMem|mem~1789_combout\ : std_logic;
SIGNAL \DMem|mem~825_regout\ : std_logic;
SIGNAL \DMem|mem~1719_combout\ : std_logic;
SIGNAL \DMem|mem~1788_combout\ : std_logic;
SIGNAL \DMem|mem~1626\ : std_logic;
SIGNAL \DMem|mem~1721_combout\ : std_logic;
SIGNAL \DMem|mem~1787_combout\ : std_logic;
SIGNAL \DMem|mem~1627\ : std_logic;
SIGNAL \DMem|mem~1741_combout\ : std_logic;
SIGNAL \DMem|mem~1794_combout\ : std_logic;
SIGNAL \DMem|mem~985_regout\ : std_logic;
SIGNAL \DMem|mem~1739_combout\ : std_logic;
SIGNAL \DMem|mem~1793_combout\ : std_logic;
SIGNAL \DMem|mem~793_regout\ : std_logic;
SIGNAL \DMem|mem~1792_combout\ : std_logic;
SIGNAL \DMem|mem~1628\ : std_logic;
SIGNAL \DMem|mem~1737_combout\ : std_logic;
SIGNAL \DMem|mem~1791_combout\ : std_logic;
SIGNAL \DMem|mem~1629\ : std_logic;
SIGNAL \DMem|mem~1630_combout\ : std_logic;
SIGNAL \DMem|mem~1633_combout\ : std_logic;
SIGNAL \DMem|mem~1770_combout\ : std_logic;
SIGNAL \DMem|mem~201_regout\ : std_logic;
SIGNAL \DMem|mem~1769_combout\ : std_logic;
SIGNAL \DMem|mem~153_regout\ : std_logic;
SIGNAL \DMem|mem~1768_combout\ : std_logic;
SIGNAL \DMem|mem~1613\ : std_logic;
SIGNAL \DMem|mem~1767_combout\ : std_logic;
SIGNAL \DMem|mem~1614\ : std_logic;
SIGNAL \DMem|mem~1782_combout\ : std_logic;
SIGNAL \DMem|mem~265_regout\ : std_logic;
SIGNAL \DMem|mem~1781_combout\ : std_logic;
SIGNAL \DMem|mem~217_regout\ : std_logic;
SIGNAL \DMem|mem~1780_combout\ : std_logic;
SIGNAL \DMem|mem~1620\ : std_logic;
SIGNAL \DMem|mem~1779_combout\ : std_logic;
SIGNAL \DMem|mem~1621\ : std_logic;
SIGNAL \DMem|mem~1774_combout\ : std_logic;
SIGNAL \DMem|mem~137_regout\ : std_logic;
SIGNAL \DMem|mem~1773_combout\ : std_logic;
SIGNAL \DMem|mem~89_regout\ : std_logic;
SIGNAL \DMem|mem~1772_combout\ : std_logic;
SIGNAL \DMem|mem~1615\ : std_logic;
SIGNAL \DMem|mem~1771_combout\ : std_logic;
SIGNAL \DMem|mem~1616\ : std_logic;
SIGNAL \DMem|mem~1778_combout\ : std_logic;
SIGNAL \DMem|mem~73_regout\ : std_logic;
SIGNAL \DMem|mem~1777_combout\ : std_logic;
SIGNAL \DMem|mem~25_regout\ : std_logic;
SIGNAL \DMem|mem~1776_combout\ : std_logic;
SIGNAL \DMem|mem~41_regout\ : std_logic;
SIGNAL \DMem|mem~1617_combout\ : std_logic;
SIGNAL \DMem|mem~1775_combout\ : std_logic;
SIGNAL \DMem|mem~1618\ : std_logic;
SIGNAL \DMem|mem~1619_combout\ : std_logic;
SIGNAL \DMem|mem~1622_combout\ : std_logic;
SIGNAL \DMem|mem~1754_combout\ : std_logic;
SIGNAL \DMem|mem~649_regout\ : std_logic;
SIGNAL \DMem|mem~601_regout\ : std_logic;
SIGNAL \DMem|mem~1752_combout\ : std_logic;
SIGNAL \DMem|mem~1603\ : std_logic;
SIGNAL \DMem|mem~1751_combout\ : std_logic;
SIGNAL \DMem|mem~1604\ : std_logic;
SIGNAL \DMem|mem~1766_combout\ : std_logic;
SIGNAL \DMem|mem~777_regout\ : std_logic;
SIGNAL \DMem|mem~1765_combout\ : std_logic;
SIGNAL \DMem|mem~729_regout\ : std_logic;
SIGNAL \DMem|mem~1764_combout\ : std_logic;
SIGNAL \DMem|mem~1610\ : std_logic;
SIGNAL \DMem|mem~1763_combout\ : std_logic;
SIGNAL \DMem|mem~1611\ : std_logic;
SIGNAL \DMem|mem~1758_combout\ : std_logic;
SIGNAL \DMem|mem~713_regout\ : std_logic;
SIGNAL \DMem|mem~1757_combout\ : std_logic;
SIGNAL \DMem|mem~665_regout\ : std_logic;
SIGNAL \DMem|mem~1756_combout\ : std_logic;
SIGNAL \DMem|mem~1605\ : std_logic;
SIGNAL \DMem|mem~1755_combout\ : std_logic;
SIGNAL \DMem|mem~1606\ : std_logic;
SIGNAL \DMem|mem~1762_combout\ : std_logic;
SIGNAL \DMem|mem~585_regout\ : std_logic;
SIGNAL \DMem|mem~1761_combout\ : std_logic;
SIGNAL \DMem|mem~537_regout\ : std_logic;
SIGNAL \DMem|mem~1760_combout\ : std_logic;
SIGNAL \DMem|mem~1607\ : std_logic;
SIGNAL \DMem|mem~1759_combout\ : std_logic;
SIGNAL \DMem|mem~1608\ : std_logic;
SIGNAL \DMem|mem~1609_combout\ : std_logic;
SIGNAL \DMem|mem~1612_combout\ : std_logic;
SIGNAL \DMem|mem~1623_combout\ : std_logic;
SIGNAL \DMem|mem~1726_combout\ : std_logic;
SIGNAL \DMem|mem~505_regout\ : std_logic;
SIGNAL \DMem|mem~313_regout\ : std_logic;
SIGNAL \DMem|mem~1722_combout\ : std_logic;
SIGNAL \DMem|mem~1593\ : std_logic;
SIGNAL \DMem|mem~1720_combout\ : std_logic;
SIGNAL \DMem|mem~1594\ : std_logic;
SIGNAL \DMem|mem~1750_combout\ : std_logic;
SIGNAL \DMem|mem~521_regout\ : std_logic;
SIGNAL \DMem|mem~1748_combout\ : std_logic;
SIGNAL \DMem|mem~329_regout\ : std_logic;
SIGNAL \DMem|mem~1746_combout\ : std_logic;
SIGNAL \DMem|mem~1600\ : std_logic;
SIGNAL \DMem|mem~1744_combout\ : std_logic;
SIGNAL \DMem|mem~1601\ : std_logic;
SIGNAL \DMem|mem~1734_combout\ : std_logic;
SIGNAL \DMem|mem~489_regout\ : std_logic;
SIGNAL \DMem|mem~1732_combout\ : std_logic;
SIGNAL \DMem|mem~297_regout\ : std_logic;
SIGNAL \DMem|mem~1730_combout\ : std_logic;
SIGNAL \DMem|mem~1595\ : std_logic;
SIGNAL \DMem|mem~1728_combout\ : std_logic;
SIGNAL \DMem|mem~1596\ : std_logic;
SIGNAL \DMem|mem~1742_combout\ : std_logic;
SIGNAL \DMem|mem~473_regout\ : std_logic;
SIGNAL \DMem|mem~1740_combout\ : std_logic;
SIGNAL \DMem|mem~281_regout\ : std_logic;
SIGNAL \DMem|mem~1738_combout\ : std_logic;
SIGNAL \DMem|mem~1597\ : std_logic;
SIGNAL \DMem|mem~1736_combout\ : std_logic;
SIGNAL \DMem|mem~1598\ : std_logic;
SIGNAL \DMem|mem~1599_combout\ : std_logic;
SIGNAL \DMem|mem~1602_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[2]~14\ : std_logic;
SIGNAL \Mux_RF_D3|Op[2]~54_combout\ : std_logic;
SIGNAL \RF|m2|Op[2]~67\ : std_logic;
SIGNAL \RF|Equal0~4_combout\ : std_logic;
SIGNAL \RF|m2|Op[2]~68\ : std_logic;
SIGNAL \RF|Equal0~1_combout\ : std_logic;
SIGNAL \RF|m2|Op[2]~65\ : std_logic;
SIGNAL \RF|Equal0~0_combout\ : std_logic;
SIGNAL \RF|m2|Op[2]~66\ : std_logic;
SIGNAL \Mux_ALU_B|Op[3]~0_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[3]~1_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[2]~3_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[1]~3\ : std_logic;
SIGNAL \Mux_ALU_B|Op[1]~4_combout\ : std_logic;
SIGNAL \ALU_1|c~0_combout\ : std_logic;
SIGNAL \ALU_1|c~1_combout\ : std_logic;
SIGNAL \ALU_1|c~2_combout\ : std_logic;
SIGNAL \ALU_1|Op[4]~2_combout\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[4]~4\ : std_logic;
SIGNAL \Mux_ALU2_B|Op[1]~0\ : std_logic;
SIGNAL \inc|Add0~70_combout\ : std_logic;
SIGNAL \ALU_1|Op[3]~17_combout\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[3]~0\ : std_logic;
SIGNAL \ALU_2|c~4_combout\ : std_logic;
SIGNAL \ALU_2|Op[4]~2_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[4]~0\ : std_logic;
SIGNAL \wr_PC~combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[5]~9_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[5]~10_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[5]~5_combout\ : std_logic;
SIGNAL \ALU_1|c~3_combout\ : std_logic;
SIGNAL \ALU_1|Op[5]~4_combout\ : std_logic;
SIGNAL \ALU_2|c~5_combout\ : std_logic;
SIGNAL \inc|Add0~2\ : std_logic;
SIGNAL \inc|Add0~2COUT1_78\ : std_logic;
SIGNAL \inc|Add0~5_combout\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[5]~5\ : std_logic;
SIGNAL \ALU_2|Op[5]~4_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[5]~2_combout\ : std_logic;
SIGNAL \ALU_1|c~4_combout\ : std_logic;
SIGNAL \inc|Add0~7\ : std_logic;
SIGNAL \inc|Add0~7COUT1_79\ : std_logic;
SIGNAL \inc|Add0~10_combout\ : std_logic;
SIGNAL \RF|m1|Op[6]~12\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[6]~6\ : std_logic;
SIGNAL \Mux_ALU2_B|Op[6]~4_combout\ : std_logic;
SIGNAL \ALU_2|c~6_combout\ : std_logic;
SIGNAL \ALU_2|c~7_combout\ : std_logic;
SIGNAL \ALU_2|Op[6]~5_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[6]~8\ : std_logic;
SIGNAL \Mux_RF_D3|Op[6]~52_combout\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[6]~2\ : std_logic;
SIGNAL \DMem|mem~1005_regout\ : std_logic;
SIGNAL \DMem|mem~813_regout\ : std_logic;
SIGNAL \DMem|mem~1162\ : std_logic;
SIGNAL \DMem|mem~1163\ : std_logic;
SIGNAL \DMem|mem~1037_regout\ : std_logic;
SIGNAL \DMem|mem~845_regout\ : std_logic;
SIGNAL \DMem|mem~1169\ : std_logic;
SIGNAL \DMem|mem~1170\ : std_logic;
SIGNAL \DMem|mem~989_regout\ : std_logic;
SIGNAL \DMem|mem~797_regout\ : std_logic;
SIGNAL \DMem|mem~1166\ : std_logic;
SIGNAL \DMem|mem~1167\ : std_logic;
SIGNAL \DMem|mem~1021_regout\ : std_logic;
SIGNAL \DMem|mem~829_regout\ : std_logic;
SIGNAL \DMem|mem~1164\ : std_logic;
SIGNAL \DMem|mem~1165\ : std_logic;
SIGNAL \DMem|mem~1168_combout\ : std_logic;
SIGNAL \DMem|mem~1171_combout\ : std_logic;
SIGNAL \DMem|mem~269_regout\ : std_logic;
SIGNAL \DMem|mem~221_regout\ : std_logic;
SIGNAL \DMem|mem~1158\ : std_logic;
SIGNAL \DMem|mem~1159\ : std_logic;
SIGNAL \DMem|mem~205_regout\ : std_logic;
SIGNAL \DMem|mem~157_regout\ : std_logic;
SIGNAL \DMem|mem~1151\ : std_logic;
SIGNAL \DMem|mem~1152\ : std_logic;
SIGNAL \DMem|mem~61_regout\ : std_logic;
SIGNAL \DMem|mem~77_regout\ : std_logic;
SIGNAL \DMem|mem~29_regout\ : std_logic;
SIGNAL \DMem|mem~45_regout\ : std_logic;
SIGNAL \DMem|mem~1155_combout\ : std_logic;
SIGNAL \DMem|mem~1156_combout\ : std_logic;
SIGNAL \DMem|mem~141_regout\ : std_logic;
SIGNAL \DMem|mem~93_regout\ : std_logic;
SIGNAL \DMem|mem~1153\ : std_logic;
SIGNAL \DMem|mem~1154\ : std_logic;
SIGNAL \DMem|mem~1157_combout\ : std_logic;
SIGNAL \DMem|mem~1160_combout\ : std_logic;
SIGNAL \DMem|mem~717_regout\ : std_logic;
SIGNAL \DMem|mem~669_regout\ : std_logic;
SIGNAL \DMem|mem~1143\ : std_logic;
SIGNAL \DMem|mem~1144\ : std_logic;
SIGNAL \DMem|mem~589_regout\ : std_logic;
SIGNAL \DMem|mem~541_regout\ : std_logic;
SIGNAL \DMem|mem~1145\ : std_logic;
SIGNAL \DMem|mem~1146\ : std_logic;
SIGNAL \DMem|mem~1147_combout\ : std_logic;
SIGNAL \DMem|mem~653_regout\ : std_logic;
SIGNAL \DMem|mem~605_regout\ : std_logic;
SIGNAL \DMem|mem~1141\ : std_logic;
SIGNAL \DMem|mem~1142\ : std_logic;
SIGNAL \DMem|mem~781_regout\ : std_logic;
SIGNAL \DMem|mem~733_regout\ : std_logic;
SIGNAL \DMem|mem~1148\ : std_logic;
SIGNAL \DMem|mem~1149\ : std_logic;
SIGNAL \DMem|mem~1150_combout\ : std_logic;
SIGNAL \DMem|mem~1161_combout\ : std_logic;
SIGNAL \DMem|mem~509_regout\ : std_logic;
SIGNAL \DMem|mem~317_regout\ : std_logic;
SIGNAL \DMem|mem~1131\ : std_logic;
SIGNAL \DMem|mem~1132\ : std_logic;
SIGNAL \DMem|mem~493_regout\ : std_logic;
SIGNAL \DMem|mem~301_regout\ : std_logic;
SIGNAL \DMem|mem~1133\ : std_logic;
SIGNAL \DMem|mem~1134\ : std_logic;
SIGNAL \DMem|mem~477_regout\ : std_logic;
SIGNAL \DMem|mem~285_regout\ : std_logic;
SIGNAL \DMem|mem~1135\ : std_logic;
SIGNAL \DMem|mem~1136\ : std_logic;
SIGNAL \DMem|mem~1137_combout\ : std_logic;
SIGNAL \DMem|mem~525_regout\ : std_logic;
SIGNAL \DMem|mem~333_regout\ : std_logic;
SIGNAL \DMem|mem~1138\ : std_logic;
SIGNAL \DMem|mem~1139\ : std_logic;
SIGNAL \DMem|mem~1140_combout\ : std_logic;
SIGNAL \RF|m2|Op[6]~10\ : std_logic;
SIGNAL \RF|m2|Op[6]~11\ : std_logic;
SIGNAL \RF|m2|Op[6]~12\ : std_logic;
SIGNAL \RF|m2|Op[6]~13\ : std_logic;
SIGNAL \Mux_ALU_B|Op[6]~11_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[6]~12_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[6]~6_combout\ : std_logic;
SIGNAL \ALU_1|Op[6]~5_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[6]~4\ : std_logic;
SIGNAL \IMem|mem~0_combout\ : std_logic;
SIGNAL \inc|Add0~12\ : std_logic;
SIGNAL \inc|Add0~12COUT1_80\ : std_logic;
SIGNAL \inc|Add0~17\ : std_logic;
SIGNAL \inc|Add0~20_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[7]~13_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[7]~14_combout\ : std_logic;
SIGNAL \ALU_1|c~5_combout\ : std_logic;
SIGNAL \ALU_1|c~6_combout\ : std_logic;
SIGNAL \RF|m2|Op[8]~22\ : std_logic;
SIGNAL \RF|m2|Op[8]~23\ : std_logic;
SIGNAL \RF|m2|Op[8]~20\ : std_logic;
SIGNAL \RF|m2|Op[8]~21\ : std_logic;
SIGNAL \Mux_ALU_A|Op[8]~8_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[8]~15_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[8]~16_combout\ : std_logic;
SIGNAL \ALU_1|Op[8]~7_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[8]~26\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[8]~4\ : std_logic;
SIGNAL \DMem|mem~1007_regout\ : std_logic;
SIGNAL \DMem|mem~815_regout\ : std_logic;
SIGNAL \DMem|mem~1246\ : std_logic;
SIGNAL \DMem|mem~1247\ : std_logic;
SIGNAL \DMem|mem~1039_regout\ : std_logic;
SIGNAL \DMem|mem~847_regout\ : std_logic;
SIGNAL \DMem|mem~1253\ : std_logic;
SIGNAL \DMem|mem~1254\ : std_logic;
SIGNAL \DMem|mem~991_regout\ : std_logic;
SIGNAL \DMem|mem~799_regout\ : std_logic;
SIGNAL \DMem|mem~1250\ : std_logic;
SIGNAL \DMem|mem~1251\ : std_logic;
SIGNAL \DMem|mem~1023_regout\ : std_logic;
SIGNAL \DMem|mem~831_regout\ : std_logic;
SIGNAL \DMem|mem~1248\ : std_logic;
SIGNAL \DMem|mem~1249\ : std_logic;
SIGNAL \DMem|mem~1252_combout\ : std_logic;
SIGNAL \DMem|mem~1255_combout\ : std_logic;
SIGNAL \DMem|mem~511_regout\ : std_logic;
SIGNAL \DMem|mem~319_regout\ : std_logic;
SIGNAL \DMem|mem~1215\ : std_logic;
SIGNAL \DMem|mem~1216\ : std_logic;
SIGNAL \DMem|mem~527_regout\ : std_logic;
SIGNAL \DMem|mem~335_regout\ : std_logic;
SIGNAL \DMem|mem~1222\ : std_logic;
SIGNAL \DMem|mem~1223\ : std_logic;
SIGNAL \DMem|mem~495_regout\ : std_logic;
SIGNAL \DMem|mem~303_regout\ : std_logic;
SIGNAL \DMem|mem~1217\ : std_logic;
SIGNAL \DMem|mem~1218\ : std_logic;
SIGNAL \DMem|mem~479_regout\ : std_logic;
SIGNAL \DMem|mem~287_regout\ : std_logic;
SIGNAL \DMem|mem~1219\ : std_logic;
SIGNAL \DMem|mem~1220\ : std_logic;
SIGNAL \DMem|mem~1221_combout\ : std_logic;
SIGNAL \DMem|mem~1224_combout\ : std_logic;
SIGNAL \DMem|mem~783_regout\ : std_logic;
SIGNAL \DMem|mem~735_regout\ : std_logic;
SIGNAL \DMem|mem~1232\ : std_logic;
SIGNAL \DMem|mem~1233\ : std_logic;
SIGNAL \DMem|mem~719_regout\ : std_logic;
SIGNAL \DMem|mem~671_regout\ : std_logic;
SIGNAL \DMem|mem~1227\ : std_logic;
SIGNAL \DMem|mem~1228\ : std_logic;
SIGNAL \DMem|mem~591_regout\ : std_logic;
SIGNAL \DMem|mem~543_regout\ : std_logic;
SIGNAL \DMem|mem~1229\ : std_logic;
SIGNAL \DMem|mem~1230\ : std_logic;
SIGNAL \DMem|mem~1231_combout\ : std_logic;
SIGNAL \DMem|mem~655_regout\ : std_logic;
SIGNAL \DMem|mem~607_regout\ : std_logic;
SIGNAL \DMem|mem~1225\ : std_logic;
SIGNAL \DMem|mem~1226\ : std_logic;
SIGNAL \DMem|mem~1234_combout\ : std_logic;
SIGNAL \DMem|mem~207_regout\ : std_logic;
SIGNAL \DMem|mem~159_regout\ : std_logic;
SIGNAL \DMem|mem~1235\ : std_logic;
SIGNAL \DMem|mem~1236\ : std_logic;
SIGNAL \DMem|mem~271_regout\ : std_logic;
SIGNAL \DMem|mem~223_regout\ : std_logic;
SIGNAL \DMem|mem~1242\ : std_logic;
SIGNAL \DMem|mem~1243\ : std_logic;
SIGNAL \DMem|mem~79_regout\ : std_logic;
SIGNAL \DMem|mem~31_regout\ : std_logic;
SIGNAL \DMem|mem~47_regout\ : std_logic;
SIGNAL \DMem|mem~1239_combout\ : std_logic;
SIGNAL \DMem|mem~1240\ : std_logic;
SIGNAL \DMem|mem~95_regout\ : std_logic;
SIGNAL \DMem|mem~1237\ : std_logic;
SIGNAL \DMem|mem~143_regout\ : std_logic;
SIGNAL \DMem|mem~1238\ : std_logic;
SIGNAL \DMem|mem~1241_combout\ : std_logic;
SIGNAL \DMem|mem~1244_combout\ : std_logic;
SIGNAL \DMem|mem~1245_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[8]~27\ : std_logic;
SIGNAL \Mux_RF_D3|Op[8]~28\ : std_logic;
SIGNAL \RF|m1|Op[8]~16\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[8]~8\ : std_logic;
SIGNAL \ALU_2|c~8_combout\ : std_logic;
SIGNAL \ALU_2|c~9_combout\ : std_logic;
SIGNAL \ALU_2|Op[8]~7_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[8]~8\ : std_logic;
SIGNAL \inc|Add0~22\ : std_logic;
SIGNAL \inc|Add0~22COUT1_81\ : std_logic;
SIGNAL \inc|Add0~25_combout\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[9]~5\ : std_logic;
SIGNAL \DMem|mem~656_regout\ : std_logic;
SIGNAL \DMem|mem~608_regout\ : std_logic;
SIGNAL \DMem|mem~1257\ : std_logic;
SIGNAL \DMem|mem~1258\ : std_logic;
SIGNAL \DMem|mem~720_regout\ : std_logic;
SIGNAL \DMem|mem~672_regout\ : std_logic;
SIGNAL \DMem|mem~1259\ : std_logic;
SIGNAL \DMem|mem~1260\ : std_logic;
SIGNAL \DMem|mem~592_regout\ : std_logic;
SIGNAL \DMem|mem~544_regout\ : std_logic;
SIGNAL \DMem|mem~1261\ : std_logic;
SIGNAL \DMem|mem~1262\ : std_logic;
SIGNAL \DMem|mem~1263_combout\ : std_logic;
SIGNAL \DMem|mem~784_regout\ : std_logic;
SIGNAL \DMem|mem~736_regout\ : std_logic;
SIGNAL \DMem|mem~1264\ : std_logic;
SIGNAL \DMem|mem~1265\ : std_logic;
SIGNAL \DMem|mem~1266_combout\ : std_logic;
SIGNAL \DMem|mem~336_regout\ : std_logic;
SIGNAL \DMem|mem~1274\ : std_logic;
SIGNAL \DMem|mem~528_regout\ : std_logic;
SIGNAL \DMem|mem~1275\ : std_logic;
SIGNAL \DMem|mem~512_regout\ : std_logic;
SIGNAL \DMem|mem~320_regout\ : std_logic;
SIGNAL \DMem|mem~1267\ : std_logic;
SIGNAL \DMem|mem~1268\ : std_logic;
SIGNAL \DMem|mem~496_regout\ : std_logic;
SIGNAL \DMem|mem~304_regout\ : std_logic;
SIGNAL \DMem|mem~1269\ : std_logic;
SIGNAL \DMem|mem~1270\ : std_logic;
SIGNAL \DMem|mem~480_regout\ : std_logic;
SIGNAL \DMem|mem~288_regout\ : std_logic;
SIGNAL \DMem|mem~1271\ : std_logic;
SIGNAL \DMem|mem~1272\ : std_logic;
SIGNAL \DMem|mem~1273_combout\ : std_logic;
SIGNAL \DMem|mem~1276_combout\ : std_logic;
SIGNAL \DMem|mem~272_regout\ : std_logic;
SIGNAL \DMem|mem~224_regout\ : std_logic;
SIGNAL \DMem|mem~1284\ : std_logic;
SIGNAL \DMem|mem~1285\ : std_logic;
SIGNAL \DMem|mem~208_regout\ : std_logic;
SIGNAL \DMem|mem~160_regout\ : std_logic;
SIGNAL \DMem|mem~1277\ : std_logic;
SIGNAL \DMem|mem~1278\ : std_logic;
SIGNAL \DMem|mem~144_regout\ : std_logic;
SIGNAL \DMem|mem~96_regout\ : std_logic;
SIGNAL \DMem|mem~1279\ : std_logic;
SIGNAL \DMem|mem~1280\ : std_logic;
SIGNAL \DMem|mem~80_regout\ : std_logic;
SIGNAL \DMem|mem~48_regout\ : std_logic;
SIGNAL \DMem|mem~1281\ : std_logic;
SIGNAL \DMem|mem~1282\ : std_logic;
SIGNAL \DMem|mem~1283_combout\ : std_logic;
SIGNAL \DMem|mem~1286_combout\ : std_logic;
SIGNAL \DMem|mem~1287_combout\ : std_logic;
SIGNAL \DMem|mem~1008_regout\ : std_logic;
SIGNAL \DMem|mem~816_regout\ : std_logic;
SIGNAL \DMem|mem~1288\ : std_logic;
SIGNAL \DMem|mem~1289\ : std_logic;
SIGNAL \DMem|mem~1040_regout\ : std_logic;
SIGNAL \DMem|mem~848_regout\ : std_logic;
SIGNAL \DMem|mem~1295\ : std_logic;
SIGNAL \DMem|mem~1296\ : std_logic;
SIGNAL \DMem|mem~1024_regout\ : std_logic;
SIGNAL \DMem|mem~832_regout\ : std_logic;
SIGNAL \DMem|mem~1290\ : std_logic;
SIGNAL \DMem|mem~1291\ : std_logic;
SIGNAL \DMem|mem~992_regout\ : std_logic;
SIGNAL \DMem|mem~800_regout\ : std_logic;
SIGNAL \DMem|mem~1292\ : std_logic;
SIGNAL \DMem|mem~1293\ : std_logic;
SIGNAL \DMem|mem~1294_combout\ : std_logic;
SIGNAL \DMem|mem~1297_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[9]~9_combout\ : std_logic;
SIGNAL \ALU_1|c~7_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[9]~17_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[9]~18_combout\ : std_logic;
SIGNAL \ALU_1|Op[9]~8_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[9]~29\ : std_logic;
SIGNAL \Mux_RF_D3|Op[9]~30\ : std_logic;
SIGNAL \RF|m1|Op[9]~18\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[9]~9\ : std_logic;
SIGNAL \ALU_2|c~16_combout\ : std_logic;
SIGNAL \ALU_2|Op[9]~8_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[9]~31\ : std_logic;
SIGNAL \RF|m2|Op[9]~25\ : std_logic;
SIGNAL \RF|m2|Op[9]~26\ : std_logic;
SIGNAL \RF|m2|Op[9]~27\ : std_logic;
SIGNAL \RF|m2|Op[9]~28\ : std_logic;
SIGNAL \Mux_jump_loc|Op[9]~10_combout\ : std_logic;
SIGNAL \inc|Add0~27\ : std_logic;
SIGNAL \inc|Add0~27COUT1_82\ : std_logic;
SIGNAL \inc|Add0~30_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[10]~34\ : std_logic;
SIGNAL \RF|m2|Op[10]~32\ : std_logic;
SIGNAL \RF|m2|Op[10]~33\ : std_logic;
SIGNAL \RF|m2|Op[10]~30\ : std_logic;
SIGNAL \RF|m2|Op[10]~31\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[10]~6\ : std_logic;
SIGNAL \DMem|mem~1009_regout\ : std_logic;
SIGNAL \DMem|mem~817_regout\ : std_logic;
SIGNAL \DMem|mem~1330\ : std_logic;
SIGNAL \DMem|mem~1331\ : std_logic;
SIGNAL \DMem|mem~1041_regout\ : std_logic;
SIGNAL \DMem|mem~849_regout\ : std_logic;
SIGNAL \DMem|mem~1337\ : std_logic;
SIGNAL \DMem|mem~1338\ : std_logic;
SIGNAL \DMem|mem~1025_regout\ : std_logic;
SIGNAL \DMem|mem~833_regout\ : std_logic;
SIGNAL \DMem|mem~1332\ : std_logic;
SIGNAL \DMem|mem~1333\ : std_logic;
SIGNAL \DMem|mem~993_regout\ : std_logic;
SIGNAL \DMem|mem~801_regout\ : std_logic;
SIGNAL \DMem|mem~1334\ : std_logic;
SIGNAL \DMem|mem~1335\ : std_logic;
SIGNAL \DMem|mem~1336_combout\ : std_logic;
SIGNAL \DMem|mem~1339_combout\ : std_logic;
SIGNAL \DMem|mem~529_regout\ : std_logic;
SIGNAL \DMem|mem~337_regout\ : std_logic;
SIGNAL \DMem|mem~1306\ : std_logic;
SIGNAL \DMem|mem~1307\ : std_logic;
SIGNAL \DMem|mem~513_regout\ : std_logic;
SIGNAL \DMem|mem~321_regout\ : std_logic;
SIGNAL \DMem|mem~1299\ : std_logic;
SIGNAL \DMem|mem~1300\ : std_logic;
SIGNAL \DMem|mem~497_regout\ : std_logic;
SIGNAL \DMem|mem~305_regout\ : std_logic;
SIGNAL \DMem|mem~1301\ : std_logic;
SIGNAL \DMem|mem~1302\ : std_logic;
SIGNAL \DMem|mem~481_regout\ : std_logic;
SIGNAL \DMem|mem~289_regout\ : std_logic;
SIGNAL \DMem|mem~1303\ : std_logic;
SIGNAL \DMem|mem~1304\ : std_logic;
SIGNAL \DMem|mem~1305_combout\ : std_logic;
SIGNAL \DMem|mem~1308_combout\ : std_logic;
SIGNAL \DMem|mem~657_regout\ : std_logic;
SIGNAL \DMem|mem~609_regout\ : std_logic;
SIGNAL \DMem|mem~1309\ : std_logic;
SIGNAL \DMem|mem~1310\ : std_logic;
SIGNAL \DMem|mem~785_regout\ : std_logic;
SIGNAL \DMem|mem~737_regout\ : std_logic;
SIGNAL \DMem|mem~1316\ : std_logic;
SIGNAL \DMem|mem~1317\ : std_logic;
SIGNAL \DMem|mem~593_regout\ : std_logic;
SIGNAL \DMem|mem~545_regout\ : std_logic;
SIGNAL \DMem|mem~1313\ : std_logic;
SIGNAL \DMem|mem~1314\ : std_logic;
SIGNAL \DMem|mem~721_regout\ : std_logic;
SIGNAL \DMem|mem~673_regout\ : std_logic;
SIGNAL \DMem|mem~1311\ : std_logic;
SIGNAL \DMem|mem~1312\ : std_logic;
SIGNAL \DMem|mem~1315_combout\ : std_logic;
SIGNAL \DMem|mem~1318_combout\ : std_logic;
SIGNAL \DMem|mem~273_regout\ : std_logic;
SIGNAL \DMem|mem~225_regout\ : std_logic;
SIGNAL \DMem|mem~1326\ : std_logic;
SIGNAL \DMem|mem~1327\ : std_logic;
SIGNAL \DMem|mem~209_regout\ : std_logic;
SIGNAL \DMem|mem~161_regout\ : std_logic;
SIGNAL \DMem|mem~1319\ : std_logic;
SIGNAL \DMem|mem~1320\ : std_logic;
SIGNAL \DMem|mem~81_regout\ : std_logic;
SIGNAL \DMem|mem~33_regout\ : std_logic;
SIGNAL \DMem|mem~1323\ : std_logic;
SIGNAL \DMem|mem~1324\ : std_logic;
SIGNAL \DMem|mem~145_regout\ : std_logic;
SIGNAL \DMem|mem~97_regout\ : std_logic;
SIGNAL \DMem|mem~1321\ : std_logic;
SIGNAL \DMem|mem~1322\ : std_logic;
SIGNAL \DMem|mem~1325_combout\ : std_logic;
SIGNAL \DMem|mem~1328_combout\ : std_logic;
SIGNAL \DMem|mem~1329_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[10]~19_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[10]~20_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[10]~10_combout\ : std_logic;
SIGNAL \ALU_1|c~8_combout\ : std_logic;
SIGNAL \ALU_1|Op[10]~9_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[10]~32\ : std_logic;
SIGNAL \Mux_RF_D3|Op[10]~33\ : std_logic;
SIGNAL \RF|m1|Op[10]~20\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[10]~10\ : std_logic;
SIGNAL \ALU_2|c~10_combout\ : std_logic;
SIGNAL \ALU_2|Op[10]~9_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[10]~12\ : std_logic;
SIGNAL \inc|Add0~32\ : std_logic;
SIGNAL \inc|Add0~32COUT1_83\ : std_logic;
SIGNAL \inc|Add0~35_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[11]~35\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[11]~7\ : std_logic;
SIGNAL \DMem|mem~786_regout\ : std_logic;
SIGNAL \DMem|mem~738_regout\ : std_logic;
SIGNAL \DMem|mem~1348\ : std_logic;
SIGNAL \DMem|mem~1349\ : std_logic;
SIGNAL \DMem|mem~658_regout\ : std_logic;
SIGNAL \DMem|mem~610_regout\ : std_logic;
SIGNAL \DMem|mem~1341\ : std_logic;
SIGNAL \DMem|mem~1342\ : std_logic;
SIGNAL \DMem|mem~722_regout\ : std_logic;
SIGNAL \DMem|mem~674_regout\ : std_logic;
SIGNAL \DMem|mem~1343\ : std_logic;
SIGNAL \DMem|mem~1344\ : std_logic;
SIGNAL \DMem|mem~594_regout\ : std_logic;
SIGNAL \DMem|mem~546_regout\ : std_logic;
SIGNAL \DMem|mem~1345\ : std_logic;
SIGNAL \DMem|mem~1346\ : std_logic;
SIGNAL \DMem|mem~1347_combout\ : std_logic;
SIGNAL \DMem|mem~1350_combout\ : std_logic;
SIGNAL \DMem|mem~1010_regout\ : std_logic;
SIGNAL \DMem|mem~818_regout\ : std_logic;
SIGNAL \DMem|mem~1372\ : std_logic;
SIGNAL \DMem|mem~1373\ : std_logic;
SIGNAL \DMem|mem~1042_regout\ : std_logic;
SIGNAL \DMem|mem~850_regout\ : std_logic;
SIGNAL \DMem|mem~1379\ : std_logic;
SIGNAL \DMem|mem~1380\ : std_logic;
SIGNAL \DMem|mem~1026_regout\ : std_logic;
SIGNAL \DMem|mem~834_regout\ : std_logic;
SIGNAL \DMem|mem~1374\ : std_logic;
SIGNAL \DMem|mem~1375\ : std_logic;
SIGNAL \DMem|mem~994_regout\ : std_logic;
SIGNAL \DMem|mem~802_regout\ : std_logic;
SIGNAL \DMem|mem~1376\ : std_logic;
SIGNAL \DMem|mem~1377\ : std_logic;
SIGNAL \DMem|mem~1378_combout\ : std_logic;
SIGNAL \DMem|mem~1381_combout\ : std_logic;
SIGNAL \DMem|mem~514_regout\ : std_logic;
SIGNAL \DMem|mem~322_regout\ : std_logic;
SIGNAL \DMem|mem~1351\ : std_logic;
SIGNAL \DMem|mem~1352\ : std_logic;
SIGNAL \DMem|mem~498_regout\ : std_logic;
SIGNAL \DMem|mem~306_regout\ : std_logic;
SIGNAL \DMem|mem~1353\ : std_logic;
SIGNAL \DMem|mem~1354\ : std_logic;
SIGNAL \DMem|mem~290_regout\ : std_logic;
SIGNAL \DMem|mem~1355\ : std_logic;
SIGNAL \DMem|mem~482_regout\ : std_logic;
SIGNAL \DMem|mem~1356\ : std_logic;
SIGNAL \DMem|mem~1357_combout\ : std_logic;
SIGNAL \DMem|mem~530_regout\ : std_logic;
SIGNAL \DMem|mem~338_regout\ : std_logic;
SIGNAL \DMem|mem~1358\ : std_logic;
SIGNAL \DMem|mem~1359\ : std_logic;
SIGNAL \DMem|mem~1360_combout\ : std_logic;
SIGNAL \DMem|mem~210_regout\ : std_logic;
SIGNAL \DMem|mem~162_regout\ : std_logic;
SIGNAL \DMem|mem~1361\ : std_logic;
SIGNAL \DMem|mem~1362\ : std_logic;
SIGNAL \DMem|mem~82_regout\ : std_logic;
SIGNAL \DMem|mem~34_regout\ : std_logic;
SIGNAL \DMem|mem~1365\ : std_logic;
SIGNAL \DMem|mem~1366\ : std_logic;
SIGNAL \DMem|mem~146_regout\ : std_logic;
SIGNAL \DMem|mem~98_regout\ : std_logic;
SIGNAL \DMem|mem~1363\ : std_logic;
SIGNAL \DMem|mem~1364\ : std_logic;
SIGNAL \DMem|mem~1367_combout\ : std_logic;
SIGNAL \DMem|mem~274_regout\ : std_logic;
SIGNAL \DMem|mem~226_regout\ : std_logic;
SIGNAL \DMem|mem~1368\ : std_logic;
SIGNAL \DMem|mem~1369\ : std_logic;
SIGNAL \DMem|mem~1370_combout\ : std_logic;
SIGNAL \DMem|mem~1371_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[11]~36\ : std_logic;
SIGNAL \RF|m1|Op[11]~22\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[11]~11\ : std_logic;
SIGNAL \ALU_2|c~11_combout\ : std_logic;
SIGNAL \ALU_2|Op[11]~10_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[11]~37\ : std_logic;
SIGNAL \RF|m2|Op[11]~35\ : std_logic;
SIGNAL \RF|m2|Op[11]~36\ : std_logic;
SIGNAL \RF|m2|Op[11]~37\ : std_logic;
SIGNAL \RF|m2|Op[11]~38\ : std_logic;
SIGNAL \Mux_ALU_A|Op[11]~11_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[11]~21_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[11]~22_combout\ : std_logic;
SIGNAL \ALU_1|c~9_combout\ : std_logic;
SIGNAL \ALU_1|Op[11]~10_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[11]~14_combout\ : std_logic;
SIGNAL \IMem|mem~1_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[12]~38\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[12]~8\ : std_logic;
SIGNAL \DMem|mem~787_regout\ : std_logic;
SIGNAL \DMem|mem~739_regout\ : std_logic;
SIGNAL \DMem|mem~1400\ : std_logic;
SIGNAL \DMem|mem~1401\ : std_logic;
SIGNAL \DMem|mem~659_regout\ : std_logic;
SIGNAL \DMem|mem~611_regout\ : std_logic;
SIGNAL \DMem|mem~1393\ : std_logic;
SIGNAL \DMem|mem~1394\ : std_logic;
SIGNAL \DMem|mem~723_regout\ : std_logic;
SIGNAL \DMem|mem~675_regout\ : std_logic;
SIGNAL \DMem|mem~1395\ : std_logic;
SIGNAL \DMem|mem~1396\ : std_logic;
SIGNAL \DMem|mem~595_regout\ : std_logic;
SIGNAL \DMem|mem~547_regout\ : std_logic;
SIGNAL \DMem|mem~1397\ : std_logic;
SIGNAL \DMem|mem~1398\ : std_logic;
SIGNAL \DMem|mem~1399_combout\ : std_logic;
SIGNAL \DMem|mem~1402_combout\ : std_logic;
SIGNAL \DMem|mem~211_regout\ : std_logic;
SIGNAL \DMem|mem~163_regout\ : std_logic;
SIGNAL \DMem|mem~1403\ : std_logic;
SIGNAL \DMem|mem~1404\ : std_logic;
SIGNAL \DMem|mem~67_regout\ : std_logic;
SIGNAL \DMem|mem~35_regout\ : std_logic;
SIGNAL \DMem|mem~1407\ : std_logic;
SIGNAL \DMem|mem~1408\ : std_logic;
SIGNAL \DMem|mem~147_regout\ : std_logic;
SIGNAL \DMem|mem~99_regout\ : std_logic;
SIGNAL \DMem|mem~1405\ : std_logic;
SIGNAL \DMem|mem~1406\ : std_logic;
SIGNAL \DMem|mem~1409_combout\ : std_logic;
SIGNAL \DMem|mem~275_regout\ : std_logic;
SIGNAL \DMem|mem~227_regout\ : std_logic;
SIGNAL \DMem|mem~1410\ : std_logic;
SIGNAL \DMem|mem~1411\ : std_logic;
SIGNAL \DMem|mem~1412_combout\ : std_logic;
SIGNAL \DMem|mem~1413_combout\ : std_logic;
SIGNAL \DMem|mem~1043_regout\ : std_logic;
SIGNAL \DMem|mem~851_regout\ : std_logic;
SIGNAL \DMem|mem~1421\ : std_logic;
SIGNAL \DMem|mem~1422\ : std_logic;
SIGNAL \DMem|mem~1011_regout\ : std_logic;
SIGNAL \DMem|mem~819_regout\ : std_logic;
SIGNAL \DMem|mem~1414\ : std_logic;
SIGNAL \DMem|mem~1415\ : std_logic;
SIGNAL \DMem|mem~1027_regout\ : std_logic;
SIGNAL \DMem|mem~835_regout\ : std_logic;
SIGNAL \DMem|mem~1416\ : std_logic;
SIGNAL \DMem|mem~1417\ : std_logic;
SIGNAL \DMem|mem~995_regout\ : std_logic;
SIGNAL \DMem|mem~803_regout\ : std_logic;
SIGNAL \DMem|mem~1418\ : std_logic;
SIGNAL \DMem|mem~1419\ : std_logic;
SIGNAL \DMem|mem~1420_combout\ : std_logic;
SIGNAL \DMem|mem~1423_combout\ : std_logic;
SIGNAL \DMem|mem~515_regout\ : std_logic;
SIGNAL \DMem|mem~323_regout\ : std_logic;
SIGNAL \DMem|mem~1383\ : std_logic;
SIGNAL \DMem|mem~1384\ : std_logic;
SIGNAL \DMem|mem~339_regout\ : std_logic;
SIGNAL \DMem|mem~1390\ : std_logic;
SIGNAL \DMem|mem~531_regout\ : std_logic;
SIGNAL \DMem|mem~1391\ : std_logic;
SIGNAL \DMem|mem~499_regout\ : std_logic;
SIGNAL \DMem|mem~307_regout\ : std_logic;
SIGNAL \DMem|mem~1385\ : std_logic;
SIGNAL \DMem|mem~1386\ : std_logic;
SIGNAL \DMem|mem~483_regout\ : std_logic;
SIGNAL \DMem|mem~291_regout\ : std_logic;
SIGNAL \DMem|mem~1387\ : std_logic;
SIGNAL \DMem|mem~1388\ : std_logic;
SIGNAL \DMem|mem~1389_combout\ : std_logic;
SIGNAL \DMem|mem~1392_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[12]~39\ : std_logic;
SIGNAL \RF|m1|Op[12]~24\ : std_logic;
SIGNAL \Mux_ALU_A|Op[12]~12_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[12]~23_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[12]~24_combout\ : std_logic;
SIGNAL \ALU_1|c~10_combout\ : std_logic;
SIGNAL \ALU_1|Op[12]~11_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[12]~16\ : std_logic;
SIGNAL \inc|Add0~37\ : std_logic;
SIGNAL \inc|Add0~37COUT1_84\ : std_logic;
SIGNAL \inc|Add0~40_combout\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[12]~12\ : std_logic;
SIGNAL \ALU_2|c~12_combout\ : std_logic;
SIGNAL \ALU_2|Op[12]~11_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[12]~40\ : std_logic;
SIGNAL \RF|m2|Op[12]~42\ : std_logic;
SIGNAL \RF|m2|Op[12]~43\ : std_logic;
SIGNAL \RF|m2|Op[12]~40\ : std_logic;
SIGNAL \RF|m2|Op[12]~41\ : std_logic;
SIGNAL \inc|Add0~42\ : std_logic;
SIGNAL \inc|Add0~45_combout\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[13]~9\ : std_logic;
SIGNAL \DMem|mem~660_regout\ : std_logic;
SIGNAL \DMem|mem~612_regout\ : std_logic;
SIGNAL \DMem|mem~1425\ : std_logic;
SIGNAL \DMem|mem~1426\ : std_logic;
SIGNAL \DMem|mem~788_regout\ : std_logic;
SIGNAL \DMem|mem~740_regout\ : std_logic;
SIGNAL \DMem|mem~1432\ : std_logic;
SIGNAL \DMem|mem~1433\ : std_logic;
SIGNAL \DMem|mem~596_regout\ : std_logic;
SIGNAL \DMem|mem~548_regout\ : std_logic;
SIGNAL \DMem|mem~1429\ : std_logic;
SIGNAL \DMem|mem~1430\ : std_logic;
SIGNAL \DMem|mem~724_regout\ : std_logic;
SIGNAL \DMem|mem~676_regout\ : std_logic;
SIGNAL \DMem|mem~1427\ : std_logic;
SIGNAL \DMem|mem~1428\ : std_logic;
SIGNAL \DMem|mem~1431_combout\ : std_logic;
SIGNAL \DMem|mem~1434_combout\ : std_logic;
SIGNAL \DMem|mem~1044_regout\ : std_logic;
SIGNAL \DMem|mem~852_regout\ : std_logic;
SIGNAL \DMem|mem~1463\ : std_logic;
SIGNAL \DMem|mem~1464\ : std_logic;
SIGNAL \DMem|mem~1012_regout\ : std_logic;
SIGNAL \DMem|mem~820_regout\ : std_logic;
SIGNAL \DMem|mem~1456\ : std_logic;
SIGNAL \DMem|mem~1457\ : std_logic;
SIGNAL \DMem|mem~996_regout\ : std_logic;
SIGNAL \DMem|mem~804_regout\ : std_logic;
SIGNAL \DMem|mem~1460\ : std_logic;
SIGNAL \DMem|mem~1461\ : std_logic;
SIGNAL \DMem|mem~1028_regout\ : std_logic;
SIGNAL \DMem|mem~836_regout\ : std_logic;
SIGNAL \DMem|mem~1458\ : std_logic;
SIGNAL \DMem|mem~1459\ : std_logic;
SIGNAL \DMem|mem~1462_combout\ : std_logic;
SIGNAL \DMem|mem~1465_combout\ : std_logic;
SIGNAL \DMem|mem~516_regout\ : std_logic;
SIGNAL \DMem|mem~324_regout\ : std_logic;
SIGNAL \DMem|mem~1435\ : std_logic;
SIGNAL \DMem|mem~1436\ : std_logic;
SIGNAL \DMem|mem~532_regout\ : std_logic;
SIGNAL \DMem|mem~340_regout\ : std_logic;
SIGNAL \DMem|mem~1442\ : std_logic;
SIGNAL \DMem|mem~1443\ : std_logic;
SIGNAL \DMem|mem~292_regout\ : std_logic;
SIGNAL \DMem|mem~1439\ : std_logic;
SIGNAL \DMem|mem~484_regout\ : std_logic;
SIGNAL \DMem|mem~1440\ : std_logic;
SIGNAL \DMem|mem~308_regout\ : std_logic;
SIGNAL \DMem|mem~1437\ : std_logic;
SIGNAL \DMem|mem~500_regout\ : std_logic;
SIGNAL \DMem|mem~1438\ : std_logic;
SIGNAL \DMem|mem~1441_combout\ : std_logic;
SIGNAL \DMem|mem~1444_combout\ : std_logic;
SIGNAL \DMem|mem~212_regout\ : std_logic;
SIGNAL \DMem|mem~164_regout\ : std_logic;
SIGNAL \DMem|mem~1445\ : std_logic;
SIGNAL \DMem|mem~1446\ : std_logic;
SIGNAL \DMem|mem~276_regout\ : std_logic;
SIGNAL \DMem|mem~228_regout\ : std_logic;
SIGNAL \DMem|mem~1452\ : std_logic;
SIGNAL \DMem|mem~1453\ : std_logic;
SIGNAL \DMem|mem~148_regout\ : std_logic;
SIGNAL \DMem|mem~100_regout\ : std_logic;
SIGNAL \DMem|mem~1447\ : std_logic;
SIGNAL \DMem|mem~1448\ : std_logic;
SIGNAL \DMem|mem~84_regout\ : std_logic;
SIGNAL \DMem|mem~36_regout\ : std_logic;
SIGNAL \DMem|mem~1449\ : std_logic;
SIGNAL \DMem|mem~1450\ : std_logic;
SIGNAL \DMem|mem~1451_combout\ : std_logic;
SIGNAL \DMem|mem~1454_combout\ : std_logic;
SIGNAL \DMem|mem~1455_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[13]~41\ : std_logic;
SIGNAL \Mux_RF_D3|Op[13]~42\ : std_logic;
SIGNAL \RF|m1|Op[13]~26\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[13]~13\ : std_logic;
SIGNAL \ALU_2|c~13_combout\ : std_logic;
SIGNAL \ALU_2|Op[13]~12_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[13]~43\ : std_logic;
SIGNAL \RF|m2|Op[13]~47\ : std_logic;
SIGNAL \RF|m2|Op[13]~48\ : std_logic;
SIGNAL \RF|m2|Op[13]~45\ : std_logic;
SIGNAL \RF|m2|Op[13]~46\ : std_logic;
SIGNAL \Mux_ALU_B|Op[13]~25_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[13]~26_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[13]~13_combout\ : std_logic;
SIGNAL \ALU_1|c~11_combout\ : std_logic;
SIGNAL \ALU_1|Op[13]~12_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[13]~18_combout\ : std_logic;
SIGNAL \inc|Add0~47\ : std_logic;
SIGNAL \inc|Add0~47COUT1_85\ : std_logic;
SIGNAL \inc|Add0~50_combout\ : std_logic;
SIGNAL \RF|m1|Op[14]~28\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[14]~10\ : std_logic;
SIGNAL \DMem|mem~533_regout\ : std_logic;
SIGNAL \DMem|mem~341_regout\ : std_logic;
SIGNAL \DMem|mem~1474\ : std_logic;
SIGNAL \DMem|mem~1475\ : std_logic;
SIGNAL \DMem|mem~517_regout\ : std_logic;
SIGNAL \DMem|mem~325_regout\ : std_logic;
SIGNAL \DMem|mem~1467\ : std_logic;
SIGNAL \DMem|mem~1468\ : std_logic;
SIGNAL \DMem|mem~309_regout\ : std_logic;
SIGNAL \DMem|mem~1469\ : std_logic;
SIGNAL \DMem|mem~501_regout\ : std_logic;
SIGNAL \DMem|mem~1470\ : std_logic;
SIGNAL \DMem|mem~485_regout\ : std_logic;
SIGNAL \DMem|mem~293_regout\ : std_logic;
SIGNAL \DMem|mem~1471\ : std_logic;
SIGNAL \DMem|mem~1472\ : std_logic;
SIGNAL \DMem|mem~1473_combout\ : std_logic;
SIGNAL \DMem|mem~1476_combout\ : std_logic;
SIGNAL \DMem|mem~1013_regout\ : std_logic;
SIGNAL \DMem|mem~821_regout\ : std_logic;
SIGNAL \DMem|mem~1498\ : std_logic;
SIGNAL \DMem|mem~1499\ : std_logic;
SIGNAL \DMem|mem~1045_regout\ : std_logic;
SIGNAL \DMem|mem~853_regout\ : std_logic;
SIGNAL \DMem|mem~1505\ : std_logic;
SIGNAL \DMem|mem~1506\ : std_logic;
SIGNAL \DMem|mem~1029_regout\ : std_logic;
SIGNAL \DMem|mem~837_regout\ : std_logic;
SIGNAL \DMem|mem~1500\ : std_logic;
SIGNAL \DMem|mem~1501\ : std_logic;
SIGNAL \DMem|mem~997_regout\ : std_logic;
SIGNAL \DMem|mem~805_regout\ : std_logic;
SIGNAL \DMem|mem~1502\ : std_logic;
SIGNAL \DMem|mem~1503\ : std_logic;
SIGNAL \DMem|mem~1504_combout\ : std_logic;
SIGNAL \DMem|mem~1507_combout\ : std_logic;
SIGNAL \DMem|mem~661_regout\ : std_logic;
SIGNAL \DMem|mem~613_regout\ : std_logic;
SIGNAL \DMem|mem~1477\ : std_logic;
SIGNAL \DMem|mem~1478\ : std_logic;
SIGNAL \DMem|mem~789_regout\ : std_logic;
SIGNAL \DMem|mem~741_regout\ : std_logic;
SIGNAL \DMem|mem~1484\ : std_logic;
SIGNAL \DMem|mem~1485\ : std_logic;
SIGNAL \DMem|mem~725_regout\ : std_logic;
SIGNAL \DMem|mem~677_regout\ : std_logic;
SIGNAL \DMem|mem~1479\ : std_logic;
SIGNAL \DMem|mem~1480\ : std_logic;
SIGNAL \DMem|mem~597_regout\ : std_logic;
SIGNAL \DMem|mem~549_regout\ : std_logic;
SIGNAL \DMem|mem~1481\ : std_logic;
SIGNAL \DMem|mem~1482\ : std_logic;
SIGNAL \DMem|mem~1483_combout\ : std_logic;
SIGNAL \DMem|mem~1486_combout\ : std_logic;
SIGNAL \DMem|mem~277_regout\ : std_logic;
SIGNAL \DMem|mem~229_regout\ : std_logic;
SIGNAL \DMem|mem~1494\ : std_logic;
SIGNAL \DMem|mem~1495\ : std_logic;
SIGNAL \DMem|mem~213_regout\ : std_logic;
SIGNAL \DMem|mem~165_regout\ : std_logic;
SIGNAL \DMem|mem~1487\ : std_logic;
SIGNAL \DMem|mem~1488\ : std_logic;
SIGNAL \DMem|mem~149_regout\ : std_logic;
SIGNAL \DMem|mem~101_regout\ : std_logic;
SIGNAL \DMem|mem~1489\ : std_logic;
SIGNAL \DMem|mem~1490\ : std_logic;
SIGNAL \DMem|mem~85_regout\ : std_logic;
SIGNAL \DMem|mem~53_regout\ : std_logic;
SIGNAL \DMem|mem~37_regout\ : std_logic;
SIGNAL \DMem|mem~1491_combout\ : std_logic;
SIGNAL \DMem|mem~1492\ : std_logic;
SIGNAL \DMem|mem~1493_combout\ : std_logic;
SIGNAL \DMem|mem~1496_combout\ : std_logic;
SIGNAL \DMem|mem~1497_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[14]~44\ : std_logic;
SIGNAL \Mux_RF_D3|Op[14]~45\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[14]~14\ : std_logic;
SIGNAL \ALU_2|c~14_combout\ : std_logic;
SIGNAL \ALU_2|Op[14]~13_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[14]~46\ : std_logic;
SIGNAL \RF|m2|Op[14]~52\ : std_logic;
SIGNAL \RF|m2|Op[14]~53\ : std_logic;
SIGNAL \RF|m2|Op[14]~50\ : std_logic;
SIGNAL \RF|m2|Op[14]~51\ : std_logic;
SIGNAL \Mux_ALU_B|Op[14]~27_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[14]~28_combout\ : std_logic;
SIGNAL \ALU_1|c~12_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[14]~14_combout\ : std_logic;
SIGNAL \ALU_1|Op[14]~13_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[14]~20\ : std_logic;
SIGNAL \inc|Add0~52\ : std_logic;
SIGNAL \inc|Add0~52COUT1_86\ : std_logic;
SIGNAL \inc|Add0~55_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[15]~47\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[15]~11\ : std_logic;
SIGNAL \DMem|mem~662_regout\ : std_logic;
SIGNAL \DMem|mem~614_regout\ : std_logic;
SIGNAL \DMem|mem~1509\ : std_logic;
SIGNAL \DMem|mem~1510\ : std_logic;
SIGNAL \DMem|mem~790_regout\ : std_logic;
SIGNAL \DMem|mem~742_regout\ : std_logic;
SIGNAL \DMem|mem~1516\ : std_logic;
SIGNAL \DMem|mem~1517\ : std_logic;
SIGNAL \DMem|mem~550_regout\ : std_logic;
SIGNAL \DMem|mem~1513\ : std_logic;
SIGNAL \DMem|mem~598_regout\ : std_logic;
SIGNAL \DMem|mem~1514\ : std_logic;
SIGNAL \DMem|mem~726_regout\ : std_logic;
SIGNAL \DMem|mem~678_regout\ : std_logic;
SIGNAL \DMem|mem~1511\ : std_logic;
SIGNAL \DMem|mem~1512\ : std_logic;
SIGNAL \DMem|mem~1515_combout\ : std_logic;
SIGNAL \DMem|mem~1518_combout\ : std_logic;
SIGNAL \DMem|mem~518_regout\ : std_logic;
SIGNAL \DMem|mem~326_regout\ : std_logic;
SIGNAL \DMem|mem~1519\ : std_logic;
SIGNAL \DMem|mem~1520\ : std_logic;
SIGNAL \DMem|mem~502_regout\ : std_logic;
SIGNAL \DMem|mem~310_regout\ : std_logic;
SIGNAL \DMem|mem~1521\ : std_logic;
SIGNAL \DMem|mem~1522\ : std_logic;
SIGNAL \DMem|mem~486_regout\ : std_logic;
SIGNAL \DMem|mem~294_regout\ : std_logic;
SIGNAL \DMem|mem~1523\ : std_logic;
SIGNAL \DMem|mem~1524\ : std_logic;
SIGNAL \DMem|mem~1525_combout\ : std_logic;
SIGNAL \DMem|mem~534_regout\ : std_logic;
SIGNAL \DMem|mem~342_regout\ : std_logic;
SIGNAL \DMem|mem~1526\ : std_logic;
SIGNAL \DMem|mem~1527\ : std_logic;
SIGNAL \DMem|mem~1528_combout\ : std_logic;
SIGNAL \DMem|mem~278_regout\ : std_logic;
SIGNAL \DMem|mem~230_regout\ : std_logic;
SIGNAL \DMem|mem~1536\ : std_logic;
SIGNAL \DMem|mem~1537\ : std_logic;
SIGNAL \DMem|mem~150_regout\ : std_logic;
SIGNAL \DMem|mem~102_regout\ : std_logic;
SIGNAL \DMem|mem~1531\ : std_logic;
SIGNAL \DMem|mem~1532\ : std_logic;
SIGNAL \DMem|mem~86_regout\ : std_logic;
SIGNAL \DMem|mem~38_regout\ : std_logic;
SIGNAL \DMem|mem~1533\ : std_logic;
SIGNAL \DMem|mem~1534\ : std_logic;
SIGNAL \DMem|mem~1535_combout\ : std_logic;
SIGNAL \DMem|mem~214_regout\ : std_logic;
SIGNAL \DMem|mem~166_regout\ : std_logic;
SIGNAL \DMem|mem~1529\ : std_logic;
SIGNAL \DMem|mem~1530\ : std_logic;
SIGNAL \DMem|mem~1538_combout\ : std_logic;
SIGNAL \DMem|mem~1539_combout\ : std_logic;
SIGNAL \DMem|mem~1014_regout\ : std_logic;
SIGNAL \DMem|mem~822_regout\ : std_logic;
SIGNAL \DMem|mem~1540\ : std_logic;
SIGNAL \DMem|mem~1541\ : std_logic;
SIGNAL \DMem|mem~1030_regout\ : std_logic;
SIGNAL \DMem|mem~838_regout\ : std_logic;
SIGNAL \DMem|mem~1542\ : std_logic;
SIGNAL \DMem|mem~1543\ : std_logic;
SIGNAL \DMem|mem~998_regout\ : std_logic;
SIGNAL \DMem|mem~806_regout\ : std_logic;
SIGNAL \DMem|mem~1544\ : std_logic;
SIGNAL \DMem|mem~1545\ : std_logic;
SIGNAL \DMem|mem~1546_combout\ : std_logic;
SIGNAL \DMem|mem~1046_regout\ : std_logic;
SIGNAL \DMem|mem~854_regout\ : std_logic;
SIGNAL \DMem|mem~1547\ : std_logic;
SIGNAL \DMem|mem~1548\ : std_logic;
SIGNAL \DMem|mem~1549_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[15]~48\ : std_logic;
SIGNAL \Mux_RF_D3|Op[15]~49\ : std_logic;
SIGNAL \RF|m1|Op[15]~30\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[15]~15\ : std_logic;
SIGNAL \ALU_2|c~15_combout\ : std_logic;
SIGNAL \ALU_2|Op[15]~14_combout\ : std_logic;
SIGNAL \RF|m2|Op[15]~55\ : std_logic;
SIGNAL \RF|m2|Op[15]~56\ : std_logic;
SIGNAL \RF|m2|Op[15]~57\ : std_logic;
SIGNAL \RF|m2|Op[15]~58\ : std_logic;
SIGNAL \Mux_ALU_B|Op[15]~29_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[15]~30_combout\ : std_logic;
SIGNAL \Mux_ALU_A|Op[15]~15_combout\ : std_logic;
SIGNAL \ALU_1|c~13_combout\ : std_logic;
SIGNAL \ALU_1|Op[15]~14_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[15]~22_combout\ : std_logic;
SIGNAL \IMem|mem~2_combout\ : std_logic;
SIGNAL \wr_IR~combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[0]~4\ : std_logic;
SIGNAL \Mux_RF_A3|Op[0]~5\ : std_logic;
SIGNAL \RF|Equal0~6_combout\ : std_logic;
SIGNAL \RF|m2|Op[4]~2\ : std_logic;
SIGNAL \RF|m2|Op[4]~3\ : std_logic;
SIGNAL \RF|m2|Op[4]~0\ : std_logic;
SIGNAL \RF|m2|Op[4]~1\ : std_logic;
SIGNAL \Mux_ALU_B|Op[4]~7_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[1]~2_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[1]~3\ : std_logic;
SIGNAL \RF|Equal0~3_combout\ : std_logic;
SIGNAL \RF|m1|Op[3]~0\ : std_logic;
SIGNAL \Mux_DMem_A|Op[3]~1\ : std_logic;
SIGNAL \DMem|mem~1735_combout\ : std_logic;
SIGNAL \DMem|mem~1753_combout\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[7]~3\ : std_logic;
SIGNAL \DMem|mem~654_regout\ : std_logic;
SIGNAL \DMem|mem~606_regout\ : std_logic;
SIGNAL \DMem|mem~1173\ : std_logic;
SIGNAL \DMem|mem~1174\ : std_logic;
SIGNAL \DMem|mem~718_regout\ : std_logic;
SIGNAL \DMem|mem~670_regout\ : std_logic;
SIGNAL \DMem|mem~1175\ : std_logic;
SIGNAL \DMem|mem~1176\ : std_logic;
SIGNAL \DMem|mem~590_regout\ : std_logic;
SIGNAL \DMem|mem~542_regout\ : std_logic;
SIGNAL \DMem|mem~1177\ : std_logic;
SIGNAL \DMem|mem~1178\ : std_logic;
SIGNAL \DMem|mem~1179_combout\ : std_logic;
SIGNAL \DMem|mem~782_regout\ : std_logic;
SIGNAL \DMem|mem~734_regout\ : std_logic;
SIGNAL \DMem|mem~1180\ : std_logic;
SIGNAL \DMem|mem~1181\ : std_logic;
SIGNAL \DMem|mem~1182_combout\ : std_logic;
SIGNAL \DMem|mem~1006_regout\ : std_logic;
SIGNAL \DMem|mem~814_regout\ : std_logic;
SIGNAL \DMem|mem~1204\ : std_logic;
SIGNAL \DMem|mem~1205\ : std_logic;
SIGNAL \DMem|mem~1038_regout\ : std_logic;
SIGNAL \DMem|mem~846_regout\ : std_logic;
SIGNAL \DMem|mem~1211\ : std_logic;
SIGNAL \DMem|mem~1212\ : std_logic;
SIGNAL \DMem|mem~1022_regout\ : std_logic;
SIGNAL \DMem|mem~830_regout\ : std_logic;
SIGNAL \DMem|mem~1206\ : std_logic;
SIGNAL \DMem|mem~1207\ : std_logic;
SIGNAL \DMem|mem~990_regout\ : std_logic;
SIGNAL \DMem|mem~798_regout\ : std_logic;
SIGNAL \DMem|mem~1208\ : std_logic;
SIGNAL \DMem|mem~1209\ : std_logic;
SIGNAL \DMem|mem~1210_combout\ : std_logic;
SIGNAL \DMem|mem~1213_combout\ : std_logic;
SIGNAL \DMem|mem~510_regout\ : std_logic;
SIGNAL \DMem|mem~318_regout\ : std_logic;
SIGNAL \DMem|mem~1183\ : std_logic;
SIGNAL \DMem|mem~1184\ : std_logic;
SIGNAL \DMem|mem~526_regout\ : std_logic;
SIGNAL \DMem|mem~334_regout\ : std_logic;
SIGNAL \DMem|mem~1190\ : std_logic;
SIGNAL \DMem|mem~1191\ : std_logic;
SIGNAL \DMem|mem~494_regout\ : std_logic;
SIGNAL \DMem|mem~302_regout\ : std_logic;
SIGNAL \DMem|mem~1185\ : std_logic;
SIGNAL \DMem|mem~1186\ : std_logic;
SIGNAL \DMem|mem~478_regout\ : std_logic;
SIGNAL \DMem|mem~286_regout\ : std_logic;
SIGNAL \DMem|mem~1187\ : std_logic;
SIGNAL \DMem|mem~1188\ : std_logic;
SIGNAL \DMem|mem~1189_combout\ : std_logic;
SIGNAL \DMem|mem~1192_combout\ : std_logic;
SIGNAL \DMem|mem~206_regout\ : std_logic;
SIGNAL \DMem|mem~158_regout\ : std_logic;
SIGNAL \DMem|mem~1193\ : std_logic;
SIGNAL \DMem|mem~1194\ : std_logic;
SIGNAL \DMem|mem~270_regout\ : std_logic;
SIGNAL \DMem|mem~222_regout\ : std_logic;
SIGNAL \DMem|mem~1200\ : std_logic;
SIGNAL \DMem|mem~1201\ : std_logic;
SIGNAL \DMem|mem~30_regout\ : std_logic;
SIGNAL \DMem|mem~46_regout\ : std_logic;
SIGNAL \DMem|mem~1197_combout\ : std_logic;
SIGNAL \DMem|mem~78_regout\ : std_logic;
SIGNAL \DMem|mem~1198\ : std_logic;
SIGNAL \DMem|mem~142_regout\ : std_logic;
SIGNAL \DMem|mem~94_regout\ : std_logic;
SIGNAL \DMem|mem~1195\ : std_logic;
SIGNAL \DMem|mem~1196\ : std_logic;
SIGNAL \DMem|mem~1199_combout\ : std_logic;
SIGNAL \DMem|mem~1202_combout\ : std_logic;
SIGNAL \DMem|mem~1203_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[7]~22\ : std_logic;
SIGNAL \Mux_RF_D3|Op[7]~23\ : std_logic;
SIGNAL \RF|m2|Op[7]~17\ : std_logic;
SIGNAL \RF|m2|Op[7]~18\ : std_logic;
SIGNAL \RF|m2|Op[7]~15\ : std_logic;
SIGNAL \RF|m2|Op[7]~16\ : std_logic;
SIGNAL \Mux_jump_loc|Op[7]~6_combout\ : std_logic;
SIGNAL \inc|Add0~15_combout\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[7]~7\ : std_logic;
SIGNAL \ALU_2|Op[7]~6_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[7]~25\ : std_logic;
SIGNAL \RF|m1|Op[7]~14\ : std_logic;
SIGNAL \Mux_ALU_A|Op[7]~7_combout\ : std_logic;
SIGNAL \ALU_1|Op[7]~6_combout\ : std_logic;
SIGNAL \Mux_RF_A3|Op[2]~0\ : std_logic;
SIGNAL \Mux_RF_A3|Op[2]~1\ : std_logic;
SIGNAL \RF|Equal0~5_combout\ : std_logic;
SIGNAL \RF|m2|Op[5]~7\ : std_logic;
SIGNAL \RF|m2|Op[5]~8\ : std_logic;
SIGNAL \RF|m2|Op[5]~5\ : std_logic;
SIGNAL \RF|m2|Op[5]~6\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[5]~1\ : std_logic;
SIGNAL \DMem|mem~652_regout\ : std_logic;
SIGNAL \DMem|mem~604_regout\ : std_logic;
SIGNAL \DMem|mem~1089\ : std_logic;
SIGNAL \DMem|mem~1090\ : std_logic;
SIGNAL \DMem|mem~780_regout\ : std_logic;
SIGNAL \DMem|mem~732_regout\ : std_logic;
SIGNAL \DMem|mem~1096\ : std_logic;
SIGNAL \DMem|mem~1097\ : std_logic;
SIGNAL \DMem|mem~716_regout\ : std_logic;
SIGNAL \DMem|mem~668_regout\ : std_logic;
SIGNAL \DMem|mem~1091\ : std_logic;
SIGNAL \DMem|mem~1092\ : std_logic;
SIGNAL \DMem|mem~588_regout\ : std_logic;
SIGNAL \DMem|mem~540_regout\ : std_logic;
SIGNAL \DMem|mem~1093\ : std_logic;
SIGNAL \DMem|mem~1094\ : std_logic;
SIGNAL \DMem|mem~1095_combout\ : std_logic;
SIGNAL \DMem|mem~1098_combout\ : std_logic;
SIGNAL \DMem|mem~508_regout\ : std_logic;
SIGNAL \DMem|mem~316_regout\ : std_logic;
SIGNAL \DMem|mem~1099\ : std_logic;
SIGNAL \DMem|mem~1100\ : std_logic;
SIGNAL \DMem|mem~524_regout\ : std_logic;
SIGNAL \DMem|mem~332_regout\ : std_logic;
SIGNAL \DMem|mem~1106\ : std_logic;
SIGNAL \DMem|mem~1107\ : std_logic;
SIGNAL \DMem|mem~492_regout\ : std_logic;
SIGNAL \DMem|mem~300_regout\ : std_logic;
SIGNAL \DMem|mem~1101\ : std_logic;
SIGNAL \DMem|mem~1102\ : std_logic;
SIGNAL \DMem|mem~476_regout\ : std_logic;
SIGNAL \DMem|mem~284_regout\ : std_logic;
SIGNAL \DMem|mem~1103\ : std_logic;
SIGNAL \DMem|mem~1104\ : std_logic;
SIGNAL \DMem|mem~1105_combout\ : std_logic;
SIGNAL \DMem|mem~1108_combout\ : std_logic;
SIGNAL \DMem|mem~204_regout\ : std_logic;
SIGNAL \DMem|mem~156_regout\ : std_logic;
SIGNAL \DMem|mem~1109\ : std_logic;
SIGNAL \DMem|mem~1110\ : std_logic;
SIGNAL \DMem|mem~268_regout\ : std_logic;
SIGNAL \DMem|mem~220_regout\ : std_logic;
SIGNAL \DMem|mem~1116\ : std_logic;
SIGNAL \DMem|mem~1117\ : std_logic;
SIGNAL \DMem|mem~76_regout\ : std_logic;
SIGNAL \DMem|mem~28_regout\ : std_logic;
SIGNAL \DMem|mem~44_regout\ : std_logic;
SIGNAL \DMem|mem~1113_combout\ : std_logic;
SIGNAL \DMem|mem~1114\ : std_logic;
SIGNAL \DMem|mem~140_regout\ : std_logic;
SIGNAL \DMem|mem~92_regout\ : std_logic;
SIGNAL \DMem|mem~1111\ : std_logic;
SIGNAL \DMem|mem~1112\ : std_logic;
SIGNAL \DMem|mem~1115_combout\ : std_logic;
SIGNAL \DMem|mem~1118_combout\ : std_logic;
SIGNAL \DMem|mem~1119_combout\ : std_logic;
SIGNAL \DMem|mem~844_regout\ : std_logic;
SIGNAL \DMem|mem~1127\ : std_logic;
SIGNAL \DMem|mem~1036_regout\ : std_logic;
SIGNAL \DMem|mem~1128\ : std_logic;
SIGNAL \DMem|mem~1004_regout\ : std_logic;
SIGNAL \DMem|mem~812_regout\ : std_logic;
SIGNAL \DMem|mem~1120\ : std_logic;
SIGNAL \DMem|mem~1121\ : std_logic;
SIGNAL \DMem|mem~1020_regout\ : std_logic;
SIGNAL \DMem|mem~828_regout\ : std_logic;
SIGNAL \DMem|mem~1122\ : std_logic;
SIGNAL \DMem|mem~1123\ : std_logic;
SIGNAL \DMem|mem~988_regout\ : std_logic;
SIGNAL \DMem|mem~796_regout\ : std_logic;
SIGNAL \DMem|mem~1124\ : std_logic;
SIGNAL \DMem|mem~1125\ : std_logic;
SIGNAL \DMem|mem~1126_combout\ : std_logic;
SIGNAL \DMem|mem~1129_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[5]~5\ : std_logic;
SIGNAL \Mux_RF_D3|Op[5]~51_combout\ : std_logic;
SIGNAL \RF|m1|Op[5]~10\ : std_logic;
SIGNAL \Mux_DMem_A|Op[5]~5\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[1]~12\ : std_logic;
SIGNAL \DMem|mem~200_regout\ : std_logic;
SIGNAL \DMem|mem~152_regout\ : std_logic;
SIGNAL \DMem|mem~1571\ : std_logic;
SIGNAL \DMem|mem~1572\ : std_logic;
SIGNAL \DMem|mem~264_regout\ : std_logic;
SIGNAL \DMem|mem~216_regout\ : std_logic;
SIGNAL \DMem|mem~1578\ : std_logic;
SIGNAL \DMem|mem~1579\ : std_logic;
SIGNAL \DMem|mem~72_regout\ : std_logic;
SIGNAL \DMem|mem~24_regout\ : std_logic;
SIGNAL \DMem|mem~40_regout\ : std_logic;
SIGNAL \DMem|mem~1575_combout\ : std_logic;
SIGNAL \DMem|mem~1576\ : std_logic;
SIGNAL \DMem|mem~136_regout\ : std_logic;
SIGNAL \DMem|mem~88_regout\ : std_logic;
SIGNAL \DMem|mem~1573\ : std_logic;
SIGNAL \DMem|mem~1574\ : std_logic;
SIGNAL \DMem|mem~1577_combout\ : std_logic;
SIGNAL \DMem|mem~1580_combout\ : std_logic;
SIGNAL \DMem|mem~520_regout\ : std_logic;
SIGNAL \DMem|mem~328_regout\ : std_logic;
SIGNAL \DMem|mem~1568\ : std_logic;
SIGNAL \DMem|mem~1569\ : std_logic;
SIGNAL \DMem|mem~504_regout\ : std_logic;
SIGNAL \DMem|mem~312_regout\ : std_logic;
SIGNAL \DMem|mem~1561\ : std_logic;
SIGNAL \DMem|mem~1562\ : std_logic;
SIGNAL \DMem|mem~472_regout\ : std_logic;
SIGNAL \DMem|mem~280_regout\ : std_logic;
SIGNAL \DMem|mem~1565\ : std_logic;
SIGNAL \DMem|mem~1566\ : std_logic;
SIGNAL \DMem|mem~296_regout\ : std_logic;
SIGNAL \DMem|mem~1563\ : std_logic;
SIGNAL \DMem|mem~488_regout\ : std_logic;
SIGNAL \DMem|mem~1564\ : std_logic;
SIGNAL \DMem|mem~1567_combout\ : std_logic;
SIGNAL \DMem|mem~1570_combout\ : std_logic;
SIGNAL \DMem|mem~1581_combout\ : std_logic;
SIGNAL \DMem|mem~808_regout\ : std_logic;
SIGNAL \DMem|mem~1582\ : std_logic;
SIGNAL \DMem|mem~1000_regout\ : std_logic;
SIGNAL \DMem|mem~1583\ : std_logic;
SIGNAL \DMem|mem~1032_regout\ : std_logic;
SIGNAL \DMem|mem~840_regout\ : std_logic;
SIGNAL \DMem|mem~1589\ : std_logic;
SIGNAL \DMem|mem~1590\ : std_logic;
SIGNAL \DMem|mem~1016_regout\ : std_logic;
SIGNAL \DMem|mem~824_regout\ : std_logic;
SIGNAL \DMem|mem~1584\ : std_logic;
SIGNAL \DMem|mem~1585\ : std_logic;
SIGNAL \DMem|mem~984_regout\ : std_logic;
SIGNAL \DMem|mem~792_regout\ : std_logic;
SIGNAL \DMem|mem~1586\ : std_logic;
SIGNAL \DMem|mem~1587\ : std_logic;
SIGNAL \DMem|mem~1588_combout\ : std_logic;
SIGNAL \DMem|mem~1591_combout\ : std_logic;
SIGNAL \DMem|mem~648_regout\ : std_logic;
SIGNAL \DMem|mem~600_regout\ : std_logic;
SIGNAL \DMem|mem~1551\ : std_logic;
SIGNAL \DMem|mem~1552\ : std_logic;
SIGNAL \DMem|mem~776_regout\ : std_logic;
SIGNAL \DMem|mem~728_regout\ : std_logic;
SIGNAL \DMem|mem~1558\ : std_logic;
SIGNAL \DMem|mem~1559\ : std_logic;
SIGNAL \DMem|mem~536_regout\ : std_logic;
SIGNAL \DMem|mem~1555\ : std_logic;
SIGNAL \DMem|mem~584_regout\ : std_logic;
SIGNAL \DMem|mem~1556\ : std_logic;
SIGNAL \DMem|mem~712_regout\ : std_logic;
SIGNAL \DMem|mem~664_regout\ : std_logic;
SIGNAL \DMem|mem~1553\ : std_logic;
SIGNAL \DMem|mem~1554\ : std_logic;
SIGNAL \DMem|mem~1557_combout\ : std_logic;
SIGNAL \DMem|mem~1560_combout\ : std_logic;
SIGNAL \inc|Add0~60_combout\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[1]~2\ : std_logic;
SIGNAL \ALU_2|temp~4_combout\ : std_logic;
SIGNAL \ALU_2|Op[1]~15_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[1]~11\ : std_logic;
SIGNAL \Mux_RF_D3|Op[1]~53_combout\ : std_logic;
SIGNAL \RF|m1|Op[1]~4\ : std_logic;
SIGNAL \Mux_ALU_A|Op[1]~2_combout\ : std_logic;
SIGNAL \ALU_1|temp~2_combout\ : std_logic;
SIGNAL \ALU_1|Op[1]~15_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[1]~24_combout\ : std_logic;
SIGNAL \inc|Add0~62\ : std_logic;
SIGNAL \inc|Add0~65_combout\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[2]~3\ : std_logic;
SIGNAL \Mux_ALU2_B|Op[0]~2\ : std_logic;
SIGNAL \ALU_2|c~2_combout\ : std_logic;
SIGNAL \ALU_2|Op[2]~16_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[2]~26\ : std_logic;
SIGNAL \IMem|mem~3_combout\ : std_logic;
SIGNAL \Mux_RF_A1|Op[0]~1\ : std_logic;
SIGNAL \RF|m2|Op[1]~62\ : std_logic;
SIGNAL \RF|m2|Op[1]~63\ : std_logic;
SIGNAL \RF|m2|Op[1]~60\ : std_logic;
SIGNAL \RF|m2|Op[1]~61\ : std_logic;
SIGNAL \Mux_ALU_B|Op[2]~5_combout\ : std_logic;
SIGNAL \Mux_ALU_B|Op[2]~6_combout\ : std_logic;
SIGNAL \ALU_1|Op[2]~16_combout\ : std_logic;
SIGNAL \Mux_DMem_A|Op[2]~0\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[4]~0\ : std_logic;
SIGNAL \DMem|mem~1003_regout\ : std_logic;
SIGNAL \DMem|mem~811_regout\ : std_logic;
SIGNAL \DMem|mem~1078\ : std_logic;
SIGNAL \DMem|mem~1079\ : std_logic;
SIGNAL \DMem|mem~1019_regout\ : std_logic;
SIGNAL \DMem|mem~827_regout\ : std_logic;
SIGNAL \DMem|mem~1080\ : std_logic;
SIGNAL \DMem|mem~1081\ : std_logic;
SIGNAL \DMem|mem~987_regout\ : std_logic;
SIGNAL \DMem|mem~795_regout\ : std_logic;
SIGNAL \DMem|mem~1082\ : std_logic;
SIGNAL \DMem|mem~1083\ : std_logic;
SIGNAL \DMem|mem~1084_combout\ : std_logic;
SIGNAL \DMem|mem~1035_regout\ : std_logic;
SIGNAL \DMem|mem~843_regout\ : std_logic;
SIGNAL \DMem|mem~1085\ : std_logic;
SIGNAL \DMem|mem~1086\ : std_logic;
SIGNAL \DMem|mem~1087_combout\ : std_logic;
SIGNAL \DMem|mem~507_regout\ : std_logic;
SIGNAL \DMem|mem~315_regout\ : std_logic;
SIGNAL \DMem|mem~1047\ : std_logic;
SIGNAL \DMem|mem~1048\ : std_logic;
SIGNAL \DMem|mem~523_regout\ : std_logic;
SIGNAL \DMem|mem~331_regout\ : std_logic;
SIGNAL \DMem|mem~1054\ : std_logic;
SIGNAL \DMem|mem~1055\ : std_logic;
SIGNAL \DMem|mem~475_regout\ : std_logic;
SIGNAL \DMem|mem~283_regout\ : std_logic;
SIGNAL \DMem|mem~1051\ : std_logic;
SIGNAL \DMem|mem~1052\ : std_logic;
SIGNAL \DMem|mem~491_regout\ : std_logic;
SIGNAL \DMem|mem~299_regout\ : std_logic;
SIGNAL \DMem|mem~1049\ : std_logic;
SIGNAL \DMem|mem~1050\ : std_logic;
SIGNAL \DMem|mem~1053_combout\ : std_logic;
SIGNAL \DMem|mem~1056_combout\ : std_logic;
SIGNAL \DMem|mem~219_regout\ : std_logic;
SIGNAL \DMem|mem~1074\ : std_logic;
SIGNAL \DMem|mem~267_regout\ : std_logic;
SIGNAL \DMem|mem~1075\ : std_logic;
SIGNAL \DMem|mem~203_regout\ : std_logic;
SIGNAL \DMem|mem~155_regout\ : std_logic;
SIGNAL \DMem|mem~1067\ : std_logic;
SIGNAL \DMem|mem~1068\ : std_logic;
SIGNAL \DMem|mem~139_regout\ : std_logic;
SIGNAL \DMem|mem~91_regout\ : std_logic;
SIGNAL \DMem|mem~1069\ : std_logic;
SIGNAL \DMem|mem~1070\ : std_logic;
SIGNAL \DMem|mem~59_regout\ : std_logic;
SIGNAL \DMem|mem~75_regout\ : std_logic;
SIGNAL \DMem|mem~43_regout\ : std_logic;
SIGNAL \DMem|mem~27_regout\ : std_logic;
SIGNAL \DMem|mem~1071_combout\ : std_logic;
SIGNAL \DMem|mem~1072_combout\ : std_logic;
SIGNAL \DMem|mem~1073_combout\ : std_logic;
SIGNAL \DMem|mem~1076_combout\ : std_logic;
SIGNAL \DMem|mem~779_regout\ : std_logic;
SIGNAL \DMem|mem~731_regout\ : std_logic;
SIGNAL \DMem|mem~1064\ : std_logic;
SIGNAL \DMem|mem~1065\ : std_logic;
SIGNAL \DMem|mem~651_regout\ : std_logic;
SIGNAL \DMem|mem~603_regout\ : std_logic;
SIGNAL \DMem|mem~1057\ : std_logic;
SIGNAL \DMem|mem~1058\ : std_logic;
SIGNAL \DMem|mem~715_regout\ : std_logic;
SIGNAL \DMem|mem~667_regout\ : std_logic;
SIGNAL \DMem|mem~1059\ : std_logic;
SIGNAL \DMem|mem~1060\ : std_logic;
SIGNAL \DMem|mem~587_regout\ : std_logic;
SIGNAL \DMem|mem~539_regout\ : std_logic;
SIGNAL \DMem|mem~1061\ : std_logic;
SIGNAL \DMem|mem~1062\ : std_logic;
SIGNAL \DMem|mem~1063_combout\ : std_logic;
SIGNAL \DMem|mem~1066_combout\ : std_logic;
SIGNAL \DMem|mem~1077_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[4]~2\ : std_logic;
SIGNAL \Mux_RF_D3|Op[4]~50_combout\ : std_logic;
SIGNAL \RF|m1|Op[4]~8\ : std_logic;
SIGNAL \Mux_DMem_A|Op[4]~4\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[0]~15\ : std_logic;
SIGNAL \DMem|mem~1031_regout\ : std_logic;
SIGNAL \DMem|mem~839_regout\ : std_logic;
SIGNAL \DMem|mem~1715\ : std_logic;
SIGNAL \DMem|mem~1716\ : std_logic;
SIGNAL \DMem|mem~983_regout\ : std_logic;
SIGNAL \DMem|mem~791_regout\ : std_logic;
SIGNAL \DMem|mem~1712\ : std_logic;
SIGNAL \DMem|mem~1713\ : std_logic;
SIGNAL \DMem|mem~1015_regout\ : std_logic;
SIGNAL \DMem|mem~823_regout\ : std_logic;
SIGNAL \DMem|mem~1710\ : std_logic;
SIGNAL \DMem|mem~1711\ : std_logic;
SIGNAL \DMem|mem~1714_combout\ : std_logic;
SIGNAL \DMem|mem~999_regout\ : std_logic;
SIGNAL \DMem|mem~807_regout\ : std_logic;
SIGNAL \DMem|mem~1708\ : std_logic;
SIGNAL \DMem|mem~1709\ : std_logic;
SIGNAL \DMem|mem~1717_combout\ : std_logic;
SIGNAL \DMem|mem~503_regout\ : std_logic;
SIGNAL \DMem|mem~311_regout\ : std_logic;
SIGNAL \DMem|mem~1677\ : std_logic;
SIGNAL \DMem|mem~1678\ : std_logic;
SIGNAL \DMem|mem~519_regout\ : std_logic;
SIGNAL \DMem|mem~327_regout\ : std_logic;
SIGNAL \DMem|mem~1684\ : std_logic;
SIGNAL \DMem|mem~1685\ : std_logic;
SIGNAL \DMem|mem~471_regout\ : std_logic;
SIGNAL \DMem|mem~279_regout\ : std_logic;
SIGNAL \DMem|mem~1681\ : std_logic;
SIGNAL \DMem|mem~1682\ : std_logic;
SIGNAL \DMem|mem~487_regout\ : std_logic;
SIGNAL \DMem|mem~295_regout\ : std_logic;
SIGNAL \DMem|mem~1679\ : std_logic;
SIGNAL \DMem|mem~1680\ : std_logic;
SIGNAL \DMem|mem~1683_combout\ : std_logic;
SIGNAL \DMem|mem~1686_combout\ : std_logic;
SIGNAL \DMem|mem~647_regout\ : std_logic;
SIGNAL \DMem|mem~599_regout\ : std_logic;
SIGNAL \DMem|mem~1687\ : std_logic;
SIGNAL \DMem|mem~1688\ : std_logic;
SIGNAL \DMem|mem~775_regout\ : std_logic;
SIGNAL \DMem|mem~727_regout\ : std_logic;
SIGNAL \DMem|mem~1694\ : std_logic;
SIGNAL \DMem|mem~1695\ : std_logic;
SIGNAL \DMem|mem~663_regout\ : std_logic;
SIGNAL \DMem|mem~1689\ : std_logic;
SIGNAL \DMem|mem~711_regout\ : std_logic;
SIGNAL \DMem|mem~1690\ : std_logic;
SIGNAL \DMem|mem~583_regout\ : std_logic;
SIGNAL \DMem|mem~535_regout\ : std_logic;
SIGNAL \DMem|mem~1691\ : std_logic;
SIGNAL \DMem|mem~1692\ : std_logic;
SIGNAL \DMem|mem~1693_combout\ : std_logic;
SIGNAL \DMem|mem~1696_combout\ : std_logic;
SIGNAL \DMem|mem~263_regout\ : std_logic;
SIGNAL \DMem|mem~215_regout\ : std_logic;
SIGNAL \DMem|mem~1704\ : std_logic;
SIGNAL \DMem|mem~1705\ : std_logic;
SIGNAL \DMem|mem~199_regout\ : std_logic;
SIGNAL \DMem|mem~151_regout\ : std_logic;
SIGNAL \DMem|mem~1697\ : std_logic;
SIGNAL \DMem|mem~1698\ : std_logic;
SIGNAL \DMem|mem~135_regout\ : std_logic;
SIGNAL \DMem|mem~87_regout\ : std_logic;
SIGNAL \DMem|mem~1699\ : std_logic;
SIGNAL \DMem|mem~1700\ : std_logic;
SIGNAL \DMem|mem~71_regout\ : std_logic;
SIGNAL \DMem|mem~39_regout\ : std_logic;
SIGNAL \DMem|mem~23_regout\ : std_logic;
SIGNAL \DMem|mem~1701_combout\ : std_logic;
SIGNAL \DMem|mem~1702\ : std_logic;
SIGNAL \DMem|mem~1703_combout\ : std_logic;
SIGNAL \DMem|mem~1706_combout\ : std_logic;
SIGNAL \DMem|mem~1707_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[0]~20\ : std_logic;
SIGNAL \Mux_RF_D3|Op[0]~56_combout\ : std_logic;
SIGNAL \RF|m1|Op[0]~2\ : std_logic;
SIGNAL \Mux_ALU2_A|Op[0]~1\ : std_logic;
SIGNAL \ALU_2|Op[0]~18_combout\ : std_logic;
SIGNAL \Mux_jump_loc|Op[0]~30\ : std_logic;
SIGNAL \IMem|mem~7\ : std_logic;
SIGNAL \Mux_RF_A2|Op[0]~2_combout\ : std_logic;
SIGNAL \RF|m2|Op[0]~77\ : std_logic;
SIGNAL \RF|m2|Op[0]~78\ : std_logic;
SIGNAL \RF|m2|Op[0]~75\ : std_logic;
SIGNAL \RF|m2|Op[0]~76\ : std_logic;
SIGNAL \Mux_ALU2_B|Op[0]~1_combout\ : std_logic;
SIGNAL \ALU_2|c~3_combout\ : std_logic;
SIGNAL \ALU_2|Op[3]~17_combout\ : std_logic;
SIGNAL \Mux_RF_D3|Op[3]~17\ : std_logic;
SIGNAL \Mux_RF_D3|Op[3]~55_combout\ : std_logic;
SIGNAL \Mux_DMem_Din|Op[3]~14\ : std_logic;
SIGNAL \DMem|mem~1034_regout\ : std_logic;
SIGNAL \DMem|mem~842_regout\ : std_logic;
SIGNAL \DMem|mem~1673\ : std_logic;
SIGNAL \DMem|mem~1674\ : std_logic;
SIGNAL \DMem|mem~1002_regout\ : std_logic;
SIGNAL \DMem|mem~810_regout\ : std_logic;
SIGNAL \DMem|mem~1666\ : std_logic;
SIGNAL \DMem|mem~1667\ : std_logic;
SIGNAL \DMem|mem~986_regout\ : std_logic;
SIGNAL \DMem|mem~794_regout\ : std_logic;
SIGNAL \DMem|mem~1670\ : std_logic;
SIGNAL \DMem|mem~1671\ : std_logic;
SIGNAL \DMem|mem~1018_regout\ : std_logic;
SIGNAL \DMem|mem~826_regout\ : std_logic;
SIGNAL \DMem|mem~1668\ : std_logic;
SIGNAL \DMem|mem~1669\ : std_logic;
SIGNAL \DMem|mem~1672_combout\ : std_logic;
SIGNAL \DMem|mem~1675_combout\ : std_logic;
SIGNAL \DMem|mem~778_regout\ : std_logic;
SIGNAL \DMem|mem~730_regout\ : std_logic;
SIGNAL \DMem|mem~1642\ : std_logic;
SIGNAL \DMem|mem~1643\ : std_logic;
SIGNAL \DMem|mem~650_regout\ : std_logic;
SIGNAL \DMem|mem~602_regout\ : std_logic;
SIGNAL \DMem|mem~1635\ : std_logic;
SIGNAL \DMem|mem~1636\ : std_logic;
SIGNAL \DMem|mem~714_regout\ : std_logic;
SIGNAL \DMem|mem~666_regout\ : std_logic;
SIGNAL \DMem|mem~1637\ : std_logic;
SIGNAL \DMem|mem~1638\ : std_logic;
SIGNAL \DMem|mem~586_regout\ : std_logic;
SIGNAL \DMem|mem~538_regout\ : std_logic;
SIGNAL \DMem|mem~1639\ : std_logic;
SIGNAL \DMem|mem~1640\ : std_logic;
SIGNAL \DMem|mem~1641_combout\ : std_logic;
SIGNAL \DMem|mem~1644_combout\ : std_logic;
SIGNAL \DMem|mem~202_regout\ : std_logic;
SIGNAL \DMem|mem~154_regout\ : std_logic;
SIGNAL \DMem|mem~1655\ : std_logic;
SIGNAL \DMem|mem~1656\ : std_logic;
SIGNAL \DMem|mem~266_regout\ : std_logic;
SIGNAL \DMem|mem~218_regout\ : std_logic;
SIGNAL \DMem|mem~1662\ : std_logic;
SIGNAL \DMem|mem~1663\ : std_logic;
SIGNAL \DMem|mem~138_regout\ : std_logic;
SIGNAL \DMem|mem~90_regout\ : std_logic;
SIGNAL \DMem|mem~1657\ : std_logic;
SIGNAL \DMem|mem~1658\ : std_logic;
SIGNAL \DMem|mem~74_regout\ : std_logic;
SIGNAL \DMem|mem~42_regout\ : std_logic;
SIGNAL \DMem|mem~26_regout\ : std_logic;
SIGNAL \DMem|mem~1659_combout\ : std_logic;
SIGNAL \DMem|mem~1660\ : std_logic;
SIGNAL \DMem|mem~1661_combout\ : std_logic;
SIGNAL \DMem|mem~1664_combout\ : std_logic;
SIGNAL \DMem|mem~314_regout\ : std_logic;
SIGNAL \DMem|mem~1645\ : std_logic;
SIGNAL \DMem|mem~506_regout\ : std_logic;
SIGNAL \DMem|mem~1646\ : std_logic;
SIGNAL \DMem|mem~490_regout\ : std_logic;
SIGNAL \DMem|mem~298_regout\ : std_logic;
SIGNAL \DMem|mem~1647\ : std_logic;
SIGNAL \DMem|mem~1648\ : std_logic;
SIGNAL \DMem|mem~474_regout\ : std_logic;
SIGNAL \DMem|mem~282_regout\ : std_logic;
SIGNAL \DMem|mem~1649\ : std_logic;
SIGNAL \DMem|mem~1650\ : std_logic;
SIGNAL \DMem|mem~1651_combout\ : std_logic;
SIGNAL \DMem|mem~522_regout\ : std_logic;
SIGNAL \DMem|mem~330_regout\ : std_logic;
SIGNAL \DMem|mem~1652\ : std_logic;
SIGNAL \DMem|mem~1653\ : std_logic;
SIGNAL \DMem|mem~1654_combout\ : std_logic;
SIGNAL \DMem|mem~1665_combout\ : std_logic;
SIGNAL \RF|m2|Op[3]~72\ : std_logic;
SIGNAL \RF|m2|Op[3]~73\ : std_logic;
SIGNAL \RF|m2|Op[3]~70\ : std_logic;
SIGNAL \RF|m2|Op[3]~71\ : std_logic;
SIGNAL \Mux_jump_loc|Op[3]~28_combout\ : std_logic;
SIGNAL \IMem|mem~4\ : std_logic;
SIGNAL \EX_MEM|eight_zero|Op\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \IR|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PC|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_jump_loc~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \EX_MEM|RF_D2|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM_WB|RF_D2|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM_WB|DMem_D|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \EX_MEM|inc|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM_WB|ALU_C|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_ALU2_B~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \select_ALU2~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RR_EX|RF_D2|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ID_RR|eight_zero|Op\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \EX_MEM|RF_D1|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RR_EX|RF_D1|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inc|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \dec~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RF|r1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \EX_MEM|eleven_nine|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RF|r3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r7\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \EX_MEM|ALU_C|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r5\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r4\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALU_1|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM_WB|eight_zero|Op\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \RF|r2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_ALU_B~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RR_EX|five_zero|Op\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \select_ALU~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ID_RR|inc|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RF|r6\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ID_RR|five_zero|Op\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ID_RR|eleven_nine|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \select_Mux_RF_D3~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM_WB|PC|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Mux_RF_D3|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALU_2|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \EX_MEM|PC|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \select_Mux_RF_A3~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \MEM_WB|eight_six|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM_WB|dec|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM_WB|eleven_nine|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \EX_MEM|dec|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \EX_MEM|eight_six|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ID_RR|PC|Op\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RR_EX|dec|Op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM_WB|ALU2_C|Op\ : std_logic_vector(15 DOWNTO 0);

BEGIN

ww_wr_PC <= wr_PC;
ww_wr_IR <= wr_IR;
ww_wr_RF <= wr_RF;
ww_wr_inc <= wr_inc;
ww_wr_DMem <= wr_DMem;
ww_wr_cy <= wr_cy;
ww_wr_z <= wr_z;
ww_wr_IDRR <= wr_IDRR;
ww_wr_RREX <= wr_RREX;
ww_wr_EXMEM <= wr_EXMEM;
ww_wr_MEMWB <= wr_MEMWB;
ww_select_Mux_RF_D3 <= select_Mux_RF_D3;
ww_dec <= dec;
ww_select_Mux_ALU_B <= select_Mux_ALU_B;
ww_select_Mux_ALU2_B <= select_Mux_ALU2_B;
ww_select_ALU <= select_ALU;
ww_select_ALU2 <= select_ALU2;
ww_select_Mux_RF_A3 <= select_Mux_RF_A3;
ww_select_Mux_jump_loc <= select_Mux_jump_loc;
ww_select_Mux_Mem_A <= select_Mux_Mem_A;
ww_select_Mux_Mem_D <= select_Mux_Mem_D;
ww_select_Mux_ALU_A <= select_Mux_ALU_A;
ww_select_Mux_ALU2_A <= select_Mux_ALU2_A;
ww_select_Mux_RF_A1 <= select_Mux_RF_A1;
ww_select_Mux_RF_A2 <= select_Mux_RF_A2;
ww_select_Mux_DMem_A <= select_Mux_DMem_A;
ww_select_Mux_DMem_Din <= select_Mux_DMem_Din;
ww_clk <= clk;
cy_out <= ww_cy_out;
z_out <= ww_z_out;
IR_out <= ww_IR_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_D3[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_D3(1),
	combout => \select_Mux_RF_D3~combout\(1));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_D3[2]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_D3(2),
	combout => \select_Mux_RF_D3~combout\(2));

-- Location: LC_X4_Y13_N9
\Mux_RF_D3|Op[5]~21\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[5]~21_combout\ = ((\select_Mux_RF_D3~combout\(1) & (!\select_Mux_RF_D3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \select_Mux_RF_D3~combout\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[5]~21_combout\);

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_ALU2[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_ALU2(0),
	combout => \select_ALU2~combout\(0));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_ALU2[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_ALU2(1),
	combout => \select_ALU2~combout\(1));

-- Location: LC_X4_Y11_N7
\ALU_2|Equal0~0\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Equal0~0_combout\ = ((\select_ALU2~combout\(0) & ((!\select_ALU2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_ALU2~combout\(0),
	datad => \select_ALU2~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Equal0~0_combout\);

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU2_B[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU2_B(0),
	combout => \select_Mux_ALU2_B~combout\(0));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU2_B[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU2_B(1),
	combout => \select_Mux_ALU2_B~combout\(1));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU_B[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU_B(1),
	combout => \select_Mux_ALU_B~combout\(1));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU_B[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU_B(0),
	combout => \select_Mux_ALU_B~combout\(0));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A2~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A2,
	combout => \select_Mux_RF_A2~combout\);

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dec[2]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_dec(2),
	combout => \dec~combout\(2));

-- Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_IDRR~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_IDRR,
	combout => \wr_IDRR~combout\);

-- Location: LC_X2_Y12_N8
\ID_RR|eight_zero|Op[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A2|Op[2]~0\ = (\select_Mux_RF_A2~combout\ & (((\dec~combout\(2))))) # (!\select_Mux_RF_A2~combout\ & (((Y1_Op[8]))))
-- \ID_RR|eight_zero|Op\(8) = DFFEAS(\Mux_RF_A2|Op[2]~0\, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \IR|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_A2~combout\,
	datac => \IR|Op\(0),
	datad => \dec~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A2|Op[2]~0\,
	regout => \ID_RR|eight_zero|Op\(8));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A1~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A1,
	combout => \select_Mux_RF_A1~combout\);

-- Location: LC_X14_Y3_N3
\ALU_2|Op[15]~3\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[15]~3_combout\ = ((\select_ALU2~combout\(0) $ (\select_ALU2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \select_ALU2~combout\(0),
	datad => \select_ALU2~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[15]~3_combout\);

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU2_A~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU2_A,
	combout => \select_Mux_ALU2_A~combout\);

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_inc~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_inc,
	combout => \wr_inc~combout\);

-- Location: LC_X6_Y10_N5
\ID_RR|inc|Op[0]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(0) = ((GLOBAL(\wr_inc~combout\) & (!\PC|Op\(0))) # (!GLOBAL(\wr_inc~combout\) & ((\inc|Op\(0)))))
-- \ID_RR|inc|Op\(0) = DFFEAS(\inc|Op\(0), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55f0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \PC|Op\(0),
	datac => \inc|Op\(0),
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(0),
	regout => \ID_RR|inc|Op\(0));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_DMem_A~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_DMem_A,
	combout => \select_Mux_DMem_A~combout\);

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_jump_loc[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_jump_loc(0),
	combout => \select_Mux_jump_loc~combout\(0));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_EXMEM~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_EXMEM,
	combout => \wr_EXMEM~combout\);

-- Location: LC_X9_Y10_N7
\EX_MEM|RF_D2|Op[1]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(1) = DFFEAS((((\RR_EX|RF_D2|Op\(1)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D2|Op\(1),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(1));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_MEMWB~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_MEMWB,
	combout => \wr_MEMWB~combout\);

-- Location: LC_X8_Y10_N2
\MEM_WB|RF_D2|Op[1]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|RF_D2|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \EX_MEM|RF_D2|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(1));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_jump_loc[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_jump_loc(1),
	combout => \select_Mux_jump_loc~combout\(1));

-- Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_ALU[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_ALU(1),
	combout => \select_ALU~combout\(1));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_ALU[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_ALU(0),
	combout => \select_ALU~combout\(0));

-- Location: LC_X14_Y3_N9
\ALU_1|Op[15]~3\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[15]~3_combout\ = ((\select_ALU~combout\(1) $ (\select_ALU~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \select_ALU~combout\(1),
	datad => \select_ALU~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[15]~3_combout\);

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_ALU_A~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_ALU_A,
	combout => \select_Mux_ALU_A~combout\);

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_DMem_Din~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_DMem_Din,
	combout => \select_Mux_DMem_Din~combout\);

-- Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dec[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_dec(1),
	combout => \dec~combout\(1));

-- Location: LC_X2_Y12_N3
\Mux_RF_A2|Op[1]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A2|Op[1]~1_combout\ = ((\select_Mux_RF_A2~combout\ & (\dec~combout\(1))) # (!\select_Mux_RF_A2~combout\ & ((\ID_RR|eight_zero|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \dec~combout\(1),
	datac => \select_Mux_RF_A2~combout\,
	datad => \ID_RR|eight_zero|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A2|Op[1]~1_combout\);

-- Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_RF~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_RF,
	combout => \wr_RF~combout\);

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A3[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A3(1),
	combout => \select_Mux_RF_A3~combout\(1));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_A3[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_A3(0),
	combout => \select_Mux_RF_A3~combout\(0));

-- Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_RREX~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_RREX,
	combout => \wr_RREX~combout\);

-- Location: LC_X1_Y12_N5
\RR_EX|dec|Op[2]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|dec|Op\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, \dec~combout\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \dec~combout\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|dec|Op\(2));

-- Location: LC_X1_Y12_N6
\EX_MEM|dec|Op[2]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|dec|Op\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|dec|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|dec|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|dec|Op\(2));

-- Location: LC_X2_Y12_N5
\EX_MEM|eight_six|Op[1]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|eight_six|Op\(1) = DFFEAS((((\ID_RR|eight_zero|Op\(8)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \ID_RR|eight_zero|Op\(8),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|eight_six|Op\(1));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_RF_D3[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_RF_D3(0),
	combout => \select_Mux_RF_D3~combout\(0));

-- Location: LC_X8_Y7_N7
\ALU_1|Equal0~0\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Equal0~0_combout\ = (\select_ALU~combout\(0) & (((!\select_ALU~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_ALU~combout\(0),
	datad => \select_ALU~combout\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Equal0~0_combout\);

-- Location: LC_X3_Y10_N0
\Mux_RF_D3|Op[5]~24\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[5]~24_combout\ = (\select_Mux_RF_D3~combout\(1)) # (((\select_Mux_RF_D3~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(1),
	datad => \select_Mux_RF_D3~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[5]~24_combout\);

-- Location: LC_X16_Y8_N7
\EX_MEM|RF_D1|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_A|Op[1]~2\ = ((\select_Mux_DMem_A~combout\ & (J11_Op[1])) # (!\select_Mux_DMem_A~combout\ & ((\EX_MEM|ALU_C|Op\(1)))))
-- \EX_MEM|RF_D1|Op\(1) = DFFEAS(\Mux_DMem_A|Op[1]~2\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_DMem_A~combout\,
	datac => \RR_EX|RF_D1|Op\(1),
	datad => \EX_MEM|ALU_C|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_A|Op[1]~2\,
	regout => \EX_MEM|RF_D1|Op\(1));

-- Location: LC_X4_Y12_N8
\EX_MEM|RF_D1|Op[7]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(7) = DFFEAS((((\RR_EX|RF_D1|Op\(7)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D1|Op\(7),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(7));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_DMem~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_DMem,
	combout => \wr_DMem~combout\);

-- Location: LC_X1_Y12_N4
\RR_EX|dec|Op[1]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|dec|Op\(1) = DFFEAS((((\dec~combout\(1)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \dec~combout\(1),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|dec|Op\(1));

-- Location: LC_X1_Y12_N0
\EX_MEM|dec|Op[1]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|dec|Op\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|dec|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|dec|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|dec|Op\(1));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\dec[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_dec(0),
	combout => \dec~combout\(0));

-- Location: LC_X2_Y11_N6
\RR_EX|dec|Op[0]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|dec|Op\(0) = DFFEAS((((\dec~combout\(0)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \dec~combout\(0),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|dec|Op\(0));

-- Location: LC_X2_Y12_N4
\EX_MEM|dec|Op[0]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|dec|Op\(0) = DFFEAS((((\RR_EX|dec|Op\(0)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|dec|Op\(0),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|dec|Op\(0));

-- Location: LC_X3_Y12_N8
\MEM_WB|dec|Op[0]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|dec|Op\(0) = DFFEAS((((\EX_MEM|dec|Op\(0)))), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \EX_MEM|dec|Op\(0),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|dec|Op\(0));

-- Location: LC_X2_Y12_N1
\EX_MEM|eight_six|Op[0]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|eight_six|Op\(0) = DFFEAS((((\ID_RR|eight_zero|Op\(6)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \ID_RR|eight_zero|Op\(6),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|eight_six|Op\(0));

-- Location: LC_X2_Y13_N8
\IMem|mem~5\ : maxv_lcell
-- Equation(s):
-- \IMem|mem~5_combout\ = (\PC|Op\(3)) # ((\PC|Op\(2)) # ((\PC|Op\(1) & !\PC|Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eefe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(3),
	datab => \PC|Op\(2),
	datac => \PC|Op\(1),
	datad => \PC|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \IMem|mem~5_combout\);

-- Location: LC_X6_Y9_N2
\EX_MEM|eight_zero|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_B|Op[4]~3\ = ((Y3_Op[4] & (\select_Mux_ALU2_B~combout\(1) $ (\select_Mux_ALU2_B~combout\(0)))))
-- \EX_MEM|eight_zero|Op\(4) = DFFEAS(\Mux_ALU2_B|Op[4]~3\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|five_zero|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_B~combout\(1),
	datac => \RR_EX|five_zero|Op\(4),
	datad => \select_Mux_ALU2_B~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_B|Op[4]~3\,
	regout => \EX_MEM|eight_zero|Op\(4));

-- Location: LC_X6_Y12_N3
\inc|Add0~60\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~60_combout\ = \PC|Op\(0) $ ((\PC|Op\(1)))
-- \inc|Add0~62\ = CARRY((\PC|Op\(0) & (\PC|Op\(1))))
-- \inc|Add0~62COUT1_76\ = CARRY((\PC|Op\(0) & (\PC|Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(0),
	datab => \PC|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~60_combout\,
	cout0 => \inc|Add0~62\,
	cout1 => \inc|Add0~62COUT1_76\);

-- Location: LC_X6_Y12_N4
\inc|Add0~65\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~65_combout\ = (\PC|Op\(2) $ ((\inc|Add0~62\)))
-- \inc|Add0~67\ = CARRY(((!\inc|Add0~62COUT1_76\) # (!\PC|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(2),
	cin0 => \inc|Add0~62\,
	cin1 => \inc|Add0~62COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~65_combout\,
	cout => \inc|Add0~67\);

-- Location: LC_X6_Y12_N5
\inc|Add0~70\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~70_combout\ = (\PC|Op\(3) $ ((!\inc|Add0~67\)))
-- \inc|Add0~72\ = CARRY(((\PC|Op\(3) & !\inc|Add0~67\)))
-- \inc|Add0~72COUT1_77\ = CARRY(((\PC|Op\(3) & !\inc|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(3),
	cin => \inc|Add0~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~70_combout\,
	cout0 => \inc|Add0~72\,
	cout1 => \inc|Add0~72COUT1_77\);

-- Location: LC_X6_Y12_N6
\inc|Add0~0\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~0_combout\ = \PC|Op\(4) $ (((((!\inc|Add0~67\ & \inc|Add0~72\) # (\inc|Add0~67\ & \inc|Add0~72COUT1_77\)))))
-- \inc|Add0~2\ = CARRY(((!\inc|Add0~72\)) # (!\PC|Op\(4)))
-- \inc|Add0~2COUT1_78\ = CARRY(((!\inc|Add0~72COUT1_77\)) # (!\PC|Op\(4)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(4),
	cin => \inc|Add0~67\,
	cin0 => \inc|Add0~72\,
	cin1 => \inc|Add0~72COUT1_77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~0_combout\,
	cout0 => \inc|Add0~2\,
	cout1 => \inc|Add0~2COUT1_78\);

-- Location: LC_X6_Y13_N9
\ID_RR|inc|Op[4]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(4) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~0_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(4))))
-- \ID_RR|inc|Op\(4) = DFFEAS(\inc|Op\(4), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(4),
	datac => \inc|Add0~0_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(4),
	regout => \ID_RR|inc|Op\(4));

-- Location: LC_X3_Y7_N0
\RR_EX|five_zero|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[4]~8\ = ((\Mux_ALU_B|Op[4]~7_combout\) # ((\select_Mux_ALU_B~combout\(1) & Z2_Op[4])))
-- \RR_EX|five_zero|Op\(4) = DFFEAS(\Mux_ALU_B|Op[4]~8\, GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, \ID_RR|eight_zero|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \ID_RR|eight_zero|Op\(6),
	datad => \Mux_ALU_B|Op[4]~7_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[4]~8\,
	regout => \RR_EX|five_zero|Op\(4));

-- Location: LC_X4_Y7_N3
\Mux_ALU_A|Op[4]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[4]~4_combout\ = (\select_Mux_ALU_A~combout\ & (((\RR_EX|RF_D2|Op\(4))))) # (!\select_Mux_ALU_A~combout\ & (((\RR_EX|RF_D1|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D2|Op\(4),
	datad => \RR_EX|RF_D1|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[4]~4_combout\);

-- Location: LC_X2_Y7_N3
\Mux_ALU_A|Op[3]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[3]~0_combout\ = ((\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D2|Op\(3)))) # (!\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D1|Op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|RF_D1|Op\(3),
	datac => \select_Mux_ALU_A~combout\,
	datad => \RR_EX|RF_D2|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[3]~0_combout\);

-- Location: LC_X5_Y7_N7
\Mux_ALU_A|Op[0]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[0]~1_combout\ = ((\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D2|Op\(0))) # (!\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D1|Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D2|Op\(0),
	datad => \RR_EX|RF_D1|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[0]~1_combout\);

-- Location: LC_X6_Y7_N7
\RR_EX|five_zero|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[0]~2\ = (\select_Mux_ALU_B~combout\(1) & (((Z2_Op[2])))) # (!\select_Mux_ALU_B~combout\(1) & (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(0)))))
-- \RR_EX|five_zero|Op\(2) = DFFEAS(\Mux_ALU_B|Op[0]~2\, GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, \ID_RR|eight_zero|Op\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \ID_RR|eight_zero|Op\(8),
	datad => \RR_EX|RF_D2|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[0]~2\,
	regout => \RR_EX|five_zero|Op\(2));

-- Location: LC_X8_Y8_N2
\ALU_1|Op[0]~18\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[0]~18_combout\ = (\Mux_ALU_A|Op[0]~1_combout\ & (!\Mux_ALU_B|Op[0]~2\)) # (!\Mux_ALU_A|Op[0]~1_combout\ & ((\Mux_ALU_B|Op[0]~2\) # ((\select_ALU~combout\(1)) # (!\select_ALU~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7677",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[0]~1_combout\,
	datab => \Mux_ALU_B|Op[0]~2\,
	datac => \select_ALU~combout\(1),
	datad => \select_ALU~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[0]~18_combout\);

-- Location: LC_X16_Y8_N2
\EX_MEM|ALU_C|Op[0]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(0) = (GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[0]~18_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & (((\ALU_1|Op\(0)))))
-- \EX_MEM|ALU_C|Op\(0) = DFFEAS(\ALU_1|Op\(0), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[15]~3_combout\,
	datab => \ALU_1|Op[0]~18_combout\,
	datac => \ALU_1|Op\(0),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(0),
	regout => \EX_MEM|ALU_C|Op\(0));

-- Location: LC_X16_Y8_N5
\EX_MEM|RF_D1|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_A|Op[0]~3\ = ((\select_Mux_DMem_A~combout\ & (J11_Op[0])) # (!\select_Mux_DMem_A~combout\ & ((\EX_MEM|ALU_C|Op\(0)))))
-- \EX_MEM|RF_D1|Op\(0) = DFFEAS(\Mux_DMem_A|Op[0]~3\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_DMem_A~combout\,
	datac => \RR_EX|RF_D1|Op\(0),
	datad => \EX_MEM|ALU_C|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_A|Op[0]~3\,
	regout => \EX_MEM|RF_D1|Op\(0));

-- Location: LC_X4_Y6_N6
\RF|r7[2]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(2));

-- Location: LC_X3_Y12_N2
\RF|Equal0~2\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~2_combout\ = (\Mux_RF_A3|Op[0]~5\ & (\wr_RF~combout\ & (!\Mux_RF_A3|Op[1]~3\ & !\Mux_RF_A3|Op[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~5\,
	datab => \wr_RF~combout\,
	datac => \Mux_RF_A3|Op[1]~3\,
	datad => \Mux_RF_A3|Op[2]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~2_combout\);

-- Location: LC_X3_Y10_N3
\RF|r1[2]\ : maxv_lcell
-- Equation(s):
-- \RF|r1\(2) = DFFEAS((((\Mux_RF_D3|Op\(2)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(2),
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r1\(2));

-- Location: LC_X2_Y12_N6
\Mux_RF_A1|Op[2]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[2]~0_combout\ = (((\select_Mux_RF_A1~combout\ & \ID_RR|eight_zero|Op\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \select_Mux_RF_A1~combout\,
	datad => \ID_RR|eight_zero|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[2]~0_combout\);

-- Location: LC_X2_Y8_N2
\RF|Equal0~7\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~7_combout\ = (\Mux_RF_A3|Op[1]~3\ & (\wr_RF~combout\ & (!\Mux_RF_A3|Op[0]~5\ & \Mux_RF_A3|Op[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[1]~3\,
	datab => \wr_RF~combout\,
	datac => \Mux_RF_A3|Op[0]~5\,
	datad => \Mux_RF_A3|Op[2]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~7_combout\);

-- Location: LC_X4_Y7_N7
\RF|r6[2]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[2]~6\ = (\Mux_RF_A1|Op[0]~1\ & (((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\ & ((R1_r6[2]))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (\RF|r0\(2)))))
-- \RF|r6\(2) = DFFEAS(\RF|m1|Op[2]~6\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r0\(2),
	datac => \Mux_RF_D3|Op\(2),
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[2]~6\,
	regout => \RF|r6\(2));

-- Location: LC_X5_Y7_N0
\RR_EX|RF_D1|Op[2]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(2) = DFFEAS((\Mux_RF_A1|Op[0]~1\ & ((\RF|m1|Op[2]~6\ & (\RF|r7\(2))) # (!\RF|m1|Op[2]~6\ & ((\RF|r1\(2)))))) # (!\Mux_RF_A1|Op[0]~1\ & (((\RF|m1|Op[2]~6\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(2),
	datab => \RF|r1\(2),
	datac => \Mux_RF_A1|Op[0]~1\,
	datad => \RF|m1|Op[2]~6\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(2));

-- Location: LC_X11_Y7_N5
\EX_MEM|RF_D1|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_A|Op[2]~0\ = ((\select_Mux_DMem_A~combout\ & ((J11_Op[2]))) # (!\select_Mux_DMem_A~combout\ & (\EX_MEM|ALU_C|Op\(2))))
-- \EX_MEM|RF_D1|Op\(2) = DFFEAS(\Mux_DMem_A|Op[2]~0\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \EX_MEM|ALU_C|Op\(2),
	datac => \RR_EX|RF_D1|Op\(2),
	datad => \select_Mux_DMem_A~combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_A|Op[2]~0\,
	regout => \EX_MEM|RF_D1|Op\(2));

-- Location: LC_X6_Y6_N1
\EX_MEM|RF_D2|Op[2]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(2));

-- Location: LC_X15_Y6_N5
\DMem|mem~1723\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1723_combout\ = (\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[2]~0\ & !\Mux_DMem_A|Op[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1723_combout\);

-- Location: LC_X15_Y6_N8
\DMem|mem~1724\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1724_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1723_combout\ & !\Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1723_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1724_combout\);

-- Location: LC_X6_Y6_N7
\DMem|mem~313\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[2]~13\ = ((\select_Mux_DMem_Din~combout\ & ((\EX_MEM|RF_D2|Op\(2)))) # (!\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D1|Op\(2))))
-- \DMem|mem~313_regout\ = DFFEAS(\Mux_DMem_Din|Op[2]~13\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_DMem_Din~combout\,
	datac => \EX_MEM|RF_D1|Op\(2),
	datad => \EX_MEM|RF_D2|Op\(2),
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[2]~13\,
	regout => \DMem|mem~313_regout\);

-- Location: LC_X11_Y5_N3
\DMem|mem~1749\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1749_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[3]~1\ & \Mux_DMem_A|Op[1]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1749_combout\);

-- Location: LC_X11_Y5_N6
\DMem|mem~1798\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1798_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1749_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1798_combout\);

-- Location: LC_X20_Y5_N0
\DMem|mem~1033\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1033_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1033_regout\);

-- Location: LC_X19_Y8_N5
\DMem|mem~1747\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1747_combout\ = (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[2]~0\ & !\Mux_DMem_A|Op[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1747_combout\);

-- Location: LC_X19_Y8_N7
\DMem|mem~1797\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1797_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1747_combout\ & \Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1747_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1797_combout\);

-- Location: LC_X20_Y6_N5
\DMem|mem~841\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~841_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~841_regout\);

-- Location: LC_X13_Y4_N9
\DMem|mem~1743\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1743_combout\ = (!\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[1]~2\ & \Mux_DMem_A|Op[0]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_A|Op[1]~2\,
	datad => \Mux_DMem_A|Op[0]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1743_combout\);

-- Location: LC_X13_Y4_N8
\DMem|mem~1796\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1796_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1796_combout\);

-- Location: LC_X20_Y7_N9
\DMem|mem~969\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1631\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L947Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~841_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~841_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1631\,
	regout => \DMem|mem~969_regout\);

-- Location: LC_X13_Y4_N6
\DMem|mem~1745\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1745_combout\ = (\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[1]~2\ & \Mux_DMem_A|Op[0]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_A|Op[1]~2\,
	datad => \Mux_DMem_A|Op[0]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1745_combout\);

-- Location: LC_X13_Y4_N4
\DMem|mem~1795\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1795_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1795_combout\);

-- Location: LC_X20_Y7_N0
\DMem|mem~905\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1632\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1631\ & (\DMem|mem~1033_regout\)) # (!\DMem|mem~1631\ & ((D1L883Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1631\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1033_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1631\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1632\,
	regout => \DMem|mem~905_regout\);

-- Location: LC_X12_Y6_N0
\DMem|mem~1733\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1733_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[0]~3\ & !\Mux_DMem_A|Op[1]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1733_combout\);

-- Location: LC_X17_Y3_N7
\DMem|mem~1786\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1786_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1733_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1786_combout\);

-- Location: LC_X16_Y2_N3
\DMem|mem~1001\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1001_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1001_regout\);

-- Location: LC_X11_Y8_N2
\DMem|mem~1731\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1731_combout\ = (\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[1]~2\ & !\Mux_DMem_A|Op[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[1]~2\,
	datad => \Mux_DMem_A|Op[3]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1731_combout\);

-- Location: LC_X11_Y8_N8
\DMem|mem~1785\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1785_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1731_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1785_combout\);

-- Location: LC_X16_Y2_N4
\DMem|mem~809\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~809_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~809_regout\);

-- Location: LC_X18_Y5_N9
\DMem|mem~1727\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1727_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[2]~0\ & !\Mux_DMem_A|Op[1]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1727_combout\);

-- Location: LC_X18_Y5_N7
\DMem|mem~1784\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1784_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1727_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1784_combout\);

-- Location: LC_X15_Y3_N9
\DMem|mem~937\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1624\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L915Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~809_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~809_regout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1624\,
	regout => \DMem|mem~937_regout\);

-- Location: LC_X15_Y4_N1
\DMem|mem~1729\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1729_combout\ = (!\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[3]~1\ & \Mux_DMem_A|Op[2]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1729_combout\);

-- Location: LC_X15_Y4_N7
\DMem|mem~1783\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1783_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1783_combout\);

-- Location: LC_X15_Y3_N0
\DMem|mem~873\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1625\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1624\ & (\DMem|mem~1001_regout\)) # (!\DMem|mem~1624\ & ((D1L851Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1624\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1001_regout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1624\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1625\,
	regout => \DMem|mem~873_regout\);

-- Location: LC_X11_Y9_N1
\DMem|mem~1725\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1725_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[0]~3\ & \Mux_DMem_A|Op[1]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1725_combout\);

-- Location: LC_X11_Y9_N5
\DMem|mem~1790\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1790_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1725_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1790_combout\);

-- Location: LC_X19_Y11_N1
\DMem|mem~1017\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1017_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1017_regout\);

-- Location: LC_X15_Y6_N2
\DMem|mem~1789\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1789_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1723_combout\ & \Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1723_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1789_combout\);

-- Location: LC_X20_Y11_N2
\DMem|mem~825\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~825_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~825_regout\);

-- Location: LC_X15_Y4_N8
\DMem|mem~1719\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1719_combout\ = (!\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[1]~2\ & \Mux_DMem_A|Op[2]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_A|Op[1]~2\,
	datad => \Mux_DMem_A|Op[2]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1719_combout\);

-- Location: LC_X15_Y4_N6
\DMem|mem~1788\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1788_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & \DMem|mem~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1788_combout\);

-- Location: LC_X16_Y10_N3
\DMem|mem~889\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1626\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L867Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~825_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~825_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1626\,
	regout => \DMem|mem~889_regout\);

-- Location: LC_X15_Y5_N3
\DMem|mem~1721\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1721_combout\ = (!\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[3]~1\ & !\Mux_DMem_A|Op[2]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1721_combout\);

-- Location: LC_X15_Y5_N4
\DMem|mem~1787\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1787_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1721_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1787_combout\);

-- Location: LC_X16_Y10_N4
\DMem|mem~953\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1627\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1626\ & (\DMem|mem~1017_regout\)) # (!\DMem|mem~1626\ & ((D1L931Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1626\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1017_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1626\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1627\,
	regout => \DMem|mem~953_regout\);

-- Location: LC_X9_Y9_N1
\DMem|mem~1741\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1741_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[0]~3\ & !\Mux_DMem_A|Op[1]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1741_combout\);

-- Location: LC_X9_Y9_N0
\DMem|mem~1794\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1794_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1794_combout\);

-- Location: LC_X20_Y9_N6
\DMem|mem~985\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~985_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~985_regout\);

-- Location: LC_X11_Y8_N0
\DMem|mem~1739\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1739_combout\ = (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & !\Mux_DMem_A|Op[0]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \Mux_DMem_A|Op[0]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1739_combout\);

-- Location: LC_X19_Y9_N0
\DMem|mem~1793\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1793_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1739_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1793_combout\);

-- Location: LC_X20_Y10_N4
\DMem|mem~793\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~793_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~793_regout\);

-- Location: LC_X9_Y9_N8
\DMem|mem~1792\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1792_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1735_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1792_combout\);

-- Location: LC_X19_Y10_N8
\DMem|mem~857\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1628\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L835Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~793_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~793_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1628\,
	regout => \DMem|mem~857_regout\);

-- Location: LC_X17_Y7_N6
\DMem|mem~1737\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1737_combout\ = (!\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[3]~1\ & !\Mux_DMem_A|Op[2]~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1737_combout\);

-- Location: LC_X17_Y7_N2
\DMem|mem~1791\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1791_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1737_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1791_combout\);

-- Location: LC_X19_Y10_N9
\DMem|mem~921\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1629\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1628\ & (\DMem|mem~985_regout\)) # (!\DMem|mem~1628\ & ((D1L899Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1628\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~985_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1628\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1629\,
	regout => \DMem|mem~921_regout\);

-- Location: LC_X16_Y10_N5
\DMem|mem~1630\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1630_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((\DMem|mem~1627\)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1629\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1627\,
	datad => \DMem|mem~1629\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1630_combout\);

-- Location: LC_X16_Y10_N6
\DMem|mem~1633\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1633_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1630_combout\ & (\DMem|mem~1632\)) # (!\DMem|mem~1630_combout\ & ((\DMem|mem~1625\))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1632\,
	datac => \DMem|mem~1625\,
	datad => \DMem|mem~1630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1633_combout\);

-- Location: LC_X14_Y4_N5
\DMem|mem~1770\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1770_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1743_combout\ & !\Mux_DMem_A|Op[4]~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1743_combout\,
	datad => \Mux_DMem_A|Op[4]~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1770_combout\);

-- Location: LC_X15_Y2_N6
\DMem|mem~201\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~201_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~201_regout\);

-- Location: LC_X17_Y7_N0
\DMem|mem~1769\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1769_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (\DMem|mem~1737_combout\ & !\Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \DMem|mem~1737_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1769_combout\);

-- Location: LC_X18_Y10_N0
\DMem|mem~153\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~153_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~153_regout\);

-- Location: LC_X18_Y5_N4
\DMem|mem~1768\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1768_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1727_combout\ & (!\Mux_DMem_A|Op[5]~5\ & \wr_DMem~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1727_combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \wr_DMem~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1768_combout\);

-- Location: LC_X16_Y6_N2
\DMem|mem~169\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1613\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L147Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~153_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~153_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1613\,
	regout => \DMem|mem~169_regout\);

-- Location: LC_X15_Y5_N0
\DMem|mem~1767\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1767_combout\ = (\DMem|mem~1721_combout\ & (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & !\Mux_DMem_A|Op[4]~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1721_combout\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \Mux_DMem_A|Op[4]~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1767_combout\);

-- Location: LC_X16_Y6_N1
\DMem|mem~185\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1614\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1613\ & (\DMem|mem~201_regout\)) # (!\DMem|mem~1613\ & ((D1L163Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1613\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~201_regout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1613\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1614\,
	regout => \DMem|mem~185_regout\);

-- Location: LC_X11_Y5_N2
\DMem|mem~1782\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1782_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1749_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1782_combout\);

-- Location: LC_X10_Y12_N7
\DMem|mem~265\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~265_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~265_regout\);

-- Location: LC_X9_Y9_N7
\DMem|mem~1781\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1781_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1781_combout\);

-- Location: LC_X10_Y12_N4
\DMem|mem~217\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~217_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~217_regout\);

-- Location: LC_X13_Y9_N8
\DMem|mem~1780\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1780_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & (\wr_DMem~combout\ & \DMem|mem~1725_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1780_combout\);

-- Location: LC_X11_Y12_N6
\DMem|mem~249\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1620\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L227Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~217_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~217_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1620\,
	regout => \DMem|mem~249_regout\);

-- Location: LC_X12_Y6_N5
\DMem|mem~1779\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1779_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1733_combout\ & !\Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1733_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1779_combout\);

-- Location: LC_X11_Y12_N7
\DMem|mem~233\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1621\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1620\ & (\DMem|mem~265_regout\)) # (!\DMem|mem~1620\ & ((D1L211Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1620\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~265_regout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1620\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1621\,
	regout => \DMem|mem~233_regout\);

-- Location: LC_X13_Y4_N7
\DMem|mem~1774\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1774_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1774_combout\);

-- Location: LC_X15_Y2_N0
\DMem|mem~137\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~137_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~137_regout\);

-- Location: LC_X9_Y9_N6
\DMem|mem~1773\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1773_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1735_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1773_combout\);

-- Location: LC_X18_Y10_N9
\DMem|mem~89\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~89_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~89_regout\);

-- Location: LC_X15_Y4_N3
\DMem|mem~1772\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1772_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1772_combout\);

-- Location: LC_X15_Y10_N3
\DMem|mem~121\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1615\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L99Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~89_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~89_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1615\,
	regout => \DMem|mem~121_regout\);

-- Location: LC_X15_Y4_N5
\DMem|mem~1771\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1771_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1771_combout\);

-- Location: LC_X15_Y10_N4
\DMem|mem~105\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1616\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1615\ & (\DMem|mem~137_regout\)) # (!\DMem|mem~1615\ & ((D1L83Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1615\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~137_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1615\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1616\,
	regout => \DMem|mem~105_regout\);

-- Location: LC_X19_Y8_N0
\DMem|mem~1778\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1778_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1747_combout\ & !\Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1747_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1778_combout\);

-- Location: LC_X11_Y6_N0
\DMem|mem~73\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~73_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~73_regout\);

-- Location: LC_X11_Y8_N5
\DMem|mem~1777\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1777_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1739_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1777_combout\);

-- Location: LC_X18_Y8_N7
\DMem|mem~25\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~25_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~25_regout\);

-- Location: LC_X11_Y8_N6
\DMem|mem~1776\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1776_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1731_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1776_combout\);

-- Location: LC_X17_Y10_N9
\DMem|mem~41\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~41_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~41_regout\);

-- Location: LC_X17_Y10_N1
\DMem|mem~1617\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1617_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((!\DMem|mem~41_regout\))) # (!\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~25_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~25_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~41_regout\,
	datad => \Mux_DMem_A|Op[0]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1617_combout\);

-- Location: LC_X15_Y6_N4
\DMem|mem~1775\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1775_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1723_combout\ & !\Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1723_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1775_combout\);

-- Location: LC_X17_Y10_N2
\DMem|mem~57\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1618\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1617_combout\ & (\DMem|mem~73_regout\)) # (!\DMem|mem~1617_combout\ & ((D1L35Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~73_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1617_combout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1618\,
	regout => \DMem|mem~57_regout\);

-- Location: LC_X15_Y10_N8
\DMem|mem~1619\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1619_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\) # ((\DMem|mem~1616\)))) # (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1618\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1616\,
	datad => \DMem|mem~1618\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1619_combout\);

-- Location: LC_X15_Y10_N9
\DMem|mem~1622\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1622_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1619_combout\ & ((\DMem|mem~1621\))) # (!\DMem|mem~1619_combout\ & (\DMem|mem~1614\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1614\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1621\,
	datad => \DMem|mem~1619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1622_combout\);

-- Location: LC_X13_Y4_N2
\DMem|mem~1754\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1754_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1754_combout\);

-- Location: LC_X10_Y10_N9
\DMem|mem~649\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~649_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~649_regout\);

-- Location: LC_X9_Y10_N9
\DMem|mem~601\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~601_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~601_regout\);

-- Location: LC_X15_Y4_N2
\DMem|mem~1752\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1752_combout\ = (\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & \DMem|mem~1729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1752_combout\);

-- Location: LC_X12_Y10_N4
\DMem|mem~617\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1603\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L595Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~601_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~601_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1603\,
	regout => \DMem|mem~617_regout\);

-- Location: LC_X15_Y4_N9
\DMem|mem~1751\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1751_combout\ = (\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & \DMem|mem~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1751_combout\);

-- Location: LC_X12_Y10_N5
\DMem|mem~633\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1604\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1603\ & (\DMem|mem~649_regout\)) # (!\DMem|mem~1603\ & ((D1L611Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1603\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~649_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1603\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1604\,
	regout => \DMem|mem~633_regout\);

-- Location: LC_X11_Y5_N1
\DMem|mem~1766\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1766_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1749_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1766_combout\);

-- Location: LC_X18_Y12_N9
\DMem|mem~777\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~777_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~777_regout\);

-- Location: LC_X9_Y9_N3
\DMem|mem~1765\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1765_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1765_combout\);

-- Location: LC_X17_Y12_N5
\DMem|mem~729\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~729_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~729_regout\);

-- Location: LC_X13_Y9_N4
\DMem|mem~1764\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1764_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & (\wr_DMem~combout\ & \DMem|mem~1733_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1764_combout\);

-- Location: LC_X14_Y12_N4
\DMem|mem~745\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1610\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L723Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~729_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~729_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1610\,
	regout => \DMem|mem~745_regout\);

-- Location: LC_X13_Y9_N3
\DMem|mem~1763\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1763_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & (\wr_DMem~combout\ & \DMem|mem~1725_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1763_combout\);

-- Location: LC_X14_Y12_N5
\DMem|mem~761\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1611\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1610\ & (\DMem|mem~777_regout\)) # (!\DMem|mem~1610\ & ((D1L739Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1610\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~777_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1610\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1611\,
	regout => \DMem|mem~761_regout\);

-- Location: LC_X13_Y4_N0
\DMem|mem~1758\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1758_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1758_combout\);

-- Location: LC_X17_Y13_N6
\DMem|mem~713\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~713_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~713_regout\);

-- Location: LC_X17_Y7_N1
\DMem|mem~1757\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1757_combout\ = (\DMem|mem~1737_combout\ & (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & !\Mux_DMem_A|Op[4]~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1737_combout\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \Mux_DMem_A|Op[4]~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1757_combout\);

-- Location: LC_X17_Y13_N0
\DMem|mem~665\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~665_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~665_regout\);

-- Location: LC_X15_Y5_N1
\DMem|mem~1756\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1756_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1721_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1756_combout\);

-- Location: LC_X16_Y11_N2
\DMem|mem~697\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1605\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L675Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~665_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~665_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1605\,
	regout => \DMem|mem~697_regout\);

-- Location: LC_X18_Y5_N0
\DMem|mem~1755\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1755_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1727_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1755_combout\);

-- Location: LC_X16_Y11_N3
\DMem|mem~681\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1606\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1605\ & (\DMem|mem~713_regout\)) # (!\DMem|mem~1605\ & ((D1L659Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1605\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~713_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1605\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1606\,
	regout => \DMem|mem~681_regout\);

-- Location: LC_X19_Y8_N1
\DMem|mem~1762\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1762_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1747_combout\ & \Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1747_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1762_combout\);

-- Location: LC_X20_Y11_N0
\DMem|mem~585\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~585_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~585_regout\);

-- Location: LC_X11_Y8_N4
\DMem|mem~1761\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1761_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1739_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1761_combout\);

-- Location: LC_X19_Y4_N0
\DMem|mem~537\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~537_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~537_regout\);

-- Location: LC_X15_Y6_N6
\DMem|mem~1760\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1760_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1760_combout\);

-- Location: LC_X16_Y9_N7
\DMem|mem~569\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1607\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((D1L547Q)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~537_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~537_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1607\,
	regout => \DMem|mem~569_regout\);

-- Location: LC_X11_Y8_N1
\DMem|mem~1759\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1759_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1731_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1759_combout\);

-- Location: LC_X16_Y9_N8
\DMem|mem~553\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1608\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1607\ & (\DMem|mem~585_regout\)) # (!\DMem|mem~1607\ & ((D1L531Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1607\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~585_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1607\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1608\,
	regout => \DMem|mem~553_regout\);

-- Location: LC_X15_Y9_N3
\DMem|mem~1609\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1609_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1606\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1608\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1606\,
	datad => \DMem|mem~1608\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1609_combout\);

-- Location: LC_X15_Y9_N6
\DMem|mem~1612\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1612_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1609_combout\ & ((\DMem|mem~1611\))) # (!\DMem|mem~1609_combout\ & (\DMem|mem~1604\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1604\,
	datac => \DMem|mem~1611\,
	datad => \DMem|mem~1609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1612_combout\);

-- Location: LC_X14_Y10_N4
\DMem|mem~1623\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1623_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1612_combout\))) # (!\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1622_combout\,
	datad => \DMem|mem~1612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1623_combout\);

-- Location: LC_X11_Y9_N9
\DMem|mem~1726\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1726_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1725_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1726_combout\);

-- Location: LC_X10_Y11_N9
\DMem|mem~505\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~505_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~505_regout\);

-- Location: LC_X15_Y5_N7
\DMem|mem~1722\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1722_combout\ = (\DMem|mem~1721_combout\ & (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & \Mux_DMem_A|Op[4]~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1721_combout\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \Mux_DMem_A|Op[4]~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1722_combout\);

-- Location: LC_X14_Y11_N9
\DMem|mem~441\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1593\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (D1L419Q)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~313_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~313_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1593\,
	regout => \DMem|mem~441_regout\);

-- Location: LC_X15_Y4_N0
\DMem|mem~1720\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1720_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1720_combout\);

-- Location: LC_X14_Y11_N1
\DMem|mem~377\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1594\ = (\DMem|mem~1593\ & ((\DMem|mem~505_regout\) # ((!\Mux_DMem_A|Op[2]~0\)))) # (!\DMem|mem~1593\ & (((D1L355Q & \Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~505_regout\,
	datab => \DMem|mem~1593\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1594\,
	regout => \DMem|mem~377_regout\);

-- Location: LC_X11_Y5_N4
\DMem|mem~1750\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1750_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1749_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1750_combout\);

-- Location: LC_X9_Y4_N6
\DMem|mem~521\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~521_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~521_regout\);

-- Location: LC_X19_Y8_N6
\DMem|mem~1748\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1748_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1747_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1748_combout\);

-- Location: LC_X6_Y4_N4
\DMem|mem~329\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~329_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~329_regout\);

-- Location: LC_X13_Y4_N3
\DMem|mem~1746\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1746_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1745_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1746_combout\);

-- Location: LC_X10_Y4_N2
\DMem|mem~393\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1600\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L371Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~329_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~329_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1600\,
	regout => \DMem|mem~393_regout\);

-- Location: LC_X13_Y4_N5
\DMem|mem~1744\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1744_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1744_combout\);

-- Location: LC_X9_Y4_N3
\DMem|mem~457\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1601\ = (\DMem|mem~1600\ & ((\DMem|mem~521_regout\) # ((!\Mux_DMem_A|Op[3]~1\)))) # (!\DMem|mem~1600\ & (((D1L435Q & \Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~521_regout\,
	datab => \DMem|mem~1600\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1601\,
	regout => \DMem|mem~457_regout\);

-- Location: LC_X12_Y6_N4
\DMem|mem~1734\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1734_combout\ = (\wr_DMem~combout\ & (\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1733_combout\ & !\Mux_DMem_A|Op[5]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1733_combout\,
	datad => \Mux_DMem_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1734_combout\);

-- Location: LC_X8_Y6_N1
\DMem|mem~489\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~489_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~489_regout\);

-- Location: LC_X11_Y5_N9
\DMem|mem~1732\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1732_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1731_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1732_combout\);

-- Location: LC_X8_Y6_N4
\DMem|mem~297\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~297_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~297_regout\);

-- Location: LC_X15_Y4_N4
\DMem|mem~1730\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1730_combout\ = (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & \DMem|mem~1729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1730_combout\);

-- Location: LC_X9_Y6_N3
\DMem|mem~361\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1595\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L339Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~297_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~297_regout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1595\,
	regout => \DMem|mem~361_regout\);

-- Location: LC_X18_Y5_N3
\DMem|mem~1728\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1728_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1727_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1728_combout\);

-- Location: LC_X9_Y6_N4
\DMem|mem~425\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1596\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1595\ & (\DMem|mem~489_regout\)) # (!\DMem|mem~1595\ & ((D1L403Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1595\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~489_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1595\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1596\,
	regout => \DMem|mem~425_regout\);

-- Location: LC_X9_Y9_N4
\DMem|mem~1742\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1742_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1742_combout\);

-- Location: LC_X8_Y8_N4
\DMem|mem~473\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~473_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[2]~13\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~473_regout\);

-- Location: LC_X11_Y8_N7
\DMem|mem~1740\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1740_combout\ = (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & \DMem|mem~1739_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_DMem~combout\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \Mux_DMem_A|Op[4]~4\,
	datad => \DMem|mem~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1740_combout\);

-- Location: LC_X10_Y5_N5
\DMem|mem~281\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~281_regout\ = DFFEAS((((\Mux_DMem_Din|Op[2]~13\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[2]~13\,
	aclr => GND,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~281_regout\);

-- Location: LC_X13_Y7_N8
\DMem|mem~1738\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1738_combout\ = (!\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & \DMem|mem~1737_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \wr_DMem~combout\,
	datad => \DMem|mem~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1738_combout\);

-- Location: LC_X10_Y8_N8
\DMem|mem~409\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1597\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L387Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~281_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~281_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1597\,
	regout => \DMem|mem~409_regout\);

-- Location: LC_X9_Y9_N5
\DMem|mem~1736\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1736_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1735_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1736_combout\);

-- Location: LC_X10_Y8_N9
\DMem|mem~345\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1598\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1597\ & (\DMem|mem~473_regout\)) # (!\DMem|mem~1597\ & ((D1L323Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1597\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~473_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[2]~13\,
	datad => \DMem|mem~1597\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1598\,
	regout => \DMem|mem~345_regout\);

-- Location: LC_X9_Y6_N5
\DMem|mem~1599\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1599_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1596\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1598\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1596\,
	datad => \DMem|mem~1598\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1599_combout\);

-- Location: LC_X14_Y10_N6
\DMem|mem~1602\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1602_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1599_combout\ & ((\DMem|mem~1601\))) # (!\DMem|mem~1599_combout\ & (\DMem|mem~1594\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1594\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1601\,
	datad => \DMem|mem~1599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1602_combout\);

-- Location: LC_X14_Y10_N7
\MEM_WB|DMem_D|Op[2]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(2) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1623_combout\ & (\DMem|mem~1633_combout\)) # (!\DMem|mem~1623_combout\ & ((\DMem|mem~1602_combout\))))) # (!\Mux_DMem_A|Op[4]~4\ & (((\DMem|mem~1623_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1633_combout\,
	datac => \DMem|mem~1623_combout\,
	datad => \DMem|mem~1602_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(2));

-- Location: LC_X6_Y13_N4
\ID_RR|PC|Op[2]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(2) = DFFEAS((((\PC|Op\(2)))), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \PC|Op\(2),
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(2));

-- Location: LC_X6_Y13_N8
\EX_MEM|PC|Op[2]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(2));

-- Location: LC_X5_Y10_N9
\MEM_WB|ALU_C|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[2]~14\ = (\select_Mux_RF_D3~combout\(2) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU2_C|Op\(2))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(1)) # ((J18_Op[2]))))
-- \MEM_WB|ALU_C|Op\(2) = DFFEAS(\Mux_RF_D3|Op[2]~14\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7654",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(2),
	datad => \MEM_WB|ALU2_C|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[2]~14\,
	regout => \MEM_WB|ALU_C|Op\(2));

-- Location: LC_X5_Y10_N6
\Mux_RF_D3|Op[2]~54\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[2]~54_combout\ = ((!\select_Mux_RF_D3~combout\(0) & ((\Mux_RF_D3|Op[2]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_D3~combout\(0),
	datad => \Mux_RF_D3|Op[2]~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[2]~54_combout\);

-- Location: LC_X5_Y10_N7
\MEM_WB|PC|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op\(2) = (\Mux_RF_D3|Op[5]~21_combout\ & ((\Mux_RF_D3|Op[2]~54_combout\ & (\MEM_WB|DMem_D|Op\(2))) # (!\Mux_RF_D3|Op[2]~54_combout\ & ((J16_Op[2]))))) # (!\Mux_RF_D3|Op[5]~21_combout\ & (((\Mux_RF_D3|Op[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|DMem_D|Op\(2),
	datab => \Mux_RF_D3|Op[5]~21_combout\,
	datac => \EX_MEM|PC|Op\(2),
	datad => \Mux_RF_D3|Op[2]~54_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op\(2),
	regout => \MEM_WB|PC|Op\(2));

-- Location: LC_X2_Y8_N9
\RF|r0[2]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(2) = DFFEAS((((\Mux_RF_D3|Op\(2)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(2),
	aclr => GND,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(2));

-- Location: LC_X2_Y8_N0
\RF|r4[2]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[2]~67\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0\ & ((R1_r4[2]))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r0\(2),
	datac => \Mux_RF_D3|Op\(2),
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[2]~67\,
	regout => \RF|r4\(2));

-- Location: LC_X2_Y10_N8
\RF|Equal0~4\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~4_combout\ = (\wr_RF~combout\ & (!\Mux_RF_A3|Op[2]~1\ & (!\Mux_RF_A3|Op[0]~5\ & \Mux_RF_A3|Op[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op[2]~1\,
	datac => \Mux_RF_A3|Op[0]~5\,
	datad => \Mux_RF_A3|Op[1]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~4_combout\);

-- Location: LC_X2_Y7_N4
\RF|r2[2]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[2]~68\ = (\RF|m2|Op[2]~67\ & ((\RF|r6\(2)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\RF|m2|Op[2]~67\ & (((R1_r2[2] & \Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[2]~67\,
	datab => \RF|r6\(2),
	datac => \Mux_RF_D3|Op\(2),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[2]~68\,
	regout => \RF|r2\(2));

-- Location: LC_X3_Y12_N5
\RF|Equal0~1\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~1_combout\ = (\Mux_RF_A3|Op[0]~5\ & (\wr_RF~combout\ & (\Mux_RF_A3|Op[1]~3\ & !\Mux_RF_A3|Op[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~5\,
	datab => \wr_RF~combout\,
	datac => \Mux_RF_A3|Op[1]~3\,
	datad => \Mux_RF_A3|Op[2]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~1_combout\);

-- Location: LC_X2_Y6_N4
\RF|r3[2]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[2]~65\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[2]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r1\(2),
	datac => \Mux_RF_D3|Op\(2),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[2]~65\,
	regout => \RF|r3\(2));

-- Location: LC_X3_Y12_N4
\RF|Equal0~0\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~0_combout\ = (\Mux_RF_A3|Op[0]~5\ & (\wr_RF~combout\ & (!\Mux_RF_A3|Op[1]~3\ & \Mux_RF_A3|Op[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~5\,
	datab => \wr_RF~combout\,
	datac => \Mux_RF_A3|Op[1]~3\,
	datad => \Mux_RF_A3|Op[2]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~0_combout\);

-- Location: LC_X4_Y6_N2
\RF|r5[2]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[2]~66\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[2]~65\ & (\RF|r7\(2))) # (!\RF|m2|Op[2]~65\ & ((R1_r5[2]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[2]~65\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(2),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(2),
	datad => \RF|m2|Op[2]~65\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[2]~66\,
	regout => \RF|r5\(2));

-- Location: LC_X5_Y7_N1
\RR_EX|RF_D2|Op[2]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(2) = DFFEAS((\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[2]~66\)))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[2]~68\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[2]~68\,
	datad => \RF|m2|Op[2]~66\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(2));

-- Location: LC_X6_Y7_N8
\Mux_ALU_B|Op[3]~0\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[3]~0_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(2))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(2),
	datad => \RR_EX|RF_D2|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[3]~0_combout\);

-- Location: LC_X6_Y7_N6
\Mux_ALU_B|Op[3]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[3]~1_combout\ = ((\Mux_ALU_B|Op[3]~0_combout\) # ((\RR_EX|five_zero|Op\(1) & \select_Mux_ALU_B~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX|five_zero|Op\(1),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[3]~1_combout\);

-- Location: LC_X5_Y7_N6
\Mux_ALU_A|Op[2]~3\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[2]~3_combout\ = ((\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D2|Op\(2)))) # (!\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D1|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D1|Op\(2),
	datad => \RR_EX|RF_D2|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[2]~3_combout\);

-- Location: LC_X6_Y7_N3
\RR_EX|five_zero|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[1]~3\ = (\select_Mux_ALU_B~combout\(1) & (((Z2_Op[1])))) # (!\select_Mux_ALU_B~combout\(1) & (\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(0)))))
-- \RR_EX|five_zero|Op\(1) = DFFEAS(\Mux_ALU_B|Op[1]~3\, GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, \ID_RR|five_zero|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \ID_RR|five_zero|Op\(1),
	datad => \RR_EX|RF_D2|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[1]~3\,
	regout => \RR_EX|five_zero|Op\(1));

-- Location: LC_X6_Y7_N4
\Mux_ALU_B|Op[1]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[1]~4_combout\ = (\Mux_ALU_B|Op[1]~3\) # ((!\select_Mux_ALU_B~combout\(1) & (\RR_EX|RF_D2|Op\(1) & !\select_Mux_ALU_B~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \RR_EX|RF_D2|Op\(1),
	datac => \select_Mux_ALU_B~combout\(0),
	datad => \Mux_ALU_B|Op[1]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[1]~4_combout\);

-- Location: LC_X6_Y7_N0
\ALU_1|c~0\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~0_combout\ = (\Mux_ALU_A|Op[1]~2_combout\ & ((\Mux_ALU_B|Op[1]~4_combout\) # ((\Mux_ALU_B|Op[0]~2\ & \Mux_ALU_A|Op[0]~1_combout\)))) # (!\Mux_ALU_A|Op[1]~2_combout\ & (\Mux_ALU_B|Op[0]~2\ & (\Mux_ALU_B|Op[1]~4_combout\ & 
-- \Mux_ALU_A|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[1]~2_combout\,
	datab => \Mux_ALU_B|Op[0]~2\,
	datac => \Mux_ALU_B|Op[1]~4_combout\,
	datad => \Mux_ALU_A|Op[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~0_combout\);

-- Location: LC_X6_Y7_N1
\ALU_1|c~1\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~1_combout\ = ((\Mux_ALU_A|Op[2]~3_combout\ & ((\Mux_ALU_B|Op[2]~6_combout\) # (\ALU_1|c~0_combout\))) # (!\Mux_ALU_A|Op[2]~3_combout\ & (\Mux_ALU_B|Op[2]~6_combout\ & \ALU_1|c~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[2]~3_combout\,
	datac => \Mux_ALU_B|Op[2]~6_combout\,
	datad => \ALU_1|c~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~1_combout\);

-- Location: LC_X6_Y7_N2
\ALU_1|c~2\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~2_combout\ = (\Mux_ALU_A|Op[3]~0_combout\ & (((\Mux_ALU_B|Op[3]~1_combout\) # (\ALU_1|c~1_combout\)))) # (!\Mux_ALU_A|Op[3]~0_combout\ & (((\Mux_ALU_B|Op[3]~1_combout\ & \ALU_1|c~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[3]~0_combout\,
	datac => \Mux_ALU_B|Op[3]~1_combout\,
	datad => \ALU_1|c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~2_combout\);

-- Location: LC_X7_Y6_N5
\ALU_1|Op[4]~2\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[4]~2_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_B|Op[4]~8\ $ (\Mux_ALU_A|Op[4]~4_combout\ $ (\ALU_1|c~2_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[4]~4_combout\)) # (!\Mux_ALU_B|Op[4]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9677",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[4]~8\,
	datab => \Mux_ALU_A|Op[4]~4_combout\,
	datac => \ALU_1|c~2_combout\,
	datad => \ALU_1|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[4]~2_combout\);

-- Location: LC_X7_Y6_N8
\EX_MEM|ALU_C|Op[4]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(4) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[4]~2_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(4)))))
-- \EX_MEM|ALU_C|Op\(4) = DFFEAS(\ALU_1|Op\(4), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[4]~2_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(4),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(4),
	regout => \EX_MEM|ALU_C|Op\(4));

-- Location: LC_X7_Y6_N4
\EX_MEM|RF_D1|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_A|Op[4]~4\ = ((\select_Mux_DMem_A~combout\ & (J11_Op[4])) # (!\select_Mux_DMem_A~combout\ & ((\EX_MEM|ALU_C|Op\(4)))))
-- \EX_MEM|RF_D1|Op\(4) = DFFEAS(\Mux_DMem_A|Op[4]~4\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_DMem_A~combout\,
	datac => \RR_EX|RF_D1|Op\(4),
	datad => \EX_MEM|ALU_C|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_A|Op[4]~4\,
	regout => \EX_MEM|RF_D1|Op\(4));

-- Location: LC_X6_Y13_N3
\EX_MEM|inc|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[4]~4\ = (\select_Mux_ALU2_A~combout\ & (((J9_Op[4])))) # (!\select_Mux_ALU2_A~combout\ & (((\EX_MEM|RF_D1|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(4),
	datad => \EX_MEM|RF_D1|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[4]~4\,
	regout => \EX_MEM|inc|Op\(4));

-- Location: LC_X6_Y10_N2
\EX_MEM|eight_zero|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_B|Op[1]~0\ = ((Y3_Op[1] & (\select_Mux_ALU2_B~combout\(1) $ (\select_Mux_ALU2_B~combout\(0)))))
-- \EX_MEM|eight_zero|Op\(1) = DFFEAS(\Mux_ALU2_B|Op[1]~0\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|five_zero|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_B~combout\(1),
	datac => \RR_EX|five_zero|Op\(1),
	datad => \select_Mux_ALU2_B~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_B|Op[1]~0\,
	regout => \EX_MEM|eight_zero|Op\(1));

-- Location: LC_X7_Y10_N5
\ID_RR|inc|Op[3]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(3) = ((GLOBAL(\wr_inc~combout\) & (\inc|Add0~70_combout\)) # (!GLOBAL(\wr_inc~combout\) & ((\inc|Op\(3)))))
-- \ID_RR|inc|Op\(3) = DFFEAS(\inc|Op\(3), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Add0~70_combout\,
	datac => \inc|Op\(3),
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(3),
	regout => \ID_RR|inc|Op\(3));

-- Location: LC_X11_Y7_N7
\ALU_1|Op[3]~17\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[3]~17_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_A|Op[3]~0_combout\ $ (\Mux_ALU_B|Op[3]~1_combout\ $ (\ALU_1|c~1_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_B|Op[3]~1_combout\)) # (!\Mux_ALU_A|Op[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[3]~0_combout\,
	datab => \ALU_1|Equal0~0_combout\,
	datac => \Mux_ALU_B|Op[3]~1_combout\,
	datad => \ALU_1|c~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[3]~17_combout\);

-- Location: LC_X11_Y7_N8
\EX_MEM|ALU_C|Op[3]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(3) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[3]~17_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(3)))))
-- \EX_MEM|ALU_C|Op\(3) = DFFEAS(\ALU_1|Op\(3), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[3]~17_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(3),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(3),
	regout => \EX_MEM|ALU_C|Op\(3));

-- Location: LC_X11_Y7_N3
\EX_MEM|RF_D1|Op[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_A|Op[3]~1\ = ((\select_Mux_DMem_A~combout\ & (J11_Op[3])) # (!\select_Mux_DMem_A~combout\ & ((\EX_MEM|ALU_C|Op\(3)))))
-- \EX_MEM|RF_D1|Op\(3) = DFFEAS(\Mux_DMem_A|Op[3]~1\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_DMem_A~combout\,
	datac => \RR_EX|RF_D1|Op\(3),
	datad => \EX_MEM|ALU_C|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_A|Op[3]~1\,
	regout => \EX_MEM|RF_D1|Op\(3));

-- Location: LC_X7_Y10_N3
\EX_MEM|inc|Op[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[3]~0\ = (\select_Mux_ALU2_A~combout\ & (((J9_Op[3])))) # (!\select_Mux_ALU2_A~combout\ & (((\EX_MEM|RF_D1|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(3),
	datad => \EX_MEM|RF_D1|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[3]~0\,
	regout => \EX_MEM|inc|Op\(3));

-- Location: LC_X6_Y11_N1
\ALU_2|c~4\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~4_combout\ = (\Mux_ALU2_B|Op[1]~0\ & (((\Mux_ALU2_A|Op[3]~0\) # (\ALU_2|c~3_combout\)))) # (!\Mux_ALU2_B|Op[1]~0\ & (((\Mux_ALU2_A|Op[3]~0\ & \ALU_2|c~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_B|Op[1]~0\,
	datac => \Mux_ALU2_A|Op[3]~0\,
	datad => \ALU_2|c~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~4_combout\);

-- Location: LC_X3_Y11_N2
\ALU_2|Op[4]~2\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[4]~2_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_B|Op[4]~3\ $ (\Mux_ALU2_A|Op[4]~4\ $ (\ALU_2|c~4_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_A|Op[4]~4\)) # (!\Mux_ALU2_B|Op[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_B|Op[4]~3\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \Mux_ALU2_A|Op[4]~4\,
	datad => \ALU_2|c~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[4]~2_combout\);

-- Location: LC_X3_Y11_N3
\MEM_WB|ALU2_C|Op[4]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(4) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[4]~2_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(4)))))
-- \MEM_WB|ALU2_C|Op\(4) = DFFEAS(\ALU_2|Op\(4), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[4]~2_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(4),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(4),
	regout => \MEM_WB|ALU2_C|Op\(4));

-- Location: LC_X5_Y10_N3
\MEM_WB|ALU_C|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[4]~2\ = (\select_Mux_RF_D3~combout\(2) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU2_C|Op\(4))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(1)) # ((J18_Op[4]))))
-- \MEM_WB|ALU_C|Op\(4) = DFFEAS(\Mux_RF_D3|Op[4]~2\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7654",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(4),
	datad => \MEM_WB|ALU2_C|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[4]~2\,
	regout => \MEM_WB|ALU_C|Op\(4));

-- Location: LC_X5_Y6_N4
\EX_MEM|RF_D2|Op[4]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(4));

-- Location: LC_X5_Y12_N8
\MEM_WB|RF_D2|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[4]~0\ = (\select_Mux_jump_loc~combout\(0) & (\select_Mux_jump_loc~combout\(1))) # (!\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1) & (J17_Op[4])) # (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \EX_MEM|RF_D2|Op\(4),
	datad => \inc|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[4]~0\,
	regout => \MEM_WB|RF_D2|Op\(4));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_PC~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_PC,
	combout => \wr_PC~combout\);

-- Location: LC_X5_Y12_N9
\PC|Op[4]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(4) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[4]~0\ & ((\MEM_WB|ALU_C|Op\(4)))) # (!\Mux_jump_loc|Op[4]~0\ & (\MEM_WB|ALU2_C|Op\(4))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[4]~0\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU2_C|Op\(4),
	datab => \select_Mux_jump_loc~combout\(0),
	datac => \MEM_WB|ALU_C|Op\(4),
	datad => \Mux_jump_loc|Op[4]~0\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(4));

-- Location: LC_X8_Y10_N7
\MEM_WB|RF_D2|Op[5]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(5) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|RF_D2|Op\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \EX_MEM|RF_D2|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(5));

-- Location: LC_X3_Y7_N8
\Mux_ALU_B|Op[5]~9\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[5]~9_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(4)))) # (!\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3210",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \RR_EX|RF_D2|Op\(5),
	datad => \RR_EX|RF_D2|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[5]~9_combout\);

-- Location: LC_X3_Y7_N6
\Mux_ALU_B|Op[5]~10\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[5]~10_combout\ = ((\Mux_ALU_B|Op[5]~9_combout\) # ((\select_Mux_ALU_B~combout\(1) & \RR_EX|five_zero|Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \RR_EX|five_zero|Op\(2),
	datad => \Mux_ALU_B|Op[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[5]~10_combout\);

-- Location: LC_X4_Y7_N2
\Mux_ALU_A|Op[5]~5\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[5]~5_combout\ = (\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D2|Op\(5))) # (!\select_Mux_ALU_A~combout\ & (((\RR_EX|RF_D1|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datab => \RR_EX|RF_D2|Op\(5),
	datac => \RR_EX|RF_D1|Op\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[5]~5_combout\);

-- Location: LC_X7_Y7_N0
\ALU_1|c~3\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~3_combout\ = ((\Mux_ALU_A|Op[4]~4_combout\ & ((\Mux_ALU_B|Op[4]~8\) # (\ALU_1|c~2_combout\))) # (!\Mux_ALU_A|Op[4]~4_combout\ & (\Mux_ALU_B|Op[4]~8\ & \ALU_1|c~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[4]~4_combout\,
	datac => \Mux_ALU_B|Op[4]~8\,
	datad => \ALU_1|c~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~3_combout\);

-- Location: LC_X7_Y8_N7
\ALU_1|Op[5]~4\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[5]~4_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_B|Op[5]~10_combout\ $ (\Mux_ALU_A|Op[5]~5_combout\ $ (\ALU_1|c~3_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[5]~5_combout\)) # (!\Mux_ALU_B|Op[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[5]~10_combout\,
	datab => \ALU_1|Equal0~0_combout\,
	datac => \Mux_ALU_A|Op[5]~5_combout\,
	datad => \ALU_1|c~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[5]~4_combout\);

-- Location: LC_X7_Y8_N8
\EX_MEM|ALU_C|Op[5]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(5) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[5]~4_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(5)))))
-- \EX_MEM|ALU_C|Op\(5) = DFFEAS(\ALU_1|Op\(5), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[5]~4_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(5),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(5),
	regout => \EX_MEM|ALU_C|Op\(5));

-- Location: LC_X3_Y11_N6
\ALU_2|c~5\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~5_combout\ = ((\ALU_2|c~4_combout\ & ((\Mux_ALU2_A|Op[4]~4\) # (\Mux_ALU2_B|Op[4]~3\))) # (!\ALU_2|c~4_combout\ & (\Mux_ALU2_A|Op[4]~4\ & \Mux_ALU2_B|Op[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU_2|c~4_combout\,
	datac => \Mux_ALU2_A|Op[4]~4\,
	datad => \Mux_ALU2_B|Op[4]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~5_combout\);

-- Location: LC_X6_Y12_N7
\inc|Add0~5\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~5_combout\ = (\PC|Op\(5) $ ((!(!\inc|Add0~67\ & \inc|Add0~2\) # (\inc|Add0~67\ & \inc|Add0~2COUT1_78\))))
-- \inc|Add0~7\ = CARRY(((\PC|Op\(5) & !\inc|Add0~2\)))
-- \inc|Add0~7COUT1_79\ = CARRY(((\PC|Op\(5) & !\inc|Add0~2COUT1_78\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(5),
	cin => \inc|Add0~67\,
	cin0 => \inc|Add0~2\,
	cin1 => \inc|Add0~2COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~5_combout\,
	cout0 => \inc|Add0~7\,
	cout1 => \inc|Add0~7COUT1_79\);

-- Location: LC_X6_Y13_N6
\ID_RR|inc|Op[5]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(5) = ((GLOBAL(\wr_inc~combout\) & (\inc|Add0~5_combout\)) # (!GLOBAL(\wr_inc~combout\) & ((\inc|Op\(5)))))
-- \ID_RR|inc|Op\(5) = DFFEAS(\inc|Op\(5), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inc|Add0~5_combout\,
	datab => \inc|Op\(5),
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(5),
	regout => \ID_RR|inc|Op\(5));

-- Location: LC_X7_Y8_N0
\EX_MEM|RF_D1|Op[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_A|Op[5]~5\ = ((\select_Mux_DMem_A~combout\ & (J11_Op[5])) # (!\select_Mux_DMem_A~combout\ & ((\EX_MEM|ALU_C|Op\(5)))))
-- \EX_MEM|RF_D1|Op\(5) = DFFEAS(\Mux_DMem_A|Op[5]~5\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_DMem_A~combout\,
	datac => \RR_EX|RF_D1|Op\(5),
	datad => \EX_MEM|ALU_C|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_A|Op[5]~5\,
	regout => \EX_MEM|RF_D1|Op\(5));

-- Location: LC_X6_Y13_N0
\EX_MEM|inc|Op[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[5]~5\ = (\select_Mux_ALU2_A~combout\ & (((J9_Op[5])))) # (!\select_Mux_ALU2_A~combout\ & (((\EX_MEM|RF_D1|Op\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(5),
	datad => \EX_MEM|RF_D1|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[5]~5\,
	regout => \EX_MEM|inc|Op\(5));

-- Location: LC_X4_Y11_N5
\ALU_2|Op[5]~4\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[5]~4_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_B|Op[0]~1_combout\ $ (\ALU_2|c~5_combout\ $ (\Mux_ALU2_A|Op[5]~5\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_A|Op[5]~5\)) # (!\Mux_ALU2_B|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "937d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_2|Equal0~0_combout\,
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \ALU_2|c~5_combout\,
	datad => \Mux_ALU2_A|Op[5]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[5]~4_combout\);

-- Location: LC_X4_Y11_N8
\MEM_WB|ALU2_C|Op[5]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(5) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[5]~4_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(5)))))
-- \MEM_WB|ALU2_C|Op\(5) = DFFEAS(\ALU_2|Op\(5), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[5]~4_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(5),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(5),
	regout => \MEM_WB|ALU2_C|Op\(5));

-- Location: LC_X5_Y9_N0
\MEM_WB|ALU_C|Op[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[5]~5\ = (\select_Mux_RF_D3~combout\(2) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU2_C|Op\(5))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(1)) # ((J18_Op[5]))))
-- \MEM_WB|ALU_C|Op\(5) = DFFEAS(\Mux_RF_D3|Op[5]~5\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7654",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(5),
	datad => \MEM_WB|ALU2_C|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[5]~5\,
	regout => \MEM_WB|ALU_C|Op\(5));

-- Location: LC_X5_Y12_N3
\Mux_jump_loc|Op[5]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[5]~2_combout\ = (\select_Mux_jump_loc~combout\(1) & (((\select_Mux_jump_loc~combout\(0))))) # (!\select_Mux_jump_loc~combout\(1) & ((\select_Mux_jump_loc~combout\(0) & (\MEM_WB|ALU2_C|Op\(5))) # (!\select_Mux_jump_loc~combout\(0) & 
-- ((\inc|Op\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALU2_C|Op\(5),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \select_Mux_jump_loc~combout\(0),
	datad => \inc|Op\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[5]~2_combout\);

-- Location: LC_X5_Y12_N4
\PC|Op[5]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(5) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[5]~2_combout\ & ((\MEM_WB|ALU_C|Op\(5)))) # (!\Mux_jump_loc|Op[5]~2_combout\ & (\MEM_WB|RF_D2|Op\(5))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[5]~2_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|RF_D2|Op\(5),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \MEM_WB|ALU_C|Op\(5),
	datad => \Mux_jump_loc|Op[5]~2_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(5));

-- Location: LC_X7_Y7_N1
\ALU_1|c~4\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~4_combout\ = ((\Mux_ALU_B|Op[5]~10_combout\ & ((\Mux_ALU_A|Op[5]~5_combout\) # (\ALU_1|c~3_combout\))) # (!\Mux_ALU_B|Op[5]~10_combout\ & (\Mux_ALU_A|Op[5]~5_combout\ & \ALU_1|c~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[5]~10_combout\,
	datac => \Mux_ALU_A|Op[5]~5_combout\,
	datad => \ALU_1|c~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~4_combout\);

-- Location: LC_X6_Y12_N8
\inc|Add0~10\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~10_combout\ = (\PC|Op\(6) $ (((!\inc|Add0~67\ & \inc|Add0~7\) # (\inc|Add0~67\ & \inc|Add0~7COUT1_79\))))
-- \inc|Add0~12\ = CARRY(((!\inc|Add0~7\) # (!\PC|Op\(6))))
-- \inc|Add0~12COUT1_80\ = CARRY(((!\inc|Add0~7COUT1_79\) # (!\PC|Op\(6))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(6),
	cin => \inc|Add0~67\,
	cin0 => \inc|Add0~7\,
	cin1 => \inc|Add0~7COUT1_79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~10_combout\,
	cout0 => \inc|Add0~12\,
	cout1 => \inc|Add0~12COUT1_80\);

-- Location: LC_X4_Y12_N7
\ID_RR|inc|Op[6]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(6) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~10_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(6))))
-- \ID_RR|inc|Op\(6) = DFFEAS(\inc|Op\(6), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inc|Op\(6),
	datac => \inc|Add0~10_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(6),
	regout => \ID_RR|inc|Op\(6));

-- Location: LC_X1_Y8_N0
\RF|r0[6]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(6));

-- Location: LC_X1_Y8_N8
\RF|r6[6]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[6]~12\ = (\Mux_RF_A1|Op[0]~1\ & (((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\ & ((R1_r6[6]))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (\RF|r0\(6)))))
-- \RF|r6\(6) = DFFEAS(\RF|m1|Op[6]~12\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r0\(6),
	datac => \Mux_RF_D3|Op\(6),
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[6]~12\,
	regout => \RF|r6\(6));

-- Location: LC_X4_Y10_N7
\RF|r7[6]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(6) = DFFEAS((((\Mux_RF_D3|Op\(6)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(6),
	aclr => GND,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(6));

-- Location: LC_X5_Y8_N6
\RR_EX|RF_D1|Op[6]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(6) = DFFEAS((\Mux_RF_A1|Op[0]~1\ & ((\RF|m1|Op[6]~12\ & ((\RF|r7\(6)))) # (!\RF|m1|Op[6]~12\ & (\RF|r1\(6))))) # (!\Mux_RF_A1|Op[0]~1\ & (((\RF|m1|Op[6]~12\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r1\(6),
	datac => \RF|m1|Op[6]~12\,
	datad => \RF|r7\(6),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(6));

-- Location: LC_X6_Y8_N6
\EX_MEM|RF_D1|Op[6]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D1|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(6));

-- Location: LC_X4_Y12_N5
\EX_MEM|inc|Op[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[6]~6\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[6])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(6),
	datad => \EX_MEM|RF_D1|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[6]~6\,
	regout => \EX_MEM|inc|Op\(6));

-- Location: LC_X6_Y9_N1
\Mux_ALU2_B|Op[6]~4\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_B|Op[6]~4_combout\ = (\select_Mux_ALU2_B~combout\(0) & (\EX_MEM|eight_zero|Op\(0) & (!\select_Mux_ALU2_B~combout\(1)))) # (!\select_Mux_ALU2_B~combout\(0) & (((\select_Mux_ALU2_B~combout\(1) & \EX_MEM|eight_zero|Op\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3808",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM|eight_zero|Op\(0),
	datab => \select_Mux_ALU2_B~combout\(0),
	datac => \select_Mux_ALU2_B~combout\(1),
	datad => \EX_MEM|eight_zero|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_B|Op[6]~4_combout\);

-- Location: LC_X6_Y11_N2
\ALU_2|c~6\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~6_combout\ = ((\Mux_ALU2_B|Op[4]~3\ & ((\Mux_ALU2_A|Op[4]~4\) # (\ALU_2|c~4_combout\))) # (!\Mux_ALU2_B|Op[4]~3\ & (\Mux_ALU2_A|Op[4]~4\ & \ALU_2|c~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU2_B|Op[4]~3\,
	datac => \Mux_ALU2_A|Op[4]~4\,
	datad => \ALU_2|c~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~6_combout\);

-- Location: LC_X6_Y11_N3
\ALU_2|c~7\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~7_combout\ = ((\Mux_ALU2_A|Op[5]~5\ & ((\Mux_ALU2_B|Op[0]~1_combout\) # (\ALU_2|c~6_combout\))) # (!\Mux_ALU2_A|Op[5]~5\ & (\Mux_ALU2_B|Op[0]~1_combout\ & \ALU_2|c~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU2_A|Op[5]~5\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~7_combout\);

-- Location: LC_X6_Y11_N0
\ALU_2|Op[6]~5\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[6]~5_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[6]~6\ $ (\Mux_ALU2_B|Op[6]~4_combout\ $ (\ALU_2|c~7_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[6]~4_combout\)) # (!\Mux_ALU2_A|Op[6]~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[6]~6\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \Mux_ALU2_B|Op[6]~4_combout\,
	datad => \ALU_2|c~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[6]~5_combout\);

-- Location: LC_X6_Y11_N9
\MEM_WB|ALU2_C|Op[6]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(6) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[6]~5_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(6)))))
-- \MEM_WB|ALU2_C|Op\(6) = DFFEAS(\ALU_2|Op\(6), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[6]~5_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(6),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(6),
	regout => \MEM_WB|ALU2_C|Op\(6));

-- Location: LC_X5_Y9_N3
\MEM_WB|ALU_C|Op[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[6]~8\ = (\select_Mux_RF_D3~combout\(2) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU2_C|Op\(6))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(1)) # ((J18_Op[6]))))
-- \MEM_WB|ALU_C|Op\(6) = DFFEAS(\Mux_RF_D3|Op[6]~8\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7654",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(6),
	datad => \MEM_WB|ALU2_C|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[6]~8\,
	regout => \MEM_WB|ALU_C|Op\(6));

-- Location: LC_X5_Y9_N1
\Mux_RF_D3|Op[6]~52\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[6]~52_combout\ = (((!\select_Mux_RF_D3~combout\(0) & \Mux_RF_D3|Op[6]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \Mux_RF_D3|Op[6]~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[6]~52_combout\);

-- Location: LC_X5_Y13_N9
\ID_RR|PC|Op[6]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(6));

-- Location: LC_X5_Y13_N5
\EX_MEM|PC|Op[6]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(6) = DFFEAS((((\ID_RR|PC|Op\(6)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \ID_RR|PC|Op\(6),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(6));

-- Location: LC_X6_Y8_N2
\EX_MEM|RF_D2|Op[6]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(6));

-- Location: LC_X7_Y6_N2
\DMem|mem~317\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[6]~2\ = (\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(6))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(6)))))
-- \DMem|mem~317_regout\ = DFFEAS(\Mux_DMem_Din|Op[6]~2\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \EX_MEM|RF_D2|Op\(6),
	datab => \EX_MEM|RF_D1|Op\(6),
	datac => \select_Mux_DMem_Din~combout\,
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[6]~2\,
	regout => \DMem|mem~317_regout\);

-- Location: LC_X18_Y3_N6
\DMem|mem~1005\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1005_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1005_regout\);

-- Location: LC_X17_Y2_N6
\DMem|mem~813\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~813_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~813_regout\);

-- Location: LC_X16_Y3_N2
\DMem|mem~941\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1162\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L919Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~813_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~813_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1162\,
	regout => \DMem|mem~941_regout\);

-- Location: LC_X16_Y3_N3
\DMem|mem~877\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1163\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1162\ & (\DMem|mem~1005_regout\)) # (!\DMem|mem~1162\ & ((D1L855Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1162\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1005_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1162\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1163\,
	regout => \DMem|mem~877_regout\);

-- Location: LC_X19_Y5_N6
\DMem|mem~1037\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1037_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1037_regout\);

-- Location: LC_X19_Y4_N9
\DMem|mem~845\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~845_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~845_regout\);

-- Location: LC_X18_Y4_N8
\DMem|mem~973\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1169\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L951Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~845_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~845_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1169\,
	regout => \DMem|mem~973_regout\);

-- Location: LC_X18_Y4_N0
\DMem|mem~909\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1170\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1169\ & (\DMem|mem~1037_regout\)) # (!\DMem|mem~1169\ & ((D1L887Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1169\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1037_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1169\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1170\,
	regout => \DMem|mem~909_regout\);

-- Location: LC_X19_Y9_N2
\DMem|mem~989\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~989_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~989_regout\);

-- Location: LC_X19_Y9_N3
\DMem|mem~797\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~797_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~797_regout\);

-- Location: LC_X18_Y7_N9
\DMem|mem~861\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1166\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L839Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~797_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~797_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1166\,
	regout => \DMem|mem~861_regout\);

-- Location: LC_X18_Y7_N0
\DMem|mem~925\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1167\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1166\ & (\DMem|mem~989_regout\)) # (!\DMem|mem~1166\ & ((D1L903Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1166\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~989_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1166\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1167\,
	regout => \DMem|mem~925_regout\);

-- Location: LC_X18_Y5_N8
\DMem|mem~1021\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1021_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1021_regout\);

-- Location: LC_X19_Y3_N8
\DMem|mem~829\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~829_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~829_regout\);

-- Location: LC_X14_Y6_N1
\DMem|mem~893\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1164\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L871Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~829_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~829_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1164\,
	regout => \DMem|mem~893_regout\);

-- Location: LC_X14_Y6_N0
\DMem|mem~957\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1165\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1164\ & (\DMem|mem~1021_regout\)) # (!\DMem|mem~1164\ & ((D1L935Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1164\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1021_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1164\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1165\,
	regout => \DMem|mem~957_regout\);

-- Location: LC_X16_Y7_N8
\DMem|mem~1168\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1168_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\) # (\DMem|mem~1165\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1167\ & (!\Mux_DMem_A|Op[0]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1167\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \DMem|mem~1165\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1168_combout\);

-- Location: LC_X16_Y7_N7
\DMem|mem~1171\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1171_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1168_combout\ & ((\DMem|mem~1170\))) # (!\DMem|mem~1168_combout\ & (\DMem|mem~1163\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1163\,
	datac => \DMem|mem~1170\,
	datad => \DMem|mem~1168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1171_combout\);

-- Location: LC_X13_Y13_N2
\DMem|mem~269\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~269_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~269_regout\);

-- Location: LC_X13_Y13_N8
\DMem|mem~221\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~221_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~221_regout\);

-- Location: LC_X17_Y9_N8
\DMem|mem~253\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1158\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L231Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~221_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~221_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1158\,
	regout => \DMem|mem~253_regout\);

-- Location: LC_X17_Y9_N1
\DMem|mem~237\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1159\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1158\ & (\DMem|mem~269_regout\)) # (!\DMem|mem~1158\ & ((D1L215Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1158\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~269_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1158\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1159\,
	regout => \DMem|mem~237_regout\);

-- Location: LC_X17_Y5_N0
\DMem|mem~205\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~205_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~205_regout\);

-- Location: LC_X18_Y3_N5
\DMem|mem~157\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~157_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~157_regout\);

-- Location: LC_X17_Y4_N6
\DMem|mem~173\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1151\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L151Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~157_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~157_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1151\,
	regout => \DMem|mem~173_regout\);

-- Location: LC_X17_Y4_N7
\DMem|mem~189\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1152\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1151\ & (\DMem|mem~205_regout\)) # (!\DMem|mem~1151\ & ((D1L167Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1151\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~205_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1151\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1152\,
	regout => \DMem|mem~189_regout\);

-- Location: LC_X17_Y10_N5
\DMem|mem~61\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~61_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1775_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~61_regout\);

-- Location: LC_X14_Y9_N6
\DMem|mem~77\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~77_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~77_regout\);

-- Location: LC_X18_Y8_N4
\DMem|mem~29\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~29_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~29_regout\);

-- Location: LC_X18_Y8_N2
\DMem|mem~45\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~45_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~45_regout\);

-- Location: LC_X18_Y8_N3
\DMem|mem~1155\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1155_combout\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\) # (!\DMem|mem~45_regout\)))) # (!\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~29_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~29_regout\,
	datab => \DMem|mem~45_regout\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1155_combout\);

-- Location: LC_X18_Y8_N0
\DMem|mem~1156\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1156_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1155_combout\ & ((!\DMem|mem~77_regout\))) # (!\DMem|mem~1155_combout\ & (!\DMem|mem~61_regout\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~61_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~77_regout\,
	datad => \DMem|mem~1155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1156_combout\);

-- Location: LC_X14_Y2_N6
\DMem|mem~141\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~141_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~141_regout\);

-- Location: LC_X13_Y8_N3
\DMem|mem~93\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~93_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~93_regout\);

-- Location: LC_X15_Y8_N5
\DMem|mem~125\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1153\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L103Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~93_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~93_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1153\,
	regout => \DMem|mem~125_regout\);

-- Location: LC_X15_Y8_N6
\DMem|mem~109\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1154\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1153\ & (\DMem|mem~141_regout\)) # (!\DMem|mem~1153\ & ((D1L87Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1153\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~141_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1153\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1154\,
	regout => \DMem|mem~109_regout\);

-- Location: LC_X17_Y11_N4
\DMem|mem~1157\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1157_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1154\))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1156_combout\,
	datad => \DMem|mem~1154\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1157_combout\);

-- Location: LC_X17_Y11_N5
\DMem|mem~1160\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1160_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1157_combout\ & (\DMem|mem~1159\)) # (!\DMem|mem~1157_combout\ & ((\DMem|mem~1152\))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1159\,
	datac => \DMem|mem~1152\,
	datad => \DMem|mem~1157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1160_combout\);

-- Location: LC_X17_Y13_N3
\DMem|mem~717\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~717_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~717_regout\);

-- Location: LC_X17_Y13_N9
\DMem|mem~669\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~669_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~669_regout\);

-- Location: LC_X16_Y11_N6
\DMem|mem~701\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1143\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L679Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~669_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~669_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1143\,
	regout => \DMem|mem~701_regout\);

-- Location: LC_X16_Y11_N7
\DMem|mem~685\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1144\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1143\ & (\DMem|mem~717_regout\)) # (!\DMem|mem~1143\ & ((D1L663Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1143\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~717_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1143\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1144\,
	regout => \DMem|mem~685_regout\);

-- Location: LC_X19_Y13_N2
\DMem|mem~589\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~589_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~589_regout\);

-- Location: LC_X19_Y11_N5
\DMem|mem~541\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~541_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~541_regout\);

-- Location: LC_X17_Y11_N0
\DMem|mem~573\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1145\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L551Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~541_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~541_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1145\,
	regout => \DMem|mem~573_regout\);

-- Location: LC_X17_Y11_N1
\DMem|mem~557\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1146\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1145\ & (\DMem|mem~589_regout\)) # (!\DMem|mem~1145\ & ((D1L535Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1145\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~589_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1145\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1146\,
	regout => \DMem|mem~557_regout\);

-- Location: LC_X17_Y11_N7
\DMem|mem~1147\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1147_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1144\) # ((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((!\Mux_DMem_A|Op[2]~0\ & \DMem|mem~1146\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1144\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \DMem|mem~1146\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1147_combout\);

-- Location: LC_X10_Y11_N1
\DMem|mem~653\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~653_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~653_regout\);

-- Location: LC_X8_Y11_N3
\DMem|mem~605\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~605_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~605_regout\);

-- Location: LC_X11_Y11_N0
\DMem|mem~621\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1141\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L599Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~605_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~605_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1141\,
	regout => \DMem|mem~621_regout\);

-- Location: LC_X11_Y11_N1
\DMem|mem~637\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1142\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1141\ & (\DMem|mem~653_regout\)) # (!\DMem|mem~1141\ & ((D1L615Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1141\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~653_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1141\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1142\,
	regout => \DMem|mem~637_regout\);

-- Location: LC_X18_Y12_N3
\DMem|mem~781\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~781_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~781_regout\);

-- Location: LC_X19_Y12_N2
\DMem|mem~733\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~733_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~733_regout\);

-- Location: LC_X19_Y12_N8
\DMem|mem~749\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1148\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L727Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~733_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~733_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1148\,
	regout => \DMem|mem~749_regout\);

-- Location: LC_X18_Y12_N6
\DMem|mem~765\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1149\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1148\ & (\DMem|mem~781_regout\)) # (!\DMem|mem~1148\ & ((D1L743Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1148\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~781_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1148\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1149\,
	regout => \DMem|mem~765_regout\);

-- Location: LC_X17_Y11_N8
\DMem|mem~1150\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1150_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1147_combout\ & ((\DMem|mem~1149\))) # (!\DMem|mem~1147_combout\ & (\DMem|mem~1142\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1147_combout\,
	datac => \DMem|mem~1142\,
	datad => \DMem|mem~1149\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1150_combout\);

-- Location: LC_X17_Y11_N9
\DMem|mem~1161\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1161_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1150_combout\))) # (!\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1160_combout\,
	datad => \DMem|mem~1150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1161_combout\);

-- Location: LC_X7_Y5_N4
\DMem|mem~509\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~509_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~509_regout\);

-- Location: LC_X10_Y6_N2
\DMem|mem~445\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1131\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L423Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~317_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~317_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1131\,
	regout => \DMem|mem~445_regout\);

-- Location: LC_X10_Y6_N1
\DMem|mem~381\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1132\ = (\DMem|mem~1131\ & ((\DMem|mem~509_regout\) # ((!\Mux_DMem_A|Op[2]~0\)))) # (!\DMem|mem~1131\ & (((D1L359Q & \Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~509_regout\,
	datab => \DMem|mem~1131\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1132\,
	regout => \DMem|mem~381_regout\);

-- Location: LC_X9_Y5_N5
\DMem|mem~493\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~493_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~493_regout\);

-- Location: LC_X8_Y5_N2
\DMem|mem~301\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~301_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~301_regout\);

-- Location: LC_X9_Y7_N1
\DMem|mem~365\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1133\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & (D1L343Q)) # (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~301_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~301_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1133\,
	regout => \DMem|mem~365_regout\);

-- Location: LC_X9_Y7_N5
\DMem|mem~429\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1134\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1133\ & (\DMem|mem~493_regout\)) # (!\DMem|mem~1133\ & ((D1L407Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1133\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~493_regout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1133\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1134\,
	regout => \DMem|mem~429_regout\);

-- Location: LC_X8_Y9_N9
\DMem|mem~477\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~477_regout\ = DFFEAS((((\Mux_DMem_Din|Op[6]~2\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~477_regout\);

-- Location: LC_X9_Y5_N4
\DMem|mem~285\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~285_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~285_regout\);

-- Location: LC_X10_Y9_N8
\DMem|mem~413\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1135\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L391Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~285_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~285_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1135\,
	regout => \DMem|mem~413_regout\);

-- Location: LC_X10_Y9_N9
\DMem|mem~349\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1136\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1135\ & (\DMem|mem~477_regout\)) # (!\DMem|mem~1135\ & ((D1L327Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1135\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~477_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1135\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1136\,
	regout => \DMem|mem~349_regout\);

-- Location: LC_X9_Y7_N8
\DMem|mem~1137\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1137_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1134\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1136\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1134\,
	datad => \DMem|mem~1136\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1137_combout\);

-- Location: LC_X11_Y4_N4
\DMem|mem~525\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~525_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~525_regout\);

-- Location: LC_X14_Y2_N4
\DMem|mem~333\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~333_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[6]~2\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~333_regout\);

-- Location: LC_X12_Y4_N4
\DMem|mem~397\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1138\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L375Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~333_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~333_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1138\,
	regout => \DMem|mem~397_regout\);

-- Location: LC_X11_Y4_N6
\DMem|mem~461\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1139\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1138\ & (\DMem|mem~525_regout\)) # (!\DMem|mem~1138\ & ((D1L439Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1138\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~525_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[6]~2\,
	datad => \DMem|mem~1138\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1139\,
	regout => \DMem|mem~461_regout\);

-- Location: LC_X16_Y7_N2
\DMem|mem~1140\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1140_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1137_combout\ & ((\DMem|mem~1139\))) # (!\DMem|mem~1137_combout\ & (\DMem|mem~1132\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1132\,
	datac => \DMem|mem~1137_combout\,
	datad => \DMem|mem~1139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1140_combout\);

-- Location: LC_X16_Y7_N3
\MEM_WB|DMem_D|Op[6]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(6) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1161_combout\ & (\DMem|mem~1171_combout\)) # (!\DMem|mem~1161_combout\ & ((\DMem|mem~1140_combout\))))) # (!\Mux_DMem_A|Op[4]~4\ & (((\DMem|mem~1161_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1171_combout\,
	datac => \DMem|mem~1161_combout\,
	datad => \DMem|mem~1140_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(6));

-- Location: LC_X5_Y9_N2
\MEM_WB|PC|Op[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op\(6) = (\Mux_RF_D3|Op[5]~21_combout\ & ((\Mux_RF_D3|Op[6]~52_combout\ & ((\MEM_WB|DMem_D|Op\(6)))) # (!\Mux_RF_D3|Op[6]~52_combout\ & (J16_Op[6])))) # (!\Mux_RF_D3|Op[5]~21_combout\ & (\Mux_RF_D3|Op[6]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~21_combout\,
	datab => \Mux_RF_D3|Op[6]~52_combout\,
	datac => \EX_MEM|PC|Op\(6),
	datad => \MEM_WB|DMem_D|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op\(6),
	regout => \MEM_WB|PC|Op\(6));

-- Location: LC_X3_Y8_N3
\RF|r1[6]\ : maxv_lcell
-- Equation(s):
-- \RF|r1\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r1\(6));

-- Location: LC_X3_Y8_N4
\RF|r3[6]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[6]~10\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[6]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(6),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(6),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[6]~10\,
	regout => \RF|r3\(6));

-- Location: LC_X5_Y8_N8
\RF|r5[6]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[6]~11\ = (\RF|m2|Op[6]~10\ & ((\RF|r7\(6)) # ((!\Mux_RF_A2|Op[2]~0\)))) # (!\RF|m2|Op[6]~10\ & (((R1_r5[6] & \Mux_RF_A2|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[6]~10\,
	datab => \RF|r7\(6),
	datac => \Mux_RF_D3|Op\(6),
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[6]~11\,
	regout => \RF|r5\(6));

-- Location: LC_X1_Y9_N4
\RF|r4[6]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[6]~12\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0\ & ((R1_r4[6]))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(6),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op\(6),
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[6]~12\,
	regout => \RF|r4\(6));

-- Location: LC_X1_Y9_N5
\RF|r2[6]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[6]~13\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|m2|Op[6]~12\ & (\RF|r6\(6))) # (!\RF|m2|Op[6]~12\ & ((R1_r2[6]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\RF|m2|Op[6]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(6),
	datac => \Mux_RF_D3|Op\(6),
	datad => \RF|m2|Op[6]~12\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[6]~13\,
	regout => \RF|r2\(6));

-- Location: LC_X6_Y8_N7
\RR_EX|RF_D2|Op[6]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(6) = DFFEAS((\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[6]~11\)))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[6]~13\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[6]~11\,
	datad => \RF|m2|Op[6]~13\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(6));

-- Location: LC_X6_Y8_N9
\Mux_ALU_B|Op[6]~11\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[6]~11_combout\ = (\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0)) # ((\RR_EX|five_zero|Op\(2))))) # (!\select_Mux_ALU_B~combout\(1) & (!\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(6),
	datad => \RR_EX|five_zero|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[6]~11_combout\);

-- Location: LC_X6_Y8_N0
\Mux_ALU_B|Op[6]~12\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[6]~12_combout\ = (\select_Mux_ALU_B~combout\(0) & ((\Mux_ALU_B|Op[6]~11_combout\ & ((\RR_EX|five_zero|Op\(4)))) # (!\Mux_ALU_B|Op[6]~11_combout\ & (\RR_EX|RF_D2|Op\(5))))) # (!\select_Mux_ALU_B~combout\(0) & 
-- (((\Mux_ALU_B|Op[6]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \RR_EX|RF_D2|Op\(5),
	datac => \RR_EX|five_zero|Op\(4),
	datad => \Mux_ALU_B|Op[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[6]~12_combout\);

-- Location: LC_X6_Y8_N5
\Mux_ALU_A|Op[6]~6\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[6]~6_combout\ = (\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D2|Op\(6))) # (!\select_Mux_ALU_A~combout\ & (((\RR_EX|RF_D1|Op\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datab => \RR_EX|RF_D2|Op\(6),
	datac => \RR_EX|RF_D1|Op\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[6]~6_combout\);

-- Location: LC_X7_Y9_N5
\ALU_1|Op[6]~5\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[6]~5_combout\ = (\ALU_1|Equal0~0_combout\ & (\ALU_1|c~4_combout\ $ (\Mux_ALU_B|Op[6]~12_combout\ $ (\Mux_ALU_A|Op[6]~6_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[6]~6_combout\) # (!\Mux_ALU_B|Op[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "877d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal0~0_combout\,
	datab => \ALU_1|c~4_combout\,
	datac => \Mux_ALU_B|Op[6]~12_combout\,
	datad => \Mux_ALU_A|Op[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[6]~5_combout\);

-- Location: LC_X7_Y9_N9
\EX_MEM|ALU_C|Op[6]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(6) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[6]~5_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(6)))))
-- \EX_MEM|ALU_C|Op\(6) = DFFEAS(\ALU_1|Op\(6), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[6]~5_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(6),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(6),
	regout => \EX_MEM|ALU_C|Op\(6));

-- Location: LC_X5_Y12_N6
\MEM_WB|RF_D2|Op[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[6]~4\ = (\select_Mux_jump_loc~combout\(0) & (\select_Mux_jump_loc~combout\(1))) # (!\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1) & (J17_Op[6])) # (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \EX_MEM|RF_D2|Op\(6),
	datad => \inc|Op\(6),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[6]~4\,
	regout => \MEM_WB|RF_D2|Op\(6));

-- Location: LC_X5_Y12_N7
\PC|Op[6]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(6) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[6]~4\ & (\MEM_WB|ALU_C|Op\(6))) # (!\Mux_jump_loc|Op[6]~4\ & ((\MEM_WB|ALU2_C|Op\(6)))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[6]~4\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU_C|Op\(6),
	datab => \MEM_WB|ALU2_C|Op\(6),
	datac => \select_Mux_jump_loc~combout\(0),
	datad => \Mux_jump_loc|Op[6]~4\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(6));

-- Location: LC_X6_Y12_N2
\IMem|mem~0\ : maxv_lcell
-- Equation(s):
-- \IMem|mem~0_combout\ = (!\PC|Op\(4) & (!\PC|Op\(5) & (!\PC|Op\(6) & !\PC|Op\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(4),
	datab => \PC|Op\(5),
	datac => \PC|Op\(6),
	datad => \PC|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \IMem|mem~0_combout\);

-- Location: LC_X6_Y12_N9
\inc|Add0~15\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~15_combout\ = (\PC|Op\(7) $ ((!(!\inc|Add0~67\ & \inc|Add0~12\) # (\inc|Add0~67\ & \inc|Add0~12COUT1_80\))))
-- \inc|Add0~17\ = CARRY(((\PC|Op\(7) & !\inc|Add0~12COUT1_80\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(7),
	cin => \inc|Add0~67\,
	cin0 => \inc|Add0~12\,
	cin1 => \inc|Add0~12COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~15_combout\,
	cout => \inc|Add0~17\);

-- Location: LC_X7_Y12_N0
\inc|Add0~20\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~20_combout\ = (\PC|Op\(8) $ ((\inc|Add0~17\)))
-- \inc|Add0~22\ = CARRY(((!\inc|Add0~17\) # (!\PC|Op\(8))))
-- \inc|Add0~22COUT1_81\ = CARRY(((!\inc|Add0~17\) # (!\PC|Op\(8))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(8),
	cin => \inc|Add0~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~20_combout\,
	cout0 => \inc|Add0~22\,
	cout1 => \inc|Add0~22COUT1_81\);

-- Location: LC_X9_Y12_N7
\ID_RR|inc|Op[8]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(8) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~20_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(8))))
-- \ID_RR|inc|Op\(8) = DFFEAS(\inc|Op\(8), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inc|Op\(8),
	datac => \inc|Add0~20_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(8),
	regout => \ID_RR|inc|Op\(8));

-- Location: LC_X6_Y8_N8
\Mux_ALU_B|Op[7]~13\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[7]~13_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(6))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|RF_D2|Op\(6),
	datac => \select_Mux_ALU_B~combout\(0),
	datad => \RR_EX|RF_D2|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[7]~13_combout\);

-- Location: LC_X6_Y8_N1
\Mux_ALU_B|Op[7]~14\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[7]~14_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\RR_EX|five_zero|Op\(2))) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|five_zero|Op\(2),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[7]~14_combout\);

-- Location: LC_X7_Y7_N2
\ALU_1|c~5\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~5_combout\ = (\Mux_ALU_A|Op[6]~6_combout\ & (((\Mux_ALU_B|Op[6]~12_combout\) # (\ALU_1|c~4_combout\)))) # (!\Mux_ALU_A|Op[6]~6_combout\ & (((\Mux_ALU_B|Op[6]~12_combout\ & \ALU_1|c~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[6]~6_combout\,
	datac => \Mux_ALU_B|Op[6]~12_combout\,
	datad => \ALU_1|c~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~5_combout\);

-- Location: LC_X7_Y7_N3
\ALU_1|c~6\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~6_combout\ = ((\Mux_ALU_A|Op[7]~7_combout\ & ((\Mux_ALU_B|Op[7]~14_combout\) # (\ALU_1|c~5_combout\))) # (!\Mux_ALU_A|Op[7]~7_combout\ & (\Mux_ALU_B|Op[7]~14_combout\ & \ALU_1|c~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[7]~7_combout\,
	datac => \Mux_ALU_B|Op[7]~14_combout\,
	datad => \ALU_1|c~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~6_combout\);

-- Location: LC_X2_Y9_N5
\RF|r6[8]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[8]~16\ = (\Mux_RF_A1|Op[0]~1\ & (((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\ & ((R1_r6[8]))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (\RF|r0\(8)))))
-- \RF|r6\(8) = DFFEAS(\RF|m1|Op[8]~16\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[8]~28\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r0\(8),
	datac => \Mux_RF_D3|Op[8]~28\,
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[8]~16\,
	regout => \RF|r6\(8));

-- Location: LC_X1_Y9_N6
\RF|r4[8]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[8]~22\ = (\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\) # ((R1_r4[8])))) # (!\Mux_RF_A2|Op[2]~0\ & (!\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|r0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[8]~28\,
	datad => \RF|r0\(8),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[8]~22\,
	regout => \RF|r4\(8));

-- Location: LC_X2_Y9_N1
\RF|r2[8]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[8]~23\ = (\RF|m2|Op[8]~22\ & ((\RF|r6\(8)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\RF|m2|Op[8]~22\ & (((R1_r2[8] & \Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(8),
	datab => \RF|m2|Op[8]~22\,
	datac => \Mux_RF_D3|Op[8]~28\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[8]~23\,
	regout => \RF|r2\(8));

-- Location: LC_X3_Y12_N7
\RF|r1[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[8]~28\ = (\select_Mux_RF_D3~combout\(2) & (\MEM_WB|ALU2_C|Op\(8) & (!\Mux_RF_D3|Op[5]~24_combout\))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[8]~27\))))
-- \RF|r1\(8) = DFFEAS(\Mux_RF_D3|Op[8]~28\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3b08",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU2_C|Op\(8),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[5]~24_combout\,
	datad => \Mux_RF_D3|Op[8]~27\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[8]~28\,
	regout => \RF|r1\(8));

-- Location: LC_X3_Y8_N6
\RF|r3[8]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[8]~20\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[8]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(8),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op[8]~28\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[8]~20\,
	regout => \RF|r3\(8));

-- Location: LC_X4_Y6_N4
\RF|r7[8]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(8) = DFFEAS((((\Mux_RF_D3|Op[8]~28\))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op[8]~28\,
	aclr => GND,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(8));

-- Location: LC_X3_Y6_N2
\RF|r5[8]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[8]~21\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[8]~20\ & ((\RF|r7\(8)))) # (!\RF|m2|Op[8]~20\ & (R1_r5[8])))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|m2|Op[8]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|m2|Op[8]~20\,
	datac => \Mux_RF_D3|Op[8]~28\,
	datad => \RF|r7\(8),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[8]~21\,
	regout => \RF|r5\(8));

-- Location: LC_X3_Y6_N4
\RR_EX|RF_D2|Op[8]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(8) = DFFEAS((\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[8]~21\)))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[8]~23\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[8]~23\,
	datad => \RF|m2|Op[8]~21\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(8));

-- Location: LC_X6_Y6_N2
\Mux_ALU_A|Op[8]~8\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[8]~8_combout\ = ((\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D2|Op\(8))) # (!\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D1|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D2|Op\(8),
	datad => \RR_EX|RF_D1|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[8]~8_combout\);

-- Location: LC_X3_Y6_N8
\Mux_ALU_B|Op[8]~15\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[8]~15_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(7))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|RF_D2|Op\(7),
	datac => \RR_EX|RF_D2|Op\(8),
	datad => \select_Mux_ALU_B~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[8]~15_combout\);

-- Location: LC_X3_Y6_N9
\Mux_ALU_B|Op[8]~16\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[8]~16_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\RR_EX|five_zero|Op\(2))) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[8]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \RR_EX|five_zero|Op\(2),
	datad => \Mux_ALU_B|Op[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[8]~16_combout\);

-- Location: LC_X7_Y8_N4
\ALU_1|Op[8]~7\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[8]~7_combout\ = (\ALU_1|Equal0~0_combout\ & (\ALU_1|c~6_combout\ $ (\Mux_ALU_A|Op[8]~8_combout\ $ (\Mux_ALU_B|Op[8]~16_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_B|Op[8]~16_combout\) # (!\Mux_ALU_A|Op[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "963f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|c~6_combout\,
	datab => \Mux_ALU_A|Op[8]~8_combout\,
	datac => \Mux_ALU_B|Op[8]~16_combout\,
	datad => \ALU_1|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[8]~7_combout\);

-- Location: LC_X7_Y8_N9
\EX_MEM|ALU_C|Op[8]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(8) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[8]~7_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(8)))))
-- \EX_MEM|ALU_C|Op\(8) = DFFEAS(\ALU_1|Op\(8), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ALU_1|Op[8]~7_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(8),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(8),
	regout => \EX_MEM|ALU_C|Op\(8));

-- Location: LC_X7_Y11_N1
\MEM_WB|ALU_C|Op[8]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|ALU_C|Op\(8) = DFFEAS((((\EX_MEM|ALU_C|Op\(8)))), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \EX_MEM|ALU_C|Op\(8),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|ALU_C|Op\(8));

-- Location: LC_X3_Y12_N1
\MEM_WB|eight_zero|Op[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[8]~26\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1)) # ((Y4_Op[3])))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU_C|Op\(8)))))
-- \MEM_WB|eight_zero|Op\(3) = DFFEAS(\Mux_RF_D3|Op[8]~26\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|eight_zero|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|eight_zero|Op\(1),
	datad => \MEM_WB|ALU_C|Op\(8),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[8]~26\,
	regout => \MEM_WB|eight_zero|Op\(3));

-- Location: LC_X5_Y13_N7
\ID_RR|PC|Op[8]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(8) = DFFEAS((((\PC|Op\(8)))), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \PC|Op\(8),
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(8));

-- Location: LC_X4_Y12_N9
\EX_MEM|PC|Op[8]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(8) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(8),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(8));

-- Location: LC_X6_Y6_N4
\EX_MEM|RF_D2|Op[8]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(8) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(8), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(8),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(8));

-- Location: LC_X6_Y6_N9
\DMem|mem~319\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[8]~4\ = ((\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(8))) # (!\select_Mux_DMem_Din~combout\ & ((\EX_MEM|RF_D1|Op\(8)))))
-- \DMem|mem~319_regout\ = DFFEAS(\Mux_DMem_Din|Op[8]~4\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_DMem_Din~combout\,
	datac => \EX_MEM|RF_D2|Op\(8),
	datad => \EX_MEM|RF_D1|Op\(8),
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[8]~4\,
	regout => \DMem|mem~319_regout\);

-- Location: LC_X18_Y3_N0
\DMem|mem~1007\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1007_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1007_regout\);

-- Location: LC_X17_Y2_N5
\DMem|mem~815\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~815_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~815_regout\);

-- Location: LC_X16_Y4_N1
\DMem|mem~943\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1246\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L921Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~815_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~815_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1246\,
	regout => \DMem|mem~943_regout\);

-- Location: LC_X16_Y4_N0
\DMem|mem~879\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1247\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1246\ & (\DMem|mem~1007_regout\)) # (!\DMem|mem~1246\ & ((D1L857Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1246\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1007_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1246\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1247\,
	regout => \DMem|mem~879_regout\);

-- Location: LC_X20_Y5_N5
\DMem|mem~1039\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1039_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1039_regout\);

-- Location: LC_X20_Y3_N0
\DMem|mem~847\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~847_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~847_regout\);

-- Location: LC_X20_Y4_N8
\DMem|mem~975\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1253\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L953Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~847_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~847_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1253\,
	regout => \DMem|mem~975_regout\);

-- Location: LC_X20_Y4_N0
\DMem|mem~911\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1254\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1253\ & (\DMem|mem~1039_regout\)) # (!\DMem|mem~1253\ & ((D1L889Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1253\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1039_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1253\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1254\,
	regout => \DMem|mem~911_regout\);

-- Location: LC_X16_Y8_N0
\DMem|mem~991\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~991_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~991_regout\);

-- Location: LC_X20_Y9_N7
\DMem|mem~799\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~799_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~799_regout\);

-- Location: LC_X15_Y7_N9
\DMem|mem~863\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1250\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L841Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~799_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~799_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1250\,
	regout => \DMem|mem~863_regout\);

-- Location: LC_X15_Y7_N6
\DMem|mem~927\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1251\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1250\ & (\DMem|mem~991_regout\)) # (!\DMem|mem~1250\ & ((D1L905Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1250\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~991_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1250\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1251\,
	regout => \DMem|mem~927_regout\);

-- Location: LC_X18_Y5_N5
\DMem|mem~1023\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1023_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1023_regout\);

-- Location: LC_X20_Y8_N6
\DMem|mem~831\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~831_regout\ = DFFEAS((((\Mux_DMem_Din|Op[8]~4\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~831_regout\);

-- Location: LC_X19_Y7_N3
\DMem|mem~895\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1248\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L873Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~831_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~831_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1248\,
	regout => \DMem|mem~895_regout\);

-- Location: LC_X19_Y7_N4
\DMem|mem~959\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1249\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1248\ & (\DMem|mem~1023_regout\)) # (!\DMem|mem~1248\ & ((D1L937Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1248\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1023_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1248\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1249\,
	regout => \DMem|mem~959_regout\);

-- Location: LC_X15_Y7_N3
\DMem|mem~1252\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1252_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((\DMem|mem~1249\)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1251\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1251\,
	datad => \DMem|mem~1249\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1252_combout\);

-- Location: LC_X15_Y7_N4
\DMem|mem~1255\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1255_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1252_combout\ & ((\DMem|mem~1254\))) # (!\DMem|mem~1252_combout\ & (\DMem|mem~1247\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1247\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1254\,
	datad => \DMem|mem~1252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1255_combout\);

-- Location: LC_X7_Y5_N5
\DMem|mem~511\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~511_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~511_regout\);

-- Location: LC_X10_Y6_N8
\DMem|mem~447\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1215\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L425Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~319_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~319_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1215\,
	regout => \DMem|mem~447_regout\);

-- Location: LC_X10_Y6_N5
\DMem|mem~383\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1216\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1215\ & (\DMem|mem~511_regout\)) # (!\DMem|mem~1215\ & ((D1L361Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1215\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~511_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1215\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1216\,
	regout => \DMem|mem~383_regout\);

-- Location: LC_X9_Y4_N7
\DMem|mem~527\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~527_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~527_regout\);

-- Location: LC_X6_Y4_N0
\DMem|mem~335\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~335_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~335_regout\);

-- Location: LC_X8_Y4_N9
\DMem|mem~399\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1222\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L377Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~335_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~335_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1222\,
	regout => \DMem|mem~399_regout\);

-- Location: LC_X8_Y4_N0
\DMem|mem~463\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1223\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1222\ & (\DMem|mem~527_regout\)) # (!\DMem|mem~1222\ & ((D1L441Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1222\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~527_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1222\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1223\,
	regout => \DMem|mem~463_regout\);

-- Location: LC_X8_Y6_N2
\DMem|mem~495\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~495_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~495_regout\);

-- Location: LC_X8_Y6_N5
\DMem|mem~303\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~303_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~303_regout\);

-- Location: LC_X9_Y6_N6
\DMem|mem~367\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1217\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L345Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~303_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~303_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1217\,
	regout => \DMem|mem~367_regout\);

-- Location: LC_X9_Y6_N7
\DMem|mem~431\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1218\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1217\ & (\DMem|mem~495_regout\)) # (!\DMem|mem~1217\ & ((D1L409Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1217\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~495_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1217\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1218\,
	regout => \DMem|mem~431_regout\);

-- Location: LC_X8_Y8_N8
\DMem|mem~479\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~479_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~479_regout\);

-- Location: LC_X10_Y5_N1
\DMem|mem~287\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~287_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~287_regout\);

-- Location: LC_X10_Y8_N2
\DMem|mem~415\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1219\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L393Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~287_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~287_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1219\,
	regout => \DMem|mem~415_regout\);

-- Location: LC_X10_Y8_N7
\DMem|mem~351\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1220\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1219\ & (\DMem|mem~479_regout\)) # (!\DMem|mem~1219\ & ((D1L329Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1219\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~479_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1219\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1220\,
	regout => \DMem|mem~351_regout\);

-- Location: LC_X9_Y6_N9
\DMem|mem~1221\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1221_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1218\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1220\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1218\,
	datad => \DMem|mem~1220\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1221_combout\);

-- Location: LC_X9_Y6_N0
\DMem|mem~1224\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1224_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1221_combout\ & ((\DMem|mem~1223\))) # (!\DMem|mem~1221_combout\ & (\DMem|mem~1216\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1216\,
	datac => \DMem|mem~1223\,
	datad => \DMem|mem~1221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1224_combout\);

-- Location: LC_X16_Y12_N3
\DMem|mem~783\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~783_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~783_regout\);

-- Location: LC_X17_Y12_N0
\DMem|mem~735\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~735_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~735_regout\);

-- Location: LC_X15_Y12_N8
\DMem|mem~751\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1232\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L729Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~735_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~735_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1232\,
	regout => \DMem|mem~751_regout\);

-- Location: LC_X15_Y12_N9
\DMem|mem~767\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1233\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1232\ & (\DMem|mem~783_regout\)) # (!\DMem|mem~1232\ & ((D1L745Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1232\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~783_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1232\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1233\,
	regout => \DMem|mem~767_regout\);

-- Location: LC_X19_Y2_N4
\DMem|mem~719\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~719_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~719_regout\);

-- Location: LC_X19_Y5_N5
\DMem|mem~671\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~671_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~671_regout\);

-- Location: LC_X15_Y5_N9
\DMem|mem~703\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1227\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L681Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~671_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~671_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1227\,
	regout => \DMem|mem~703_regout\);

-- Location: LC_X15_Y5_N2
\DMem|mem~687\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1228\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1227\ & (\DMem|mem~719_regout\)) # (!\DMem|mem~1227\ & ((D1L665Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1227\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~719_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1227\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1228\,
	regout => \DMem|mem~687_regout\);

-- Location: LC_X20_Y8_N4
\DMem|mem~591\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~591_regout\ = DFFEAS((((\Mux_DMem_Din|Op[8]~4\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~591_regout\);

-- Location: LC_X13_Y12_N2
\DMem|mem~543\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~543_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~543_regout\);

-- Location: LC_X12_Y8_N1
\DMem|mem~575\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1229\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L553Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~543_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~543_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1229\,
	regout => \DMem|mem~575_regout\);

-- Location: LC_X12_Y8_N9
\DMem|mem~559\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1230\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1229\ & (\DMem|mem~591_regout\)) # (!\DMem|mem~1229\ & ((D1L537Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1229\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~591_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1229\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1230\,
	regout => \DMem|mem~559_regout\);

-- Location: LC_X14_Y7_N6
\DMem|mem~1231\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1231_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1228\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1230\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1228\,
	datad => \DMem|mem~1230\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1231_combout\);

-- Location: LC_X8_Y8_N3
\DMem|mem~655\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~655_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~655_regout\);

-- Location: LC_X8_Y9_N7
\DMem|mem~607\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~607_regout\ = DFFEAS((((\Mux_DMem_Din|Op[8]~4\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~607_regout\);

-- Location: LC_X9_Y8_N9
\DMem|mem~623\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1225\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L601Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~607_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~607_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1225\,
	regout => \DMem|mem~623_regout\);

-- Location: LC_X9_Y8_N5
\DMem|mem~639\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1226\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1225\ & (\DMem|mem~655_regout\)) # (!\DMem|mem~1225\ & ((D1L617Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1225\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~655_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1225\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1226\,
	regout => \DMem|mem~639_regout\);

-- Location: LC_X14_Y7_N5
\DMem|mem~1234\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1234_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1231_combout\ & (\DMem|mem~1233\)) # (!\DMem|mem~1231_combout\ & ((\DMem|mem~1226\))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1233\,
	datac => \DMem|mem~1231_combout\,
	datad => \DMem|mem~1226\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1234_combout\);

-- Location: LC_X15_Y2_N1
\DMem|mem~207\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~207_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~207_regout\);

-- Location: LC_X18_Y3_N7
\DMem|mem~159\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~159_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~159_regout\);

-- Location: LC_X16_Y5_N3
\DMem|mem~175\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1235\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L153Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~159_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~159_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1235\,
	regout => \DMem|mem~175_regout\);

-- Location: LC_X16_Y5_N4
\DMem|mem~191\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1236\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1235\ & (\DMem|mem~207_regout\)) # (!\DMem|mem~1235\ & ((D1L169Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1235\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~207_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1235\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1236\,
	regout => \DMem|mem~191_regout\);

-- Location: LC_X10_Y12_N8
\DMem|mem~271\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~271_regout\ = DFFEAS((((\Mux_DMem_Din|Op[8]~4\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~271_regout\);

-- Location: LC_X10_Y12_N9
\DMem|mem~223\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~223_regout\ = DFFEAS((((\Mux_DMem_Din|Op[8]~4\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~223_regout\);

-- Location: LC_X12_Y12_N7
\DMem|mem~255\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1242\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L233Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~223_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~223_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1242\,
	regout => \DMem|mem~255_regout\);

-- Location: LC_X12_Y12_N8
\DMem|mem~239\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1243\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1242\ & (\DMem|mem~271_regout\)) # (!\DMem|mem~1242\ & ((D1L217Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1242\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~271_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1242\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1243\,
	regout => \DMem|mem~239_regout\);

-- Location: LC_X14_Y9_N7
\DMem|mem~79\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~79_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~79_regout\);

-- Location: LC_X13_Y9_N7
\DMem|mem~31\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~31_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[8]~4\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~31_regout\);

-- Location: LC_X17_Y10_N0
\DMem|mem~47\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~47_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[8]~4\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~47_regout\);

-- Location: LC_X14_Y9_N8
\DMem|mem~1239\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1239_combout\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\) # (!\DMem|mem~47_regout\)))) # (!\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~31_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~31_regout\,
	datab => \DMem|mem~47_regout\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1239_combout\);

-- Location: LC_X14_Y9_N9
\DMem|mem~63\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1240\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1239_combout\ & (\DMem|mem~79_regout\)) # (!\DMem|mem~1239_combout\ & ((D1L41Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~79_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \DMem|mem~1239_combout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1240\,
	regout => \DMem|mem~63_regout\);

-- Location: LC_X13_Y8_N2
\DMem|mem~95\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~95_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~95_regout\);

-- Location: LC_X15_Y8_N3
\DMem|mem~127\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1237\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L105Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~95_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~95_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1237\,
	regout => \DMem|mem~127_regout\);

-- Location: LC_X15_Y2_N8
\DMem|mem~143\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~143_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[8]~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~143_regout\);

-- Location: LC_X15_Y8_N0
\DMem|mem~111\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1238\ = (\DMem|mem~1237\ & ((\DMem|mem~143_regout\) # ((!\Mux_DMem_A|Op[0]~3\)))) # (!\DMem|mem~1237\ & (((D1L89Q & \Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1237\,
	datab => \DMem|mem~143_regout\,
	datac => \Mux_DMem_Din|Op[8]~4\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1238\,
	regout => \DMem|mem~111_regout\);

-- Location: LC_X15_Y9_N8
\DMem|mem~1241\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1241_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\) # ((\DMem|mem~1238\)))) # (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1240\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1240\,
	datad => \DMem|mem~1238\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1241_combout\);

-- Location: LC_X15_Y9_N9
\DMem|mem~1244\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1244_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1241_combout\ & ((\DMem|mem~1243\))) # (!\DMem|mem~1241_combout\ & (\DMem|mem~1236\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1236\,
	datac => \DMem|mem~1243\,
	datad => \DMem|mem~1241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1244_combout\);

-- Location: LC_X14_Y7_N2
\DMem|mem~1245\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1245_combout\ = (\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\) # ((\DMem|mem~1234_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1234_combout\,
	datad => \DMem|mem~1244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1245_combout\);

-- Location: LC_X14_Y7_N3
\MEM_WB|DMem_D|Op[8]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(8) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1245_combout\ & (\DMem|mem~1255_combout\)) # (!\DMem|mem~1245_combout\ & ((\DMem|mem~1224_combout\))))) # (!\Mux_DMem_A|Op[4]~4\ & (((\DMem|mem~1245_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1255_combout\,
	datac => \DMem|mem~1224_combout\,
	datad => \DMem|mem~1245_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(8));

-- Location: LC_X3_Y12_N6
\MEM_WB|PC|Op[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[8]~27\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[8]~26\ & (J16_Op[8])) # (!\Mux_RF_D3|Op[8]~26\ & ((\MEM_WB|DMem_D|Op\(8)))))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[8]~26\,
	datac => \EX_MEM|PC|Op\(8),
	datad => \MEM_WB|DMem_D|Op\(8),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[8]~27\,
	regout => \MEM_WB|PC|Op\(8));

-- Location: LC_X3_Y9_N3
\RF|r0[8]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(8) = DFFEAS((((\Mux_RF_D3|Op[8]~28\))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op[8]~28\,
	aclr => GND,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(8));

-- Location: LC_X3_Y7_N5
\RR_EX|RF_D1|Op[8]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(8) = DFFEAS((\RF|m1|Op[8]~16\ & (((\RF|r7\(8))) # (!\Mux_RF_A1|Op[0]~1\))) # (!\RF|m1|Op[8]~16\ & (\Mux_RF_A1|Op[0]~1\ & ((\RF|r1\(8))))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m1|Op[8]~16\,
	datab => \Mux_RF_A1|Op[0]~1\,
	datac => \RF|r7\(8),
	datad => \RF|r1\(8),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(8));

-- Location: LC_X6_Y6_N8
\EX_MEM|RF_D1|Op[8]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(8) = DFFEAS((((\RR_EX|RF_D1|Op\(8)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D1|Op\(8),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(8));

-- Location: LC_X9_Y12_N6
\EX_MEM|inc|Op[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[8]~8\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[8])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(8),
	datad => \EX_MEM|RF_D1|Op\(8),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[8]~8\,
	regout => \EX_MEM|inc|Op\(8));

-- Location: LC_X6_Y11_N4
\ALU_2|c~8\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~8_combout\ = (\Mux_ALU2_A|Op[6]~6\ & (((\Mux_ALU2_B|Op[6]~4_combout\) # (\ALU_2|c~7_combout\)))) # (!\Mux_ALU2_A|Op[6]~6\ & (((\Mux_ALU2_B|Op[6]~4_combout\ & \ALU_2|c~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[6]~6\,
	datac => \Mux_ALU2_B|Op[6]~4_combout\,
	datad => \ALU_2|c~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~8_combout\);

-- Location: LC_X6_Y11_N5
\ALU_2|c~9\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~9_combout\ = ((\Mux_ALU2_A|Op[7]~7\ & ((\Mux_ALU2_B|Op[0]~1_combout\) # (\ALU_2|c~8_combout\))) # (!\Mux_ALU2_A|Op[7]~7\ & (\Mux_ALU2_B|Op[0]~1_combout\ & \ALU_2|c~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU2_A|Op[7]~7\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~9_combout\);

-- Location: LC_X4_Y11_N3
\ALU_2|Op[8]~7\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[8]~7_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[8]~8\ $ (\Mux_ALU2_B|Op[0]~1_combout\ $ (\ALU_2|c~9_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[0]~1_combout\)) # (!\Mux_ALU2_A|Op[8]~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_2|Equal0~0_combout\,
	datab => \Mux_ALU2_A|Op[8]~8\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[8]~7_combout\);

-- Location: LC_X4_Y11_N9
\MEM_WB|ALU2_C|Op[8]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(8) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[8]~7_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(8)))))
-- \MEM_WB|ALU2_C|Op\(8) = DFFEAS(\ALU_2|Op\(8), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[8]~7_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(8),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(8),
	regout => \MEM_WB|ALU2_C|Op\(8));

-- Location: LC_X8_Y12_N4
\MEM_WB|RF_D2|Op[8]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[8]~8\ = (\select_Mux_jump_loc~combout\(1) & ((\select_Mux_jump_loc~combout\(0)) # ((J17_Op[8])))) # (!\select_Mux_jump_loc~combout\(1) & (!\select_Mux_jump_loc~combout\(0) & ((\inc|Op\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(1),
	datab => \select_Mux_jump_loc~combout\(0),
	datac => \EX_MEM|RF_D2|Op\(8),
	datad => \inc|Op\(8),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[8]~8\,
	regout => \MEM_WB|RF_D2|Op\(8));

-- Location: LC_X8_Y12_N5
\PC|Op[8]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(8) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[8]~8\ & ((\MEM_WB|ALU_C|Op\(8)))) # (!\Mux_jump_loc|Op[8]~8\ & (\MEM_WB|ALU2_C|Op\(8))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[8]~8\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU2_C|Op\(8),
	datab => \select_Mux_jump_loc~combout\(0),
	datac => \MEM_WB|ALU_C|Op\(8),
	datad => \Mux_jump_loc|Op[8]~8\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(8));

-- Location: LC_X7_Y12_N1
\inc|Add0~25\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~25_combout\ = (\PC|Op\(9) $ ((!(!\inc|Add0~17\ & \inc|Add0~22\) # (\inc|Add0~17\ & \inc|Add0~22COUT1_81\))))
-- \inc|Add0~27\ = CARRY(((\PC|Op\(9) & !\inc|Add0~22\)))
-- \inc|Add0~27COUT1_82\ = CARRY(((\PC|Op\(9) & !\inc|Add0~22COUT1_81\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(9),
	cin => \inc|Add0~17\,
	cin0 => \inc|Add0~22\,
	cin1 => \inc|Add0~22COUT1_81\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~25_combout\,
	cout0 => \inc|Add0~27\,
	cout1 => \inc|Add0~27COUT1_82\);

-- Location: LC_X7_Y13_N2
\ID_RR|inc|Op[9]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(9) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~25_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(9))))
-- \ID_RR|inc|Op\(9) = DFFEAS(\inc|Op\(9), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(9),
	datac => \inc|Add0~25_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(9),
	regout => \ID_RR|inc|Op\(9));

-- Location: LC_X8_Y9_N5
\DMem|mem~608\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[9]~5\ = (\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D2|Op\(9))))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(9)))))
-- \DMem|mem~608_regout\ = DFFEAS(\Mux_DMem_Din|Op[9]~5\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datac => \EX_MEM|RF_D2|Op\(9),
	datad => \EX_MEM|RF_D1|Op\(9),
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[9]~5\,
	regout => \DMem|mem~608_regout\);

-- Location: LC_X8_Y8_N9
\DMem|mem~656\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~656_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~656_regout\);

-- Location: LC_X9_Y8_N2
\DMem|mem~624\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1257\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L602Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~608_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~608_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1257\,
	regout => \DMem|mem~624_regout\);

-- Location: LC_X9_Y8_N0
\DMem|mem~640\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1258\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1257\ & (\DMem|mem~656_regout\)) # (!\DMem|mem~1257\ & ((D1L618Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1257\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~656_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1257\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1258\,
	regout => \DMem|mem~640_regout\);

-- Location: LC_X19_Y2_N3
\DMem|mem~720\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~720_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~720_regout\);

-- Location: LC_X19_Y5_N1
\DMem|mem~672\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~672_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~672_regout\);

-- Location: LC_X15_Y5_N8
\DMem|mem~704\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1259\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L682Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~672_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~672_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1259\,
	regout => \DMem|mem~704_regout\);

-- Location: LC_X15_Y5_N5
\DMem|mem~688\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1260\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1259\ & (\DMem|mem~720_regout\)) # (!\DMem|mem~1259\ & ((D1L666Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1259\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~720_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1259\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1260\,
	regout => \DMem|mem~688_regout\);

-- Location: LC_X20_Y12_N9
\DMem|mem~592\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~592_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~592_regout\);

-- Location: LC_X19_Y4_N2
\DMem|mem~544\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~544_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~544_regout\);

-- Location: LC_X16_Y9_N1
\DMem|mem~576\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1261\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L554Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~544_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~544_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1261\,
	regout => \DMem|mem~576_regout\);

-- Location: LC_X16_Y9_N2
\DMem|mem~560\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1262\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1261\ & (\DMem|mem~592_regout\)) # (!\DMem|mem~1261\ & ((D1L538Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1261\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~592_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1261\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1262\,
	regout => \DMem|mem~560_regout\);

-- Location: LC_X15_Y5_N6
\DMem|mem~1263\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1263_combout\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1260\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1262\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1260\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \DMem|mem~1262\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1263_combout\);

-- Location: LC_X16_Y12_N1
\DMem|mem~784\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~784_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~784_regout\);

-- Location: LC_X16_Y13_N9
\DMem|mem~736\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~736_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~736_regout\);

-- Location: LC_X15_Y12_N1
\DMem|mem~752\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1264\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L730Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~736_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~736_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1264\,
	regout => \DMem|mem~752_regout\);

-- Location: LC_X15_Y12_N7
\DMem|mem~768\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1265\ = (\DMem|mem~1264\ & ((\DMem|mem~784_regout\) # ((!\Mux_DMem_A|Op[1]~2\)))) # (!\DMem|mem~1264\ & (((D1L746Q & \Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~784_regout\,
	datab => \DMem|mem~1264\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1265\,
	regout => \DMem|mem~768_regout\);

-- Location: LC_X14_Y5_N0
\DMem|mem~1266\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1266_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1263_combout\ & ((\DMem|mem~1265\))) # (!\DMem|mem~1263_combout\ & (\DMem|mem~1258\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1258\,
	datac => \DMem|mem~1263_combout\,
	datad => \DMem|mem~1265\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1266_combout\);

-- Location: LC_X6_Y4_N2
\DMem|mem~336\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~336_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~336_regout\);

-- Location: LC_X12_Y4_N5
\DMem|mem~400\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1274\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L378Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~336_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~336_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1274\,
	regout => \DMem|mem~400_regout\);

-- Location: LC_X11_Y4_N3
\DMem|mem~528\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~528_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~528_regout\);

-- Location: LC_X13_Y4_N1
\DMem|mem~464\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1275\ = (\DMem|mem~1274\ & ((\DMem|mem~528_regout\) # ((!\Mux_DMem_A|Op[3]~1\)))) # (!\DMem|mem~1274\ & (((D1L442Q & \Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1274\,
	datab => \DMem|mem~528_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1275\,
	regout => \DMem|mem~464_regout\);

-- Location: LC_X7_Y5_N9
\DMem|mem~512\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~512_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~512_regout\);

-- Location: LC_X14_Y3_N2
\DMem|mem~320\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~320_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~320_regout\);

-- Location: LC_X13_Y5_N1
\DMem|mem~448\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1267\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L426Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~320_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~320_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1267\,
	regout => \DMem|mem~448_regout\);

-- Location: LC_X13_Y5_N2
\DMem|mem~384\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1268\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1267\ & (\DMem|mem~512_regout\)) # (!\DMem|mem~1267\ & ((D1L362Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1267\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~512_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1267\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1268\,
	regout => \DMem|mem~384_regout\);

-- Location: LC_X7_Y5_N2
\DMem|mem~496\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~496_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~496_regout\);

-- Location: LC_X8_Y6_N7
\DMem|mem~304\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~304_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~304_regout\);

-- Location: LC_X10_Y7_N2
\DMem|mem~368\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1269\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L346Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~304_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~304_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1269\,
	regout => \DMem|mem~368_regout\);

-- Location: LC_X10_Y7_N7
\DMem|mem~432\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1270\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1269\ & (\DMem|mem~496_regout\)) # (!\DMem|mem~1269\ & ((D1L410Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1269\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~496_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1269\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1270\,
	regout => \DMem|mem~432_regout\);

-- Location: LC_X8_Y8_N0
\DMem|mem~480\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~480_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~480_regout\);

-- Location: LC_X10_Y5_N3
\DMem|mem~288\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~288_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~288_regout\);

-- Location: LC_X10_Y5_N4
\DMem|mem~416\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1271\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L394Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~288_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~288_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1271\,
	regout => \DMem|mem~416_regout\);

-- Location: LC_X14_Y5_N8
\DMem|mem~352\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1272\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1271\ & (\DMem|mem~480_regout\)) # (!\DMem|mem~1271\ & ((D1L330Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1271\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~480_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1271\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1272\,
	regout => \DMem|mem~352_regout\);

-- Location: LC_X14_Y5_N9
\DMem|mem~1273\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1273_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1270\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1272\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1270\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \DMem|mem~1272\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1273_combout\);

-- Location: LC_X14_Y5_N5
\DMem|mem~1276\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1276_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1273_combout\ & (\DMem|mem~1275\)) # (!\DMem|mem~1273_combout\ & ((\DMem|mem~1268\))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1275\,
	datab => \DMem|mem~1268\,
	datac => \Mux_DMem_A|Op[1]~2\,
	datad => \DMem|mem~1273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1276_combout\);

-- Location: LC_X13_Y13_N0
\DMem|mem~272\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~272_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~272_regout\);

-- Location: LC_X13_Y13_N6
\DMem|mem~224\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~224_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~224_regout\);

-- Location: LC_X17_Y9_N2
\DMem|mem~256\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1284\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L234Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~224_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~224_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1284\,
	regout => \DMem|mem~256_regout\);

-- Location: LC_X17_Y9_N0
\DMem|mem~240\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1285\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1284\ & (\DMem|mem~272_regout\)) # (!\DMem|mem~1284\ & ((D1L218Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1284\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~272_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1284\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1285\,
	regout => \DMem|mem~240_regout\);

-- Location: LC_X19_Y2_N8
\DMem|mem~208\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~208_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~208_regout\);

-- Location: LC_X18_Y3_N8
\DMem|mem~160\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~160_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~160_regout\);

-- Location: LC_X17_Y4_N1
\DMem|mem~176\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1277\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L154Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~160_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~160_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1277\,
	regout => \DMem|mem~176_regout\);

-- Location: LC_X17_Y4_N0
\DMem|mem~192\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1278\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1277\ & (\DMem|mem~208_regout\)) # (!\DMem|mem~1277\ & ((D1L170Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1277\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~208_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1277\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1278\,
	regout => \DMem|mem~192_regout\);

-- Location: LC_X14_Y2_N8
\DMem|mem~144\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~144_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~144_regout\);

-- Location: LC_X14_Y4_N1
\DMem|mem~96\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~96_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~96_regout\);

-- Location: LC_X12_Y5_N3
\DMem|mem~128\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1279\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L106Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~96_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~96_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1279\,
	regout => \DMem|mem~128_regout\);

-- Location: LC_X12_Y5_N4
\DMem|mem~112\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1280\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1279\ & (\DMem|mem~144_regout\)) # (!\DMem|mem~1279\ & ((D1L90Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1279\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~144_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1279\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1280\,
	regout => \DMem|mem~112_regout\);

-- Location: LC_X19_Y8_N3
\DMem|mem~80\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~80_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~80_regout\);

-- Location: LC_X13_Y10_N8
\DMem|mem~48\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~48_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~48_regout\);

-- Location: LC_X13_Y9_N5
\DMem|mem~32\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1281\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~48_regout\)) # (!\Mux_DMem_A|Op[0]~3\ & ((D1L10Q)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~48_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1281\,
	regout => \DMem|mem~32_regout\);

-- Location: LC_X13_Y9_N6
\DMem|mem~64\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1282\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1281\ & (\DMem|mem~80_regout\)) # (!\DMem|mem~1281\ & ((D1L42Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1281\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~80_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1281\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1282\,
	regout => \DMem|mem~64_regout\);

-- Location: LC_X14_Y5_N1
\DMem|mem~1283\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1283_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\) # ((\DMem|mem~1280\)))) # (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1282\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1280\,
	datad => \DMem|mem~1282\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1283_combout\);

-- Location: LC_X14_Y5_N6
\DMem|mem~1286\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1286_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1283_combout\ & (\DMem|mem~1285\)) # (!\DMem|mem~1283_combout\ & ((\DMem|mem~1278\))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1285\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1278\,
	datad => \DMem|mem~1283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1286_combout\);

-- Location: LC_X14_Y5_N7
\DMem|mem~1287\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1287_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\)) # (!\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1276_combout\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1286_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1276_combout\,
	datad => \DMem|mem~1286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1287_combout\);

-- Location: LC_X16_Y2_N2
\DMem|mem~1008\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1008_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1008_regout\);

-- Location: LC_X16_Y2_N6
\DMem|mem~816\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~816_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~816_regout\);

-- Location: LC_X16_Y4_N5
\DMem|mem~944\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1288\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L922Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~816_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~816_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1288\,
	regout => \DMem|mem~944_regout\);

-- Location: LC_X16_Y4_N6
\DMem|mem~880\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1289\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1288\ & (\DMem|mem~1008_regout\)) # (!\DMem|mem~1288\ & ((D1L858Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1288\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1008_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1288\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1289\,
	regout => \DMem|mem~880_regout\);

-- Location: LC_X19_Y5_N8
\DMem|mem~1040\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1040_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1040_regout\);

-- Location: LC_X20_Y6_N2
\DMem|mem~848\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~848_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~848_regout\);

-- Location: LC_X11_Y5_N7
\DMem|mem~976\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1295\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L954Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~848_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~848_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1295\,
	regout => \DMem|mem~976_regout\);

-- Location: LC_X11_Y5_N0
\DMem|mem~912\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1296\ = (\DMem|mem~1295\ & ((\DMem|mem~1040_regout\) # ((!\Mux_DMem_A|Op[2]~0\)))) # (!\DMem|mem~1295\ & (((D1L890Q & \Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1040_regout\,
	datab => \DMem|mem~1295\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1296\,
	regout => \DMem|mem~912_regout\);

-- Location: LC_X19_Y11_N8
\DMem|mem~1024\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1024_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1024_regout\);

-- Location: LC_X20_Y8_N2
\DMem|mem~832\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~832_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~832_regout\);

-- Location: LC_X19_Y7_N8
\DMem|mem~896\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1290\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L874Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~832_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~832_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1290\,
	regout => \DMem|mem~896_regout\);

-- Location: LC_X19_Y7_N9
\DMem|mem~960\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1291\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1290\ & (\DMem|mem~1024_regout\)) # (!\DMem|mem~1290\ & ((D1L938Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1290\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1024_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1290\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1291\,
	regout => \DMem|mem~960_regout\);

-- Location: LC_X16_Y8_N9
\DMem|mem~992\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~992_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[9]~5\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~992_regout\);

-- Location: LC_X19_Y9_N1
\DMem|mem~800\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~800_regout\ = DFFEAS((((\Mux_DMem_Din|Op[9]~5\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[9]~5\,
	aclr => GND,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~800_regout\);

-- Location: LC_X18_Y9_N5
\DMem|mem~864\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1292\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L842Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~800_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~800_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1292\,
	regout => \DMem|mem~864_regout\);

-- Location: LC_X18_Y9_N6
\DMem|mem~928\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1293\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1292\ & (\DMem|mem~992_regout\)) # (!\DMem|mem~1292\ & ((D1L906Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1292\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~992_regout\,
	datac => \Mux_DMem_Din|Op[9]~5\,
	datad => \DMem|mem~1292\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1293\,
	regout => \DMem|mem~928_regout\);

-- Location: LC_X14_Y5_N2
\DMem|mem~1294\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1294_combout\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1291\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1293\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1291\,
	datac => \Mux_DMem_A|Op[1]~2\,
	datad => \DMem|mem~1293\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1294_combout\);

-- Location: LC_X14_Y5_N3
\DMem|mem~1297\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1297_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1294_combout\ & ((\DMem|mem~1296\))) # (!\DMem|mem~1294_combout\ & (\DMem|mem~1289\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1289\,
	datac => \DMem|mem~1296\,
	datad => \DMem|mem~1294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1297_combout\);

-- Location: LC_X14_Y5_N4
\MEM_WB|DMem_D|Op[9]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(9) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1287_combout\ & ((\DMem|mem~1297_combout\))) # (!\DMem|mem~1287_combout\ & (\DMem|mem~1266_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (((\DMem|mem~1287_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1266_combout\,
	datac => \DMem|mem~1287_combout\,
	datad => \DMem|mem~1297_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(9));

-- Location: LC_X7_Y13_N9
\ID_RR|PC|Op[9]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(9) = DFFEAS((((\PC|Op\(9)))), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \PC|Op\(9),
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(9));

-- Location: LC_X8_Y13_N5
\EX_MEM|PC|Op[9]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(9) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(9),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(9));

-- Location: LC_X2_Y7_N6
\Mux_ALU_A|Op[9]~9\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[9]~9_combout\ = ((\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D2|Op\(9))) # (!\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D1|Op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D2|Op\(9),
	datad => \RR_EX|RF_D1|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[9]~9_combout\);

-- Location: LC_X7_Y7_N4
\ALU_1|c~7\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~7_combout\ = ((\Mux_ALU_B|Op[8]~16_combout\ & ((\Mux_ALU_A|Op[8]~8_combout\) # (\ALU_1|c~6_combout\))) # (!\Mux_ALU_B|Op[8]~16_combout\ & (\Mux_ALU_A|Op[8]~8_combout\ & \ALU_1|c~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[8]~16_combout\,
	datac => \Mux_ALU_A|Op[8]~8_combout\,
	datad => \ALU_1|c~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~7_combout\);

-- Location: LC_X6_Y9_N5
\Mux_ALU_B|Op[9]~17\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[9]~17_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(8))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(8),
	datad => \RR_EX|RF_D2|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[9]~17_combout\);

-- Location: LC_X6_Y9_N6
\Mux_ALU_B|Op[9]~18\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[9]~18_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\RR_EX|five_zero|Op\(2))) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|five_zero|Op\(2),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[9]~18_combout\);

-- Location: LC_X7_Y8_N5
\ALU_1|Op[9]~8\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[9]~8_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_A|Op[9]~9_combout\ $ (\ALU_1|c~7_combout\ $ (\Mux_ALU_B|Op[9]~18_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_B|Op[9]~18_combout\)) # (!\Mux_ALU_A|Op[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "957b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[9]~9_combout\,
	datab => \ALU_1|Equal0~0_combout\,
	datac => \ALU_1|c~7_combout\,
	datad => \Mux_ALU_B|Op[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[9]~8_combout\);

-- Location: LC_X7_Y8_N1
\EX_MEM|ALU_C|Op[9]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(9) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[9]~8_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(9)))))
-- \EX_MEM|ALU_C|Op\(9) = DFFEAS(\ALU_1|Op\(9), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[9]~8_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(9),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(9),
	regout => \EX_MEM|ALU_C|Op\(9));

-- Location: LC_X9_Y13_N7
\MEM_WB|ALU_C|Op[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[9]~29\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1)) # ((\MEM_WB|eight_zero|Op\(5))))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & (J18_Op[9])))
-- \MEM_WB|ALU_C|Op\(9) = DFFEAS(\Mux_RF_D3|Op[9]~29\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(9),
	datad => \MEM_WB|eight_zero|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[9]~29\,
	regout => \MEM_WB|ALU_C|Op\(9));

-- Location: LC_X9_Y13_N8
\MEM_WB|PC|Op[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[9]~30\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[9]~29\ & ((J16_Op[9]))) # (!\Mux_RF_D3|Op[9]~29\ & (\MEM_WB|DMem_D|Op\(9))))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[9]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \MEM_WB|DMem_D|Op\(9),
	datac => \EX_MEM|PC|Op\(9),
	datad => \Mux_RF_D3|Op[9]~29\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[9]~30\,
	regout => \MEM_WB|PC|Op\(9));

-- Location: LC_X4_Y10_N9
\RF|r1[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[9]~31\ = (\select_Mux_RF_D3~combout\(2) & (!\Mux_RF_D3|Op[5]~24_combout\ & (\MEM_WB|ALU2_C|Op\(9)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[9]~30\))))
-- \RF|r1\(9) = DFFEAS(\Mux_RF_D3|Op[9]~31\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7340",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~24_combout\,
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \MEM_WB|ALU2_C|Op\(9),
	datad => \Mux_RF_D3|Op[9]~30\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[9]~31\,
	regout => \RF|r1\(9));

-- Location: LC_X1_Y10_N1
\RF|r0[9]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[9]~18\ = (\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\) # ((\RF|r1\(9))))) # (!\Mux_RF_A1|Op[0]~1\ & (!\Mux_RF_A1|Op[2]~0_combout\ & (R1_r0[9])))
-- \RF|r0\(9) = DFFEAS(\RF|m1|Op[9]~18\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[9]~31\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[9]~31\,
	datad => \RF|r1\(9),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[9]~18\,
	regout => \RF|r0\(9));

-- Location: LC_X1_Y8_N9
\RF|r6[9]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(9) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[9]~31\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[9]~31\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(9));

-- Location: LC_X2_Y7_N1
\RR_EX|RF_D1|Op[9]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(9) = DFFEAS((\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|m1|Op[9]~18\ & (\RF|r7\(9))) # (!\RF|m1|Op[9]~18\ & ((\RF|r6\(9)))))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (((\RF|m1|Op[9]~18\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[2]~0_combout\,
	datab => \RF|r7\(9),
	datac => \RF|m1|Op[9]~18\,
	datad => \RF|r6\(9),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(9));

-- Location: LC_X4_Y9_N7
\EX_MEM|RF_D1|Op[9]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(9) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D1|Op\(9),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(9));

-- Location: LC_X6_Y13_N7
\EX_MEM|inc|Op[9]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[9]~9\ = (\select_Mux_ALU2_A~combout\ & (((J9_Op[9])))) # (!\select_Mux_ALU2_A~combout\ & (((\EX_MEM|RF_D1|Op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(9),
	datad => \EX_MEM|RF_D1|Op\(9),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[9]~9\,
	regout => \EX_MEM|inc|Op\(9));

-- Location: LC_X3_Y11_N0
\ALU_2|c~16\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~16_combout\ = (\Mux_ALU2_A|Op[7]~7\ & ((\Mux_ALU2_B|Op[0]~1_combout\) # ((\Mux_ALU2_A|Op[8]~8\ & \ALU_2|c~8_combout\)))) # (!\Mux_ALU2_A|Op[7]~7\ & (\Mux_ALU2_B|Op[0]~1_combout\ & ((\Mux_ALU2_A|Op[8]~8\) # (\ALU_2|c~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f8e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[7]~7\,
	datab => \Mux_ALU2_A|Op[8]~8\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~16_combout\);

-- Location: LC_X3_Y11_N1
\ALU_2|Op[9]~8\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[9]~8_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[9]~9\ $ (\Mux_ALU2_B|Op[0]~1_combout\ $ (\ALU_2|c~16_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[0]~1_combout\)) # (!\Mux_ALU2_A|Op[9]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[9]~9\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[9]~8_combout\);

-- Location: LC_X3_Y11_N9
\MEM_WB|ALU2_C|Op[9]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(9) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[9]~8_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(9)))))
-- \MEM_WB|ALU2_C|Op\(9) = DFFEAS(\ALU_2|Op\(9), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[9]~8_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(9),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(9),
	regout => \MEM_WB|ALU2_C|Op\(9));

-- Location: LC_X1_Y7_N2
\RF|r7[9]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(9) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[9]~31\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[9]~31\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(9));

-- Location: LC_X1_Y10_N3
\RF|r3[9]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[9]~25\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((R1_r3[9]) # (\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(9) & ((!\Mux_RF_A2|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r1\(9),
	datac => \Mux_RF_D3|Op[9]~31\,
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[9]~25\,
	regout => \RF|r3\(9));

-- Location: LC_X1_Y7_N1
\RF|r5[9]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[9]~26\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[9]~25\ & (\RF|r7\(9))) # (!\RF|m2|Op[9]~25\ & ((R1_r5[9]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[9]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r7\(9),
	datac => \Mux_RF_D3|Op[9]~31\,
	datad => \RF|m2|Op[9]~25\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[9]~26\,
	regout => \RF|r5\(9));

-- Location: LC_X1_Y9_N0
\RF|r4[9]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[9]~27\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[9]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(9) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r0\(9),
	datac => \Mux_RF_D3|Op[9]~31\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[9]~27\,
	regout => \RF|r4\(9));

-- Location: LC_X2_Y7_N8
\RF|r2[9]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[9]~28\ = (\RF|m2|Op[9]~27\ & (((\RF|r6\(9))) # (!\Mux_RF_A2|Op[1]~1_combout\))) # (!\RF|m2|Op[9]~27\ & (\Mux_RF_A2|Op[1]~1_combout\ & (R1_r2[9])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[9]~27\,
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[9]~31\,
	datad => \RF|r6\(9),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[9]~28\,
	regout => \RF|r2\(9));

-- Location: LC_X2_Y7_N0
\RR_EX|RF_D2|Op[9]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(9) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[9]~26\)) # (!\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[9]~28\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[9]~26\,
	datad => \RF|m2|Op[9]~28\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(9));

-- Location: LC_X6_Y9_N4
\EX_MEM|RF_D2|Op[9]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(9) = DFFEAS((((\RR_EX|RF_D2|Op\(9)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D2|Op\(9),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(9));

-- Location: LC_X7_Y11_N0
\MEM_WB|RF_D2|Op[9]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(9) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|RF_D2|Op\(9), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \EX_MEM|RF_D2|Op\(9),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(9));

-- Location: LC_X7_Y13_N0
\Mux_jump_loc|Op[9]~10\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[9]~10_combout\ = (\select_Mux_jump_loc~combout\(0) & ((\MEM_WB|ALU2_C|Op\(9)) # ((\select_Mux_jump_loc~combout\(1))))) # (!\select_Mux_jump_loc~combout\(0) & (((!\select_Mux_jump_loc~combout\(1) & \inc|Op\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \MEM_WB|ALU2_C|Op\(9),
	datac => \select_Mux_jump_loc~combout\(1),
	datad => \inc|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[9]~10_combout\);

-- Location: LC_X7_Y13_N1
\PC|Op[9]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(9) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[9]~10_combout\ & ((\MEM_WB|ALU_C|Op\(9)))) # (!\Mux_jump_loc|Op[9]~10_combout\ & (\MEM_WB|RF_D2|Op\(9))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[9]~10_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|RF_D2|Op\(9),
	datab => \MEM_WB|ALU_C|Op\(9),
	datac => \select_Mux_jump_loc~combout\(1),
	datad => \Mux_jump_loc|Op[9]~10_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(9));

-- Location: LC_X7_Y12_N2
\inc|Add0~30\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~30_combout\ = (\PC|Op\(10) $ (((!\inc|Add0~17\ & \inc|Add0~27\) # (\inc|Add0~17\ & \inc|Add0~27COUT1_82\))))
-- \inc|Add0~32\ = CARRY(((!\inc|Add0~27\) # (!\PC|Op\(10))))
-- \inc|Add0~32COUT1_83\ = CARRY(((!\inc|Add0~27COUT1_82\) # (!\PC|Op\(10))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(10),
	cin => \inc|Add0~17\,
	cin0 => \inc|Add0~27\,
	cin1 => \inc|Add0~27COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~30_combout\,
	cout0 => \inc|Add0~32\,
	cout1 => \inc|Add0~32COUT1_83\);

-- Location: LC_X8_Y13_N9
\ID_RR|inc|Op[10]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(10) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~30_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(10))))
-- \ID_RR|inc|Op\(10) = DFFEAS(\inc|Op\(10), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(10),
	datac => \inc|Add0~30_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(10),
	regout => \ID_RR|inc|Op\(10));

-- Location: LC_X4_Y10_N8
\RF|r1[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[10]~34\ = (\select_Mux_RF_D3~combout\(2) & (!\Mux_RF_D3|Op[5]~24_combout\ & (\MEM_WB|ALU2_C|Op\(10)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[10]~33\))))
-- \RF|r1\(10) = DFFEAS(\Mux_RF_D3|Op[10]~34\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~24_combout\,
	datab => \MEM_WB|ALU2_C|Op\(10),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \Mux_RF_D3|Op[10]~33\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[10]~34\,
	regout => \RF|r1\(10));

-- Location: LC_X2_Y8_N8
\RF|r0[10]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[10]~34\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[10]~34\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(10));

-- Location: LC_X2_Y9_N2
\RF|r6[10]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[10]~20\ = (\Mux_RF_A1|Op[0]~1\ & (\Mux_RF_A1|Op[2]~0_combout\)) # (!\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\ & (R1_r6[10])) # (!\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|r0\(10))))))
-- \RF|r6\(10) = DFFEAS(\RF|m1|Op[10]~20\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[10]~34\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[10]~34\,
	datad => \RF|r0\(10),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[10]~20\,
	regout => \RF|r6\(10));

-- Location: LC_X2_Y8_N1
\RF|r4[10]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[10]~32\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[10]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(10) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(10),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op[10]~34\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[10]~32\,
	regout => \RF|r4\(10));

-- Location: LC_X2_Y7_N7
\RF|r2[10]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[10]~33\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|m2|Op[10]~32\ & (\RF|r6\(10))) # (!\RF|m2|Op[10]~32\ & ((R1_r2[10]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\RF|m2|Op[10]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(10),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[10]~34\,
	datad => \RF|m2|Op[10]~32\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[10]~33\,
	regout => \RF|r2\(10));

-- Location: LC_X4_Y10_N6
\RF|r7[10]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(10) = DFFEAS((((\Mux_RF_D3|Op[10]~34\))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op[10]~34\,
	aclr => GND,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(10));

-- Location: LC_X4_Y8_N3
\RF|r3[10]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[10]~30\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[10]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r1\(10),
	datac => \Mux_RF_D3|Op[10]~34\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[10]~30\,
	regout => \RF|r3\(10));

-- Location: LC_X4_Y8_N2
\RF|r5[10]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[10]~31\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[10]~30\ & (\RF|r7\(10))) # (!\RF|m2|Op[10]~30\ & ((R1_r5[10]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[10]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(10),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op[10]~34\,
	datad => \RF|m2|Op[10]~30\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[10]~31\,
	regout => \RF|r5\(10));

-- Location: LC_X2_Y7_N5
\RR_EX|RF_D2|Op[10]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(10) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[10]~31\))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[10]~33\))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[10]~33\,
	datad => \RF|m2|Op[10]~31\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(10));

-- Location: LC_X6_Y6_N3
\EX_MEM|RF_D2|Op[10]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(10),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(10));

-- Location: LC_X6_Y6_N5
\DMem|mem~321\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[10]~6\ = (\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(10))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(10)))))
-- \DMem|mem~321_regout\ = DFFEAS(\Mux_DMem_Din|Op[10]~6\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \EX_MEM|RF_D2|Op\(10),
	datab => \select_Mux_DMem_Din~combout\,
	datad => \EX_MEM|RF_D1|Op\(10),
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[10]~6\,
	regout => \DMem|mem~321_regout\);

-- Location: LC_X17_Y3_N9
\DMem|mem~1009\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1009_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1009_regout\);

-- Location: LC_X17_Y2_N8
\DMem|mem~817\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~817_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~817_regout\);

-- Location: LC_X16_Y4_N3
\DMem|mem~945\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1330\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L923Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~817_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~817_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1330\,
	regout => \DMem|mem~945_regout\);

-- Location: LC_X16_Y4_N4
\DMem|mem~881\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1331\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1330\ & (\DMem|mem~1009_regout\)) # (!\DMem|mem~1330\ & ((D1L859Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1330\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1009_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1330\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1331\,
	regout => \DMem|mem~881_regout\);

-- Location: LC_X19_Y5_N3
\DMem|mem~1041\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1041_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1041_regout\);

-- Location: LC_X19_Y4_N1
\DMem|mem~849\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~849_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~849_regout\);

-- Location: LC_X18_Y4_N1
\DMem|mem~977\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1337\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L955Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~849_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~849_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1337\,
	regout => \DMem|mem~977_regout\);

-- Location: LC_X18_Y4_N2
\DMem|mem~913\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1338\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1337\ & (\DMem|mem~1041_regout\)) # (!\DMem|mem~1337\ & ((D1L891Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1337\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1041_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1337\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1338\,
	regout => \DMem|mem~913_regout\);

-- Location: LC_X18_Y5_N2
\DMem|mem~1025\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1025_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1025_regout\);

-- Location: LC_X19_Y3_N7
\DMem|mem~833\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~833_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~833_regout\);

-- Location: LC_X14_Y6_N9
\DMem|mem~897\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1332\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L875Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~833_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~833_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1332\,
	regout => \DMem|mem~897_regout\);

-- Location: LC_X14_Y6_N5
\DMem|mem~961\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1333\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1332\ & (\DMem|mem~1025_regout\)) # (!\DMem|mem~1332\ & ((D1L939Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1332\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1025_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1332\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1333\,
	regout => \DMem|mem~961_regout\);

-- Location: LC_X16_Y8_N1
\DMem|mem~993\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~993_regout\ = DFFEAS((((\Mux_DMem_Din|Op[10]~6\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~993_regout\);

-- Location: LC_X19_Y9_N7
\DMem|mem~801\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~801_regout\ = DFFEAS((((\Mux_DMem_Din|Op[10]~6\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~801_regout\);

-- Location: LC_X18_Y7_N1
\DMem|mem~865\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1334\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L843Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~801_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~801_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1334\,
	regout => \DMem|mem~865_regout\);

-- Location: LC_X18_Y7_N2
\DMem|mem~929\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1335\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1334\ & (\DMem|mem~993_regout\)) # (!\DMem|mem~1334\ & ((D1L907Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1334\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~993_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1334\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1335\,
	regout => \DMem|mem~929_regout\);

-- Location: LC_X13_Y8_N9
\DMem|mem~1336\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1336_combout\ = (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1333\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1335\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1333\,
	datad => \DMem|mem~1335\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1336_combout\);

-- Location: LC_X13_Y8_N4
\DMem|mem~1339\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1339_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1336_combout\ & ((\DMem|mem~1338\))) # (!\DMem|mem~1336_combout\ & (\DMem|mem~1331\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1331\,
	datac => \DMem|mem~1338\,
	datad => \DMem|mem~1336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1339_combout\);

-- Location: LC_X9_Y4_N2
\DMem|mem~529\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~529_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~529_regout\);

-- Location: LC_X6_Y4_N3
\DMem|mem~337\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~337_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~337_regout\);

-- Location: LC_X8_Y4_N6
\DMem|mem~401\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1306\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L379Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~337_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~337_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1306\,
	regout => \DMem|mem~401_regout\);

-- Location: LC_X8_Y4_N7
\DMem|mem~465\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1307\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1306\ & (\DMem|mem~529_regout\)) # (!\DMem|mem~1306\ & ((D1L443Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1306\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~529_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1306\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1307\,
	regout => \DMem|mem~465_regout\);

-- Location: LC_X14_Y4_N2
\DMem|mem~513\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~513_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~513_regout\);

-- Location: LC_X13_Y5_N5
\DMem|mem~449\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1299\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L427Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~321_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~321_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1299\,
	regout => \DMem|mem~449_regout\);

-- Location: LC_X13_Y5_N6
\DMem|mem~385\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1300\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1299\ & (\DMem|mem~513_regout\)) # (!\DMem|mem~1299\ & ((D1L363Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1299\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~513_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1299\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1300\,
	regout => \DMem|mem~385_regout\);

-- Location: LC_X8_Y5_N4
\DMem|mem~497\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~497_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~497_regout\);

-- Location: LC_X8_Y5_N5
\DMem|mem~305\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~305_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~305_regout\);

-- Location: LC_X9_Y7_N3
\DMem|mem~369\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1301\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L347Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~305_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~305_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1301\,
	regout => \DMem|mem~369_regout\);

-- Location: LC_X9_Y7_N4
\DMem|mem~433\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1302\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1301\ & (\DMem|mem~497_regout\)) # (!\DMem|mem~1301\ & ((D1L411Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1301\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~497_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1301\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1302\,
	regout => \DMem|mem~433_regout\);

-- Location: LC_X8_Y8_N6
\DMem|mem~481\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~481_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~481_regout\);

-- Location: LC_X10_Y5_N2
\DMem|mem~289\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~289_regout\ = DFFEAS((((\Mux_DMem_Din|Op[10]~6\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~289_regout\);

-- Location: LC_X10_Y8_N5
\DMem|mem~417\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1303\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L395Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~289_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~289_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1303\,
	regout => \DMem|mem~417_regout\);

-- Location: LC_X10_Y8_N6
\DMem|mem~353\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1304\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1303\ & (\DMem|mem~481_regout\)) # (!\DMem|mem~1303\ & ((D1L331Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1303\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~481_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1303\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1304\,
	regout => \DMem|mem~353_regout\);

-- Location: LC_X9_Y7_N2
\DMem|mem~1305\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1305_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1302\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1304\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1302\,
	datad => \DMem|mem~1304\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1305_combout\);

-- Location: LC_X9_Y7_N0
\DMem|mem~1308\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1308_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1305_combout\ & (\DMem|mem~1307\)) # (!\DMem|mem~1305_combout\ & ((\DMem|mem~1300\))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1307\,
	datac => \DMem|mem~1300\,
	datad => \DMem|mem~1305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1308_combout\);

-- Location: LC_X10_Y11_N2
\DMem|mem~657\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~657_regout\ = DFFEAS((((\Mux_DMem_Din|Op[10]~6\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~657_regout\);

-- Location: LC_X8_Y11_N8
\DMem|mem~609\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~609_regout\ = DFFEAS((((\Mux_DMem_Din|Op[10]~6\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~609_regout\);

-- Location: LC_X11_Y11_N9
\DMem|mem~625\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1309\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L603Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~609_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~609_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1309\,
	regout => \DMem|mem~625_regout\);

-- Location: LC_X11_Y11_N3
\DMem|mem~641\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1310\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1309\ & (\DMem|mem~657_regout\)) # (!\DMem|mem~1309\ & ((D1L619Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1309\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~657_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1309\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1310\,
	regout => \DMem|mem~641_regout\);

-- Location: LC_X18_Y12_N1
\DMem|mem~785\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~785_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~785_regout\);

-- Location: LC_X16_Y13_N8
\DMem|mem~737\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~737_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~737_regout\);

-- Location: LC_X15_Y12_N6
\DMem|mem~753\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1316\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L731Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~737_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~737_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1316\,
	regout => \DMem|mem~753_regout\);

-- Location: LC_X15_Y12_N0
\DMem|mem~769\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1317\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1316\ & (\DMem|mem~785_regout\)) # (!\DMem|mem~1316\ & ((D1L747Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1316\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~785_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1316\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1317\,
	regout => \DMem|mem~769_regout\);

-- Location: LC_X19_Y13_N9
\DMem|mem~593\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~593_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~593_regout\);

-- Location: LC_X13_Y12_N5
\DMem|mem~545\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~545_regout\ = DFFEAS((((\Mux_DMem_Din|Op[10]~6\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~545_regout\);

-- Location: LC_X15_Y11_N0
\DMem|mem~577\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1313\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L555Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~545_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~545_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1313\,
	regout => \DMem|mem~577_regout\);

-- Location: LC_X15_Y11_N7
\DMem|mem~561\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1314\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1313\ & (\DMem|mem~593_regout\)) # (!\DMem|mem~1313\ & ((D1L539Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1313\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~593_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1313\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1314\,
	regout => \DMem|mem~561_regout\);

-- Location: LC_X14_Y13_N9
\DMem|mem~721\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~721_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~721_regout\);

-- Location: LC_X16_Y13_N5
\DMem|mem~673\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~673_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~673_regout\);

-- Location: LC_X11_Y10_N1
\DMem|mem~705\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1311\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L683Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~673_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~673_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1311\,
	regout => \DMem|mem~705_regout\);

-- Location: LC_X11_Y10_N0
\DMem|mem~689\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1312\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1311\ & (\DMem|mem~721_regout\)) # (!\DMem|mem~1311\ & ((D1L667Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1311\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~721_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1311\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1312\,
	regout => \DMem|mem~689_regout\);

-- Location: LC_X12_Y11_N3
\DMem|mem~1315\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1315_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1312\))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1314\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1314\,
	datad => \DMem|mem~1312\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1315_combout\);

-- Location: LC_X12_Y11_N7
\DMem|mem~1318\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1318_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1315_combout\ & ((\DMem|mem~1317\))) # (!\DMem|mem~1315_combout\ & (\DMem|mem~1310\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1310\,
	datac => \DMem|mem~1317\,
	datad => \DMem|mem~1315_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1318_combout\);

-- Location: LC_X12_Y13_N6
\DMem|mem~273\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~273_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~273_regout\);

-- Location: LC_X12_Y13_N2
\DMem|mem~225\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~225_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~225_regout\);

-- Location: LC_X11_Y12_N1
\DMem|mem~257\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1326\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L235Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~225_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~225_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1326\,
	regout => \DMem|mem~257_regout\);

-- Location: LC_X11_Y12_N5
\DMem|mem~241\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1327\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1326\ & (\DMem|mem~273_regout\)) # (!\DMem|mem~1326\ & ((D1L219Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1326\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~273_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1326\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1327\,
	regout => \DMem|mem~241_regout\);

-- Location: LC_X17_Y5_N8
\DMem|mem~209\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~209_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~209_regout\);

-- Location: LC_X18_Y3_N3
\DMem|mem~161\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~161_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~161_regout\);

-- Location: LC_X16_Y5_N9
\DMem|mem~177\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1319\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L155Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~161_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~161_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1319\,
	regout => \DMem|mem~177_regout\);

-- Location: LC_X16_Y5_N8
\DMem|mem~193\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1320\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1319\ & (\DMem|mem~209_regout\)) # (!\DMem|mem~1319\ & ((D1L171Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1319\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~209_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1319\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1320\,
	regout => \DMem|mem~193_regout\);

-- Location: LC_X11_Y6_N9
\DMem|mem~81\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~81_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~81_regout\);

-- Location: LC_X18_Y8_N5
\DMem|mem~33\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~33_regout\ = DFFEAS((((\Mux_DMem_Din|Op[10]~6\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~33_regout\);

-- Location: LC_X17_Y10_N3
\DMem|mem~49\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1323\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L27Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~33_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~33_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1323\,
	regout => \DMem|mem~49_regout\);

-- Location: LC_X17_Y10_N4
\DMem|mem~65\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1324\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1323\ & (\DMem|mem~81_regout\)) # (!\DMem|mem~1323\ & ((D1L43Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1323\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~81_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1323\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1324\,
	regout => \DMem|mem~65_regout\);

-- Location: LC_X14_Y2_N1
\DMem|mem~145\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~145_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~145_regout\);

-- Location: LC_X14_Y4_N6
\DMem|mem~97\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~97_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[10]~6\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~97_regout\);

-- Location: LC_X12_Y5_N5
\DMem|mem~129\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1321\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L107Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~97_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~97_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1321\,
	regout => \DMem|mem~129_regout\);

-- Location: LC_X12_Y5_N6
\DMem|mem~113\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1322\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1321\ & (\DMem|mem~145_regout\)) # (!\DMem|mem~1321\ & ((D1L91Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1321\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~145_regout\,
	datac => \Mux_DMem_Din|Op[10]~6\,
	datad => \DMem|mem~1321\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1322\,
	regout => \DMem|mem~113_regout\);

-- Location: LC_X12_Y11_N8
\DMem|mem~1325\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1325_combout\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\) # (\DMem|mem~1322\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1324\ & (!\Mux_DMem_A|Op[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cec2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1324\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \DMem|mem~1322\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1325_combout\);

-- Location: LC_X12_Y11_N0
\DMem|mem~1328\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1328_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1325_combout\ & (\DMem|mem~1327\)) # (!\DMem|mem~1325_combout\ & ((\DMem|mem~1320\))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1327\,
	datac => \DMem|mem~1320\,
	datad => \DMem|mem~1325_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1328_combout\);

-- Location: LC_X12_Y11_N1
\DMem|mem~1329\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1329_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1318_combout\)) # (!\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1318_combout\,
	datad => \DMem|mem~1328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1329_combout\);

-- Location: LC_X12_Y11_N2
\MEM_WB|DMem_D|Op[10]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(10) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1329_combout\ & (\DMem|mem~1339_combout\)) # (!\DMem|mem~1329_combout\ & ((\DMem|mem~1308_combout\))))) # (!\Mux_DMem_A|Op[4]~4\ & (((\DMem|mem~1329_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1339_combout\,
	datac => \DMem|mem~1308_combout\,
	datad => \DMem|mem~1329_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(10));

-- Location: LC_X6_Y9_N9
\Mux_ALU_B|Op[10]~19\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[10]~19_combout\ = ((\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(9)))) # (!\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(10),
	datad => \RR_EX|RF_D2|Op\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[10]~19_combout\);

-- Location: LC_X6_Y9_N0
\Mux_ALU_B|Op[10]~20\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[10]~20_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\RR_EX|five_zero|Op\(2))) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[10]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|five_zero|Op\(2),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[10]~20_combout\);

-- Location: LC_X6_Y9_N7
\Mux_ALU_A|Op[10]~10\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[10]~10_combout\ = ((\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D2|Op\(10)))) # (!\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D1|Op\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|RF_D1|Op\(10),
	datac => \RR_EX|RF_D2|Op\(10),
	datad => \select_Mux_ALU_A~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[10]~10_combout\);

-- Location: LC_X7_Y7_N5
\ALU_1|c~8\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~8_combout\ = (\Mux_ALU_A|Op[9]~9_combout\ & ((\Mux_ALU_B|Op[9]~18_combout\) # ((\ALU_1|c~7_combout\)))) # (!\Mux_ALU_A|Op[9]~9_combout\ & (\Mux_ALU_B|Op[9]~18_combout\ & ((\ALU_1|c~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[9]~9_combout\,
	datab => \Mux_ALU_B|Op[9]~18_combout\,
	datad => \ALU_1|c~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~8_combout\);

-- Location: LC_X7_Y9_N7
\ALU_1|Op[10]~9\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[10]~9_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_B|Op[10]~20_combout\ $ (\Mux_ALU_A|Op[10]~10_combout\ $ (\ALU_1|c~8_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[10]~10_combout\)) # (!\Mux_ALU_B|Op[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9767",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[10]~20_combout\,
	datab => \Mux_ALU_A|Op[10]~10_combout\,
	datac => \ALU_1|Equal0~0_combout\,
	datad => \ALU_1|c~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[10]~9_combout\);

-- Location: LC_X7_Y9_N3
\EX_MEM|ALU_C|Op[10]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(10) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[10]~9_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(10)))))
-- \EX_MEM|ALU_C|Op\(10) = DFFEAS(\ALU_1|Op\(10), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[10]~9_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(10),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(10),
	regout => \EX_MEM|ALU_C|Op\(10));

-- Location: LC_X3_Y10_N1
\MEM_WB|ALU_C|Op[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[10]~32\ = (\select_Mux_RF_D3~combout\(0) & ((\MEM_WB|eight_zero|Op\(3)) # ((\select_Mux_RF_D3~combout\(1))))) # (!\select_Mux_RF_D3~combout\(0) & (((J18_Op[10] & !\select_Mux_RF_D3~combout\(1)))))
-- \MEM_WB|ALU_C|Op\(10) = DFFEAS(\Mux_RF_D3|Op[10]~32\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \MEM_WB|eight_zero|Op\(3),
	datac => \EX_MEM|ALU_C|Op\(10),
	datad => \select_Mux_RF_D3~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[10]~32\,
	regout => \MEM_WB|ALU_C|Op\(10));

-- Location: LC_X7_Y13_N4
\ID_RR|PC|Op[10]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(10),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(10));

-- Location: LC_X4_Y13_N3
\EX_MEM|PC|Op[10]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(10), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(10),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(10));

-- Location: LC_X3_Y10_N5
\MEM_WB|PC|Op[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[10]~33\ = (\Mux_RF_D3|Op[10]~32\ & (((J16_Op[10]) # (!\select_Mux_RF_D3~combout\(1))))) # (!\Mux_RF_D3|Op[10]~32\ & (\MEM_WB|DMem_D|Op\(10) & ((\select_Mux_RF_D3~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|DMem_D|Op\(10),
	datab => \Mux_RF_D3|Op[10]~32\,
	datac => \EX_MEM|PC|Op\(10),
	datad => \select_Mux_RF_D3~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[10]~33\,
	regout => \MEM_WB|PC|Op\(10));

-- Location: LC_X4_Y9_N1
\RR_EX|RF_D1|Op[10]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(10) = DFFEAS((\Mux_RF_A1|Op[0]~1\ & ((\RF|m1|Op[10]~20\ & ((\RF|r7\(10)))) # (!\RF|m1|Op[10]~20\ & (\RF|r1\(10))))) # (!\Mux_RF_A1|Op[0]~1\ & (((\RF|m1|Op[10]~20\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r1\(10),
	datac => \RF|m1|Op[10]~20\,
	datad => \RF|r7\(10),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(10));

-- Location: LC_X6_Y9_N8
\EX_MEM|RF_D1|Op[10]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(10) = DFFEAS((((\RR_EX|RF_D1|Op\(10)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D1|Op\(10),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(10));

-- Location: LC_X8_Y11_N6
\EX_MEM|inc|Op[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[10]~10\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[10])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(10),
	datad => \EX_MEM|RF_D1|Op\(10),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[10]~10\,
	regout => \EX_MEM|inc|Op\(10));

-- Location: LC_X6_Y11_N6
\ALU_2|c~10\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~10_combout\ = (\Mux_ALU2_A|Op[9]~9\ & ((\Mux_ALU2_B|Op[0]~1_combout\) # ((\Mux_ALU2_A|Op[8]~8\ & \ALU_2|c~9_combout\)))) # (!\Mux_ALU2_A|Op[9]~9\ & (\Mux_ALU2_B|Op[0]~1_combout\ & ((\Mux_ALU2_A|Op[8]~8\) # (\ALU_2|c~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f8e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[9]~9\,
	datab => \Mux_ALU2_A|Op[8]~8\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~10_combout\);

-- Location: LC_X7_Y11_N9
\ALU_2|Op[10]~9\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[10]~9_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[10]~10\ $ (\ALU_2|c~10_combout\ $ (\Mux_ALU2_B|Op[0]~1_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[0]~1_combout\)) # (!\Mux_ALU2_A|Op[10]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "957b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[10]~10\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \ALU_2|c~10_combout\,
	datad => \Mux_ALU2_B|Op[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[10]~9_combout\);

-- Location: LC_X7_Y11_N8
\MEM_WB|ALU2_C|Op[10]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(10) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[10]~9_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(10)))))
-- \MEM_WB|ALU2_C|Op\(10) = DFFEAS(\ALU_2|Op\(10), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[10]~9_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(10),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(10),
	regout => \MEM_WB|ALU2_C|Op\(10));

-- Location: LC_X7_Y11_N6
\MEM_WB|RF_D2|Op[10]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[10]~12\ = (\select_Mux_jump_loc~combout\(0) & (\select_Mux_jump_loc~combout\(1))) # (!\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1) & (J17_Op[10])) # (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \EX_MEM|RF_D2|Op\(10),
	datad => \inc|Op\(10),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[10]~12\,
	regout => \MEM_WB|RF_D2|Op\(10));

-- Location: LC_X7_Y11_N7
\PC|Op[10]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(10) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[10]~12\ & ((\MEM_WB|ALU_C|Op\(10)))) # (!\Mux_jump_loc|Op[10]~12\ & (\MEM_WB|ALU2_C|Op\(10))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[10]~12\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \MEM_WB|ALU2_C|Op\(10),
	datac => \MEM_WB|ALU_C|Op\(10),
	datad => \Mux_jump_loc|Op[10]~12\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(10));

-- Location: LC_X7_Y12_N3
\inc|Add0~35\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~35_combout\ = \PC|Op\(11) $ ((((!(!\inc|Add0~17\ & \inc|Add0~32\) # (\inc|Add0~17\ & \inc|Add0~32COUT1_83\)))))
-- \inc|Add0~37\ = CARRY((\PC|Op\(11) & ((!\inc|Add0~32\))))
-- \inc|Add0~37COUT1_84\ = CARRY((\PC|Op\(11) & ((!\inc|Add0~32COUT1_83\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(11),
	cin => \inc|Add0~17\,
	cin0 => \inc|Add0~32\,
	cin1 => \inc|Add0~32COUT1_83\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~35_combout\,
	cout0 => \inc|Add0~37\,
	cout1 => \inc|Add0~37COUT1_84\);

-- Location: LC_X7_Y13_N3
\ID_RR|inc|Op[11]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(11) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~35_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(11))))
-- \ID_RR|inc|Op\(11) = DFFEAS(\inc|Op\(11), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inc|Op\(11),
	datac => \inc|Add0~35_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(11),
	regout => \ID_RR|inc|Op\(11));

-- Location: LC_X2_Y9_N4
\RF|r6[11]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(11) = DFFEAS((((\Mux_RF_D3|Op[11]~37\))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op[11]~37\,
	aclr => GND,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(11));

-- Location: LC_X3_Y13_N0
\MEM_WB|eight_zero|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[11]~35\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1)) # ((Y4_Op[4])))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU_C|Op\(11)))))
-- \MEM_WB|eight_zero|Op\(4) = DFFEAS(\Mux_RF_D3|Op[11]~35\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|eight_zero|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|eight_zero|Op\(4),
	datad => \MEM_WB|ALU_C|Op\(11),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[11]~35\,
	regout => \MEM_WB|eight_zero|Op\(4));

-- Location: LC_X7_Y13_N5
\ID_RR|PC|Op[11]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(11),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(11));

-- Location: LC_X4_Y13_N0
\EX_MEM|PC|Op[11]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(11) = DFFEAS((((\ID_RR|PC|Op\(11)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \ID_RR|PC|Op\(11),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(11));

-- Location: LC_X4_Y9_N6
\EX_MEM|RF_D2|Op[11]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(11),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(11));

-- Location: LC_X8_Y9_N1
\DMem|mem~610\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[11]~7\ = (\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(11))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(11)))))
-- \DMem|mem~610_regout\ = DFFEAS(\Mux_DMem_Din|Op[11]~7\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datab => \EX_MEM|RF_D2|Op\(11),
	datac => \EX_MEM|RF_D1|Op\(11),
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[11]~7\,
	regout => \DMem|mem~610_regout\);

-- Location: LC_X18_Y12_N5
\DMem|mem~786\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~786_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~786_regout\);

-- Location: LC_X16_Y13_N6
\DMem|mem~738\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~738_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~738_regout\);

-- Location: LC_X15_Y12_N3
\DMem|mem~754\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1348\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L732Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~738_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~738_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1348\,
	regout => \DMem|mem~754_regout\);

-- Location: LC_X15_Y12_N4
\DMem|mem~770\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1349\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1348\ & (\DMem|mem~786_regout\)) # (!\DMem|mem~1348\ & ((D1L748Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1348\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~786_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1348\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1349\,
	regout => \DMem|mem~770_regout\);

-- Location: LC_X8_Y8_N5
\DMem|mem~658\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~658_regout\ = DFFEAS((((\Mux_DMem_Din|Op[11]~7\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~658_regout\);

-- Location: LC_X9_Y8_N8
\DMem|mem~626\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1341\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L604Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~610_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~610_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1341\,
	regout => \DMem|mem~626_regout\);

-- Location: LC_X9_Y8_N6
\DMem|mem~642\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1342\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1341\ & (\DMem|mem~658_regout\)) # (!\DMem|mem~1341\ & ((D1L620Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1341\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~658_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1341\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1342\,
	regout => \DMem|mem~642_regout\);

-- Location: LC_X17_Y13_N1
\DMem|mem~722\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~722_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~722_regout\);

-- Location: LC_X16_Y13_N2
\DMem|mem~674\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~674_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~674_regout\);

-- Location: LC_X16_Y11_N4
\DMem|mem~706\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1343\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L684Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~674_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~674_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1343\,
	regout => \DMem|mem~706_regout\);

-- Location: LC_X16_Y11_N5
\DMem|mem~690\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1344\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1343\ & (\DMem|mem~722_regout\)) # (!\DMem|mem~1343\ & ((D1L668Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1343\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~722_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1343\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1344\,
	regout => \DMem|mem~690_regout\);

-- Location: LC_X20_Y8_N0
\DMem|mem~594\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~594_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~594_regout\);

-- Location: LC_X19_Y4_N5
\DMem|mem~546\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~546_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~546_regout\);

-- Location: LC_X16_Y9_N3
\DMem|mem~578\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1345\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((D1L556Q)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~546_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~546_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1345\,
	regout => \DMem|mem~578_regout\);

-- Location: LC_X16_Y9_N9
\DMem|mem~562\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1346\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1345\ & (\DMem|mem~594_regout\)) # (!\DMem|mem~1345\ & ((D1L540Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1345\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~594_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1345\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1346\,
	regout => \DMem|mem~562_regout\);

-- Location: LC_X13_Y7_N2
\DMem|mem~1347\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1347_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\) # ((\DMem|mem~1344\)))) # (!\Mux_DMem_A|Op[3]~1\ & (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1346\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1344\,
	datad => \DMem|mem~1346\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1347_combout\);

-- Location: LC_X13_Y7_N6
\DMem|mem~1350\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1350_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1347_combout\ & (\DMem|mem~1349\)) # (!\DMem|mem~1347_combout\ & ((\DMem|mem~1342\))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1349\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1342\,
	datad => \DMem|mem~1347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1350_combout\);

-- Location: LC_X18_Y3_N1
\DMem|mem~1010\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1010_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1010_regout\);

-- Location: LC_X17_Y2_N9
\DMem|mem~818\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~818_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~818_regout\);

-- Location: LC_X16_Y3_N6
\DMem|mem~946\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1372\ = (\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\) # ((D1L924Q)))) # (!\Mux_DMem_A|Op[3]~1\ & (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~818_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~818_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1372\,
	regout => \DMem|mem~946_regout\);

-- Location: LC_X16_Y3_N7
\DMem|mem~882\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1373\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1372\ & (\DMem|mem~1010_regout\)) # (!\DMem|mem~1372\ & ((D1L860Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1372\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1010_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1372\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1373\,
	regout => \DMem|mem~882_regout\);

-- Location: LC_X20_Y5_N7
\DMem|mem~1042\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1042_regout\ = DFFEAS((((\Mux_DMem_Din|Op[11]~7\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1042_regout\);

-- Location: LC_X20_Y3_N5
\DMem|mem~850\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~850_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~850_regout\);

-- Location: LC_X20_Y4_N1
\DMem|mem~978\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1379\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L956Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~850_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~850_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1379\,
	regout => \DMem|mem~978_regout\);

-- Location: LC_X20_Y4_N2
\DMem|mem~914\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1380\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1379\ & (\DMem|mem~1042_regout\)) # (!\DMem|mem~1379\ & ((D1L892Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1379\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1042_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1379\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1380\,
	regout => \DMem|mem~914_regout\);

-- Location: LC_X19_Y11_N0
\DMem|mem~1026\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1026_regout\ = DFFEAS((((\Mux_DMem_Din|Op[11]~7\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1026_regout\);

-- Location: LC_X19_Y3_N5
\DMem|mem~834\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~834_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~834_regout\);

-- Location: LC_X19_Y7_N1
\DMem|mem~898\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1374\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L876Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~834_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~834_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1374\,
	regout => \DMem|mem~898_regout\);

-- Location: LC_X19_Y7_N2
\DMem|mem~962\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1375\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1374\ & (\DMem|mem~1026_regout\)) # (!\DMem|mem~1374\ & ((D1L940Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1374\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1026_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1374\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1375\,
	regout => \DMem|mem~962_regout\);

-- Location: LC_X20_Y9_N1
\DMem|mem~994\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~994_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~994_regout\);

-- Location: LC_X20_Y9_N0
\DMem|mem~802\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~802_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~802_regout\);

-- Location: LC_X18_Y9_N3
\DMem|mem~866\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1376\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L844Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~802_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~802_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1376\,
	regout => \DMem|mem~866_regout\);

-- Location: LC_X18_Y9_N4
\DMem|mem~930\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1377\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1376\ & (\DMem|mem~994_regout\)) # (!\DMem|mem~1376\ & ((D1L908Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1376\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~994_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1376\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1377\,
	regout => \DMem|mem~930_regout\);

-- Location: LC_X14_Y7_N9
\DMem|mem~1378\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1378_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((\DMem|mem~1375\)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1377\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1375\,
	datad => \DMem|mem~1377\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1378_combout\);

-- Location: LC_X14_Y7_N4
\DMem|mem~1381\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1381_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1378_combout\ & ((\DMem|mem~1380\))) # (!\DMem|mem~1378_combout\ & (\DMem|mem~1373\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1373\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1380\,
	datad => \DMem|mem~1378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1381_combout\);

-- Location: LC_X7_Y5_N6
\DMem|mem~514\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~514_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~514_regout\);

-- Location: LC_X7_Y6_N9
\DMem|mem~322\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~322_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~322_regout\);

-- Location: LC_X10_Y6_N9
\DMem|mem~450\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1351\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L428Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~322_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~322_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1351\,
	regout => \DMem|mem~450_regout\);

-- Location: LC_X10_Y6_N0
\DMem|mem~386\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1352\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1351\ & (\DMem|mem~514_regout\)) # (!\DMem|mem~1351\ & ((D1L364Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1351\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~514_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1351\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1352\,
	regout => \DMem|mem~386_regout\);

-- Location: LC_X7_Y5_N8
\DMem|mem~498\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~498_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~498_regout\);

-- Location: LC_X7_Y4_N3
\DMem|mem~306\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~306_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~306_regout\);

-- Location: LC_X13_Y7_N3
\DMem|mem~370\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1353\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L348Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~306_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~306_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1353\,
	regout => \DMem|mem~370_regout\);

-- Location: LC_X13_Y7_N4
\DMem|mem~434\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1354\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1353\ & (\DMem|mem~498_regout\)) # (!\DMem|mem~1353\ & ((D1L412Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1353\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~498_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1353\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1354\,
	regout => \DMem|mem~434_regout\);

-- Location: LC_X10_Y5_N7
\DMem|mem~290\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~290_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~290_regout\);

-- Location: LC_X11_Y7_N2
\DMem|mem~418\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1355\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (D1L396Q)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~290_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~290_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1355\,
	regout => \DMem|mem~418_regout\);

-- Location: LC_X12_Y7_N3
\DMem|mem~482\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~482_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~482_regout\);

-- Location: LC_X12_Y7_N2
\DMem|mem~354\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1356\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1355\ & ((\DMem|mem~482_regout\))) # (!\DMem|mem~1355\ & (D1L332Q)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1355\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1355\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~482_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1356\,
	regout => \DMem|mem~354_regout\);

-- Location: LC_X13_Y7_N7
\DMem|mem~1357\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1357_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\) # ((\DMem|mem~1354\)))) # (!\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1356\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1354\,
	datad => \DMem|mem~1356\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1357_combout\);

-- Location: LC_X7_Y4_N2
\DMem|mem~530\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~530_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~530_regout\);

-- Location: LC_X6_Y4_N8
\DMem|mem~338\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~338_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~338_regout\);

-- Location: LC_X8_Y4_N4
\DMem|mem~402\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1358\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L380Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~338_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~338_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1358\,
	regout => \DMem|mem~402_regout\);

-- Location: LC_X8_Y4_N5
\DMem|mem~466\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1359\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1358\ & (\DMem|mem~530_regout\)) # (!\DMem|mem~1358\ & ((D1L444Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1358\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~530_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1358\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1359\,
	regout => \DMem|mem~466_regout\);

-- Location: LC_X13_Y7_N1
\DMem|mem~1360\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1360_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1357_combout\ & ((\DMem|mem~1359\))) # (!\DMem|mem~1357_combout\ & (\DMem|mem~1352\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1352\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1357_combout\,
	datad => \DMem|mem~1359\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1360_combout\);

-- Location: LC_X17_Y5_N4
\DMem|mem~210\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~210_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~210_regout\);

-- Location: LC_X18_Y3_N9
\DMem|mem~162\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~162_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~162_regout\);

-- Location: LC_X16_Y5_N6
\DMem|mem~178\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1361\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (D1L156Q)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~162_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~162_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1361\,
	regout => \DMem|mem~178_regout\);

-- Location: LC_X16_Y5_N5
\DMem|mem~194\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1362\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1361\ & (\DMem|mem~210_regout\)) # (!\DMem|mem~1361\ & ((D1L172Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1361\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~210_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1361\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1362\,
	regout => \DMem|mem~194_regout\);

-- Location: LC_X19_Y8_N4
\DMem|mem~82\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~82_regout\ = DFFEAS((((\Mux_DMem_Din|Op[11]~7\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~82_regout\);

-- Location: LC_X13_Y10_N4
\DMem|mem~34\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~34_regout\ = DFFEAS((((\Mux_DMem_Din|Op[11]~7\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~34_regout\);

-- Location: LC_X17_Y10_N6
\DMem|mem~50\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1365\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L28Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~34_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~34_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1365\,
	regout => \DMem|mem~50_regout\);

-- Location: LC_X17_Y10_N7
\DMem|mem~66\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1366\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1365\ & (\DMem|mem~82_regout\)) # (!\DMem|mem~1365\ & ((D1L44Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1365\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~82_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1365\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1366\,
	regout => \DMem|mem~66_regout\);

-- Location: LC_X14_Y2_N5
\DMem|mem~146\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~146_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~146_regout\);

-- Location: LC_X18_Y10_N1
\DMem|mem~98\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~98_regout\ = DFFEAS((((\Mux_DMem_Din|Op[11]~7\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~98_regout\);

-- Location: LC_X15_Y8_N1
\DMem|mem~130\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1363\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L108Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~98_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~98_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1363\,
	regout => \DMem|mem~130_regout\);

-- Location: LC_X15_Y8_N2
\DMem|mem~114\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1364\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1363\ & (\DMem|mem~146_regout\)) # (!\DMem|mem~1363\ & ((D1L92Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1363\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~146_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1363\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1364\,
	regout => \DMem|mem~114_regout\);

-- Location: LC_X14_Y7_N7
\DMem|mem~1367\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1367_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\) # ((\DMem|mem~1364\)))) # (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1366\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1366\,
	datad => \DMem|mem~1364\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1367_combout\);

-- Location: LC_X12_Y13_N5
\DMem|mem~274\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~274_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~274_regout\);

-- Location: LC_X12_Y13_N7
\DMem|mem~226\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~226_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[11]~7\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~226_regout\);

-- Location: LC_X12_Y12_N1
\DMem|mem~258\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1368\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L236Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~226_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~226_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1368\,
	regout => \DMem|mem~258_regout\);

-- Location: LC_X12_Y12_N9
\DMem|mem~242\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1369\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1368\ & (\DMem|mem~274_regout\)) # (!\DMem|mem~1368\ & ((D1L220Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1368\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~274_regout\,
	datac => \Mux_DMem_Din|Op[11]~7\,
	datad => \DMem|mem~1368\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1369\,
	regout => \DMem|mem~242_regout\);

-- Location: LC_X14_Y7_N8
\DMem|mem~1370\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1370_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1367_combout\ & ((\DMem|mem~1369\))) # (!\DMem|mem~1367_combout\ & (\DMem|mem~1362\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1362\,
	datac => \DMem|mem~1367_combout\,
	datad => \DMem|mem~1369\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1370_combout\);

-- Location: LC_X14_Y7_N0
\DMem|mem~1371\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1371_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\)) # (!\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1360_combout\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1370_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1360_combout\,
	datad => \DMem|mem~1370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1371_combout\);

-- Location: LC_X14_Y7_N1
\MEM_WB|DMem_D|Op[11]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(11) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1371_combout\ & ((\DMem|mem~1381_combout\))) # (!\DMem|mem~1371_combout\ & (\DMem|mem~1350_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (((\DMem|mem~1371_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1350_combout\,
	datac => \DMem|mem~1381_combout\,
	datad => \DMem|mem~1371_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(11));

-- Location: LC_X4_Y13_N2
\MEM_WB|PC|Op[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[11]~36\ = (\Mux_RF_D3|Op[11]~35\ & (((J16_Op[11])) # (!\select_Mux_RF_D3~combout\(1)))) # (!\Mux_RF_D3|Op[11]~35\ & (\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|DMem_D|Op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[11]~35\,
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|PC|Op\(11),
	datad => \MEM_WB|DMem_D|Op\(11),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[11]~36\,
	regout => \MEM_WB|PC|Op\(11));

-- Location: LC_X4_Y10_N3
\RF|r1[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[11]~37\ = (\select_Mux_RF_D3~combout\(2) & (!\Mux_RF_D3|Op[5]~24_combout\ & (\MEM_WB|ALU2_C|Op\(11)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[11]~36\))))
-- \RF|r1\(11) = DFFEAS(\Mux_RF_D3|Op[11]~37\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~24_combout\,
	datab => \MEM_WB|ALU2_C|Op\(11),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \Mux_RF_D3|Op[11]~36\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[11]~37\,
	regout => \RF|r1\(11));

-- Location: LC_X3_Y9_N7
\RF|r0[11]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[11]~22\ = (\Mux_RF_A1|Op[0]~1\ & ((\RF|r1\(11)) # ((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & (((R1_r0[11] & !\Mux_RF_A1|Op[2]~0_combout\))))
-- \RF|r0\(11) = DFFEAS(\RF|m1|Op[11]~22\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[11]~37\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r1\(11),
	datac => \Mux_RF_D3|Op[11]~37\,
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[11]~22\,
	regout => \RF|r0\(11));

-- Location: LC_X4_Y9_N8
\RR_EX|RF_D1|Op[11]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(11) = DFFEAS((\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|m1|Op[11]~22\ & (\RF|r7\(11))) # (!\RF|m1|Op[11]~22\ & ((\RF|r6\(11)))))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (((\RF|m1|Op[11]~22\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(11),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \RF|r6\(11),
	datad => \RF|m1|Op[11]~22\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(11));

-- Location: LC_X4_Y9_N9
\EX_MEM|RF_D1|Op[11]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(11) = DFFEAS((((\RR_EX|RF_D1|Op\(11)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D1|Op\(11),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(11));

-- Location: LC_X6_Y13_N5
\EX_MEM|inc|Op[11]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[11]~11\ = (\select_Mux_ALU2_A~combout\ & (((J9_Op[11])))) # (!\select_Mux_ALU2_A~combout\ & (((\EX_MEM|RF_D1|Op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(11),
	datad => \EX_MEM|RF_D1|Op\(11),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[11]~11\,
	regout => \EX_MEM|inc|Op\(11));

-- Location: LC_X7_Y11_N3
\ALU_2|c~11\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~11_combout\ = (\Mux_ALU2_A|Op[10]~10\ & ((\Mux_ALU2_B|Op[0]~1_combout\) # ((\ALU_2|c~10_combout\)))) # (!\Mux_ALU2_A|Op[10]~10\ & (\Mux_ALU2_B|Op[0]~1_combout\ & (\ALU_2|c~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8e8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[10]~10\,
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \ALU_2|c~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~11_combout\);

-- Location: LC_X7_Y11_N4
\ALU_2|Op[11]~10\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[11]~10_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_B|Op[0]~1_combout\ $ (\Mux_ALU2_A|Op[11]~11\ $ (\ALU_2|c~11_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_A|Op[11]~11\)) # (!\Mux_ALU2_B|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_B|Op[0]~1_combout\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \Mux_ALU2_A|Op[11]~11\,
	datad => \ALU_2|c~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[11]~10_combout\);

-- Location: LC_X7_Y11_N5
\MEM_WB|ALU2_C|Op[11]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(11) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[11]~10_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(11)))))
-- \MEM_WB|ALU2_C|Op\(11) = DFFEAS(\ALU_2|Op\(11), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[11]~10_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datac => \ALU_2|Op\(11),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(11),
	regout => \MEM_WB|ALU2_C|Op\(11));

-- Location: LC_X4_Y10_N0
\RF|r7[11]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(11) = DFFEAS((((\Mux_RF_D3|Op[11]~37\))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op[11]~37\,
	aclr => GND,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(11));

-- Location: LC_X4_Y8_N1
\RF|r3[11]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[11]~35\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((R1_r3[11]) # (\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(11) & ((!\Mux_RF_A2|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(11),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[11]~37\,
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[11]~35\,
	regout => \RF|r3\(11));

-- Location: LC_X4_Y8_N0
\RF|r5[11]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[11]~36\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[11]~35\ & (\RF|r7\(11))) # (!\RF|m2|Op[11]~35\ & ((R1_r5[11]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[11]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r7\(11),
	datac => \Mux_RF_D3|Op[11]~37\,
	datad => \RF|m2|Op[11]~35\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[11]~36\,
	regout => \RF|r5\(11));

-- Location: LC_X2_Y10_N1
\RF|r4[11]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[11]~37\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[11]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(11) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r0\(11),
	datac => \Mux_RF_D3|Op[11]~37\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[11]~37\,
	regout => \RF|r4\(11));

-- Location: LC_X2_Y9_N9
\RF|r2[11]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[11]~38\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|m2|Op[11]~37\ & (\RF|r6\(11))) # (!\RF|m2|Op[11]~37\ & ((R1_r2[11]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\RF|m2|Op[11]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(11),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[11]~37\,
	datad => \RF|m2|Op[11]~37\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[11]~38\,
	regout => \RF|r2\(11));

-- Location: LC_X4_Y9_N5
\RR_EX|RF_D2|Op[11]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(11) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[11]~36\)) # (!\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[11]~38\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \RF|m2|Op[11]~36\,
	datac => \Mux_RF_A2|Op[0]~2_combout\,
	datad => \RF|m2|Op[11]~38\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(11));

-- Location: LC_X4_Y9_N0
\Mux_ALU_A|Op[11]~11\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[11]~11_combout\ = ((\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D2|Op\(11))) # (!\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D1|Op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D2|Op\(11),
	datad => \RR_EX|RF_D1|Op\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[11]~11_combout\);

-- Location: LC_X3_Y6_N3
\Mux_ALU_B|Op[11]~21\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[11]~21_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(10))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(10),
	datad => \RR_EX|RF_D2|Op\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[11]~21_combout\);

-- Location: LC_X3_Y6_N1
\Mux_ALU_B|Op[11]~22\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[11]~22_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\RR_EX|five_zero|Op\(2))) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \RR_EX|five_zero|Op\(2),
	datad => \Mux_ALU_B|Op[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[11]~22_combout\);

-- Location: LC_X7_Y7_N6
\ALU_1|c~9\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~9_combout\ = ((\Mux_ALU_B|Op[10]~20_combout\ & ((\Mux_ALU_A|Op[10]~10_combout\) # (\ALU_1|c~8_combout\))) # (!\Mux_ALU_B|Op[10]~20_combout\ & (\Mux_ALU_A|Op[10]~10_combout\ & \ALU_1|c~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[10]~20_combout\,
	datac => \Mux_ALU_A|Op[10]~10_combout\,
	datad => \ALU_1|c~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~9_combout\);

-- Location: LC_X7_Y9_N2
\ALU_1|Op[11]~10\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[11]~10_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_A|Op[11]~11_combout\ $ (\Mux_ALU_B|Op[11]~22_combout\ $ (\ALU_1|c~9_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_B|Op[11]~22_combout\)) # (!\Mux_ALU_A|Op[11]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9767",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[11]~11_combout\,
	datab => \Mux_ALU_B|Op[11]~22_combout\,
	datac => \ALU_1|Equal0~0_combout\,
	datad => \ALU_1|c~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[11]~10_combout\);

-- Location: LC_X7_Y9_N8
\EX_MEM|ALU_C|Op[11]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(11) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[11]~10_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(11)))))
-- \EX_MEM|ALU_C|Op\(11) = DFFEAS(\ALU_1|Op\(11), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[11]~10_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(11),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(11),
	regout => \EX_MEM|ALU_C|Op\(11));

-- Location: LC_X3_Y13_N1
\MEM_WB|ALU_C|Op[11]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|ALU_C|Op\(11) = DFFEAS((((\EX_MEM|ALU_C|Op\(11)))), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \EX_MEM|ALU_C|Op\(11),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|ALU_C|Op\(11));

-- Location: LC_X7_Y11_N2
\MEM_WB|RF_D2|Op[11]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|RF_D2|Op\(11), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \EX_MEM|RF_D2|Op\(11),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(11));

-- Location: LC_X7_Y13_N6
\Mux_jump_loc|Op[11]~14\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[11]~14_combout\ = (\select_Mux_jump_loc~combout\(0) & ((\MEM_WB|ALU2_C|Op\(11)) # ((\select_Mux_jump_loc~combout\(1))))) # (!\select_Mux_jump_loc~combout\(0) & (((!\select_Mux_jump_loc~combout\(1) & \inc|Op\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \MEM_WB|ALU2_C|Op\(11),
	datac => \select_Mux_jump_loc~combout\(1),
	datad => \inc|Op\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[11]~14_combout\);

-- Location: LC_X7_Y13_N7
\PC|Op[11]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(11) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[11]~14_combout\ & (\MEM_WB|ALU_C|Op\(11))) # (!\Mux_jump_loc|Op[11]~14_combout\ & ((\MEM_WB|RF_D2|Op\(11)))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[11]~14_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU_C|Op\(11),
	datab => \MEM_WB|RF_D2|Op\(11),
	datac => \select_Mux_jump_loc~combout\(1),
	datad => \Mux_jump_loc|Op[11]~14_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(11));

-- Location: LC_X7_Y13_N8
\IMem|mem~1\ : maxv_lcell
-- Equation(s):
-- \IMem|mem~1_combout\ = (!\PC|Op\(10) & (!\PC|Op\(9) & (!\PC|Op\(11) & !\PC|Op\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(10),
	datab => \PC|Op\(9),
	datac => \PC|Op\(11),
	datad => \PC|Op\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \IMem|mem~1_combout\);

-- Location: LC_X3_Y13_N5
\MEM_WB|ALU_C|Op[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[12]~38\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1)) # ((\MEM_WB|eight_zero|Op\(5))))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & (J18_Op[12])))
-- \MEM_WB|ALU_C|Op\(12) = DFFEAS(\Mux_RF_D3|Op[12]~38\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(12),
	datad => \MEM_WB|eight_zero|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[12]~38\,
	regout => \MEM_WB|ALU_C|Op\(12));

-- Location: LC_X8_Y13_N4
\ID_RR|PC|Op[12]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(12),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(12));

-- Location: LC_X8_Y13_N7
\EX_MEM|PC|Op[12]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(12),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(12));

-- Location: LC_X5_Y6_N2
\EX_MEM|RF_D2|Op[12]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(12) = DFFEAS((((\RR_EX|RF_D2|Op\(12)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D2|Op\(12),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(12));

-- Location: LC_X6_Y6_N6
\EX_MEM|RF_D1|Op[12]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(12), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D1|Op\(12),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(12));

-- Location: LC_X6_Y6_N0
\DMem|mem~323\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[12]~8\ = ((\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(12))) # (!\select_Mux_DMem_Din~combout\ & ((\EX_MEM|RF_D1|Op\(12)))))
-- \DMem|mem~323_regout\ = DFFEAS(\Mux_DMem_Din|Op[12]~8\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \EX_MEM|RF_D2|Op\(12),
	datac => \EX_MEM|RF_D1|Op\(12),
	datad => \select_Mux_DMem_Din~combout\,
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[12]~8\,
	regout => \DMem|mem~323_regout\);

-- Location: LC_X16_Y12_N0
\DMem|mem~787\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~787_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~787_regout\);

-- Location: LC_X16_Y13_N7
\DMem|mem~739\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~739_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~739_regout\);

-- Location: LC_X15_Y12_N2
\DMem|mem~755\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1400\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L733Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~739_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~739_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1400\,
	regout => \DMem|mem~755_regout\);

-- Location: LC_X15_Y12_N5
\DMem|mem~771\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1401\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1400\ & (\DMem|mem~787_regout\)) # (!\DMem|mem~1400\ & ((D1L749Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1400\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~787_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1400\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1401\,
	regout => \DMem|mem~771_regout\);

-- Location: LC_X8_Y8_N7
\DMem|mem~659\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~659_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~659_regout\);

-- Location: LC_X8_Y9_N2
\DMem|mem~611\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~611_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~611_regout\);

-- Location: LC_X9_Y8_N3
\DMem|mem~627\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1393\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L605Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~611_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~611_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1393\,
	regout => \DMem|mem~627_regout\);

-- Location: LC_X9_Y8_N4
\DMem|mem~643\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1394\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1393\ & (\DMem|mem~659_regout\)) # (!\DMem|mem~1393\ & ((D1L621Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1393\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~659_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1393\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1394\,
	regout => \DMem|mem~643_regout\);

-- Location: LC_X19_Y2_N5
\DMem|mem~723\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~723_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~723_regout\);

-- Location: LC_X19_Y5_N4
\DMem|mem~675\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~675_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~675_regout\);

-- Location: LC_X17_Y6_N1
\DMem|mem~707\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1395\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L685Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~675_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~675_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1395\,
	regout => \DMem|mem~707_regout\);

-- Location: LC_X17_Y6_N2
\DMem|mem~691\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1396\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1395\ & (\DMem|mem~723_regout\)) # (!\DMem|mem~1395\ & ((D1L669Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1395\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~723_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1395\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1396\,
	regout => \DMem|mem~691_regout\);

-- Location: LC_X20_Y8_N9
\DMem|mem~595\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~595_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~595_regout\);

-- Location: LC_X19_Y4_N6
\DMem|mem~547\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~547_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~547_regout\);

-- Location: LC_X16_Y9_N4
\DMem|mem~579\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1397\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L557Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~547_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~547_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1397\,
	regout => \DMem|mem~579_regout\);

-- Location: LC_X16_Y9_N5
\DMem|mem~563\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1398\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1397\ & (\DMem|mem~595_regout\)) # (!\DMem|mem~1397\ & ((D1L541Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1397\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~595_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1397\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1398\,
	regout => \DMem|mem~563_regout\);

-- Location: LC_X17_Y8_N9
\DMem|mem~1399\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1399_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\) # ((\DMem|mem~1396\)))) # (!\Mux_DMem_A|Op[3]~1\ & (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1398\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1396\,
	datad => \DMem|mem~1398\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1399_combout\);

-- Location: LC_X17_Y8_N0
\DMem|mem~1402\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1402_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1399_combout\ & (\DMem|mem~1401\)) # (!\DMem|mem~1399_combout\ & ((\DMem|mem~1394\))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1401\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1394\,
	datad => \DMem|mem~1399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1402_combout\);

-- Location: LC_X17_Y5_N6
\DMem|mem~211\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~211_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~211_regout\);

-- Location: LC_X18_Y2_N1
\DMem|mem~163\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~163_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~163_regout\);

-- Location: LC_X16_Y5_N0
\DMem|mem~179\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1403\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L157Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~163_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~163_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1403\,
	regout => \DMem|mem~179_regout\);

-- Location: LC_X16_Y5_N7
\DMem|mem~195\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1404\ = (\DMem|mem~1403\ & ((\DMem|mem~211_regout\) # ((!\Mux_DMem_A|Op[1]~2\)))) # (!\DMem|mem~1403\ & (((D1L173Q & \Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~211_regout\,
	datab => \DMem|mem~1403\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1404\,
	regout => \DMem|mem~195_regout\);

-- Location: LC_X13_Y6_N3
\DMem|mem~67\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~67_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1775_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~67_regout\);

-- Location: LC_X18_Y8_N9
\DMem|mem~35\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~35_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~35_regout\);

-- Location: LC_X19_Y8_N8
\DMem|mem~51\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1407\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L29Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~35_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~35_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1407\,
	regout => \DMem|mem~51_regout\);

-- Location: LC_X19_Y8_N9
\DMem|mem~83\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1408\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1407\ & ((D1L61Q))) # (!\DMem|mem~1407\ & (!\DMem|mem~67_regout\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1407\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f522",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~67_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1407\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1408\,
	regout => \DMem|mem~83_regout\);

-- Location: LC_X15_Y1_N4
\DMem|mem~147\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~147_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~147_regout\);

-- Location: LC_X13_Y8_N7
\DMem|mem~99\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~99_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~99_regout\);

-- Location: LC_X13_Y8_N6
\DMem|mem~131\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1405\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L109Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~99_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~99_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1405\,
	regout => \DMem|mem~131_regout\);

-- Location: LC_X17_Y8_N1
\DMem|mem~115\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1406\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1405\ & (\DMem|mem~147_regout\)) # (!\DMem|mem~1405\ & ((D1L93Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1405\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~147_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1405\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1406\,
	regout => \DMem|mem~115_regout\);

-- Location: LC_X17_Y8_N6
\DMem|mem~1409\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1409_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1406\))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1408\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1408\,
	datad => \DMem|mem~1406\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1409_combout\);

-- Location: LC_X12_Y13_N1
\DMem|mem~275\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~275_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~275_regout\);

-- Location: LC_X12_Y13_N3
\DMem|mem~227\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~227_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~227_regout\);

-- Location: LC_X12_Y12_N4
\DMem|mem~259\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1410\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L237Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~227_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~227_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1410\,
	regout => \DMem|mem~259_regout\);

-- Location: LC_X12_Y12_N5
\DMem|mem~243\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1411\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1410\ & (\DMem|mem~275_regout\)) # (!\DMem|mem~1410\ & ((D1L221Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1410\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~275_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1410\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1411\,
	regout => \DMem|mem~243_regout\);

-- Location: LC_X17_Y8_N3
\DMem|mem~1412\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1412_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1409_combout\ & ((\DMem|mem~1411\))) # (!\DMem|mem~1409_combout\ & (\DMem|mem~1404\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1404\,
	datac => \DMem|mem~1409_combout\,
	datad => \DMem|mem~1411\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1412_combout\);

-- Location: LC_X17_Y8_N2
\DMem|mem~1413\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1413_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1402_combout\)) # (!\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1412_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1402_combout\,
	datad => \DMem|mem~1412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1413_combout\);

-- Location: LC_X20_Y5_N8
\DMem|mem~1043\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1043_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1043_regout\);

-- Location: LC_X20_Y6_N0
\DMem|mem~851\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~851_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~851_regout\);

-- Location: LC_X20_Y7_N1
\DMem|mem~979\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1421\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L957Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~851_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~851_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1421\,
	regout => \DMem|mem~979_regout\);

-- Location: LC_X20_Y7_N2
\DMem|mem~915\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1422\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1421\ & (\DMem|mem~1043_regout\)) # (!\DMem|mem~1421\ & ((D1L893Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1421\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1043_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1421\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1422\,
	regout => \DMem|mem~915_regout\);

-- Location: LC_X17_Y1_N5
\DMem|mem~1011\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1011_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1011_regout\);

-- Location: LC_X17_Y1_N4
\DMem|mem~819\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~819_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~819_regout\);

-- Location: LC_X16_Y1_N1
\DMem|mem~947\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1414\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L925Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~819_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~819_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1414\,
	regout => \DMem|mem~947_regout\);

-- Location: LC_X16_Y1_N2
\DMem|mem~883\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1415\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1414\ & (\DMem|mem~1011_regout\)) # (!\DMem|mem~1414\ & ((D1L861Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1414\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1011_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1414\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1415\,
	regout => \DMem|mem~883_regout\);

-- Location: LC_X18_Y2_N6
\DMem|mem~1027\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1027_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1027_regout\);

-- Location: LC_X20_Y8_N1
\DMem|mem~835\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~835_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~835_regout\);

-- Location: LC_X19_Y7_N6
\DMem|mem~899\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1416\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L877Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~835_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~835_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1416\,
	regout => \DMem|mem~899_regout\);

-- Location: LC_X19_Y7_N7
\DMem|mem~963\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1417\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1416\ & (\DMem|mem~1027_regout\)) # (!\DMem|mem~1416\ & ((D1L941Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1416\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1027_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1416\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1417\,
	regout => \DMem|mem~963_regout\);

-- Location: LC_X19_Y9_N8
\DMem|mem~995\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~995_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~995_regout\);

-- Location: LC_X19_Y9_N5
\DMem|mem~803\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~803_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~803_regout\);

-- Location: LC_X18_Y9_N7
\DMem|mem~867\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1418\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L845Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~803_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~803_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1418\,
	regout => \DMem|mem~867_regout\);

-- Location: LC_X18_Y9_N8
\DMem|mem~931\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1419\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1418\ & (\DMem|mem~995_regout\)) # (!\DMem|mem~1418\ & ((D1L909Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1418\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~995_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1418\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1419\,
	regout => \DMem|mem~931_regout\);

-- Location: LC_X17_Y8_N4
\DMem|mem~1420\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1420_combout\ = (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1417\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1419\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1417\,
	datad => \DMem|mem~1419\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1420_combout\);

-- Location: LC_X17_Y8_N5
\DMem|mem~1423\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1423_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1420_combout\ & (\DMem|mem~1422\)) # (!\DMem|mem~1420_combout\ & ((\DMem|mem~1415\))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1422\,
	datac => \DMem|mem~1415\,
	datad => \DMem|mem~1420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1423_combout\);

-- Location: LC_X7_Y5_N1
\DMem|mem~515\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~515_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~515_regout\);

-- Location: LC_X13_Y5_N9
\DMem|mem~451\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1383\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L429Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~323_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~323_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1383\,
	regout => \DMem|mem~451_regout\);

-- Location: LC_X13_Y5_N4
\DMem|mem~387\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1384\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1383\ & (\DMem|mem~515_regout\)) # (!\DMem|mem~1383\ & ((D1L365Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1383\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~515_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1383\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1384\,
	regout => \DMem|mem~387_regout\);

-- Location: LC_X6_Y4_N7
\DMem|mem~339\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~339_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~339_regout\);

-- Location: LC_X12_Y4_N8
\DMem|mem~403\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1390\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L381Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~339_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~339_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1390\,
	regout => \DMem|mem~403_regout\);

-- Location: LC_X11_Y4_N7
\DMem|mem~531\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~531_regout\ = DFFEAS((((\Mux_DMem_Din|Op[12]~8\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~531_regout\);

-- Location: LC_X12_Y4_N3
\DMem|mem~467\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1391\ = (\DMem|mem~1390\ & ((\DMem|mem~531_regout\) # ((!\Mux_DMem_A|Op[3]~1\)))) # (!\DMem|mem~1390\ & (((D1L445Q & \Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1390\,
	datab => \DMem|mem~531_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1391\,
	regout => \DMem|mem~467_regout\);

-- Location: LC_X9_Y5_N3
\DMem|mem~499\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~499_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~499_regout\);

-- Location: LC_X8_Y5_N6
\DMem|mem~307\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~307_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~307_regout\);

-- Location: LC_X9_Y7_N9
\DMem|mem~371\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1385\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & (D1L349Q)) # (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~307_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~307_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1385\,
	regout => \DMem|mem~371_regout\);

-- Location: LC_X9_Y7_N7
\DMem|mem~435\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1386\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1385\ & (\DMem|mem~499_regout\)) # (!\DMem|mem~1385\ & ((D1L413Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1385\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~499_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1385\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1386\,
	regout => \DMem|mem~435_regout\);

-- Location: LC_X8_Y9_N4
\DMem|mem~483\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~483_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~483_regout\);

-- Location: LC_X9_Y5_N2
\DMem|mem~291\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~291_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[12]~8\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~291_regout\);

-- Location: LC_X10_Y9_N6
\DMem|mem~419\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1387\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L397Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~291_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~291_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1387\,
	regout => \DMem|mem~419_regout\);

-- Location: LC_X10_Y9_N7
\DMem|mem~355\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1388\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1387\ & (\DMem|mem~483_regout\)) # (!\DMem|mem~1387\ & ((D1L333Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1387\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~483_regout\,
	datac => \Mux_DMem_Din|Op[12]~8\,
	datad => \DMem|mem~1387\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1388\,
	regout => \DMem|mem~355_regout\);

-- Location: LC_X9_Y7_N6
\DMem|mem~1389\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1389_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1386\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1388\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1386\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \DMem|mem~1388\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1389_combout\);

-- Location: LC_X17_Y8_N7
\DMem|mem~1392\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1392_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1389_combout\ & ((\DMem|mem~1391\))) # (!\DMem|mem~1389_combout\ & (\DMem|mem~1384\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1384\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1391\,
	datad => \DMem|mem~1389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1392_combout\);

-- Location: LC_X17_Y8_N8
\MEM_WB|DMem_D|Op[12]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(12) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1413_combout\ & (\DMem|mem~1423_combout\)) # (!\DMem|mem~1413_combout\ & ((\DMem|mem~1392_combout\))))) # (!\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1413_combout\)), GLOBAL(\clk~combout\), VCC, 
-- , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1413_combout\,
	datac => \DMem|mem~1423_combout\,
	datad => \DMem|mem~1392_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(12));

-- Location: LC_X3_Y10_N6
\MEM_WB|PC|Op[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[12]~39\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[12]~38\ & (J16_Op[12])) # (!\Mux_RF_D3|Op[12]~38\ & ((\MEM_WB|DMem_D|Op\(12)))))) # (!\select_Mux_RF_D3~combout\(1) & (\Mux_RF_D3|Op[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \Mux_RF_D3|Op[12]~38\,
	datac => \EX_MEM|PC|Op\(12),
	datad => \MEM_WB|DMem_D|Op\(12),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[12]~39\,
	regout => \MEM_WB|PC|Op\(12));

-- Location: LC_X3_Y10_N7
\RF|r1[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[12]~40\ = (\select_Mux_RF_D3~combout\(2) & (!\Mux_RF_D3|Op[5]~24_combout\ & (\MEM_WB|ALU2_C|Op\(12)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[12]~39\))))
-- \RF|r1\(12) = DFFEAS(\Mux_RF_D3|Op[12]~40\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~24_combout\,
	datab => \MEM_WB|ALU2_C|Op\(12),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \Mux_RF_D3|Op[12]~39\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[12]~40\,
	regout => \RF|r1\(12));

-- Location: LC_X2_Y9_N7
\RF|r6[12]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[12]~24\ = (\Mux_RF_A1|Op[0]~1\ & (((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\ & ((R1_r6[12]))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (\RF|r0\(12)))))
-- \RF|r6\(12) = DFFEAS(\RF|m1|Op[12]~24\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[12]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r0\(12),
	datac => \Mux_RF_D3|Op[12]~40\,
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[12]~24\,
	regout => \RF|r6\(12));

-- Location: LC_X3_Y9_N8
\RF|r7[12]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[12]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[12]~40\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(12));

-- Location: LC_X3_Y7_N9
\RR_EX|RF_D1|Op[12]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(12) = DFFEAS((\RF|m1|Op[12]~24\ & (((\RF|r7\(12)) # (!\Mux_RF_A1|Op[0]~1\)))) # (!\RF|m1|Op[12]~24\ & (\RF|r1\(12) & ((\Mux_RF_A1|Op[0]~1\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(12),
	datab => \RF|m1|Op[12]~24\,
	datac => \RF|r7\(12),
	datad => \Mux_RF_A1|Op[0]~1\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(12));

-- Location: LC_X5_Y6_N0
\Mux_ALU_A|Op[12]~12\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[12]~12_combout\ = ((\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D2|Op\(12)))) # (!\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D1|Op\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D1|Op\(12),
	datad => \RR_EX|RF_D2|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[12]~12_combout\);

-- Location: LC_X3_Y6_N6
\Mux_ALU_B|Op[12]~23\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[12]~23_combout\ = ((\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(11)))) # (!\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(12),
	datad => \RR_EX|RF_D2|Op\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[12]~23_combout\);

-- Location: LC_X3_Y6_N0
\Mux_ALU_B|Op[12]~24\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[12]~24_combout\ = (\select_Mux_ALU_B~combout\(1) & (((\RR_EX|five_zero|Op\(2))))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[12]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[12]~23_combout\,
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \RR_EX|five_zero|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[12]~24_combout\);

-- Location: LC_X7_Y7_N7
\ALU_1|c~10\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~10_combout\ = ((\Mux_ALU_B|Op[11]~22_combout\ & ((\Mux_ALU_A|Op[11]~11_combout\) # (\ALU_1|c~9_combout\))) # (!\Mux_ALU_B|Op[11]~22_combout\ & (\Mux_ALU_A|Op[11]~11_combout\ & \ALU_1|c~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[11]~22_combout\,
	datac => \Mux_ALU_A|Op[11]~11_combout\,
	datad => \ALU_1|c~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~10_combout\);

-- Location: LC_X7_Y7_N8
\ALU_1|Op[12]~11\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[12]~11_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_A|Op[12]~12_combout\ $ (\Mux_ALU_B|Op[12]~24_combout\ $ (\ALU_1|c~10_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_B|Op[12]~24_combout\)) # (!\Mux_ALU_A|Op[12]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal0~0_combout\,
	datab => \Mux_ALU_A|Op[12]~12_combout\,
	datac => \Mux_ALU_B|Op[12]~24_combout\,
	datad => \ALU_1|c~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[12]~11_combout\);

-- Location: LC_X7_Y7_N9
\EX_MEM|ALU_C|Op[12]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(12) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[12]~11_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(12)))))
-- \EX_MEM|ALU_C|Op\(12) = DFFEAS(\ALU_1|Op\(12), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[12]~11_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(12),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(12),
	regout => \EX_MEM|ALU_C|Op\(12));

-- Location: LC_X8_Y12_N1
\MEM_WB|RF_D2|Op[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[12]~16\ = (\select_Mux_jump_loc~combout\(1) & ((\select_Mux_jump_loc~combout\(0)) # ((J17_Op[12])))) # (!\select_Mux_jump_loc~combout\(1) & (!\select_Mux_jump_loc~combout\(0) & ((\inc|Op\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(1),
	datab => \select_Mux_jump_loc~combout\(0),
	datac => \EX_MEM|RF_D2|Op\(12),
	datad => \inc|Op\(12),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[12]~16\,
	regout => \MEM_WB|RF_D2|Op\(12));

-- Location: LC_X8_Y12_N2
\PC|Op[12]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(12) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[12]~16\ & (\MEM_WB|ALU_C|Op\(12))) # (!\Mux_jump_loc|Op[12]~16\ & ((\MEM_WB|ALU2_C|Op\(12)))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[12]~16\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU_C|Op\(12),
	datab => \select_Mux_jump_loc~combout\(0),
	datac => \MEM_WB|ALU2_C|Op\(12),
	datad => \Mux_jump_loc|Op[12]~16\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(12));

-- Location: LC_X7_Y12_N4
\inc|Add0~40\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~40_combout\ = (\PC|Op\(12) $ (((!\inc|Add0~17\ & \inc|Add0~37\) # (\inc|Add0~17\ & \inc|Add0~37COUT1_84\))))
-- \inc|Add0~42\ = CARRY(((!\inc|Add0~37COUT1_84\) # (!\PC|Op\(12))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(12),
	cin => \inc|Add0~17\,
	cin0 => \inc|Add0~37\,
	cin1 => \inc|Add0~37COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~40_combout\,
	cout => \inc|Add0~42\);

-- Location: LC_X9_Y12_N5
\ID_RR|inc|Op[12]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(12) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~40_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(12))))
-- \ID_RR|inc|Op\(12) = DFFEAS(\inc|Op\(12), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inc|Op\(12),
	datac => \inc|Add0~40_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(12),
	regout => \ID_RR|inc|Op\(12));

-- Location: LC_X9_Y12_N2
\EX_MEM|inc|Op[12]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[12]~12\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[12])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(12),
	datad => \EX_MEM|RF_D1|Op\(12),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[12]~12\,
	regout => \EX_MEM|inc|Op\(12));

-- Location: LC_X6_Y11_N7
\ALU_2|c~12\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~12_combout\ = (\Mux_ALU2_B|Op[0]~1_combout\ & ((\Mux_ALU2_A|Op[11]~11\) # ((\Mux_ALU2_A|Op[10]~10\) # (\ALU_2|c~10_combout\)))) # (!\Mux_ALU2_B|Op[0]~1_combout\ & (\Mux_ALU2_A|Op[11]~11\ & (\Mux_ALU2_A|Op[10]~10\ & \ALU_2|c~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eaa8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_B|Op[0]~1_combout\,
	datab => \Mux_ALU2_A|Op[11]~11\,
	datac => \Mux_ALU2_A|Op[10]~10\,
	datad => \ALU_2|c~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~12_combout\);

-- Location: LC_X5_Y11_N4
\ALU_2|Op[12]~11\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[12]~11_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[12]~12\ $ (\Mux_ALU2_B|Op[0]~1_combout\ $ (\ALU_2|c~12_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[0]~1_combout\)) # (!\Mux_ALU2_A|Op[12]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9767",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[12]~12\,
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \ALU_2|Equal0~0_combout\,
	datad => \ALU_2|c~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[12]~11_combout\);

-- Location: LC_X5_Y11_N5
\MEM_WB|ALU2_C|Op[12]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(12) = ((GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[12]~11_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & ((\ALU_2|Op\(12)))))
-- \MEM_WB|ALU2_C|Op\(12) = DFFEAS(\ALU_2|Op\(12), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ALU_2|Op[12]~11_combout\,
	datac => \ALU_2|Op\(12),
	datad => \ALU_2|Op[15]~3_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(12),
	regout => \MEM_WB|ALU2_C|Op\(12));

-- Location: LC_X3_Y9_N6
\RF|r0[12]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[12]~40\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[12]~40\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(12));

-- Location: LC_X2_Y10_N0
\RF|r4[12]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[12]~42\ = (\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\) # ((R1_r4[12])))) # (!\Mux_RF_A2|Op[2]~0\ & (!\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|r0\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[12]~40\,
	datad => \RF|r0\(12),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[12]~42\,
	regout => \RF|r4\(12));

-- Location: LC_X2_Y10_N2
\RF|r2[12]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[12]~43\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|m2|Op[12]~42\ & (\RF|r6\(12))) # (!\RF|m2|Op[12]~42\ & ((R1_r2[12]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\RF|m2|Op[12]~42\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(12),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[12]~40\,
	datad => \RF|m2|Op[12]~42\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[12]~43\,
	regout => \RF|r2\(12));

-- Location: LC_X1_Y10_N0
\RF|r3[12]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[12]~40\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((R1_r3[12]) # (\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(12) & ((!\Mux_RF_A2|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r1\(12),
	datac => \Mux_RF_D3|Op[12]~40\,
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[12]~40\,
	regout => \RF|r3\(12));

-- Location: LC_X2_Y11_N4
\RF|r5[12]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[12]~41\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[12]~40\ & ((\RF|r7\(12)))) # (!\RF|m2|Op[12]~40\ & (R1_r5[12])))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|m2|Op[12]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|m2|Op[12]~40\,
	datac => \Mux_RF_D3|Op[12]~40\,
	datad => \RF|r7\(12),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[12]~41\,
	regout => \RF|r5\(12));

-- Location: LC_X2_Y11_N2
\RR_EX|RF_D2|Op[12]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(12) = DFFEAS((\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[12]~41\)))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[12]~43\)), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[0]~2_combout\,
	datab => \RF|m2|Op[12]~43\,
	datac => \RF|m2|Op[12]~41\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(12));

-- Location: LC_X7_Y12_N5
\inc|Add0~45\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~45_combout\ = (\PC|Op\(13) $ ((!\inc|Add0~42\)))
-- \inc|Add0~47\ = CARRY(((\PC|Op\(13) & !\inc|Add0~42\)))
-- \inc|Add0~47COUT1_85\ = CARRY(((\PC|Op\(13) & !\inc|Add0~42\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|Op\(13),
	cin => \inc|Add0~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~45_combout\,
	cout0 => \inc|Add0~47\,
	cout1 => \inc|Add0~47COUT1_85\);

-- Location: LC_X7_Y10_N2
\ID_RR|inc|Op[13]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(13) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~45_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(13))))
-- \ID_RR|inc|Op\(13) = DFFEAS(\inc|Op\(13), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(13),
	datac => \inc|Add0~45_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(13),
	regout => \ID_RR|inc|Op\(13));

-- Location: LC_X2_Y9_N3
\RF|r6[13]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(13) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[13]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[13]~43\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(13));

-- Location: LC_X3_Y9_N5
\RF|r7[13]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(13) = DFFEAS((((\Mux_RF_D3|Op[13]~43\))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op[13]~43\,
	aclr => GND,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(13));

-- Location: LC_X9_Y10_N8
\EX_MEM|RF_D2|Op[13]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(13) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(13),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(13));

-- Location: LC_X9_Y10_N2
\DMem|mem~612\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[13]~9\ = (\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D2|Op\(13))))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(13)))))
-- \DMem|mem~612_regout\ = DFFEAS(\Mux_DMem_Din|Op[13]~9\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datac => \EX_MEM|RF_D1|Op\(13),
	datad => \EX_MEM|RF_D2|Op\(13),
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[13]~9\,
	regout => \DMem|mem~612_regout\);

-- Location: LC_X10_Y10_N6
\DMem|mem~660\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~660_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~660_regout\);

-- Location: LC_X12_Y10_N3
\DMem|mem~628\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1425\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L606Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~612_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~612_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1425\,
	regout => \DMem|mem~628_regout\);

-- Location: LC_X12_Y10_N0
\DMem|mem~644\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1426\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1425\ & (\DMem|mem~660_regout\)) # (!\DMem|mem~1425\ & ((D1L622Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1425\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~660_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1425\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1426\,
	regout => \DMem|mem~644_regout\);

-- Location: LC_X18_Y12_N8
\DMem|mem~788\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~788_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~788_regout\);

-- Location: LC_X16_Y13_N4
\DMem|mem~740\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~740_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~740_regout\);

-- Location: LC_X14_Y12_N0
\DMem|mem~756\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1432\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L734Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~740_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~740_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1432\,
	regout => \DMem|mem~756_regout\);

-- Location: LC_X14_Y12_N1
\DMem|mem~772\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1433\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1432\ & (\DMem|mem~788_regout\)) # (!\DMem|mem~1432\ & ((D1L750Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1432\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~788_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1432\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1433\,
	regout => \DMem|mem~772_regout\);

-- Location: LC_X20_Y12_N3
\DMem|mem~596\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~596_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~596_regout\);

-- Location: LC_X13_Y12_N4
\DMem|mem~548\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~548_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~548_regout\);

-- Location: LC_X15_Y11_N8
\DMem|mem~580\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1429\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L558Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~548_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~548_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1429\,
	regout => \DMem|mem~580_regout\);

-- Location: LC_X15_Y11_N6
\DMem|mem~564\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1430\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1429\ & (\DMem|mem~596_regout\)) # (!\DMem|mem~1429\ & ((D1L542Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1429\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~596_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1429\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1430\,
	regout => \DMem|mem~564_regout\);

-- Location: LC_X14_Y13_N3
\DMem|mem~724\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~724_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~724_regout\);

-- Location: LC_X15_Y13_N3
\DMem|mem~676\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~676_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~676_regout\);

-- Location: LC_X15_Y13_N5
\DMem|mem~708\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1427\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L686Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~676_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~676_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1427\,
	regout => \DMem|mem~708_regout\);

-- Location: LC_X14_Y13_N2
\DMem|mem~692\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1428\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1427\ & (\DMem|mem~724_regout\)) # (!\DMem|mem~1427\ & ((D1L670Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1427\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~724_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1427\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1428\,
	regout => \DMem|mem~692_regout\);

-- Location: LC_X15_Y11_N4
\DMem|mem~1431\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1431_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1428\))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1430\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1430\,
	datad => \DMem|mem~1428\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1431_combout\);

-- Location: LC_X15_Y11_N5
\DMem|mem~1434\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1434_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1431_combout\ & ((\DMem|mem~1433\))) # (!\DMem|mem~1431_combout\ & (\DMem|mem~1426\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1426\,
	datac => \DMem|mem~1433\,
	datad => \DMem|mem~1431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1434_combout\);

-- Location: LC_X20_Y5_N9
\DMem|mem~1044\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1044_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1044_regout\);

-- Location: LC_X20_Y3_N7
\DMem|mem~852\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~852_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~852_regout\);

-- Location: LC_X20_Y4_N3
\DMem|mem~980\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1463\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L958Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~852_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~852_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1463\,
	regout => \DMem|mem~980_regout\);

-- Location: LC_X20_Y4_N4
\DMem|mem~916\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1464\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1463\ & (\DMem|mem~1044_regout\)) # (!\DMem|mem~1463\ & ((D1L894Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1463\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1044_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1463\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1464\,
	regout => \DMem|mem~916_regout\);

-- Location: LC_X17_Y3_N5
\DMem|mem~1012\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1012_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1012_regout\);

-- Location: LC_X17_Y2_N2
\DMem|mem~820\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~820_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~820_regout\);

-- Location: LC_X16_Y4_N7
\DMem|mem~948\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1456\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L926Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~820_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~820_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1456\,
	regout => \DMem|mem~948_regout\);

-- Location: LC_X16_Y4_N8
\DMem|mem~884\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1457\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1456\ & (\DMem|mem~1012_regout\)) # (!\DMem|mem~1456\ & ((D1L862Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1456\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1012_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1456\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1457\,
	regout => \DMem|mem~884_regout\);

-- Location: LC_X20_Y9_N9
\DMem|mem~996\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~996_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~996_regout\);

-- Location: LC_X20_Y9_N5
\DMem|mem~804\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~804_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~804_regout\);

-- Location: LC_X18_Y9_N1
\DMem|mem~868\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1460\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L846Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~804_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~804_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1460\,
	regout => \DMem|mem~868_regout\);

-- Location: LC_X18_Y9_N2
\DMem|mem~932\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1461\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1460\ & (\DMem|mem~996_regout\)) # (!\DMem|mem~1460\ & ((D1L910Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1460\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~996_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1460\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1461\,
	regout => \DMem|mem~932_regout\);

-- Location: LC_X19_Y11_N2
\DMem|mem~1028\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1028_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1028_regout\);

-- Location: LC_X19_Y3_N0
\DMem|mem~836\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~836_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~836_regout\);

-- Location: LC_X19_Y7_N0
\DMem|mem~900\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1458\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L878Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~836_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~836_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1458\,
	regout => \DMem|mem~900_regout\);

-- Location: LC_X19_Y7_N5
\DMem|mem~964\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1459\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1458\ & (\DMem|mem~1028_regout\)) # (!\DMem|mem~1458\ & ((D1L942Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1458\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1028_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1458\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1459\,
	regout => \DMem|mem~964_regout\);

-- Location: LC_X17_Y7_N5
\DMem|mem~1462\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1462_combout\ = (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1459\))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1461\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1461\,
	datad => \DMem|mem~1459\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1462_combout\);

-- Location: LC_X16_Y7_N6
\DMem|mem~1465\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1465_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1462_combout\ & (\DMem|mem~1464\)) # (!\DMem|mem~1462_combout\ & ((\DMem|mem~1457\))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1464\,
	datab => \DMem|mem~1457\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \DMem|mem~1462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1465_combout\);

-- Location: LC_X14_Y4_N4
\DMem|mem~516\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~516_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~516_regout\);

-- Location: LC_X14_Y3_N8
\DMem|mem~324\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~324_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~324_regout\);

-- Location: LC_X13_Y5_N8
\DMem|mem~452\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1435\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L430Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~324_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~324_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1435\,
	regout => \DMem|mem~452_regout\);

-- Location: LC_X13_Y5_N0
\DMem|mem~388\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1436\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1435\ & (\DMem|mem~516_regout\)) # (!\DMem|mem~1435\ & ((D1L366Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1435\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~516_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1435\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1436\,
	regout => \DMem|mem~388_regout\);

-- Location: LC_X9_Y4_N4
\DMem|mem~532\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~532_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~532_regout\);

-- Location: LC_X6_Y4_N6
\DMem|mem~340\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~340_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~340_regout\);

-- Location: LC_X8_Y4_N8
\DMem|mem~404\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1442\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L382Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~340_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~340_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1442\,
	regout => \DMem|mem~404_regout\);

-- Location: LC_X8_Y4_N1
\DMem|mem~468\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1443\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1442\ & (\DMem|mem~532_regout\)) # (!\DMem|mem~1442\ & ((D1L446Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1442\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~532_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1442\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1443\,
	regout => \DMem|mem~468_regout\);

-- Location: LC_X11_Y6_N1
\DMem|mem~292\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~292_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~292_regout\);

-- Location: LC_X11_Y7_N9
\DMem|mem~420\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1439\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (D1L398Q)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~292_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~292_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1439\,
	regout => \DMem|mem~420_regout\);

-- Location: LC_X12_Y7_N0
\DMem|mem~484\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~484_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~484_regout\);

-- Location: LC_X12_Y7_N1
\DMem|mem~356\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1440\ = (\DMem|mem~1439\ & ((\DMem|mem~484_regout\) # ((!\Mux_DMem_A|Op[2]~0\)))) # (!\DMem|mem~1439\ & (((D1L334Q & \Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1439\,
	datab => \DMem|mem~484_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1440\,
	regout => \DMem|mem~356_regout\);

-- Location: LC_X8_Y5_N8
\DMem|mem~308\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~308_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~308_regout\);

-- Location: LC_X13_Y7_N5
\DMem|mem~372\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1437\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L350Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~308_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~308_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1437\,
	regout => \DMem|mem~372_regout\);

-- Location: LC_X8_Y5_N9
\DMem|mem~500\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~500_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~500_regout\);

-- Location: LC_X13_Y7_N9
\DMem|mem~436\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1438\ = (\DMem|mem~1437\ & ((\DMem|mem~500_regout\) # ((!\Mux_DMem_A|Op[3]~1\)))) # (!\DMem|mem~1437\ & (((D1L414Q & \Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1437\,
	datab => \DMem|mem~500_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1438\,
	regout => \DMem|mem~436_regout\);

-- Location: LC_X16_Y7_N9
\DMem|mem~1441\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1441_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1438\))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1440\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1440\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \DMem|mem~1438\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1441_combout\);

-- Location: LC_X16_Y7_N5
\DMem|mem~1444\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1444_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1441_combout\ & ((\DMem|mem~1443\))) # (!\DMem|mem~1441_combout\ & (\DMem|mem~1436\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1436\,
	datac => \DMem|mem~1443\,
	datad => \DMem|mem~1441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1444_combout\);

-- Location: LC_X17_Y5_N9
\DMem|mem~212\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~212_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~212_regout\);

-- Location: LC_X17_Y2_N0
\DMem|mem~164\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~164_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~164_regout\);

-- Location: LC_X16_Y5_N1
\DMem|mem~180\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1445\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L158Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~164_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~164_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1445\,
	regout => \DMem|mem~180_regout\);

-- Location: LC_X16_Y5_N2
\DMem|mem~196\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1446\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1445\ & (\DMem|mem~212_regout\)) # (!\DMem|mem~1445\ & ((D1L174Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1445\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~212_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1445\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1446\,
	regout => \DMem|mem~196_regout\);

-- Location: LC_X12_Y13_N8
\DMem|mem~276\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~276_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~276_regout\);

-- Location: LC_X12_Y13_N0
\DMem|mem~228\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~228_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~228_regout\);

-- Location: LC_X12_Y12_N2
\DMem|mem~260\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1452\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L238Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~228_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~228_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1452\,
	regout => \DMem|mem~260_regout\);

-- Location: LC_X12_Y12_N3
\DMem|mem~244\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1453\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1452\ & (\DMem|mem~276_regout\)) # (!\DMem|mem~1452\ & ((D1L222Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1452\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~276_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1452\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1453\,
	regout => \DMem|mem~244_regout\);

-- Location: LC_X14_Y2_N9
\DMem|mem~148\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~148_regout\ = DFFEAS((((\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~148_regout\);

-- Location: LC_X18_Y10_N8
\DMem|mem~100\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~100_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~100_regout\);

-- Location: LC_X15_Y9_N2
\DMem|mem~132\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1447\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L110Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~100_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~100_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1447\,
	regout => \DMem|mem~132_regout\);

-- Location: LC_X15_Y9_N4
\DMem|mem~116\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1448\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1447\ & (\DMem|mem~148_regout\)) # (!\DMem|mem~1447\ & ((D1L94Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1447\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~148_regout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1447\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1448\,
	regout => \DMem|mem~116_regout\);

-- Location: LC_X11_Y6_N7
\DMem|mem~84\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~84_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[13]~9\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~84_regout\);

-- Location: LC_X13_Y9_N0
\DMem|mem~36\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~36_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, \Mux_DMem_Din|Op[13]~9\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~36_regout\);

-- Location: LC_X12_Y9_N6
\DMem|mem~52\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1449\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L30Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~36_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~36_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1449\,
	regout => \DMem|mem~52_regout\);

-- Location: LC_X12_Y9_N3
\DMem|mem~68\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1450\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1449\ & (!\DMem|mem~84_regout\)) # (!\DMem|mem~1449\ & ((D1L46Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1449\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~84_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[13]~9\,
	datad => \DMem|mem~1449\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1450\,
	regout => \DMem|mem~68_regout\);

-- Location: LC_X15_Y9_N1
\DMem|mem~1451\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1451_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\) # ((\DMem|mem~1448\)))) # (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1450\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1448\,
	datad => \DMem|mem~1450\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1451_combout\);

-- Location: LC_X15_Y9_N0
\DMem|mem~1454\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1454_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1451_combout\ & ((\DMem|mem~1453\))) # (!\DMem|mem~1451_combout\ & (\DMem|mem~1446\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1446\,
	datac => \DMem|mem~1453\,
	datad => \DMem|mem~1451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1454_combout\);

-- Location: LC_X16_Y7_N0
\DMem|mem~1455\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1455_combout\ = (\Mux_DMem_A|Op[4]~4\ & ((\Mux_DMem_A|Op[5]~5\) # ((\DMem|mem~1444_combout\)))) # (!\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1444_combout\,
	datad => \DMem|mem~1454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1455_combout\);

-- Location: LC_X16_Y7_N1
\MEM_WB|DMem_D|Op[13]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(13) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1455_combout\ & ((\DMem|mem~1465_combout\))) # (!\DMem|mem~1455_combout\ & (\DMem|mem~1434_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (((\DMem|mem~1455_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1434_combout\,
	datac => \DMem|mem~1465_combout\,
	datad => \DMem|mem~1455_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(13));

-- Location: LC_X5_Y13_N6
\ID_RR|PC|Op[13]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(13) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(13),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(13));

-- Location: LC_X5_Y13_N3
\EX_MEM|PC|Op[13]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(13) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(13),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(13));

-- Location: LC_X3_Y13_N2
\MEM_WB|ALU_C|Op[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[13]~41\ = (\select_Mux_RF_D3~combout\(0) & ((\MEM_WB|eight_zero|Op\(4)) # ((\select_Mux_RF_D3~combout\(1))))) # (!\select_Mux_RF_D3~combout\(0) & (((J18_Op[13] & !\select_Mux_RF_D3~combout\(1)))))
-- \MEM_WB|ALU_C|Op\(13) = DFFEAS(\Mux_RF_D3|Op[13]~41\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(13), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \MEM_WB|eight_zero|Op\(4),
	datac => \EX_MEM|ALU_C|Op\(13),
	datad => \select_Mux_RF_D3~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[13]~41\,
	regout => \MEM_WB|ALU_C|Op\(13));

-- Location: LC_X3_Y13_N3
\MEM_WB|PC|Op[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[13]~42\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[13]~41\ & ((J16_Op[13]))) # (!\Mux_RF_D3|Op[13]~41\ & (\MEM_WB|DMem_D|Op\(13))))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[13]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|DMem_D|Op\(13),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|PC|Op\(13),
	datad => \Mux_RF_D3|Op[13]~41\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[13]~42\,
	regout => \MEM_WB|PC|Op\(13));

-- Location: LC_X3_Y13_N4
\RF|r1[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[13]~43\ = (\select_Mux_RF_D3~combout\(2) & (!\Mux_RF_D3|Op[5]~24_combout\ & (\MEM_WB|ALU2_C|Op\(13)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[13]~42\))))
-- \RF|r1\(13) = DFFEAS(\Mux_RF_D3|Op[13]~43\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~24_combout\,
	datab => \MEM_WB|ALU2_C|Op\(13),
	datac => \select_Mux_RF_D3~combout\(2),
	datad => \Mux_RF_D3|Op[13]~42\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[13]~43\,
	regout => \RF|r1\(13));

-- Location: LC_X1_Y10_N6
\RF|r0[13]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[13]~26\ = (\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\) # ((\RF|r1\(13))))) # (!\Mux_RF_A1|Op[0]~1\ & (!\Mux_RF_A1|Op[2]~0_combout\ & (R1_r0[13])))
-- \RF|r0\(13) = DFFEAS(\RF|m1|Op[13]~26\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[13]~43\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[13]~43\,
	datad => \RF|r1\(13),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[13]~26\,
	regout => \RF|r0\(13));

-- Location: LC_X2_Y11_N9
\RR_EX|RF_D1|Op[13]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(13) = DFFEAS((\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|m1|Op[13]~26\ & ((\RF|r7\(13)))) # (!\RF|m1|Op[13]~26\ & (\RF|r6\(13))))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (((\RF|m1|Op[13]~26\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[2]~0_combout\,
	datab => \RF|r6\(13),
	datac => \RF|r7\(13),
	datad => \RF|m1|Op[13]~26\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(13));

-- Location: LC_X7_Y10_N4
\EX_MEM|RF_D1|Op[13]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(13) = DFFEAS((((\RR_EX|RF_D1|Op\(13)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D1|Op\(13),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(13));

-- Location: LC_X7_Y10_N1
\EX_MEM|inc|Op[13]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[13]~13\ = (\select_Mux_ALU2_A~combout\ & (((J9_Op[13])))) # (!\select_Mux_ALU2_A~combout\ & (((\EX_MEM|RF_D1|Op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(13),
	datad => \EX_MEM|RF_D1|Op\(13),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[13]~13\,
	regout => \EX_MEM|inc|Op\(13));

-- Location: LC_X6_Y11_N8
\ALU_2|c~13\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~13_combout\ = (\Mux_ALU2_B|Op[0]~1_combout\ & (((\Mux_ALU2_A|Op[12]~12\) # (\ALU_2|c~12_combout\)))) # (!\Mux_ALU2_B|Op[0]~1_combout\ & (((\Mux_ALU2_A|Op[12]~12\ & \ALU_2|c~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \Mux_ALU2_A|Op[12]~12\,
	datad => \ALU_2|c~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~13_combout\);

-- Location: LC_X5_Y11_N9
\ALU_2|Op[13]~12\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[13]~12_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[13]~13\ $ (\Mux_ALU2_B|Op[0]~1_combout\ $ (\ALU_2|c~13_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[0]~1_combout\)) # (!\Mux_ALU2_A|Op[13]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[13]~13\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[13]~12_combout\);

-- Location: LC_X5_Y11_N8
\MEM_WB|ALU2_C|Op[13]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(13) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[13]~12_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(13)))))
-- \MEM_WB|ALU2_C|Op\(13) = DFFEAS(\ALU_2|Op\(13), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[13]~12_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(13),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(13),
	regout => \MEM_WB|ALU2_C|Op\(13));

-- Location: LC_X2_Y10_N4
\RF|r4[13]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[13]~47\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[13]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(13) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r0\(13),
	datac => \Mux_RF_D3|Op[13]~43\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[13]~47\,
	regout => \RF|r4\(13));

-- Location: LC_X2_Y10_N3
\RF|r2[13]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[13]~48\ = (\RF|m2|Op[13]~47\ & (((\RF|r6\(13))) # (!\Mux_RF_A2|Op[1]~1_combout\))) # (!\RF|m2|Op[13]~47\ & (\Mux_RF_A2|Op[1]~1_combout\ & (R1_r2[13])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[13]~47\,
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[13]~43\,
	datad => \RF|r6\(13),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[13]~48\,
	regout => \RF|r2\(13));

-- Location: LC_X1_Y10_N5
\RF|r3[13]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[13]~45\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((R1_r3[13]) # (\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(13) & ((!\Mux_RF_A2|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r1\(13),
	datac => \Mux_RF_D3|Op[13]~43\,
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[13]~45\,
	regout => \RF|r3\(13));

-- Location: LC_X2_Y11_N8
\RF|r5[13]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[13]~46\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[13]~45\ & (\RF|r7\(13))) # (!\RF|m2|Op[13]~45\ & ((R1_r5[13]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[13]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r7\(13),
	datac => \Mux_RF_D3|Op[13]~43\,
	datad => \RF|m2|Op[13]~45\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[13]~46\,
	regout => \RF|r5\(13));

-- Location: LC_X2_Y11_N0
\RR_EX|RF_D2|Op[13]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(13) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[13]~46\))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[13]~48\))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \RF|m2|Op[13]~48\,
	datac => \Mux_RF_A2|Op[0]~2_combout\,
	datad => \RF|m2|Op[13]~46\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(13));

-- Location: LC_X5_Y8_N3
\Mux_ALU_B|Op[13]~25\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[13]~25_combout\ = (\select_Mux_ALU_B~combout\(0) & (((\RR_EX|RF_D2|Op\(12))))) # (!\select_Mux_ALU_B~combout\(0) & (((\RR_EX|RF_D2|Op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(12),
	datad => \RR_EX|RF_D2|Op\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[13]~25_combout\);

-- Location: LC_X5_Y8_N1
\Mux_ALU_B|Op[13]~26\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[13]~26_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\RR_EX|five_zero|Op\(2))) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[13]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|five_zero|Op\(2),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[13]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[13]~26_combout\);

-- Location: LC_X5_Y8_N7
\Mux_ALU_A|Op[13]~13\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[13]~13_combout\ = ((\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D2|Op\(13)))) # (!\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D1|Op\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D1|Op\(13),
	datad => \RR_EX|RF_D2|Op\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[13]~13_combout\);

-- Location: LC_X8_Y7_N3
\ALU_1|c~11\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~11_combout\ = (\Mux_ALU_A|Op[12]~12_combout\ & (((\Mux_ALU_B|Op[12]~24_combout\) # (\ALU_1|c~10_combout\)))) # (!\Mux_ALU_A|Op[12]~12_combout\ & (((\Mux_ALU_B|Op[12]~24_combout\ & \ALU_1|c~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[12]~12_combout\,
	datac => \Mux_ALU_B|Op[12]~24_combout\,
	datad => \ALU_1|c~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~11_combout\);

-- Location: LC_X8_Y7_N0
\ALU_1|Op[13]~12\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[13]~12_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_B|Op[13]~26_combout\ $ (\Mux_ALU_A|Op[13]~13_combout\ $ (\ALU_1|c~11_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[13]~13_combout\)) # (!\Mux_ALU_B|Op[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal0~0_combout\,
	datab => \Mux_ALU_B|Op[13]~26_combout\,
	datac => \Mux_ALU_A|Op[13]~13_combout\,
	datad => \ALU_1|c~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[13]~12_combout\);

-- Location: LC_X8_Y7_N1
\EX_MEM|ALU_C|Op[13]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(13) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[13]~12_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(13)))))
-- \EX_MEM|ALU_C|Op\(13) = DFFEAS(\ALU_1|Op\(13), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ALU_1|Op[13]~12_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(13),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(13),
	regout => \EX_MEM|ALU_C|Op\(13));

-- Location: LC_X8_Y10_N4
\MEM_WB|RF_D2|Op[13]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(13) = DFFEAS((((\EX_MEM|RF_D2|Op\(13)))), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \EX_MEM|RF_D2|Op\(13),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(13));

-- Location: LC_X7_Y10_N0
\Mux_jump_loc|Op[13]~18\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[13]~18_combout\ = (\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1)) # ((\MEM_WB|ALU2_C|Op\(13))))) # (!\select_Mux_jump_loc~combout\(0) & (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \MEM_WB|ALU2_C|Op\(13),
	datad => \inc|Op\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[13]~18_combout\);

-- Location: LC_X8_Y10_N8
\PC|Op[13]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(13) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[13]~18_combout\ & (\MEM_WB|ALU_C|Op\(13))) # (!\Mux_jump_loc|Op[13]~18_combout\ & ((\MEM_WB|RF_D2|Op\(13)))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[13]~18_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(1),
	datab => \MEM_WB|ALU_C|Op\(13),
	datac => \MEM_WB|RF_D2|Op\(13),
	datad => \Mux_jump_loc|Op[13]~18_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(13));

-- Location: LC_X7_Y12_N6
\inc|Add0~50\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~50_combout\ = \PC|Op\(14) $ (((((!\inc|Add0~42\ & \inc|Add0~47\) # (\inc|Add0~42\ & \inc|Add0~47COUT1_85\)))))
-- \inc|Add0~52\ = CARRY(((!\inc|Add0~47\)) # (!\PC|Op\(14)))
-- \inc|Add0~52COUT1_86\ = CARRY(((!\inc|Add0~47COUT1_85\)) # (!\PC|Op\(14)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(14),
	cin => \inc|Add0~42\,
	cin0 => \inc|Add0~47\,
	cin1 => \inc|Add0~47COUT1_85\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~50_combout\,
	cout0 => \inc|Add0~52\,
	cout1 => \inc|Add0~52COUT1_86\);

-- Location: LC_X7_Y12_N9
\ID_RR|inc|Op[14]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(14) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~50_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(14))))
-- \ID_RR|inc|Op\(14) = DFFEAS(\inc|Op\(14), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(14),
	datac => \inc|Add0~50_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(14),
	regout => \ID_RR|inc|Op\(14));

-- Location: LC_X4_Y10_N2
\RF|r7[14]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[14]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[14]~46\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(14));

-- Location: LC_X2_Y9_N6
\RF|r6[14]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[14]~28\ = (\Mux_RF_A1|Op[2]~0_combout\ & (((R1_r6[14]) # (\Mux_RF_A1|Op[0]~1\)))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (\RF|r0\(14) & ((!\Mux_RF_A1|Op[0]~1\))))
-- \RF|r6\(14) = DFFEAS(\RF|m1|Op[14]~28\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[14]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(14),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[14]~46\,
	datad => \Mux_RF_A1|Op[0]~1\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[14]~28\,
	regout => \RF|r6\(14));

-- Location: LC_X9_Y12_N0
\ID_RR|PC|Op[14]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(14),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(14));

-- Location: LC_X9_Y12_N1
\EX_MEM|PC|Op[14]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(14),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(14));

-- Location: LC_X5_Y6_N5
\EX_MEM|RF_D2|Op[14]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(14),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(14));

-- Location: LC_X7_Y6_N6
\DMem|mem~325\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[14]~10\ = (\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D2|Op\(14))))) # (!\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D1|Op\(14)))
-- \DMem|mem~325_regout\ = DFFEAS(\Mux_DMem_Din|Op[14]~10\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datab => \EX_MEM|RF_D1|Op\(14),
	datad => \EX_MEM|RF_D2|Op\(14),
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[14]~10\,
	regout => \DMem|mem~325_regout\);

-- Location: LC_X7_Y4_N9
\DMem|mem~533\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~533_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~533_regout\);

-- Location: LC_X6_Y4_N5
\DMem|mem~341\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~341_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~341_regout\);

-- Location: LC_X8_Y4_N3
\DMem|mem~405\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1474\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L383Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~341_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~341_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1474\,
	regout => \DMem|mem~405_regout\);

-- Location: LC_X8_Y4_N2
\DMem|mem~469\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1475\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1474\ & (\DMem|mem~533_regout\)) # (!\DMem|mem~1474\ & ((D1L447Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1474\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~533_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1474\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1475\,
	regout => \DMem|mem~469_regout\);

-- Location: LC_X14_Y4_N3
\DMem|mem~517\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~517_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~517_regout\);

-- Location: LC_X13_Y5_N3
\DMem|mem~453\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1467\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L431Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~325_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~325_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1467\,
	regout => \DMem|mem~453_regout\);

-- Location: LC_X13_Y5_N7
\DMem|mem~389\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1468\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1467\ & (\DMem|mem~517_regout\)) # (!\DMem|mem~1467\ & ((D1L367Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1467\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~517_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1467\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1468\,
	regout => \DMem|mem~389_regout\);

-- Location: LC_X7_Y4_N0
\DMem|mem~309\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~309_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~309_regout\);

-- Location: LC_X10_Y7_N5
\DMem|mem~373\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1469\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L351Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~309_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~309_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1469\,
	regout => \DMem|mem~373_regout\);

-- Location: LC_X8_Y6_N6
\DMem|mem~501\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~501_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~501_regout\);

-- Location: LC_X10_Y7_N4
\DMem|mem~437\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1470\ = (\DMem|mem~1469\ & ((\DMem|mem~501_regout\) # ((!\Mux_DMem_A|Op[3]~1\)))) # (!\DMem|mem~1469\ & (((D1L415Q & \Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1469\,
	datab => \DMem|mem~501_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1470\,
	regout => \DMem|mem~437_regout\);

-- Location: LC_X12_Y7_N7
\DMem|mem~485\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~485_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~485_regout\);

-- Location: LC_X10_Y5_N8
\DMem|mem~293\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~293_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~293_regout\);

-- Location: LC_X10_Y5_N9
\DMem|mem~421\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1471\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L399Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~293_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~293_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1471\,
	regout => \DMem|mem~421_regout\);

-- Location: LC_X12_Y7_N5
\DMem|mem~357\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1472\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1471\ & (\DMem|mem~485_regout\)) # (!\DMem|mem~1471\ & ((D1L335Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1471\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~485_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1471\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1472\,
	regout => \DMem|mem~357_regout\);

-- Location: LC_X13_Y11_N1
\DMem|mem~1473\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1473_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\) # ((\DMem|mem~1470\)))) # (!\Mux_DMem_A|Op[0]~3\ & (!\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1472\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1470\,
	datad => \DMem|mem~1472\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1473_combout\);

-- Location: LC_X13_Y11_N9
\DMem|mem~1476\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1476_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1473_combout\ & (\DMem|mem~1475\)) # (!\DMem|mem~1473_combout\ & ((\DMem|mem~1468\))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1475\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1468\,
	datad => \DMem|mem~1473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1476_combout\);

-- Location: LC_X17_Y1_N6
\DMem|mem~1013\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1013_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1013_regout\);

-- Location: LC_X17_Y1_N2
\DMem|mem~821\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~821_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~821_regout\);

-- Location: LC_X15_Y3_N2
\DMem|mem~949\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1498\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L927Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~821_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~821_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1498\,
	regout => \DMem|mem~949_regout\);

-- Location: LC_X15_Y3_N3
\DMem|mem~885\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1499\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1498\ & (\DMem|mem~1013_regout\)) # (!\DMem|mem~1498\ & ((D1L863Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1498\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1013_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1498\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1499\,
	regout => \DMem|mem~885_regout\);

-- Location: LC_X20_Y5_N1
\DMem|mem~1045\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1045_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1045_regout\);

-- Location: LC_X20_Y6_N4
\DMem|mem~853\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~853_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~853_regout\);

-- Location: LC_X20_Y7_N3
\DMem|mem~981\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1505\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L959Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~853_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~853_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1505\,
	regout => \DMem|mem~981_regout\);

-- Location: LC_X20_Y7_N4
\DMem|mem~917\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1506\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1505\ & (\DMem|mem~1045_regout\)) # (!\DMem|mem~1505\ & ((D1L895Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1505\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1045_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1505\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1506\,
	regout => \DMem|mem~917_regout\);

-- Location: LC_X19_Y11_N6
\DMem|mem~1029\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1029_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1029_regout\);

-- Location: LC_X20_Y11_N8
\DMem|mem~837\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~837_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~837_regout\);

-- Location: LC_X18_Y11_N6
\DMem|mem~901\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1500\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L879Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~837_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~837_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1500\,
	regout => \DMem|mem~901_regout\);

-- Location: LC_X18_Y11_N5
\DMem|mem~965\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1501\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1500\ & (\DMem|mem~1029_regout\)) # (!\DMem|mem~1500\ & ((D1L943Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1500\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1029_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1500\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1501\,
	regout => \DMem|mem~965_regout\);

-- Location: LC_X20_Y9_N4
\DMem|mem~997\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~997_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~997_regout\);

-- Location: LC_X20_Y10_N3
\DMem|mem~805\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~805_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~805_regout\);

-- Location: LC_X19_Y10_N1
\DMem|mem~869\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1502\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L847Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~805_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~805_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1502\,
	regout => \DMem|mem~869_regout\);

-- Location: LC_X19_Y10_N2
\DMem|mem~933\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1503\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1502\ & (\DMem|mem~997_regout\)) # (!\DMem|mem~1502\ & ((D1L911Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1502\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~997_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1502\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1503\,
	regout => \DMem|mem~933_regout\);

-- Location: LC_X18_Y11_N7
\DMem|mem~1504\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1504_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((\DMem|mem~1501\)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1503\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1501\,
	datad => \DMem|mem~1503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1504_combout\);

-- Location: LC_X13_Y11_N6
\DMem|mem~1507\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1507_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1504_combout\ & ((\DMem|mem~1506\))) # (!\DMem|mem~1504_combout\ & (\DMem|mem~1499\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1499\,
	datac => \DMem|mem~1506\,
	datad => \DMem|mem~1504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1507_combout\);

-- Location: LC_X10_Y11_N6
\DMem|mem~661\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~661_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~661_regout\);

-- Location: LC_X8_Y11_N1
\DMem|mem~613\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~613_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~613_regout\);

-- Location: LC_X9_Y11_N8
\DMem|mem~629\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1477\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L607Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~613_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~613_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1477\,
	regout => \DMem|mem~629_regout\);

-- Location: LC_X9_Y11_N9
\DMem|mem~645\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1478\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1477\ & (\DMem|mem~661_regout\)) # (!\DMem|mem~1477\ & ((D1L623Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1477\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~661_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1477\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1478\,
	regout => \DMem|mem~645_regout\);

-- Location: LC_X16_Y12_N5
\DMem|mem~789\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~789_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~789_regout\);

-- Location: LC_X16_Y13_N3
\DMem|mem~741\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~741_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~741_regout\);

-- Location: LC_X14_Y12_N8
\DMem|mem~757\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1484\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L735Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~741_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~741_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1484\,
	regout => \DMem|mem~757_regout\);

-- Location: LC_X14_Y12_N9
\DMem|mem~773\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1485\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1484\ & (\DMem|mem~789_regout\)) # (!\DMem|mem~1484\ & ((D1L751Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1484\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~789_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1484\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1485\,
	regout => \DMem|mem~773_regout\);

-- Location: LC_X17_Y13_N2
\DMem|mem~725\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~725_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~725_regout\);

-- Location: LC_X16_Y13_N0
\DMem|mem~677\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~677_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~677_regout\);

-- Location: LC_X16_Y11_N1
\DMem|mem~709\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1479\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L687Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~677_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~677_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1479\,
	regout => \DMem|mem~709_regout\);

-- Location: LC_X16_Y11_N0
\DMem|mem~693\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1480\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1479\ & (\DMem|mem~725_regout\)) # (!\DMem|mem~1479\ & ((D1L671Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1479\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~725_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1479\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1480\,
	regout => \DMem|mem~693_regout\);

-- Location: LC_X20_Y11_N6
\DMem|mem~597\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~597_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~597_regout\);

-- Location: LC_X13_Y12_N6
\DMem|mem~549\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~549_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~549_regout\);

-- Location: LC_X13_Y12_N7
\DMem|mem~581\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1481\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L559Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~549_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~549_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1481\,
	regout => \DMem|mem~581_regout\);

-- Location: LC_X13_Y11_N7
\DMem|mem~565\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1482\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1481\ & (\DMem|mem~597_regout\)) # (!\DMem|mem~1481\ & ((D1L543Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1481\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~597_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1481\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1482\,
	regout => \DMem|mem~565_regout\);

-- Location: LC_X13_Y11_N8
\DMem|mem~1483\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1483_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\) # ((\DMem|mem~1480\)))) # (!\Mux_DMem_A|Op[3]~1\ & (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1482\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1480\,
	datad => \DMem|mem~1482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1483_combout\);

-- Location: LC_X13_Y11_N0
\DMem|mem~1486\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1486_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1483_combout\ & ((\DMem|mem~1485\))) # (!\DMem|mem~1483_combout\ & (\DMem|mem~1478\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1478\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1485\,
	datad => \DMem|mem~1483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1486_combout\);

-- Location: LC_X10_Y12_N0
\DMem|mem~277\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~277_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~277_regout\);

-- Location: LC_X10_Y12_N6
\DMem|mem~229\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~229_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~229_regout\);

-- Location: LC_X12_Y12_N0
\DMem|mem~261\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1494\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L239Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~229_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~229_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1494\,
	regout => \DMem|mem~261_regout\);

-- Location: LC_X12_Y12_N6
\DMem|mem~245\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1495\ = (\DMem|mem~1494\ & ((\DMem|mem~277_regout\) # ((!\Mux_DMem_A|Op[0]~3\)))) # (!\DMem|mem~1494\ & (((D1L223Q & \Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~277_regout\,
	datab => \DMem|mem~1494\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1495\,
	regout => \DMem|mem~245_regout\);

-- Location: LC_X17_Y5_N2
\DMem|mem~213\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~213_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~213_regout\);

-- Location: LC_X17_Y2_N1
\DMem|mem~165\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~165_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~165_regout\);

-- Location: LC_X16_Y6_N6
\DMem|mem~181\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1487\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L159Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~165_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~165_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1487\,
	regout => \DMem|mem~181_regout\);

-- Location: LC_X17_Y5_N7
\DMem|mem~197\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1488\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1487\ & (\DMem|mem~213_regout\)) # (!\DMem|mem~1487\ & ((D1L175Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1487\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~213_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1487\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1488\,
	regout => \DMem|mem~197_regout\);

-- Location: LC_X14_Y2_N7
\DMem|mem~149\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~149_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~149_regout\);

-- Location: LC_X14_Y4_N9
\DMem|mem~101\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~101_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[14]~10\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~101_regout\);

-- Location: LC_X12_Y5_N9
\DMem|mem~133\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1489\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L111Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~101_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~101_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1489\,
	regout => \DMem|mem~133_regout\);

-- Location: LC_X12_Y5_N1
\DMem|mem~117\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1490\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1489\ & (\DMem|mem~149_regout\)) # (!\DMem|mem~1489\ & ((D1L95Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1489\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~149_regout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1489\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1490\,
	regout => \DMem|mem~117_regout\);

-- Location: LC_X14_Y9_N4
\DMem|mem~85\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~85_regout\ = DFFEAS((((\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~85_regout\);

-- Location: LC_X17_Y10_N8
\DMem|mem~53\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~53_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~53_regout\);

-- Location: LC_X13_Y10_N0
\DMem|mem~37\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~37_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[14]~10\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[14]~10\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~37_regout\);

-- Location: LC_X14_Y9_N2
\DMem|mem~1491\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1491_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~53_regout\)) # (!\Mux_DMem_A|Op[0]~3\ & ((!\DMem|mem~37_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~53_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~37_regout\,
	datad => \Mux_DMem_A|Op[0]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1491_combout\);

-- Location: LC_X14_Y9_N3
\DMem|mem~69\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1492\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1491_combout\ & (\DMem|mem~85_regout\)) # (!\DMem|mem~1491_combout\ & ((D1L47Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~85_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[14]~10\,
	datad => \DMem|mem~1491_combout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1492\,
	regout => \DMem|mem~69_regout\);

-- Location: LC_X13_Y11_N2
\DMem|mem~1493\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1493_combout\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1490\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1492\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1490\,
	datac => \DMem|mem~1492\,
	datad => \Mux_DMem_A|Op[2]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1493_combout\);

-- Location: LC_X13_Y11_N3
\DMem|mem~1496\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1496_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1493_combout\ & (\DMem|mem~1495\)) # (!\DMem|mem~1493_combout\ & ((\DMem|mem~1488\))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1495\,
	datac => \DMem|mem~1488\,
	datad => \DMem|mem~1493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1496_combout\);

-- Location: LC_X13_Y11_N4
\DMem|mem~1497\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1497_combout\ = (\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\) # ((\DMem|mem~1486_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1486_combout\,
	datad => \DMem|mem~1496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1497_combout\);

-- Location: LC_X13_Y11_N5
\MEM_WB|DMem_D|Op[14]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(14) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1497_combout\ & ((\DMem|mem~1507_combout\))) # (!\DMem|mem~1497_combout\ & (\DMem|mem~1476_combout\)))) # (!\Mux_DMem_A|Op[4]~4\ & (((\DMem|mem~1497_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1476_combout\,
	datac => \DMem|mem~1507_combout\,
	datad => \DMem|mem~1497_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(14));

-- Location: LC_X9_Y13_N2
\MEM_WB|ALU_C|Op[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[14]~44\ = (\select_Mux_RF_D3~combout\(0) & (\select_Mux_RF_D3~combout\(1))) # (!\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|DMem_D|Op\(14)))) # (!\select_Mux_RF_D3~combout\(1) & (J18_Op[14]))))
-- \MEM_WB|ALU_C|Op\(14) = DFFEAS(\Mux_RF_D3|Op[14]~44\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(14),
	datad => \MEM_WB|DMem_D|Op\(14),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[14]~44\,
	regout => \MEM_WB|ALU_C|Op\(14));

-- Location: LC_X9_Y13_N9
\MEM_WB|PC|Op[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[14]~45\ = (\select_Mux_RF_D3~combout\(0) & ((\Mux_RF_D3|Op[14]~44\ & ((J16_Op[14]))) # (!\Mux_RF_D3|Op[14]~44\ & (\MEM_WB|eight_zero|Op\(5))))) # (!\select_Mux_RF_D3~combout\(0) & (((\Mux_RF_D3|Op[14]~44\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \MEM_WB|eight_zero|Op\(5),
	datac => \EX_MEM|PC|Op\(14),
	datad => \Mux_RF_D3|Op[14]~44\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[14]~45\,
	regout => \MEM_WB|PC|Op\(14));

-- Location: LC_X4_Y10_N5
\RF|r1[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[14]~46\ = (\select_Mux_RF_D3~combout\(2) & (\MEM_WB|ALU2_C|Op\(14) & ((!\Mux_RF_D3|Op[5]~24_combout\)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[14]~45\))))
-- \RF|r1\(14) = DFFEAS(\Mux_RF_D3|Op[14]~46\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU2_C|Op\(14),
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \Mux_RF_D3|Op[14]~45\,
	datad => \Mux_RF_D3|Op[5]~24_combout\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[14]~46\,
	regout => \RF|r1\(14));

-- Location: LC_X4_Y9_N2
\RR_EX|RF_D1|Op[14]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(14) = DFFEAS((\Mux_RF_A1|Op[0]~1\ & ((\RF|m1|Op[14]~28\ & (\RF|r7\(14))) # (!\RF|m1|Op[14]~28\ & ((\RF|r1\(14)))))) # (!\Mux_RF_A1|Op[0]~1\ & (((\RF|m1|Op[14]~28\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r7\(14),
	datac => \RF|m1|Op[14]~28\,
	datad => \RF|r1\(14),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(14));

-- Location: LC_X5_Y6_N1
\EX_MEM|RF_D1|Op[14]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D1|Op\(14), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D1|Op\(14),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(14));

-- Location: LC_X7_Y12_N8
\EX_MEM|inc|Op[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[14]~14\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[14])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(14),
	datad => \EX_MEM|RF_D1|Op\(14),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[14]~14\,
	regout => \EX_MEM|inc|Op\(14));

-- Location: LC_X5_Y11_N0
\ALU_2|c~14\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~14_combout\ = (\Mux_ALU2_A|Op[12]~12\ & ((\Mux_ALU2_B|Op[0]~1_combout\) # ((\Mux_ALU2_A|Op[13]~13\ & \ALU_2|c~12_combout\)))) # (!\Mux_ALU2_A|Op[12]~12\ & (\Mux_ALU2_B|Op[0]~1_combout\ & ((\Mux_ALU2_A|Op[13]~13\) # (\ALU_2|c~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ecc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[12]~12\,
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \Mux_ALU2_A|Op[13]~13\,
	datad => \ALU_2|c~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~14_combout\);

-- Location: LC_X5_Y11_N6
\ALU_2|Op[14]~13\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[14]~13_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_B|Op[0]~1_combout\ $ (\Mux_ALU2_A|Op[14]~14\ $ (\ALU_2|c~14_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_A|Op[14]~14\)) # (!\Mux_ALU2_B|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_2|Equal0~0_combout\,
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \Mux_ALU2_A|Op[14]~14\,
	datad => \ALU_2|c~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[14]~13_combout\);

-- Location: LC_X5_Y11_N7
\MEM_WB|ALU2_C|Op[14]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(14) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[14]~13_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(14)))))
-- \MEM_WB|ALU2_C|Op\(14) = DFFEAS(\ALU_2|Op\(14), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[14]~13_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datac => \ALU_2|Op\(14),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(14),
	regout => \MEM_WB|ALU2_C|Op\(14));

-- Location: LC_X3_Y9_N2
\RF|r0[14]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[14]~46\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[14]~46\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(14));

-- Location: LC_X1_Y9_N2
\RF|r4[14]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[14]~52\ = (\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\) # ((R1_r4[14])))) # (!\Mux_RF_A2|Op[2]~0\ & (!\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|r0\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[14]~46\,
	datad => \RF|r0\(14),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[14]~52\,
	regout => \RF|r4\(14));

-- Location: LC_X1_Y9_N8
\RF|r2[14]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[14]~53\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|m2|Op[14]~52\ & (\RF|r6\(14))) # (!\RF|m2|Op[14]~52\ & ((R1_r2[14]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\RF|m2|Op[14]~52\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r6\(14),
	datac => \Mux_RF_D3|Op[14]~46\,
	datad => \RF|m2|Op[14]~52\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[14]~53\,
	regout => \RF|r2\(14));

-- Location: LC_X4_Y8_N6
\RF|r3[14]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[14]~50\ = (\Mux_RF_A2|Op[2]~0\ & (\Mux_RF_A2|Op[1]~1_combout\)) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & (R1_r3[14])) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|r1\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op[14]~46\,
	datad => \RF|r1\(14),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[14]~50\,
	regout => \RF|r3\(14));

-- Location: LC_X4_Y8_N7
\RF|r5[14]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[14]~51\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[14]~50\ & (\RF|r7\(14))) # (!\RF|m2|Op[14]~50\ & ((R1_r5[14]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[14]~50\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r7\(14),
	datac => \Mux_RF_D3|Op[14]~46\,
	datad => \RF|m2|Op[14]~50\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[14]~51\,
	regout => \RF|r5\(14));

-- Location: LC_X4_Y7_N5
\RR_EX|RF_D2|Op[14]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(14) = DFFEAS((\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[14]~51\)))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[14]~53\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[14]~53\,
	datad => \RF|m2|Op[14]~51\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(14));

-- Location: LC_X5_Y8_N2
\Mux_ALU_B|Op[14]~27\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[14]~27_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(13))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX|RF_D2|Op\(13),
	datac => \RR_EX|RF_D2|Op\(14),
	datad => \select_Mux_ALU_B~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[14]~27_combout\);

-- Location: LC_X5_Y8_N5
\Mux_ALU_B|Op[14]~28\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[14]~28_combout\ = ((\select_Mux_ALU_B~combout\(1) & (\RR_EX|five_zero|Op\(2))) # (!\select_Mux_ALU_B~combout\(1) & ((\Mux_ALU_B|Op[14]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|five_zero|Op\(2),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[14]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[14]~28_combout\);

-- Location: LC_X8_Y7_N4
\ALU_1|c~12\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~12_combout\ = ((\Mux_ALU_B|Op[13]~26_combout\ & ((\Mux_ALU_A|Op[13]~13_combout\) # (\ALU_1|c~11_combout\))) # (!\Mux_ALU_B|Op[13]~26_combout\ & (\Mux_ALU_A|Op[13]~13_combout\ & \ALU_1|c~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_B|Op[13]~26_combout\,
	datac => \Mux_ALU_A|Op[13]~13_combout\,
	datad => \ALU_1|c~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~12_combout\);

-- Location: LC_X5_Y6_N9
\Mux_ALU_A|Op[14]~14\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[14]~14_combout\ = ((\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D2|Op\(14)))) # (!\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D1|Op\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX|RF_D1|Op\(14),
	datac => \RR_EX|RF_D2|Op\(14),
	datad => \select_Mux_ALU_A~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[14]~14_combout\);

-- Location: LC_X8_Y7_N2
\ALU_1|Op[14]~13\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[14]~13_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_B|Op[14]~28_combout\ $ (\ALU_1|c~12_combout\ $ (\Mux_ALU_A|Op[14]~14_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[14]~14_combout\)) # (!\Mux_ALU_B|Op[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "957b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[14]~28_combout\,
	datab => \ALU_1|Equal0~0_combout\,
	datac => \ALU_1|c~12_combout\,
	datad => \Mux_ALU_A|Op[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[14]~13_combout\);

-- Location: LC_X8_Y7_N8
\EX_MEM|ALU_C|Op[14]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(14) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[14]~13_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(14)))))
-- \EX_MEM|ALU_C|Op\(14) = DFFEAS(\ALU_1|Op\(14), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[14]~13_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(14),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(14),
	regout => \EX_MEM|ALU_C|Op\(14));

-- Location: LC_X8_Y12_N8
\MEM_WB|RF_D2|Op[14]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[14]~20\ = (\select_Mux_jump_loc~combout\(1) & ((\select_Mux_jump_loc~combout\(0)) # ((J17_Op[14])))) # (!\select_Mux_jump_loc~combout\(1) & (!\select_Mux_jump_loc~combout\(0) & ((\inc|Op\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(1),
	datab => \select_Mux_jump_loc~combout\(0),
	datac => \EX_MEM|RF_D2|Op\(14),
	datad => \inc|Op\(14),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[14]~20\,
	regout => \MEM_WB|RF_D2|Op\(14));

-- Location: LC_X8_Y12_N9
\PC|Op[14]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(14) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[14]~20\ & (\MEM_WB|ALU_C|Op\(14))) # (!\Mux_jump_loc|Op[14]~20\ & ((\MEM_WB|ALU2_C|Op\(14)))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[14]~20\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \MEM_WB|ALU_C|Op\(14),
	datac => \MEM_WB|ALU2_C|Op\(14),
	datad => \Mux_jump_loc|Op[14]~20\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(14));

-- Location: LC_X7_Y12_N7
\inc|Add0~55\ : maxv_lcell
-- Equation(s):
-- \inc|Add0~55_combout\ = (((!\inc|Add0~42\ & \inc|Add0~52\) # (\inc|Add0~42\ & \inc|Add0~52COUT1_86\) $ (!\PC|Op\(15))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|Op\(15),
	cin => \inc|Add0~42\,
	cin0 => \inc|Add0~52\,
	cin1 => \inc|Add0~52COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Add0~55_combout\);

-- Location: LC_X9_Y12_N4
\ID_RR|inc|Op[15]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(15) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~55_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(15))))
-- \ID_RR|inc|Op\(15) = DFFEAS(\inc|Op\(15), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(15),
	datac => \inc|Add0~55_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(15),
	regout => \ID_RR|inc|Op\(15));

-- Location: LC_X4_Y13_N4
\MEM_WB|ALU_C|Op[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[15]~47\ = (\select_Mux_RF_D3~combout\(1) & (((\select_Mux_RF_D3~combout\(0))))) # (!\select_Mux_RF_D3~combout\(1) & ((\select_Mux_RF_D3~combout\(0) & (\MEM_WB|eight_zero|Op\(5))) # (!\select_Mux_RF_D3~combout\(0) & ((J18_Op[15])))))
-- \MEM_WB|ALU_C|Op\(15) = DFFEAS(\Mux_RF_D3|Op[15]~47\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|eight_zero|Op\(5),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(15),
	datad => \select_Mux_RF_D3~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[15]~47\,
	regout => \MEM_WB|ALU_C|Op\(15));

-- Location: LC_X8_Y13_N0
\ID_RR|PC|Op[15]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(15) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(15),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(15));

-- Location: LC_X8_Y13_N3
\EX_MEM|PC|Op[15]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(15) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(15), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(15),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(15));

-- Location: LC_X8_Y11_N4
\EX_MEM|RF_D2|Op[15]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(15) = DFFEAS((((\RR_EX|RF_D2|Op\(15)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D2|Op\(15),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(15));

-- Location: LC_X8_Y11_N2
\DMem|mem~614\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[15]~11\ = (\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(15))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(15)))))
-- \DMem|mem~614_regout\ = DFFEAS(\Mux_DMem_Din|Op[15]~11\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \EX_MEM|RF_D2|Op\(15),
	datab => \EX_MEM|RF_D1|Op\(15),
	datac => \select_Mux_DMem_Din~combout\,
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[15]~11\,
	regout => \DMem|mem~614_regout\);

-- Location: LC_X10_Y11_N7
\DMem|mem~662\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~662_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~662_regout\);

-- Location: LC_X9_Y11_N1
\DMem|mem~630\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1509\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L608Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~614_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~614_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1509\,
	regout => \DMem|mem~630_regout\);

-- Location: LC_X9_Y11_N2
\DMem|mem~646\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1510\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1509\ & (\DMem|mem~662_regout\)) # (!\DMem|mem~1509\ & ((D1L624Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1509\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~662_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1509\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1510\,
	regout => \DMem|mem~646_regout\);

-- Location: LC_X14_Y3_N5
\DMem|mem~790\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~790_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~790_regout\);

-- Location: LC_X19_Y12_N7
\DMem|mem~742\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~742_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~742_regout\);

-- Location: LC_X14_Y12_N6
\DMem|mem~758\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1516\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L736Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~742_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~742_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1516\,
	regout => \DMem|mem~758_regout\);

-- Location: LC_X14_Y12_N7
\DMem|mem~774\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1517\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1516\ & (\DMem|mem~790_regout\)) # (!\DMem|mem~1516\ & ((D1L752Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1516\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~790_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1516\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1517\,
	regout => \DMem|mem~774_regout\);

-- Location: LC_X19_Y4_N4
\DMem|mem~550\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~550_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~550_regout\);

-- Location: LC_X12_Y8_N4
\DMem|mem~582\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1513\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L560Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~550_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~550_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1513\,
	regout => \DMem|mem~582_regout\);

-- Location: LC_X20_Y8_N8
\DMem|mem~598\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~598_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~598_regout\);

-- Location: LC_X12_Y8_N5
\DMem|mem~566\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1514\ = (\DMem|mem~1513\ & ((\DMem|mem~598_regout\) # ((!\Mux_DMem_A|Op[0]~3\)))) # (!\DMem|mem~1513\ & (((D1L544Q & \Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1513\,
	datab => \DMem|mem~598_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1514\,
	regout => \DMem|mem~566_regout\);

-- Location: LC_X14_Y13_N1
\DMem|mem~726\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~726_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~726_regout\);

-- Location: LC_X15_Y13_N6
\DMem|mem~678\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~678_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~678_regout\);

-- Location: LC_X15_Y13_N1
\DMem|mem~710\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1511\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L688Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~678_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~678_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1511\,
	regout => \DMem|mem~710_regout\);

-- Location: LC_X14_Y13_N7
\DMem|mem~694\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1512\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1511\ & (\DMem|mem~726_regout\)) # (!\DMem|mem~1511\ & ((D1L672Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1511\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~726_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1511\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1512\,
	regout => \DMem|mem~694_regout\);

-- Location: LC_X11_Y9_N3
\DMem|mem~1515\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1515_combout\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1512\))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1514\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2c2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1514\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[3]~1\,
	datad => \DMem|mem~1512\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1515_combout\);

-- Location: LC_X11_Y9_N2
\DMem|mem~1518\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1518_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1515_combout\ & ((\DMem|mem~1517\))) # (!\DMem|mem~1515_combout\ & (\DMem|mem~1510\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1510\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1517\,
	datad => \DMem|mem~1515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1518_combout\);

-- Location: LC_X10_Y11_N3
\DMem|mem~518\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~518_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~518_regout\);

-- Location: LC_X14_Y3_N7
\DMem|mem~326\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~326_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~326_regout\);

-- Location: LC_X14_Y11_N3
\DMem|mem~454\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1519\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L432Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~326_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~326_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1519\,
	regout => \DMem|mem~454_regout\);

-- Location: LC_X14_Y11_N8
\DMem|mem~390\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1520\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1519\ & (\DMem|mem~518_regout\)) # (!\DMem|mem~1519\ & ((D1L368Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1519\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~518_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1519\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1520\,
	regout => \DMem|mem~390_regout\);

-- Location: LC_X9_Y5_N6
\DMem|mem~502\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~502_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~502_regout\);

-- Location: LC_X8_Y6_N0
\DMem|mem~310\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~310_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~310_regout\);

-- Location: LC_X10_Y7_N3
\DMem|mem~374\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1521\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L352Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~310_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~310_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1521\,
	regout => \DMem|mem~374_regout\);

-- Location: LC_X10_Y7_N6
\DMem|mem~438\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1522\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1521\ & (\DMem|mem~502_regout\)) # (!\DMem|mem~1521\ & ((D1L416Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1521\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~502_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1521\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1522\,
	regout => \DMem|mem~438_regout\);

-- Location: LC_X8_Y9_N6
\DMem|mem~486\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~486_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~486_regout\);

-- Location: LC_X9_Y5_N0
\DMem|mem~294\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~294_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~294_regout\);

-- Location: LC_X10_Y9_N2
\DMem|mem~422\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1523\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L400Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~294_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~294_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1523\,
	regout => \DMem|mem~422_regout\);

-- Location: LC_X10_Y9_N0
\DMem|mem~358\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1524\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1523\ & (\DMem|mem~486_regout\)) # (!\DMem|mem~1523\ & ((D1L336Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1523\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~486_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1523\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1524\,
	regout => \DMem|mem~358_regout\);

-- Location: LC_X11_Y9_N6
\DMem|mem~1525\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1525_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1522\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1524\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1522\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \DMem|mem~1524\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1525_combout\);

-- Location: LC_X11_Y4_N9
\DMem|mem~534\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~534_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~534_regout\);

-- Location: LC_X10_Y4_N5
\DMem|mem~342\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~342_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~342_regout\);

-- Location: LC_X10_Y4_N7
\DMem|mem~406\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1526\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L384Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~342_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~342_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1526\,
	regout => \DMem|mem~406_regout\);

-- Location: LC_X11_Y4_N0
\DMem|mem~470\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1527\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1526\ & (\DMem|mem~534_regout\)) # (!\DMem|mem~1526\ & ((D1L448Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1526\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~534_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1526\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1527\,
	regout => \DMem|mem~470_regout\);

-- Location: LC_X12_Y9_N0
\DMem|mem~1528\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1528_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1525_combout\ & ((\DMem|mem~1527\))) # (!\DMem|mem~1525_combout\ & (\DMem|mem~1520\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1520\,
	datac => \DMem|mem~1525_combout\,
	datad => \DMem|mem~1527\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1528_combout\);

-- Location: LC_X10_Y12_N2
\DMem|mem~278\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~278_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~278_regout\);

-- Location: LC_X10_Y12_N1
\DMem|mem~230\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~230_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~230_regout\);

-- Location: LC_X11_Y12_N0
\DMem|mem~262\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1536\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L240Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~230_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~230_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1536\,
	regout => \DMem|mem~262_regout\);

-- Location: LC_X11_Y12_N2
\DMem|mem~246\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1537\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1536\ & (\DMem|mem~278_regout\)) # (!\DMem|mem~1536\ & ((D1L224Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1536\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~278_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1536\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1537\,
	regout => \DMem|mem~246_regout\);

-- Location: LC_X14_Y2_N2
\DMem|mem~150\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~150_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~150_regout\);

-- Location: LC_X14_Y4_N7
\DMem|mem~102\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~102_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~102_regout\);

-- Location: LC_X12_Y5_N8
\DMem|mem~134\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1531\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L112Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~102_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~102_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1531\,
	regout => \DMem|mem~134_regout\);

-- Location: LC_X12_Y5_N7
\DMem|mem~118\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1532\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1531\ & (\DMem|mem~150_regout\)) # (!\DMem|mem~1531\ & ((D1L96Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1531\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~150_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1531\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1532\,
	regout => \DMem|mem~118_regout\);

-- Location: LC_X11_Y6_N4
\DMem|mem~86\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~86_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~86_regout\);

-- Location: LC_X13_Y10_N6
\DMem|mem~38\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~38_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~38_regout\);

-- Location: LC_X12_Y9_N7
\DMem|mem~54\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1533\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L32Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~38_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~38_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1533\,
	regout => \DMem|mem~54_regout\);

-- Location: LC_X12_Y9_N4
\DMem|mem~70\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1534\ = (\DMem|mem~1533\ & ((\DMem|mem~86_regout\) # ((!\Mux_DMem_A|Op[1]~2\)))) # (!\DMem|mem~1533\ & (((D1L48Q & \Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~86_regout\,
	datab => \DMem|mem~1533\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1534\,
	regout => \DMem|mem~70_regout\);

-- Location: LC_X12_Y9_N5
\DMem|mem~1535\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1535_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1532\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1534\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1532\,
	datad => \DMem|mem~1534\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1535_combout\);

-- Location: LC_X17_Y5_N1
\DMem|mem~214\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~214_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~214_regout\);

-- Location: LC_X17_Y2_N7
\DMem|mem~166\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~166_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~166_regout\);

-- Location: LC_X16_Y6_N5
\DMem|mem~182\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1529\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L160Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~166_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~166_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1529\,
	regout => \DMem|mem~182_regout\);

-- Location: LC_X17_Y5_N3
\DMem|mem~198\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1530\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1529\ & (\DMem|mem~214_regout\)) # (!\DMem|mem~1529\ & ((D1L176Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1529\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~214_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1529\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1530\,
	regout => \DMem|mem~198_regout\);

-- Location: LC_X12_Y9_N9
\DMem|mem~1538\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1538_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1535_combout\ & (\DMem|mem~1537\)) # (!\DMem|mem~1535_combout\ & ((\DMem|mem~1530\))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1537\,
	datac => \DMem|mem~1535_combout\,
	datad => \DMem|mem~1530\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1538_combout\);

-- Location: LC_X12_Y9_N2
\DMem|mem~1539\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1539_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\)) # (!\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1528_combout\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1538_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1528_combout\,
	datad => \DMem|mem~1538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1539_combout\);

-- Location: LC_X17_Y3_N8
\DMem|mem~1014\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1014_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1014_regout\);

-- Location: LC_X17_Y2_N3
\DMem|mem~822\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~822_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~822_regout\);

-- Location: LC_X15_Y3_N7
\DMem|mem~950\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1540\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L928Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~822_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~822_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1540\,
	regout => \DMem|mem~950_regout\);

-- Location: LC_X15_Y3_N8
\DMem|mem~886\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1541\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1540\ & (\DMem|mem~1014_regout\)) # (!\DMem|mem~1540\ & ((D1L864Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1540\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1014_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1540\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1541\,
	regout => \DMem|mem~886_regout\);

-- Location: LC_X19_Y11_N9
\DMem|mem~1030\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1030_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1030_regout\);

-- Location: LC_X19_Y3_N1
\DMem|mem~838\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~838_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~838_regout\);

-- Location: LC_X14_Y6_N4
\DMem|mem~902\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1542\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L880Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~838_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~838_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1542\,
	regout => \DMem|mem~902_regout\);

-- Location: LC_X11_Y9_N0
\DMem|mem~966\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1543\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1542\ & (\DMem|mem~1030_regout\)) # (!\DMem|mem~1542\ & ((D1L944Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1542\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1030_regout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1542\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1543\,
	regout => \DMem|mem~966_regout\);

-- Location: LC_X20_Y9_N8
\DMem|mem~998\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~998_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~998_regout\);

-- Location: LC_X20_Y10_N0
\DMem|mem~806\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~806_regout\ = DFFEAS((((\Mux_DMem_Din|Op[15]~11\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~806_regout\);

-- Location: LC_X19_Y10_N4
\DMem|mem~870\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1544\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L848Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~806_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~806_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1544\,
	regout => \DMem|mem~870_regout\);

-- Location: LC_X19_Y10_N5
\DMem|mem~934\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1545\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1544\ & (\DMem|mem~998_regout\)) # (!\DMem|mem~1544\ & ((D1L912Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1544\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~998_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1544\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1545\,
	regout => \DMem|mem~934_regout\);

-- Location: LC_X11_Y9_N4
\DMem|mem~1546\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1546_combout\ = (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1543\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1545\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1543\,
	datad => \DMem|mem~1545\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1546_combout\);

-- Location: LC_X20_Y5_N3
\DMem|mem~1046\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1046_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1046_regout\);

-- Location: LC_X20_Y3_N2
\DMem|mem~854\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~854_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[15]~11\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~854_regout\);

-- Location: LC_X20_Y3_N8
\DMem|mem~982\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1547\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L960Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~854_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~854_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1547\,
	regout => \DMem|mem~982_regout\);

-- Location: LC_X20_Y5_N4
\DMem|mem~918\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1548\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1547\ & (\DMem|mem~1046_regout\)) # (!\DMem|mem~1547\ & ((D1L896Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1547\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1046_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[15]~11\,
	datad => \DMem|mem~1547\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1548\,
	regout => \DMem|mem~918_regout\);

-- Location: LC_X11_Y9_N7
\DMem|mem~1549\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1549_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1546_combout\ & ((\DMem|mem~1548\))) # (!\DMem|mem~1546_combout\ & (\DMem|mem~1541\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1541\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1546_combout\,
	datad => \DMem|mem~1548\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1549_combout\);

-- Location: LC_X11_Y9_N8
\MEM_WB|DMem_D|Op[15]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(15) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1539_combout\ & ((\DMem|mem~1549_combout\))) # (!\DMem|mem~1539_combout\ & (\DMem|mem~1518_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (((\DMem|mem~1539_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1518_combout\,
	datac => \DMem|mem~1539_combout\,
	datad => \DMem|mem~1549_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(15));

-- Location: LC_X4_Y13_N7
\MEM_WB|PC|Op[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[15]~48\ = (\Mux_RF_D3|Op[15]~47\ & (((J16_Op[15])) # (!\select_Mux_RF_D3~combout\(1)))) # (!\Mux_RF_D3|Op[15]~47\ & (\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|DMem_D|Op\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[15]~47\,
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|PC|Op\(15),
	datad => \MEM_WB|DMem_D|Op\(15),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[15]~48\,
	regout => \MEM_WB|PC|Op\(15));

-- Location: LC_X4_Y10_N4
\RF|r1[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[15]~49\ = (\select_Mux_RF_D3~combout\(2) & (!\Mux_RF_D3|Op[5]~24_combout\ & (\MEM_WB|ALU2_C|Op\(15)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[15]~48\))))
-- \RF|r1\(15) = DFFEAS(\Mux_RF_D3|Op[15]~49\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7340",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~24_combout\,
	datab => \select_Mux_RF_D3~combout\(2),
	datac => \MEM_WB|ALU2_C|Op\(15),
	datad => \Mux_RF_D3|Op[15]~48\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[15]~49\,
	regout => \RF|r1\(15));

-- Location: LC_X3_Y11_N4
\RF|r6[15]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(15) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[15]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[15]~49\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(15));

-- Location: LC_X1_Y10_N7
\RF|r0[15]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[15]~30\ = (\Mux_RF_A1|Op[0]~1\ & ((\RF|r1\(15)) # ((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & (((R1_r0[15] & !\Mux_RF_A1|Op[2]~0_combout\))))
-- \RF|r0\(15) = DFFEAS(\RF|m1|Op[15]~30\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[15]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r1\(15),
	datac => \Mux_RF_D3|Op[15]~49\,
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[15]~30\,
	regout => \RF|r0\(15));

-- Location: LC_X4_Y10_N1
\RF|r7[15]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(15) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[15]~49\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[15]~49\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(15));

-- Location: LC_X2_Y11_N1
\RR_EX|RF_D1|Op[15]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(15) = DFFEAS((\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|m1|Op[15]~30\ & ((\RF|r7\(15)))) # (!\RF|m1|Op[15]~30\ & (\RF|r6\(15))))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (((\RF|m1|Op[15]~30\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(15),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \RF|m1|Op[15]~30\,
	datad => \RF|r7\(15),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(15));

-- Location: LC_X8_Y11_N7
\EX_MEM|RF_D1|Op[15]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D1|Op\(15) = DFFEAS((((\RR_EX|RF_D1|Op\(15)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D1|Op\(15),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D1|Op\(15));

-- Location: LC_X9_Y12_N8
\EX_MEM|inc|Op[15]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[15]~15\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[15])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(15),
	datad => \EX_MEM|RF_D1|Op\(15),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[15]~15\,
	regout => \EX_MEM|inc|Op\(15));

-- Location: LC_X5_Y11_N1
\ALU_2|c~15\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~15_combout\ = ((\Mux_ALU2_B|Op[0]~1_combout\ & ((\Mux_ALU2_A|Op[14]~14\) # (\ALU_2|c~14_combout\))) # (!\Mux_ALU2_B|Op[0]~1_combout\ & (\Mux_ALU2_A|Op[14]~14\ & \ALU_2|c~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \Mux_ALU2_A|Op[14]~14\,
	datad => \ALU_2|c~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~15_combout\);

-- Location: LC_X5_Y11_N2
\ALU_2|Op[15]~14\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[15]~14_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_B|Op[0]~1_combout\ $ (\Mux_ALU2_A|Op[15]~15\ $ (\ALU_2|c~15_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_A|Op[15]~15\)) # (!\Mux_ALU2_B|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "975b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_B|Op[0]~1_combout\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \Mux_ALU2_A|Op[15]~15\,
	datad => \ALU_2|c~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[15]~14_combout\);

-- Location: LC_X5_Y11_N3
\MEM_WB|ALU2_C|Op[15]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(15) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[15]~14_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(15)))))
-- \MEM_WB|ALU2_C|Op\(15) = DFFEAS(\ALU_2|Op\(15), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[15]~14_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(15),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(15),
	regout => \MEM_WB|ALU2_C|Op\(15));

-- Location: LC_X1_Y10_N9
\RF|r3[15]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[15]~55\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((R1_r3[15]) # (\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(15) & ((!\Mux_RF_A2|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r1\(15),
	datac => \Mux_RF_D3|Op[15]~49\,
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[15]~55\,
	regout => \RF|r3\(15));

-- Location: LC_X2_Y11_N7
\RF|r5[15]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[15]~56\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[15]~55\ & ((\RF|r7\(15)))) # (!\RF|m2|Op[15]~55\ & (R1_r5[15])))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|m2|Op[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|m2|Op[15]~55\,
	datac => \Mux_RF_D3|Op[15]~49\,
	datad => \RF|r7\(15),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[15]~56\,
	regout => \RF|r5\(15));

-- Location: LC_X2_Y10_N9
\RF|r4[15]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[15]~57\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[15]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(15) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r0\(15),
	datac => \Mux_RF_D3|Op[15]~49\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[15]~57\,
	regout => \RF|r4\(15));

-- Location: LC_X2_Y10_N7
\RF|r2[15]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[15]~58\ = (\RF|m2|Op[15]~57\ & ((\RF|r6\(15)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\RF|m2|Op[15]~57\ & (((R1_r2[15] & \Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(15),
	datab => \RF|m2|Op[15]~57\,
	datac => \Mux_RF_D3|Op[15]~49\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[15]~58\,
	regout => \RF|r2\(15));

-- Location: LC_X2_Y11_N3
\RR_EX|RF_D2|Op[15]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(15) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[15]~56\)) # (!\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[15]~58\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \RF|m2|Op[15]~56\,
	datac => \Mux_RF_A2|Op[0]~2_combout\,
	datad => \RF|m2|Op[15]~58\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(15));

-- Location: LC_X5_Y8_N4
\Mux_ALU_B|Op[15]~29\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[15]~29_combout\ = ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(14))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX|RF_D2|Op\(14),
	datac => \RR_EX|RF_D2|Op\(15),
	datad => \select_Mux_ALU_B~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[15]~29_combout\);

-- Location: LC_X5_Y8_N9
\Mux_ALU_B|Op[15]~30\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[15]~30_combout\ = ((\select_Mux_ALU_B~combout\(1) & ((\RR_EX|five_zero|Op\(2)))) # (!\select_Mux_ALU_B~combout\(1) & (\Mux_ALU_B|Op[15]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_B~combout\(1),
	datac => \Mux_ALU_B|Op[15]~29_combout\,
	datad => \RR_EX|five_zero|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[15]~30_combout\);

-- Location: LC_X5_Y8_N0
\Mux_ALU_A|Op[15]~15\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[15]~15_combout\ = (\select_Mux_ALU_A~combout\ & (((\RR_EX|RF_D2|Op\(15))))) # (!\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D1|Op\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RR_EX|RF_D1|Op\(15),
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D2|Op\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[15]~15_combout\);

-- Location: LC_X8_Y7_N5
\ALU_1|c~13\ : maxv_lcell
-- Equation(s):
-- \ALU_1|c~13_combout\ = ((\Mux_ALU_A|Op[14]~14_combout\ & ((\Mux_ALU_B|Op[14]~28_combout\) # (\ALU_1|c~12_combout\))) # (!\Mux_ALU_A|Op[14]~14_combout\ & (\Mux_ALU_B|Op[14]~28_combout\ & \ALU_1|c~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU_A|Op[14]~14_combout\,
	datac => \Mux_ALU_B|Op[14]~28_combout\,
	datad => \ALU_1|c~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|c~13_combout\);

-- Location: LC_X8_Y7_N6
\ALU_1|Op[15]~14\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[15]~14_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_B|Op[15]~30_combout\ $ (\Mux_ALU_A|Op[15]~15_combout\ $ (\ALU_1|c~13_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[15]~15_combout\)) # (!\Mux_ALU_B|Op[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9767",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[15]~30_combout\,
	datab => \Mux_ALU_A|Op[15]~15_combout\,
	datac => \ALU_1|Equal0~0_combout\,
	datad => \ALU_1|c~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[15]~14_combout\);

-- Location: LC_X8_Y7_N9
\EX_MEM|ALU_C|Op[15]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(15) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[15]~14_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(15)))))
-- \EX_MEM|ALU_C|Op\(15) = DFFEAS(\ALU_1|Op\(15), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[15]~14_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(15),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(15),
	regout => \EX_MEM|ALU_C|Op\(15));

-- Location: LC_X8_Y12_N0
\MEM_WB|RF_D2|Op[15]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(15) = DFFEAS((((\EX_MEM|RF_D2|Op\(15)))), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \EX_MEM|RF_D2|Op\(15),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(15));

-- Location: LC_X8_Y12_N6
\Mux_jump_loc|Op[15]~22\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[15]~22_combout\ = (\select_Mux_jump_loc~combout\(1) & (\select_Mux_jump_loc~combout\(0))) # (!\select_Mux_jump_loc~combout\(1) & ((\select_Mux_jump_loc~combout\(0) & (\MEM_WB|ALU2_C|Op\(15))) # (!\select_Mux_jump_loc~combout\(0) & 
-- ((\inc|Op\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_jump_loc~combout\(1),
	datab => \select_Mux_jump_loc~combout\(0),
	datac => \MEM_WB|ALU2_C|Op\(15),
	datad => \inc|Op\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[15]~22_combout\);

-- Location: LC_X8_Y12_N7
\PC|Op[15]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(15) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[15]~22_combout\ & (\MEM_WB|ALU_C|Op\(15))) # (!\Mux_jump_loc|Op[15]~22_combout\ & ((\MEM_WB|RF_D2|Op\(15)))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[15]~22_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU_C|Op\(15),
	datab => \MEM_WB|RF_D2|Op\(15),
	datac => \select_Mux_jump_loc~combout\(1),
	datad => \Mux_jump_loc|Op[15]~22_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(15));

-- Location: LC_X8_Y12_N3
\IMem|mem~2\ : maxv_lcell
-- Equation(s):
-- \IMem|mem~2_combout\ = (!\PC|Op\(13) & (!\PC|Op\(14) & (!\PC|Op\(15) & !\PC|Op\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|Op\(13),
	datab => \PC|Op\(14),
	datac => \PC|Op\(15),
	datad => \PC|Op\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \IMem|mem~2_combout\);

-- Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_IR~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_IR,
	combout => \wr_IR~combout\);

-- Location: LC_X2_Y13_N6
\IR|Op[1]\ : maxv_lcell
-- Equation(s):
-- \IR|Op\(1) = DFFEAS((!\IMem|mem~5_combout\ & (\IMem|mem~0_combout\ & (\IMem|mem~1_combout\ & \IMem|mem~2_combout\))), GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \IMem|mem~5_combout\,
	datab => \IMem|mem~0_combout\,
	datac => \IMem|mem~1_combout\,
	datad => \IMem|mem~2_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IR|Op\(1));

-- Location: LC_X5_Y13_N1
\ID_RR|five_zero|Op[1]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|five_zero|Op\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \IR|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \IR|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|five_zero|Op\(1));

-- Location: LC_X3_Y12_N0
\MEM_WB|eight_six|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[0]~4\ = (\select_Mux_RF_A3~combout\(0) & ((\select_Mux_RF_A3~combout\(1)) # ((X14_Op[0])))) # (!\select_Mux_RF_A3~combout\(0) & (!\select_Mux_RF_A3~combout\(1) & ((\MEM_WB|eight_zero|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_A3~combout\(0),
	datab => \select_Mux_RF_A3~combout\(1),
	datac => \EX_MEM|eight_six|Op\(0),
	datad => \MEM_WB|eight_zero|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[0]~4\,
	regout => \MEM_WB|eight_six|Op\(0));

-- Location: LC_X2_Y12_N9
\EX_MEM|eleven_nine|Op[0]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|eleven_nine|Op\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|eleven_nine|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|eleven_nine|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|eleven_nine|Op\(0));

-- Location: LC_X3_Y12_N3
\MEM_WB|eleven_nine|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[0]~5\ = (\Mux_RF_A3|Op[0]~4\ & ((\MEM_WB|dec|Op\(0)) # ((!\select_Mux_RF_A3~combout\(1))))) # (!\Mux_RF_A3|Op[0]~4\ & (((X13_Op[0] & \select_Mux_RF_A3~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|dec|Op\(0),
	datab => \Mux_RF_A3|Op[0]~4\,
	datac => \EX_MEM|eleven_nine|Op\(0),
	datad => \select_Mux_RF_A3~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[0]~5\,
	regout => \MEM_WB|eleven_nine|Op\(0));

-- Location: LC_X3_Y12_N9
\RF|Equal0~6\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~6_combout\ = (!\Mux_RF_A3|Op[0]~5\ & (\wr_RF~combout\ & (!\Mux_RF_A3|Op[1]~3\ & !\Mux_RF_A3|Op[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[0]~5\,
	datab => \wr_RF~combout\,
	datac => \Mux_RF_A3|Op[1]~3\,
	datad => \Mux_RF_A3|Op[2]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~6_combout\);

-- Location: LC_X3_Y9_N4
\RF|r0[4]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(4));

-- Location: LC_X2_Y9_N8
\RF|r6[4]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[4]~8\ = (\Mux_RF_A1|Op[0]~1\ & (((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\ & ((R1_r6[4]))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (\RF|r0\(4)))))
-- \RF|r6\(4) = DFFEAS(\RF|m1|Op[4]~8\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r0\(4),
	datac => \Mux_RF_D3|Op\(4),
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[4]~8\,
	regout => \RF|r6\(4));

-- Location: LC_X2_Y10_N5
\RF|r4[4]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[4]~2\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[4]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(4) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r0\(4),
	datac => \Mux_RF_D3|Op\(4),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[4]~2\,
	regout => \RF|r4\(4));

-- Location: LC_X2_Y9_N0
\RF|r2[4]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[4]~3\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|m2|Op[4]~2\ & (\RF|r6\(4))) # (!\RF|m2|Op[4]~2\ & ((R1_r2[4]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\RF|m2|Op[4]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(4),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op\(4),
	datad => \RF|m2|Op[4]~2\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[4]~3\,
	regout => \RF|r2\(4));

-- Location: LC_X3_Y8_N2
\RF|r1[4]\ : maxv_lcell
-- Equation(s):
-- \RF|r1\(4) = DFFEAS((((\Mux_RF_D3|Op\(4)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(4),
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r1\(4));

-- Location: LC_X4_Y8_N4
\RF|r3[4]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[4]~0\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[4]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r1\(4),
	datac => \Mux_RF_D3|Op\(4),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[4]~0\,
	regout => \RF|r3\(4));

-- Location: LC_X4_Y8_N9
\RF|r5[4]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[4]~1\ = (\RF|m2|Op[4]~0\ & (((\RF|r7\(4))) # (!\Mux_RF_A2|Op[2]~0\))) # (!\RF|m2|Op[4]~0\ & (\Mux_RF_A2|Op[2]~0\ & (R1_r5[4])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[4]~0\,
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(4),
	datad => \RF|r7\(4),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[4]~1\,
	regout => \RF|r5\(4));

-- Location: LC_X3_Y7_N1
\RR_EX|RF_D2|Op[4]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(4) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[4]~1\))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[4]~3\))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \RF|m2|Op[4]~3\,
	datac => \Mux_RF_A2|Op[0]~2_combout\,
	datad => \RF|m2|Op[4]~1\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(4));

-- Location: LC_X3_Y7_N2
\Mux_ALU_B|Op[4]~7\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[4]~7_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(3))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(0),
	datab => \RR_EX|RF_D2|Op\(3),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \RR_EX|RF_D2|Op\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[4]~7_combout\);

-- Location: LC_X3_Y13_N8
\MEM_WB|eight_six|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[2]~0\ = ((\select_Mux_RF_A3~combout\(0) & (X14_Op[1])) # (!\select_Mux_RF_A3~combout\(0) & ((\MEM_WB|eight_zero|Op\(5)))))
-- \MEM_WB|eight_six|Op\(1) = DFFEAS(\Mux_RF_A3|Op[2]~0\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|eight_six|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_RF_A3~combout\(0),
	datac => \EX_MEM|eight_six|Op\(1),
	datad => \MEM_WB|eight_zero|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[2]~0\,
	regout => \MEM_WB|eight_six|Op\(1));

-- Location: LC_X3_Y13_N6
\Mux_RF_A3|Op[1]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[1]~2_combout\ = ((\select_Mux_RF_A3~combout\(0) & ((\MEM_WB|eight_six|Op\(1)))) # (!\select_Mux_RF_A3~combout\(0) & (\MEM_WB|eight_zero|Op\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_RF_A3~combout\(0),
	datac => \MEM_WB|eight_zero|Op\(4),
	datad => \MEM_WB|eight_six|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[1]~2_combout\);

-- Location: LC_X3_Y13_N7
\MEM_WB|dec|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[1]~3\ = (\select_Mux_RF_A3~combout\(1) & (\select_Mux_RF_A3~combout\(0) & (X12_Op[1]))) # (!\select_Mux_RF_A3~combout\(1) & (((\Mux_RF_A3|Op[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_A3~combout\(1),
	datab => \select_Mux_RF_A3~combout\(0),
	datac => \EX_MEM|dec|Op\(1),
	datad => \Mux_RF_A3|Op[1]~2_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[1]~3\,
	regout => \MEM_WB|dec|Op\(1));

-- Location: LC_X2_Y8_N6
\RF|Equal0~3\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~3_combout\ = (\Mux_RF_A3|Op[1]~3\ & (\wr_RF~combout\ & (\Mux_RF_A3|Op[0]~5\ & \Mux_RF_A3|Op[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_A3|Op[1]~3\,
	datab => \wr_RF~combout\,
	datac => \Mux_RF_A3|Op[0]~5\,
	datad => \Mux_RF_A3|Op[2]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~3_combout\);

-- Location: LC_X1_Y7_N0
\RF|r7[3]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(3) = DFFEAS((((\Mux_RF_D3|Op\(3)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(3),
	aclr => GND,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(3));

-- Location: LC_X1_Y8_N5
\RF|r0[3]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(3));

-- Location: LC_X3_Y8_N8
\RF|r1[3]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[3]~0\ = (\Mux_RF_A1|Op[2]~0_combout\ & (((\Mux_RF_A1|Op[0]~1\)))) # (!\Mux_RF_A1|Op[2]~0_combout\ & ((\Mux_RF_A1|Op[0]~1\ & ((R1_r1[3]))) # (!\Mux_RF_A1|Op[0]~1\ & (\RF|r0\(3)))))
-- \RF|r1\(3) = DFFEAS(\RF|m1|Op[3]~0\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(3),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op\(3),
	datad => \Mux_RF_A1|Op[0]~1\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[3]~0\,
	regout => \RF|r1\(3));

-- Location: LC_X2_Y7_N9
\RR_EX|RF_D1|Op[3]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(3) = DFFEAS((\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|m1|Op[3]~0\ & ((\RF|r7\(3)))) # (!\RF|m1|Op[3]~0\ & (\RF|r6\(3))))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (((\RF|m1|Op[3]~0\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(3),
	datab => \RF|r7\(3),
	datac => \Mux_RF_A1|Op[2]~0_combout\,
	datad => \RF|m1|Op[3]~0\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(3));

-- Location: LC_X9_Y9_N9
\DMem|mem~1735\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1735_combout\ = (!\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[0]~3\ & !\Mux_DMem_A|Op[1]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1735_combout\);

-- Location: LC_X9_Y9_N2
\DMem|mem~1753\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1753_combout\ = (!\Mux_DMem_A|Op[4]~4\ & (\wr_DMem~combout\ & (\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1735_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \wr_DMem~combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1753_combout\);

-- Location: LC_X8_Y11_N9
\DMem|mem~606\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[7]~3\ = (\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D2|Op\(7))))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(7)))))
-- \DMem|mem~606_regout\ = DFFEAS(\Mux_DMem_Din|Op[7]~3\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datac => \EX_MEM|RF_D1|Op\(7),
	datad => \EX_MEM|RF_D2|Op\(7),
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[7]~3\,
	regout => \DMem|mem~606_regout\);

-- Location: LC_X10_Y11_N0
\DMem|mem~654\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~654_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~654_regout\);

-- Location: LC_X11_Y11_N6
\DMem|mem~622\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1173\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L600Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~606_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~606_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1173\,
	regout => \DMem|mem~622_regout\);

-- Location: LC_X11_Y11_N7
\DMem|mem~638\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1174\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1173\ & (\DMem|mem~654_regout\)) # (!\DMem|mem~1173\ & ((D1L616Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1173\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~654_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1173\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1174\,
	regout => \DMem|mem~638_regout\);

-- Location: LC_X17_Y13_N5
\DMem|mem~718\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~718_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~718_regout\);

-- Location: LC_X17_Y13_N8
\DMem|mem~670\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~670_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~670_regout\);

-- Location: LC_X16_Y11_N8
\DMem|mem~702\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1175\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L680Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~670_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~670_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1175\,
	regout => \DMem|mem~702_regout\);

-- Location: LC_X16_Y11_N9
\DMem|mem~686\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1176\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1175\ & (\DMem|mem~718_regout\)) # (!\DMem|mem~1175\ & ((D1L664Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1175\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~718_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1175\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1176\,
	regout => \DMem|mem~686_regout\);

-- Location: LC_X20_Y11_N5
\DMem|mem~590\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~590_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~590_regout\);

-- Location: LC_X19_Y4_N8
\DMem|mem~542\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~542_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~542_regout\);

-- Location: LC_X15_Y11_N1
\DMem|mem~574\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1177\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L552Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~542_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~542_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1177\,
	regout => \DMem|mem~574_regout\);

-- Location: LC_X15_Y11_N2
\DMem|mem~558\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1178\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1177\ & (\DMem|mem~590_regout\)) # (!\DMem|mem~1177\ & ((D1L536Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1177\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~590_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1177\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1178\,
	regout => \DMem|mem~558_regout\);

-- Location: LC_X15_Y11_N3
\DMem|mem~1179\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1179_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1176\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1178\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1176\,
	datad => \DMem|mem~1178\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1179_combout\);

-- Location: LC_X16_Y12_N8
\DMem|mem~782\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~782_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~782_regout\);

-- Location: LC_X17_Y12_N6
\DMem|mem~734\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~734_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~734_regout\);

-- Location: LC_X17_Y12_N7
\DMem|mem~750\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1180\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L728Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~734_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~734_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1180\,
	regout => \DMem|mem~750_regout\);

-- Location: LC_X16_Y12_N9
\DMem|mem~766\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1181\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1180\ & (\DMem|mem~782_regout\)) # (!\DMem|mem~1180\ & ((D1L744Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1180\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~782_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1180\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1181\,
	regout => \DMem|mem~766_regout\);

-- Location: LC_X12_Y11_N9
\DMem|mem~1182\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1182_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1179_combout\ & ((\DMem|mem~1181\))) # (!\DMem|mem~1179_combout\ & (\DMem|mem~1174\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1174\,
	datac => \DMem|mem~1179_combout\,
	datad => \DMem|mem~1181\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1182_combout\);

-- Location: LC_X17_Y3_N1
\DMem|mem~1006\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1006_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1006_regout\);

-- Location: LC_X16_Y2_N5
\DMem|mem~814\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~814_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~814_regout\);

-- Location: LC_X16_Y3_N1
\DMem|mem~942\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1204\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L920Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~814_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~814_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1204\,
	regout => \DMem|mem~942_regout\);

-- Location: LC_X16_Y3_N5
\DMem|mem~878\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1205\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1204\ & (\DMem|mem~1006_regout\)) # (!\DMem|mem~1204\ & ((D1L856Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1204\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1006_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1204\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1205\,
	regout => \DMem|mem~878_regout\);

-- Location: LC_X19_Y5_N0
\DMem|mem~1038\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1038_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1038_regout\);

-- Location: LC_X19_Y4_N3
\DMem|mem~846\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~846_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~846_regout\);

-- Location: LC_X18_Y4_N3
\DMem|mem~974\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1211\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L952Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~846_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~846_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1211\,
	regout => \DMem|mem~974_regout\);

-- Location: LC_X18_Y4_N4
\DMem|mem~910\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1212\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1211\ & (\DMem|mem~1038_regout\)) # (!\DMem|mem~1211\ & ((D1L888Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1211\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1038_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1211\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1212\,
	regout => \DMem|mem~910_regout\);

-- Location: LC_X19_Y11_N3
\DMem|mem~1022\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1022_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1022_regout\);

-- Location: LC_X20_Y11_N4
\DMem|mem~830\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~830_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~830_regout\);

-- Location: LC_X18_Y11_N1
\DMem|mem~894\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1206\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L872Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~830_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~830_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1206\,
	regout => \DMem|mem~894_regout\);

-- Location: LC_X18_Y11_N2
\DMem|mem~958\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1207\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1206\ & (\DMem|mem~1022_regout\)) # (!\DMem|mem~1206\ & ((D1L936Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1206\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1022_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1206\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1207\,
	regout => \DMem|mem~958_regout\);

-- Location: LC_X20_Y6_N6
\DMem|mem~990\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~990_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~990_regout\);

-- Location: LC_X19_Y9_N9
\DMem|mem~798\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~798_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~798_regout\);

-- Location: LC_X18_Y7_N3
\DMem|mem~862\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1208\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L840Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~798_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~798_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1208\,
	regout => \DMem|mem~862_regout\);

-- Location: LC_X18_Y7_N4
\DMem|mem~926\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1209\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1208\ & (\DMem|mem~990_regout\)) # (!\DMem|mem~1208\ & ((D1L904Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1208\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~990_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1208\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1209\,
	regout => \DMem|mem~926_regout\);

-- Location: LC_X17_Y11_N2
\DMem|mem~1210\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1210_combout\ = (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1207\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1209\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1207\,
	datad => \DMem|mem~1209\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1210_combout\);

-- Location: LC_X17_Y11_N3
\DMem|mem~1213\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1213_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1210_combout\ & ((\DMem|mem~1212\))) # (!\DMem|mem~1210_combout\ & (\DMem|mem~1205\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1205\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1212\,
	datad => \DMem|mem~1210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1213_combout\);

-- Location: LC_X7_Y5_N3
\DMem|mem~510\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~510_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~510_regout\);

-- Location: LC_X14_Y3_N4
\DMem|mem~318\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~318_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~318_regout\);

-- Location: LC_X10_Y6_N6
\DMem|mem~446\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1183\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L424Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~318_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~318_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1183\,
	regout => \DMem|mem~446_regout\);

-- Location: LC_X10_Y6_N7
\DMem|mem~382\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1184\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1183\ & (\DMem|mem~510_regout\)) # (!\DMem|mem~1183\ & ((D1L360Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1183\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~510_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1183\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1184\,
	regout => \DMem|mem~382_regout\);

-- Location: LC_X11_Y4_N1
\DMem|mem~526\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~526_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~526_regout\);

-- Location: LC_X6_Y4_N9
\DMem|mem~334\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~334_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~334_regout\);

-- Location: LC_X12_Y4_N0
\DMem|mem~398\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1190\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L376Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~334_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~334_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1190\,
	regout => \DMem|mem~398_regout\);

-- Location: LC_X12_Y4_N1
\DMem|mem~462\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1191\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1190\ & (\DMem|mem~526_regout\)) # (!\DMem|mem~1190\ & ((D1L440Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1190\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~526_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1190\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1191\,
	regout => \DMem|mem~462_regout\);

-- Location: LC_X7_Y5_N7
\DMem|mem~494\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~494_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~494_regout\);

-- Location: LC_X8_Y6_N3
\DMem|mem~302\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~302_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~302_regout\);

-- Location: LC_X10_Y7_N0
\DMem|mem~366\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1185\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & (D1L344Q)) # (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~302_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~302_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1185\,
	regout => \DMem|mem~366_regout\);

-- Location: LC_X10_Y7_N1
\DMem|mem~430\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1186\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1185\ & (\DMem|mem~494_regout\)) # (!\DMem|mem~1185\ & ((D1L408Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1185\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~494_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1185\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1186\,
	regout => \DMem|mem~430_regout\);

-- Location: LC_X12_Y7_N9
\DMem|mem~478\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~478_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~478_regout\);

-- Location: LC_X11_Y6_N6
\DMem|mem~286\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~286_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~286_regout\);

-- Location: LC_X11_Y7_N4
\DMem|mem~414\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1187\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (D1L392Q)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~286_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~286_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1187\,
	regout => \DMem|mem~414_regout\);

-- Location: LC_X12_Y7_N8
\DMem|mem~350\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1188\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1187\ & (\DMem|mem~478_regout\)) # (!\DMem|mem~1187\ & ((D1L328Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1187\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~478_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1187\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1188\,
	regout => \DMem|mem~350_regout\);

-- Location: LC_X11_Y11_N8
\DMem|mem~1189\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1189_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1186\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1188\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1186\,
	datad => \DMem|mem~1188\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1189_combout\);

-- Location: LC_X11_Y11_N2
\DMem|mem~1192\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1192_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1189_combout\ & ((\DMem|mem~1191\))) # (!\DMem|mem~1189_combout\ & (\DMem|mem~1184\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1184\,
	datac => \DMem|mem~1191\,
	datad => \DMem|mem~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1192_combout\);

-- Location: LC_X17_Y5_N5
\DMem|mem~206\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~206_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~206_regout\);

-- Location: LC_X18_Y3_N2
\DMem|mem~158\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~158_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~158_regout\);

-- Location: LC_X17_Y4_N9
\DMem|mem~174\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1193\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L152Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~158_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~158_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1193\,
	regout => \DMem|mem~174_regout\);

-- Location: LC_X17_Y4_N5
\DMem|mem~190\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1194\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1193\ & (\DMem|mem~206_regout\)) # (!\DMem|mem~1193\ & ((D1L168Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1193\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~206_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1193\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1194\,
	regout => \DMem|mem~190_regout\);

-- Location: LC_X13_Y13_N7
\DMem|mem~270\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~270_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~270_regout\);

-- Location: LC_X13_Y13_N1
\DMem|mem~222\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~222_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~222_regout\);

-- Location: LC_X17_Y9_N9
\DMem|mem~254\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1200\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L232Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~222_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~222_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1200\,
	regout => \DMem|mem~254_regout\);

-- Location: LC_X17_Y9_N5
\DMem|mem~238\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1201\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1200\ & (\DMem|mem~270_regout\)) # (!\DMem|mem~1200\ & ((D1L216Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1200\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~270_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1200\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1201\,
	regout => \DMem|mem~238_regout\);

-- Location: LC_X16_Y7_N4
\DMem|mem~30\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~30_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~30_regout\);

-- Location: LC_X18_Y8_N8
\DMem|mem~46\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~46_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~46_regout\);

-- Location: LC_X17_Y7_N3
\DMem|mem~1197\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1197_combout\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\) # (!\DMem|mem~46_regout\)))) # (!\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~30_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa1b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~30_regout\,
	datac => \DMem|mem~46_regout\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1197_combout\);

-- Location: LC_X13_Y6_N0
\DMem|mem~78\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~78_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~78_regout\);

-- Location: LC_X17_Y7_N4
\DMem|mem~62\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1198\ = (\DMem|mem~1197_combout\ & ((\DMem|mem~78_regout\) # ((!\Mux_DMem_A|Op[1]~2\)))) # (!\DMem|mem~1197_combout\ & (((D1L40Q & \Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1197_combout\,
	datab => \DMem|mem~78_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1198\,
	regout => \DMem|mem~62_regout\);

-- Location: LC_X14_Y2_N0
\DMem|mem~142\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~142_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[7]~3\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~142_regout\);

-- Location: LC_X13_Y8_N0
\DMem|mem~94\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~94_regout\ = DFFEAS((((\Mux_DMem_Din|Op[7]~3\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[7]~3\,
	aclr => GND,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~94_regout\);

-- Location: LC_X13_Y8_N5
\DMem|mem~126\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1195\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L104Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~94_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~94_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1195\,
	regout => \DMem|mem~126_regout\);

-- Location: LC_X17_Y7_N7
\DMem|mem~110\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1196\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1195\ & (\DMem|mem~142_regout\)) # (!\DMem|mem~1195\ & ((D1L88Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1195\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~142_regout\,
	datac => \Mux_DMem_Din|Op[7]~3\,
	datad => \DMem|mem~1195\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1196\,
	regout => \DMem|mem~110_regout\);

-- Location: LC_X17_Y7_N8
\DMem|mem~1199\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1199_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1196\))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1198\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1198\,
	datad => \DMem|mem~1196\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1199_combout\);

-- Location: LC_X17_Y7_N9
\DMem|mem~1202\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1202_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1199_combout\ & ((\DMem|mem~1201\))) # (!\DMem|mem~1199_combout\ & (\DMem|mem~1194\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1194\,
	datac => \DMem|mem~1201\,
	datad => \DMem|mem~1199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1202_combout\);

-- Location: LC_X12_Y11_N4
\DMem|mem~1203\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1203_combout\ = (\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1192_combout\) # ((\Mux_DMem_A|Op[5]~5\)))) # (!\Mux_DMem_A|Op[4]~4\ & (((!\Mux_DMem_A|Op[5]~5\ & \DMem|mem~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1192_combout\,
	datac => \Mux_DMem_A|Op[5]~5\,
	datad => \DMem|mem~1202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1203_combout\);

-- Location: LC_X12_Y11_N5
\MEM_WB|DMem_D|Op[7]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(7) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1203_combout\ & ((\DMem|mem~1213_combout\))) # (!\DMem|mem~1203_combout\ & (\DMem|mem~1182_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (((\DMem|mem~1203_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1182_combout\,
	datac => \DMem|mem~1213_combout\,
	datad => \DMem|mem~1203_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(7));

-- Location: LC_X5_Y13_N4
\ID_RR|PC|Op[7]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(7),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(7));

-- Location: LC_X5_Y13_N0
\EX_MEM|PC|Op[7]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(7),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(7));

-- Location: LC_X4_Y13_N8
\MEM_WB|eight_zero|Op[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[7]~22\ = (\select_Mux_RF_D3~combout\(0) & ((\select_Mux_RF_D3~combout\(1)) # ((Y4_Op[5])))) # (!\select_Mux_RF_D3~combout\(0) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU_C|Op\(7)))))
-- \MEM_WB|eight_zero|Op\(5) = DFFEAS(\Mux_RF_D3|Op[7]~22\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|eight_zero|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(0),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|eight_zero|Op\(0),
	datad => \MEM_WB|ALU_C|Op\(7),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[7]~22\,
	regout => \MEM_WB|eight_zero|Op\(5));

-- Location: LC_X3_Y10_N9
\MEM_WB|PC|Op[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[7]~23\ = (\select_Mux_RF_D3~combout\(1) & ((\Mux_RF_D3|Op[7]~22\ & ((J16_Op[7]))) # (!\Mux_RF_D3|Op[7]~22\ & (\MEM_WB|DMem_D|Op\(7))))) # (!\select_Mux_RF_D3~combout\(1) & (((\Mux_RF_D3|Op[7]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(1),
	datab => \MEM_WB|DMem_D|Op\(7),
	datac => \EX_MEM|PC|Op\(7),
	datad => \Mux_RF_D3|Op[7]~22\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[7]~23\,
	regout => \MEM_WB|PC|Op\(7));

-- Location: LC_X3_Y10_N4
\RF|r1[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[7]~25\ = (\select_Mux_RF_D3~combout\(2) & (!\Mux_RF_D3|Op[5]~24_combout\ & (\MEM_WB|ALU2_C|Op\(7)))) # (!\select_Mux_RF_D3~combout\(2) & (((\Mux_RF_D3|Op[7]~23\))))
-- \RF|r1\(7) = DFFEAS(\Mux_RF_D3|Op[7]~25\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \Mux_RF_D3|Op[5]~24_combout\,
	datac => \MEM_WB|ALU2_C|Op\(7),
	datad => \Mux_RF_D3|Op[7]~23\,
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[7]~25\,
	regout => \RF|r1\(7));

-- Location: LC_X3_Y9_N1
\RF|r0[7]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[7]~14\ = (\Mux_RF_A1|Op[2]~0_combout\ & (((\Mux_RF_A1|Op[0]~1\)))) # (!\Mux_RF_A1|Op[2]~0_combout\ & ((\Mux_RF_A1|Op[0]~1\ & (\RF|r1\(7))) # (!\Mux_RF_A1|Op[0]~1\ & ((R1_r0[7])))))
-- \RF|r0\(7) = DFFEAS(\RF|m1|Op[7]~14\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee30",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(7),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A1|Op[0]~1\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[7]~14\,
	regout => \RF|r0\(7));

-- Location: LC_X2_Y8_N4
\RF|r4[7]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[7]~17\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0\ & ((R1_r4[7]))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[1]~1_combout\,
	datab => \RF|r0\(7),
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[7]~17\,
	regout => \RF|r4\(7));

-- Location: LC_X2_Y6_N6
\RF|r2[7]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[7]~18\ = (\RF|m2|Op[7]~17\ & ((\RF|r6\(7)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\RF|m2|Op[7]~17\ & (((R1_r2[7] & \Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[7]~17\,
	datab => \RF|r6\(7),
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[7]~18\,
	regout => \RF|r2\(7));

-- Location: LC_X4_Y6_N8
\RF|r7[7]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(7));

-- Location: LC_X2_Y6_N3
\RF|r3[7]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[7]~15\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[7]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r1\(7),
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[7]~15\,
	regout => \RF|r3\(7));

-- Location: LC_X4_Y6_N1
\RF|r5[7]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[7]~16\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[7]~15\ & (\RF|r7\(7))) # (!\RF|m2|Op[7]~15\ & ((R1_r5[7]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(7),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op[7]~25\,
	datad => \RF|m2|Op[7]~15\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[7]~16\,
	regout => \RF|r5\(7));

-- Location: LC_X3_Y6_N7
\RR_EX|RF_D2|Op[7]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(7) = DFFEAS((\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[7]~16\)))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[7]~18\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[7]~18\,
	datad => \RF|m2|Op[7]~16\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(7));

-- Location: LC_X6_Y8_N3
\EX_MEM|RF_D2|Op[7]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(7) = DFFEAS((((\RR_EX|RF_D2|Op\(7)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D2|Op\(7),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(7));

-- Location: LC_X5_Y12_N5
\MEM_WB|RF_D2|Op[7]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|RF_D2|Op\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \EX_MEM|RF_D2|Op\(7),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(7));

-- Location: LC_X5_Y12_N1
\Mux_jump_loc|Op[7]~6\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[7]~6_combout\ = (\select_Mux_jump_loc~combout\(1) & (((\select_Mux_jump_loc~combout\(0))))) # (!\select_Mux_jump_loc~combout\(1) & ((\select_Mux_jump_loc~combout\(0) & (\MEM_WB|ALU2_C|Op\(7))) # (!\select_Mux_jump_loc~combout\(0) & 
-- ((\inc|Op\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e3e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB|ALU2_C|Op\(7),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \select_Mux_jump_loc~combout\(0),
	datad => \inc|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[7]~6_combout\);

-- Location: LC_X5_Y12_N2
\PC|Op[7]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(7) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[7]~6_combout\ & ((\MEM_WB|ALU_C|Op\(7)))) # (!\Mux_jump_loc|Op[7]~6_combout\ & (\MEM_WB|RF_D2|Op\(7))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[7]~6_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|RF_D2|Op\(7),
	datab => \MEM_WB|ALU_C|Op\(7),
	datac => \select_Mux_jump_loc~combout\(1),
	datad => \Mux_jump_loc|Op[7]~6_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(7));

-- Location: LC_X4_Y12_N4
\ID_RR|inc|Op[7]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(7) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~15_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(7))))
-- \ID_RR|inc|Op\(7) = DFFEAS(\inc|Op\(7), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(7),
	datac => \inc|Add0~15_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(7),
	regout => \ID_RR|inc|Op\(7));

-- Location: LC_X4_Y12_N0
\EX_MEM|inc|Op[7]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[7]~7\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[7])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(7),
	datad => \EX_MEM|RF_D1|Op\(7),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[7]~7\,
	regout => \EX_MEM|inc|Op\(7));

-- Location: LC_X3_Y11_N7
\ALU_2|Op[7]~6\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[7]~6_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_B|Op[0]~1_combout\ $ (\Mux_ALU2_A|Op[7]~7\ $ (\ALU_2|c~8_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_A|Op[7]~7\)) # (!\Mux_ALU2_B|Op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_2|Equal0~0_combout\,
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \Mux_ALU2_A|Op[7]~7\,
	datad => \ALU_2|c~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[7]~6_combout\);

-- Location: LC_X3_Y11_N8
\MEM_WB|ALU2_C|Op[7]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(7) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[7]~6_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(7)))))
-- \MEM_WB|ALU2_C|Op\(7) = DFFEAS(\ALU_2|Op\(7), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[7]~6_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(7),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(7),
	regout => \MEM_WB|ALU2_C|Op\(7));

-- Location: LC_X4_Y7_N6
\RF|r6[7]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op[7]~25\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op[7]~25\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(7));

-- Location: LC_X4_Y7_N0
\RR_EX|RF_D1|Op[7]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(7) = DFFEAS((\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|m1|Op[7]~14\ & ((\RF|r7\(7)))) # (!\RF|m1|Op[7]~14\ & (\RF|r6\(7))))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (((\RF|m1|Op[7]~14\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(7),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \RF|r7\(7),
	datad => \RF|m1|Op[7]~14\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(7));

-- Location: LC_X4_Y7_N8
\Mux_ALU_A|Op[7]~7\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[7]~7_combout\ = (\select_Mux_ALU_A~combout\ & (((\RR_EX|RF_D2|Op\(7))))) # (!\select_Mux_ALU_A~combout\ & (((\RR_EX|RF_D1|Op\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D1|Op\(7),
	datad => \RR_EX|RF_D2|Op\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[7]~7_combout\);

-- Location: LC_X7_Y8_N2
\ALU_1|Op[7]~6\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[7]~6_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_A|Op[7]~7_combout\ $ (\Mux_ALU_B|Op[7]~14_combout\ $ (\ALU_1|c~5_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_B|Op[7]~14_combout\)) # (!\Mux_ALU_A|Op[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_1|Equal0~0_combout\,
	datab => \Mux_ALU_A|Op[7]~7_combout\,
	datac => \Mux_ALU_B|Op[7]~14_combout\,
	datad => \ALU_1|c~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[7]~6_combout\);

-- Location: LC_X7_Y8_N3
\EX_MEM|ALU_C|Op[7]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(7) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[7]~6_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(7)))))
-- \EX_MEM|ALU_C|Op\(7) = DFFEAS(\ALU_1|Op\(7), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[7]~6_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(7),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(7),
	regout => \EX_MEM|ALU_C|Op\(7));

-- Location: LC_X5_Y12_N0
\MEM_WB|ALU_C|Op[7]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|ALU_C|Op\(7) = DFFEAS((((\EX_MEM|ALU_C|Op\(7)))), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \EX_MEM|ALU_C|Op\(7),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|ALU_C|Op\(7));

-- Location: LC_X3_Y13_N9
\MEM_WB|dec|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A3|Op[2]~1\ = (\select_Mux_RF_A3~combout\(1) & (\select_Mux_RF_A3~combout\(0) & (X12_Op[2]))) # (!\select_Mux_RF_A3~combout\(1) & (((\Mux_RF_A3|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_A3~combout\(1),
	datab => \select_Mux_RF_A3~combout\(0),
	datac => \EX_MEM|dec|Op\(2),
	datad => \Mux_RF_A3|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A3|Op[2]~1\,
	regout => \MEM_WB|dec|Op\(2));

-- Location: LC_X2_Y10_N6
\RF|Equal0~5\ : maxv_lcell
-- Equation(s):
-- \RF|Equal0~5_combout\ = (\wr_RF~combout\ & (\Mux_RF_A3|Op[2]~1\ & (!\Mux_RF_A3|Op[0]~5\ & !\Mux_RF_A3|Op[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wr_RF~combout\,
	datab => \Mux_RF_A3|Op[2]~1\,
	datac => \Mux_RF_A3|Op[0]~5\,
	datad => \Mux_RF_A3|Op[1]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|Equal0~5_combout\);

-- Location: LC_X1_Y9_N3
\RF|r4[5]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[5]~7\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0\ & ((R1_r4[5]))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(5),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op\(5),
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[5]~7\,
	regout => \RF|r4\(5));

-- Location: LC_X1_Y8_N1
\RF|r6[5]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(5) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(5));

-- Location: LC_X1_Y9_N7
\RF|r2[5]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[5]~8\ = (\RF|m2|Op[5]~7\ & ((\RF|r6\(5)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\RF|m2|Op[5]~7\ & (((R1_r2[5] & \Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[5]~7\,
	datab => \RF|r6\(5),
	datac => \Mux_RF_D3|Op\(5),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[5]~8\,
	regout => \RF|r2\(5));

-- Location: LC_X4_Y6_N5
\RF|r7[5]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(5) = DFFEAS((((\Mux_RF_D3|Op\(5)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(5),
	aclr => GND,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(5));

-- Location: LC_X3_Y8_N7
\RF|r1[5]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[5]~10\ = (\Mux_RF_A1|Op[2]~0_combout\ & (((\Mux_RF_A1|Op[0]~1\)))) # (!\Mux_RF_A1|Op[2]~0_combout\ & ((\Mux_RF_A1|Op[0]~1\ & ((R1_r1[5]))) # (!\Mux_RF_A1|Op[0]~1\ & (\RF|r0\(5)))))
-- \RF|r1\(5) = DFFEAS(\RF|m1|Op[5]~10\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(5),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op\(5),
	datad => \Mux_RF_A1|Op[0]~1\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[5]~10\,
	regout => \RF|r1\(5));

-- Location: LC_X2_Y6_N5
\RF|r3[5]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[5]~5\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[5]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r1\(5),
	datac => \Mux_RF_D3|Op\(5),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[5]~5\,
	regout => \RF|r3\(5));

-- Location: LC_X4_Y6_N3
\RF|r5[5]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[5]~6\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[5]~5\ & (\RF|r7\(5))) # (!\RF|m2|Op[5]~5\ & ((R1_r5[5]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[5]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(5),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(5),
	datad => \RF|m2|Op[5]~5\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[5]~6\,
	regout => \RF|r5\(5));

-- Location: LC_X3_Y7_N4
\RR_EX|RF_D2|Op[5]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(5) = DFFEAS((\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[5]~6\)))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (((\RF|m2|Op[5]~8\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[5]~8\,
	datad => \RF|m2|Op[5]~6\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(5));

-- Location: LC_X6_Y8_N4
\EX_MEM|RF_D2|Op[5]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(5) = DFFEAS((((\RR_EX|RF_D2|Op\(5)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D2|Op\(5),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(5));

-- Location: LC_X8_Y11_N5
\DMem|mem~604\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[5]~1\ = (\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(5))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(5)))))
-- \DMem|mem~604_regout\ = DFFEAS(\Mux_DMem_Din|Op[5]~1\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datab => \EX_MEM|RF_D2|Op\(5),
	datac => \EX_MEM|RF_D1|Op\(5),
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[5]~1\,
	regout => \DMem|mem~604_regout\);

-- Location: LC_X10_Y11_N8
\DMem|mem~652\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~652_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~652_regout\);

-- Location: LC_X11_Y11_N4
\DMem|mem~620\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1089\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L598Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~604_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~604_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1089\,
	regout => \DMem|mem~620_regout\);

-- Location: LC_X11_Y11_N5
\DMem|mem~636\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1090\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1089\ & (\DMem|mem~652_regout\)) # (!\DMem|mem~1089\ & ((D1L614Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1089\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~652_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1089\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1090\,
	regout => \DMem|mem~636_regout\);

-- Location: LC_X18_Y12_N0
\DMem|mem~780\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~780_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~780_regout\);

-- Location: LC_X19_Y12_N3
\DMem|mem~732\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~732_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~732_regout\);

-- Location: LC_X19_Y12_N1
\DMem|mem~748\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1096\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L726Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~732_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~732_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1096\,
	regout => \DMem|mem~748_regout\);

-- Location: LC_X18_Y12_N2
\DMem|mem~764\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1097\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1096\ & (\DMem|mem~780_regout\)) # (!\DMem|mem~1096\ & ((D1L742Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1096\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~780_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1096\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1097\,
	regout => \DMem|mem~764_regout\);

-- Location: LC_X19_Y2_N6
\DMem|mem~716\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~716_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~716_regout\);

-- Location: LC_X17_Y13_N7
\DMem|mem~668\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~668_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~668_regout\);

-- Location: LC_X17_Y6_N6
\DMem|mem~700\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1091\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L678Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~668_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~668_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1091\,
	regout => \DMem|mem~700_regout\);

-- Location: LC_X17_Y6_N7
\DMem|mem~684\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1092\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1091\ & (\DMem|mem~716_regout\)) # (!\DMem|mem~1091\ & ((D1L662Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1091\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~716_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1091\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1092\,
	regout => \DMem|mem~684_regout\);

-- Location: LC_X20_Y8_N3
\DMem|mem~588\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~588_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~588_regout\);

-- Location: LC_X13_Y12_N9
\DMem|mem~540\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~540_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~540_regout\);

-- Location: LC_X12_Y8_N2
\DMem|mem~572\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1093\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L550Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~540_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~540_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1093\,
	regout => \DMem|mem~572_regout\);

-- Location: LC_X12_Y8_N0
\DMem|mem~556\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1094\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1093\ & (\DMem|mem~588_regout\)) # (!\DMem|mem~1093\ & ((D1L534Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1093\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~588_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1093\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1094\,
	regout => \DMem|mem~556_regout\);

-- Location: LC_X17_Y6_N8
\DMem|mem~1095\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1095_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1092\) # ((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((!\Mux_DMem_A|Op[2]~0\ & \DMem|mem~1094\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1092\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \DMem|mem~1094\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1095_combout\);

-- Location: LC_X17_Y6_N4
\DMem|mem~1098\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1098_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1095_combout\ & ((\DMem|mem~1097\))) # (!\DMem|mem~1095_combout\ & (\DMem|mem~1090\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1090\,
	datac => \DMem|mem~1097\,
	datad => \DMem|mem~1095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1098_combout\);

-- Location: LC_X7_Y5_N0
\DMem|mem~508\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~508_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~508_regout\);

-- Location: LC_X7_Y6_N0
\DMem|mem~316\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~316_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~316_regout\);

-- Location: LC_X10_Y6_N3
\DMem|mem~444\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1099\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L422Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~316_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~316_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1099\,
	regout => \DMem|mem~444_regout\);

-- Location: LC_X10_Y6_N4
\DMem|mem~380\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1100\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1099\ & (\DMem|mem~508_regout\)) # (!\DMem|mem~1099\ & ((D1L358Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1099\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~508_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1099\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1100\,
	regout => \DMem|mem~380_regout\);

-- Location: LC_X11_Y4_N5
\DMem|mem~524\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~524_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~524_regout\);

-- Location: LC_X10_Y4_N0
\DMem|mem~332\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~332_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~332_regout\);

-- Location: LC_X12_Y4_N9
\DMem|mem~396\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1106\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L374Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~332_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~332_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1106\,
	regout => \DMem|mem~396_regout\);

-- Location: LC_X12_Y4_N6
\DMem|mem~460\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1107\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1106\ & (\DMem|mem~524_regout\)) # (!\DMem|mem~1106\ & ((D1L438Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1106\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~524_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1106\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1107\,
	regout => \DMem|mem~460_regout\);

-- Location: LC_X8_Y6_N8
\DMem|mem~492\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~492_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~492_regout\);

-- Location: LC_X8_Y6_N9
\DMem|mem~300\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~300_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~300_regout\);

-- Location: LC_X12_Y6_N3
\DMem|mem~364\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1101\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L342Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~300_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~300_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1101\,
	regout => \DMem|mem~364_regout\);

-- Location: LC_X12_Y6_N6
\DMem|mem~428\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1102\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1101\ & (\DMem|mem~492_regout\)) # (!\DMem|mem~1101\ & ((D1L406Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1101\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~492_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1101\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1102\,
	regout => \DMem|mem~428_regout\);

-- Location: LC_X12_Y7_N4
\DMem|mem~476\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~476_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~476_regout\);

-- Location: LC_X11_Y6_N3
\DMem|mem~284\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~284_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~284_regout\);

-- Location: LC_X11_Y7_N6
\DMem|mem~412\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1103\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (D1L390Q)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~284_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~284_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1103\,
	regout => \DMem|mem~412_regout\);

-- Location: LC_X12_Y7_N6
\DMem|mem~348\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1104\ = (\DMem|mem~1103\ & ((\DMem|mem~476_regout\) # ((!\Mux_DMem_A|Op[2]~0\)))) # (!\DMem|mem~1103\ & (((D1L326Q & \Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~476_regout\,
	datab => \DMem|mem~1103\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1104\,
	regout => \DMem|mem~348_regout\);

-- Location: LC_X13_Y6_N5
\DMem|mem~1105\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1105_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1102\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1104\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1102\,
	datad => \DMem|mem~1104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1105_combout\);

-- Location: LC_X13_Y6_N6
\DMem|mem~1108\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1108_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1105_combout\ & ((\DMem|mem~1107\))) # (!\DMem|mem~1105_combout\ & (\DMem|mem~1100\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1100\,
	datac => \DMem|mem~1107\,
	datad => \DMem|mem~1105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1108_combout\);

-- Location: LC_X19_Y2_N7
\DMem|mem~204\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~204_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~204_regout\);

-- Location: LC_X18_Y3_N4
\DMem|mem~156\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~156_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~156_regout\);

-- Location: LC_X17_Y4_N2
\DMem|mem~172\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1109\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L150Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~156_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~156_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1109\,
	regout => \DMem|mem~172_regout\);

-- Location: LC_X17_Y4_N3
\DMem|mem~188\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1110\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1109\ & (\DMem|mem~204_regout\)) # (!\DMem|mem~1109\ & ((D1L166Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1109\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~204_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1109\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1110\,
	regout => \DMem|mem~188_regout\);

-- Location: LC_X13_Y13_N3
\DMem|mem~268\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~268_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~268_regout\);

-- Location: LC_X13_Y13_N9
\DMem|mem~220\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~220_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~220_regout\);

-- Location: LC_X17_Y9_N3
\DMem|mem~252\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1116\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L230Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~220_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~220_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1116\,
	regout => \DMem|mem~252_regout\);

-- Location: LC_X17_Y9_N4
\DMem|mem~236\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1117\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1116\ & (\DMem|mem~268_regout\)) # (!\DMem|mem~1116\ & ((D1L214Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1116\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~268_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1116\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1117\,
	regout => \DMem|mem~236_regout\);

-- Location: LC_X13_Y6_N1
\DMem|mem~76\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~76_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~76_regout\);

-- Location: LC_X13_Y10_N1
\DMem|mem~28\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~28_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~28_regout\);

-- Location: LC_X11_Y8_N9
\DMem|mem~44\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~44_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~44_regout\);

-- Location: LC_X13_Y6_N2
\DMem|mem~1113\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1113_combout\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\) # (!\DMem|mem~44_regout\)))) # (!\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~28_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~28_regout\,
	datab => \DMem|mem~44_regout\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1113_combout\);

-- Location: LC_X13_Y6_N4
\DMem|mem~60\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1114\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1113_combout\ & (\DMem|mem~76_regout\)) # (!\DMem|mem~1113_combout\ & ((D1L38Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~76_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1113_combout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1114\,
	regout => \DMem|mem~60_regout\);

-- Location: LC_X14_Y2_N3
\DMem|mem~140\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~140_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~140_regout\);

-- Location: LC_X13_Y8_N1
\DMem|mem~92\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~92_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~92_regout\);

-- Location: LC_X12_Y5_N2
\DMem|mem~124\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1111\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L102Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~92_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~92_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1111\,
	regout => \DMem|mem~124_regout\);

-- Location: LC_X12_Y5_N0
\DMem|mem~108\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1112\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1111\ & (\DMem|mem~140_regout\)) # (!\DMem|mem~1111\ & ((D1L86Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1111\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~140_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1111\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1112\,
	regout => \DMem|mem~108_regout\);

-- Location: LC_X13_Y6_N7
\DMem|mem~1115\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1115_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1112\))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1114\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1114\,
	datad => \DMem|mem~1112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1115_combout\);

-- Location: LC_X13_Y6_N8
\DMem|mem~1118\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1118_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1115_combout\ & ((\DMem|mem~1117\))) # (!\DMem|mem~1115_combout\ & (\DMem|mem~1110\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1110\,
	datac => \DMem|mem~1117\,
	datad => \DMem|mem~1115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1118_combout\);

-- Location: LC_X13_Y6_N9
\DMem|mem~1119\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1119_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\)) # (!\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1108_combout\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1108_combout\,
	datad => \DMem|mem~1118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1119_combout\);

-- Location: LC_X20_Y3_N9
\DMem|mem~844\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~844_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~844_regout\);

-- Location: LC_X18_Y4_N7
\DMem|mem~972\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1127\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L950Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~844_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~844_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1127\,
	regout => \DMem|mem~972_regout\);

-- Location: LC_X19_Y5_N7
\DMem|mem~1036\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1036_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1036_regout\);

-- Location: LC_X18_Y4_N6
\DMem|mem~908\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1128\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1127\ & ((\DMem|mem~1036_regout\))) # (!\DMem|mem~1127\ & (D1L886Q)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1127\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1127\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1036_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1128\,
	regout => \DMem|mem~908_regout\);

-- Location: LC_X17_Y3_N6
\DMem|mem~1004\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1004_regout\ = DFFEAS((((\Mux_DMem_Din|Op[5]~1\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1004_regout\);

-- Location: LC_X16_Y2_N0
\DMem|mem~812\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~812_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~812_regout\);

-- Location: LC_X16_Y3_N0
\DMem|mem~940\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1120\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L918Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~812_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~812_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1120\,
	regout => \DMem|mem~940_regout\);

-- Location: LC_X16_Y3_N8
\DMem|mem~876\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1121\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1120\ & (\DMem|mem~1004_regout\)) # (!\DMem|mem~1120\ & ((D1L854Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1120\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1004_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1120\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1121\,
	regout => \DMem|mem~876_regout\);

-- Location: LC_X19_Y11_N7
\DMem|mem~1020\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1020_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1020_regout\);

-- Location: LC_X20_Y11_N3
\DMem|mem~828\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~828_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~828_regout\);

-- Location: LC_X18_Y11_N8
\DMem|mem~892\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1122\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L870Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~828_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~828_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1122\,
	regout => \DMem|mem~892_regout\);

-- Location: LC_X18_Y11_N3
\DMem|mem~956\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1123\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1122\ & (\DMem|mem~1020_regout\)) # (!\DMem|mem~1122\ & ((D1L934Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1122\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1020_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1122\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1123\,
	regout => \DMem|mem~956_regout\);

-- Location: LC_X20_Y6_N1
\DMem|mem~988\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~988_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~988_regout\);

-- Location: LC_X19_Y9_N6
\DMem|mem~796\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~796_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[5]~1\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~796_regout\);

-- Location: LC_X18_Y7_N7
\DMem|mem~860\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1124\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L838Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~796_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~796_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1124\,
	regout => \DMem|mem~860_regout\);

-- Location: LC_X18_Y7_N5
\DMem|mem~924\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1125\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1124\ & (\DMem|mem~988_regout\)) # (!\DMem|mem~1124\ & ((D1L902Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1124\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~988_regout\,
	datac => \Mux_DMem_Din|Op[5]~1\,
	datad => \DMem|mem~1124\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1125\,
	regout => \DMem|mem~924_regout\);

-- Location: LC_X18_Y6_N2
\DMem|mem~1126\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1126_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((\DMem|mem~1123\)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1125\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1123\,
	datad => \DMem|mem~1125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1126_combout\);

-- Location: LC_X18_Y6_N3
\DMem|mem~1129\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1129_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1126_combout\ & (\DMem|mem~1128\)) # (!\DMem|mem~1126_combout\ & ((\DMem|mem~1121\))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1128\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1121\,
	datad => \DMem|mem~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1129_combout\);

-- Location: LC_X18_Y6_N4
\MEM_WB|DMem_D|Op[5]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(5) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1119_combout\ & ((\DMem|mem~1129_combout\))) # (!\DMem|mem~1119_combout\ & (\DMem|mem~1098_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (((\DMem|mem~1119_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f858",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1098_combout\,
	datac => \DMem|mem~1119_combout\,
	datad => \DMem|mem~1129_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(5));

-- Location: LC_X9_Y12_N3
\ID_RR|PC|Op[5]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(5) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(5));

-- Location: LC_X9_Y12_N9
\EX_MEM|PC|Op[5]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(5) = DFFEAS((((\ID_RR|PC|Op\(5)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \ID_RR|PC|Op\(5),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(5));

-- Location: LC_X5_Y9_N7
\Mux_RF_D3|Op[5]~51\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[5]~51_combout\ = ((\Mux_RF_D3|Op[5]~5\ & (!\select_Mux_RF_D3~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_RF_D3|Op[5]~5\,
	datac => \select_Mux_RF_D3~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[5]~51_combout\);

-- Location: LC_X5_Y9_N8
\MEM_WB|PC|Op[5]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op\(5) = (\Mux_RF_D3|Op[5]~21_combout\ & ((\Mux_RF_D3|Op[5]~51_combout\ & (\MEM_WB|DMem_D|Op\(5))) # (!\Mux_RF_D3|Op[5]~51_combout\ & ((J16_Op[5]))))) # (!\Mux_RF_D3|Op[5]~21_combout\ & (((\Mux_RF_D3|Op[5]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~21_combout\,
	datab => \MEM_WB|DMem_D|Op\(5),
	datac => \EX_MEM|PC|Op\(5),
	datad => \Mux_RF_D3|Op[5]~51_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op\(5),
	regout => \MEM_WB|PC|Op\(5));

-- Location: LC_X1_Y8_N7
\RF|r0[5]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(5) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(5),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(5));

-- Location: LC_X4_Y7_N4
\RR_EX|RF_D1|Op[5]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(5) = DFFEAS((\RF|m1|Op[5]~10\ & (((\RF|r7\(5))) # (!\Mux_RF_A1|Op[2]~0_combout\))) # (!\RF|m1|Op[5]~10\ & (\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|r6\(5))))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6a2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m1|Op[5]~10\,
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \RF|r7\(5),
	datad => \RF|r6\(5),
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(5));

-- Location: LC_X9_Y10_N6
\DMem|mem~600\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[1]~12\ = (\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D2|Op\(1))))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(1)))))
-- \DMem|mem~600_regout\ = DFFEAS(\Mux_DMem_Din|Op[1]~12\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datac => \EX_MEM|RF_D2|Op\(1),
	datad => \EX_MEM|RF_D1|Op\(1),
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[1]~12\,
	regout => \DMem|mem~600_regout\);

-- Location: LC_X15_Y2_N7
\DMem|mem~200\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~200_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~200_regout\);

-- Location: LC_X18_Y10_N6
\DMem|mem~152\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~152_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~152_regout\);

-- Location: LC_X16_Y6_N9
\DMem|mem~168\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1571\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L146Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~152_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~152_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1571\,
	regout => \DMem|mem~168_regout\);

-- Location: LC_X16_Y6_N0
\DMem|mem~184\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1572\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1571\ & (\DMem|mem~200_regout\)) # (!\DMem|mem~1571\ & ((D1L162Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1571\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~200_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1571\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1572\,
	regout => \DMem|mem~184_regout\);

-- Location: LC_X10_Y13_N5
\DMem|mem~264\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~264_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~264_regout\);

-- Location: LC_X10_Y13_N7
\DMem|mem~216\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~216_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~216_regout\);

-- Location: LC_X11_Y12_N3
\DMem|mem~248\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1578\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L226Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~216_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~216_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1578\,
	regout => \DMem|mem~248_regout\);

-- Location: LC_X11_Y12_N4
\DMem|mem~232\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1579\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1578\ & (\DMem|mem~264_regout\)) # (!\DMem|mem~1578\ & ((D1L210Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1578\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~264_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1578\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1579\,
	regout => \DMem|mem~232_regout\);

-- Location: LC_X11_Y6_N2
\DMem|mem~72\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~72_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~72_regout\);

-- Location: LC_X15_Y6_N7
\DMem|mem~24\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~24_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~24_regout\);

-- Location: LC_X18_Y8_N6
\DMem|mem~40\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~40_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~40_regout\);

-- Location: LC_X15_Y6_N9
\DMem|mem~1575\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1575_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((!\DMem|mem~40_regout\))) # (!\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~24_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "89cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~24_regout\,
	datad => \DMem|mem~40_regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1575_combout\);

-- Location: LC_X15_Y6_N1
\DMem|mem~56\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1576\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1575_combout\ & (!\DMem|mem~72_regout\)) # (!\DMem|mem~1575_combout\ & ((D1L34Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~72_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1575_combout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1576\,
	regout => \DMem|mem~56_regout\);

-- Location: LC_X15_Y2_N3
\DMem|mem~136\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~136_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~136_regout\);

-- Location: LC_X18_Y10_N2
\DMem|mem~88\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~88_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~88_regout\);

-- Location: LC_X15_Y10_N2
\DMem|mem~120\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1573\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L98Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~88_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~88_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1573\,
	regout => \DMem|mem~120_regout\);

-- Location: LC_X15_Y10_N0
\DMem|mem~104\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1574\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1573\ & (\DMem|mem~136_regout\)) # (!\DMem|mem~1573\ & ((D1L82Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1573\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~136_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1573\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1574\,
	regout => \DMem|mem~104_regout\);

-- Location: LC_X14_Y8_N5
\DMem|mem~1577\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1577_combout\ = (\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1574\) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1576\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1576\,
	datab => \DMem|mem~1574\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1577_combout\);

-- Location: LC_X14_Y8_N6
\DMem|mem~1580\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1580_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1577_combout\ & ((\DMem|mem~1579\))) # (!\DMem|mem~1577_combout\ & (\DMem|mem~1572\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1572\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1579\,
	datad => \DMem|mem~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1580_combout\);

-- Location: LC_X11_Y4_N2
\DMem|mem~520\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~520_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~520_regout\);

-- Location: LC_X10_Y4_N6
\DMem|mem~328\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~328_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~328_regout\);

-- Location: LC_X10_Y4_N3
\DMem|mem~392\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1568\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L370Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~328_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~328_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1568\,
	regout => \DMem|mem~392_regout\);

-- Location: LC_X11_Y4_N8
\DMem|mem~456\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1569\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1568\ & (\DMem|mem~520_regout\)) # (!\DMem|mem~1568\ & ((D1L434Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1568\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~520_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1568\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1569\,
	regout => \DMem|mem~456_regout\);

-- Location: LC_X14_Y4_N8
\DMem|mem~504\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~504_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~504_regout\);

-- Location: LC_X14_Y3_N1
\DMem|mem~312\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~312_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~312_regout\);

-- Location: LC_X14_Y11_N2
\DMem|mem~440\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1561\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L418Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~312_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~312_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1561\,
	regout => \DMem|mem~440_regout\);

-- Location: LC_X14_Y11_N5
\DMem|mem~376\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1562\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1561\ & (\DMem|mem~504_regout\)) # (!\DMem|mem~1561\ & ((D1L354Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1561\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~504_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1561\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1562\,
	regout => \DMem|mem~376_regout\);

-- Location: LC_X8_Y9_N8
\DMem|mem~472\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~472_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~472_regout\);

-- Location: LC_X10_Y5_N0
\DMem|mem~280\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~280_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~280_regout\);

-- Location: LC_X10_Y8_N3
\DMem|mem~408\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1565\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L386Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~280_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~280_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1565\,
	regout => \DMem|mem~408_regout\);

-- Location: LC_X10_Y8_N4
\DMem|mem~344\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1566\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1565\ & (\DMem|mem~472_regout\)) # (!\DMem|mem~1565\ & ((D1L322Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1565\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~472_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1565\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1566\,
	regout => \DMem|mem~344_regout\);

-- Location: LC_X8_Y5_N3
\DMem|mem~296\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~296_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~296_regout\);

-- Location: LC_X13_Y7_N0
\DMem|mem~360\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1563\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L338Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~296_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~296_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1563\,
	regout => \DMem|mem~360_regout\);

-- Location: LC_X9_Y5_N9
\DMem|mem~488\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~488_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~488_regout\);

-- Location: LC_X14_Y8_N7
\DMem|mem~424\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1564\ = (\DMem|mem~1563\ & ((\DMem|mem~488_regout\) # ((!\Mux_DMem_A|Op[3]~1\)))) # (!\DMem|mem~1563\ & (((D1L402Q & \Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1563\,
	datab => \DMem|mem~488_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1564\,
	regout => \DMem|mem~424_regout\);

-- Location: LC_X14_Y8_N8
\DMem|mem~1567\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1567_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1564\))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1566\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1566\,
	datad => \DMem|mem~1564\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1567_combout\);

-- Location: LC_X14_Y8_N9
\DMem|mem~1570\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1570_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1567_combout\ & (\DMem|mem~1569\)) # (!\DMem|mem~1567_combout\ & ((\DMem|mem~1562\))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1569\,
	datac => \DMem|mem~1562\,
	datad => \DMem|mem~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1570_combout\);

-- Location: LC_X14_Y8_N0
\DMem|mem~1581\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1581_combout\ = (\Mux_DMem_A|Op[5]~5\ & (\Mux_DMem_A|Op[4]~4\)) # (!\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1570_combout\))) # (!\Mux_DMem_A|Op[4]~4\ & (\DMem|mem~1580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1580_combout\,
	datad => \DMem|mem~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1581_combout\);

-- Location: LC_X16_Y2_N1
\DMem|mem~808\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~808_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~808_regout\);

-- Location: LC_X15_Y3_N4
\DMem|mem~936\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1582\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L914Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~808_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~808_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1582\,
	regout => \DMem|mem~936_regout\);

-- Location: LC_X17_Y3_N4
\DMem|mem~1000\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1000_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1000_regout\);

-- Location: LC_X15_Y3_N1
\DMem|mem~872\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1583\ = (\DMem|mem~1582\ & (((\DMem|mem~1000_regout\)) # (!\Mux_DMem_A|Op[2]~0\))) # (!\DMem|mem~1582\ & (\Mux_DMem_A|Op[2]~0\ & (D1L850Q)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1582\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1000_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1583\,
	regout => \DMem|mem~872_regout\);

-- Location: LC_X20_Y5_N2
\DMem|mem~1032\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1032_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1032_regout\);

-- Location: LC_X20_Y6_N3
\DMem|mem~840\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~840_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~840_regout\);

-- Location: LC_X20_Y7_N8
\DMem|mem~968\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1589\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L946Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~840_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~840_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1589\,
	regout => \DMem|mem~968_regout\);

-- Location: LC_X20_Y7_N5
\DMem|mem~904\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1590\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1589\ & (\DMem|mem~1032_regout\)) # (!\DMem|mem~1589\ & ((D1L882Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1589\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1032_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1589\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1590\,
	regout => \DMem|mem~904_regout\);

-- Location: LC_X18_Y5_N6
\DMem|mem~1016\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1016_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1016_regout\);

-- Location: LC_X19_Y3_N4
\DMem|mem~824\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~824_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~824_regout\);

-- Location: LC_X14_Y6_N8
\DMem|mem~888\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1584\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L866Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~824_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~824_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1584\,
	regout => \DMem|mem~888_regout\);

-- Location: LC_X14_Y6_N7
\DMem|mem~952\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1585\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1584\ & (\DMem|mem~1016_regout\)) # (!\DMem|mem~1584\ & ((D1L930Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1584\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1016_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1584\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1585\,
	regout => \DMem|mem~952_regout\);

-- Location: LC_X20_Y9_N3
\DMem|mem~984\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~984_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~984_regout\);

-- Location: LC_X20_Y10_N6
\DMem|mem~792\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~792_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~792_regout\);

-- Location: LC_X19_Y10_N6
\DMem|mem~856\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1586\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L834Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~792_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~792_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1586\,
	regout => \DMem|mem~856_regout\);

-- Location: LC_X19_Y10_N7
\DMem|mem~920\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1587\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1586\ & (\DMem|mem~984_regout\)) # (!\DMem|mem~1586\ & ((D1L898Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1586\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~984_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1586\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1587\,
	regout => \DMem|mem~920_regout\);

-- Location: LC_X14_Y8_N3
\DMem|mem~1588\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1588_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((\DMem|mem~1585\)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1587\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1585\,
	datad => \DMem|mem~1587\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1588_combout\);

-- Location: LC_X14_Y8_N4
\DMem|mem~1591\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1591_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1588_combout\ & ((\DMem|mem~1590\))) # (!\DMem|mem~1588_combout\ & (\DMem|mem~1583\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1583\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1590\,
	datad => \DMem|mem~1588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1591_combout\);

-- Location: LC_X10_Y10_N4
\DMem|mem~648\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~648_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~648_regout\);

-- Location: LC_X12_Y10_N7
\DMem|mem~616\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1551\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L594Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~600_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~600_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1551\,
	regout => \DMem|mem~616_regout\);

-- Location: LC_X12_Y10_N1
\DMem|mem~632\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1552\ = (\DMem|mem~1551\ & ((\DMem|mem~648_regout\) # ((!\Mux_DMem_A|Op[1]~2\)))) # (!\DMem|mem~1551\ & (((D1L610Q & \Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~648_regout\,
	datab => \DMem|mem~1551\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1552\,
	regout => \DMem|mem~632_regout\);

-- Location: LC_X19_Y3_N2
\DMem|mem~776\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~776_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~776_regout\);

-- Location: LC_X16_Y13_N1
\DMem|mem~728\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~728_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~728_regout\);

-- Location: LC_X14_Y12_N2
\DMem|mem~744\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1558\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (D1L722Q)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~728_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~728_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1558\,
	regout => \DMem|mem~744_regout\);

-- Location: LC_X14_Y12_N3
\DMem|mem~760\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1559\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1558\ & (\DMem|mem~776_regout\)) # (!\DMem|mem~1558\ & ((D1L738Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1558\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~776_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1558\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1559\,
	regout => \DMem|mem~760_regout\);

-- Location: LC_X19_Y4_N7
\DMem|mem~536\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~536_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~536_regout\);

-- Location: LC_X16_Y9_N6
\DMem|mem~568\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1555\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((D1L546Q)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~536_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~536_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1555\,
	regout => \DMem|mem~568_regout\);

-- Location: LC_X20_Y12_N4
\DMem|mem~584\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~584_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~584_regout\);

-- Location: LC_X16_Y9_N0
\DMem|mem~552\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1556\ = (\DMem|mem~1555\ & (((\DMem|mem~584_regout\)) # (!\Mux_DMem_A|Op[0]~3\))) # (!\DMem|mem~1555\ & (\Mux_DMem_A|Op[0]~3\ & (D1L530Q)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1555\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~584_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1556\,
	regout => \DMem|mem~552_regout\);

-- Location: LC_X14_Y13_N4
\DMem|mem~712\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~712_regout\ = DFFEAS((((\Mux_DMem_Din|Op[1]~12\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~712_regout\);

-- Location: LC_X15_Y13_N9
\DMem|mem~664\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~664_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[1]~12\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~664_regout\);

-- Location: LC_X15_Y13_N8
\DMem|mem~696\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1553\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L674Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~664_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~664_regout\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1553\,
	regout => \DMem|mem~696_regout\);

-- Location: LC_X14_Y13_N5
\DMem|mem~680\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1554\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1553\ & (\DMem|mem~712_regout\)) # (!\DMem|mem~1553\ & ((D1L658Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1553\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~712_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[1]~12\,
	datad => \DMem|mem~1553\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1554\,
	regout => \DMem|mem~680_regout\);

-- Location: LC_X15_Y9_N7
\DMem|mem~1557\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1557_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1554\))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1556\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1556\,
	datad => \DMem|mem~1554\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1557_combout\);

-- Location: LC_X14_Y8_N1
\DMem|mem~1560\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1560_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1557_combout\ & ((\DMem|mem~1559\))) # (!\DMem|mem~1557_combout\ & (\DMem|mem~1552\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1552\,
	datab => \DMem|mem~1559\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \DMem|mem~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1560_combout\);

-- Location: LC_X14_Y8_N2
\MEM_WB|DMem_D|Op[1]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(1) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1581_combout\ & (\DMem|mem~1591_combout\)) # (!\DMem|mem~1581_combout\ & ((\DMem|mem~1560_combout\))))) # (!\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1581_combout\)), GLOBAL(\clk~combout\), VCC, , 
-- \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e6c4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1581_combout\,
	datac => \DMem|mem~1591_combout\,
	datad => \DMem|mem~1560_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(1));

-- Location: LC_X7_Y10_N7
\ID_RR|inc|Op[1]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(1) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~60_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(1))))
-- \ID_RR|inc|Op\(1) = DFFEAS(\inc|Op\(1), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \inc|Op\(1),
	datac => \inc|Add0~60_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(1),
	regout => \ID_RR|inc|Op\(1));

-- Location: LC_X7_Y10_N9
\EX_MEM|inc|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[1]~2\ = (\select_Mux_ALU2_A~combout\ & (((J9_Op[1])))) # (!\select_Mux_ALU2_A~combout\ & (((\EX_MEM|RF_D1|Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(1),
	datad => \EX_MEM|RF_D1|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[1]~2\,
	regout => \EX_MEM|inc|Op\(1));

-- Location: LC_X6_Y10_N3
\ALU_2|temp~4\ : maxv_lcell
-- Equation(s):
-- \ALU_2|temp~4_combout\ = ((\EX_MEM|eight_zero|Op\(0) & (\select_Mux_ALU2_B~combout\(1) & \select_Mux_ALU2_B~combout\(0))) # (!\EX_MEM|eight_zero|Op\(0) & ((\select_Mux_ALU2_B~combout\(1)) # (\select_Mux_ALU2_B~combout\(0))))) # (!\Mux_ALU2_A|Op[0]~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f775",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[0]~1\,
	datab => \EX_MEM|eight_zero|Op\(0),
	datac => \select_Mux_ALU2_B~combout\(1),
	datad => \select_Mux_ALU2_B~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|temp~4_combout\);

-- Location: LC_X3_Y10_N8
\ALU_2|Op[1]~15\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[1]~15_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[1]~2\ $ (\Mux_ALU2_B|Op[1]~0\ $ (!\ALU_2|temp~4_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[1]~0\)) # (!\Mux_ALU2_A|Op[1]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5b97",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_A|Op[1]~2\,
	datab => \ALU_2|Equal0~0_combout\,
	datac => \Mux_ALU2_B|Op[1]~0\,
	datad => \ALU_2|temp~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[1]~15_combout\);

-- Location: LC_X3_Y10_N2
\MEM_WB|ALU2_C|Op[1]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(1) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[1]~15_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(1)))))
-- \MEM_WB|ALU2_C|Op\(1) = DFFEAS(\ALU_2|Op\(1), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[1]~15_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(1),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(1),
	regout => \MEM_WB|ALU2_C|Op\(1));

-- Location: LC_X4_Y13_N5
\MEM_WB|ALU_C|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[1]~11\ = (\select_Mux_RF_D3~combout\(2) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU2_C|Op\(1))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(1)) # ((J18_Op[1]))))
-- \MEM_WB|ALU_C|Op\(1) = DFFEAS(\Mux_RF_D3|Op[1]~11\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7654",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(1),
	datad => \MEM_WB|ALU2_C|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[1]~11\,
	regout => \MEM_WB|ALU_C|Op\(1));

-- Location: LC_X4_Y13_N6
\Mux_RF_D3|Op[1]~53\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[1]~53_combout\ = (((!\select_Mux_RF_D3~combout\(0) & \Mux_RF_D3|Op[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \Mux_RF_D3|Op[1]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[1]~53_combout\);

-- Location: LC_X5_Y13_N8
\ID_RR|PC|Op[1]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(1));

-- Location: LC_X5_Y13_N2
\EX_MEM|PC|Op[1]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(1) = DFFEAS((((\ID_RR|PC|Op\(1)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \ID_RR|PC|Op\(1),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(1));

-- Location: LC_X5_Y9_N4
\MEM_WB|PC|Op[1]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op\(1) = (\Mux_RF_D3|Op[1]~53_combout\ & ((\MEM_WB|DMem_D|Op\(1)) # ((!\Mux_RF_D3|Op[5]~21_combout\)))) # (!\Mux_RF_D3|Op[1]~53_combout\ & (((J16_Op[1] & \Mux_RF_D3|Op[5]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|DMem_D|Op\(1),
	datab => \Mux_RF_D3|Op[1]~53_combout\,
	datac => \EX_MEM|PC|Op\(1),
	datad => \Mux_RF_D3|Op[5]~21_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op\(1),
	regout => \MEM_WB|PC|Op\(1));

-- Location: LC_X3_Y9_N9
\RF|r7[1]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(1));

-- Location: LC_X3_Y8_N1
\RF|r1[1]\ : maxv_lcell
-- Equation(s):
-- \RF|r1\(1) = DFFEAS((((\Mux_RF_D3|Op\(1)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(1),
	aclr => GND,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r1\(1));

-- Location: LC_X1_Y8_N6
\RF|r0[1]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(1),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(1));

-- Location: LC_X1_Y8_N3
\RF|r6[1]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[1]~4\ = (\Mux_RF_A1|Op[0]~1\ & (((\Mux_RF_A1|Op[2]~0_combout\)))) # (!\Mux_RF_A1|Op[0]~1\ & ((\Mux_RF_A1|Op[2]~0_combout\ & ((R1_r6[1]))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (\RF|r0\(1)))))
-- \RF|r6\(1) = DFFEAS(\RF|m1|Op[1]~4\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A1|Op[0]~1\,
	datab => \RF|r0\(1),
	datac => \Mux_RF_D3|Op\(1),
	datad => \Mux_RF_A1|Op[2]~0_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[1]~4\,
	regout => \RF|r6\(1));

-- Location: LC_X5_Y7_N3
\RR_EX|RF_D1|Op[1]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(1) = DFFEAS((\Mux_RF_A1|Op[0]~1\ & ((\RF|m1|Op[1]~4\ & (\RF|r7\(1))) # (!\RF|m1|Op[1]~4\ & ((\RF|r1\(1)))))) # (!\Mux_RF_A1|Op[0]~1\ & (((\RF|m1|Op[1]~4\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(1),
	datab => \RF|r1\(1),
	datac => \Mux_RF_A1|Op[0]~1\,
	datad => \RF|m1|Op[1]~4\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(1));

-- Location: LC_X5_Y7_N9
\Mux_ALU_A|Op[1]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_A|Op[1]~2_combout\ = ((\select_Mux_ALU_A~combout\ & (\RR_EX|RF_D2|Op\(1))) # (!\select_Mux_ALU_A~combout\ & ((\RR_EX|RF_D1|Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D2|Op\(1),
	datad => \RR_EX|RF_D1|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_A|Op[1]~2_combout\);

-- Location: LC_X5_Y7_N8
\ALU_1|temp~2\ : maxv_lcell
-- Equation(s):
-- \ALU_1|temp~2_combout\ = ((\select_Mux_ALU_A~combout\ & ((!\RR_EX|RF_D2|Op\(0)))) # (!\select_Mux_ALU_A~combout\ & (!\RR_EX|RF_D1|Op\(0)))) # (!\Mux_ALU_B|Op[0]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "57df",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[0]~2\,
	datab => \select_Mux_ALU_A~combout\,
	datac => \RR_EX|RF_D1|Op\(0),
	datad => \RR_EX|RF_D2|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|temp~2_combout\);

-- Location: LC_X16_Y8_N4
\ALU_1|Op[1]~15\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[1]~15_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_A|Op[1]~2_combout\ $ (\Mux_ALU_B|Op[1]~4_combout\ $ (!\ALU_1|temp~2_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_B|Op[1]~4_combout\)) # (!\Mux_ALU_A|Op[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5b97",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_A|Op[1]~2_combout\,
	datab => \ALU_1|Equal0~0_combout\,
	datac => \Mux_ALU_B|Op[1]~4_combout\,
	datad => \ALU_1|temp~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[1]~15_combout\);

-- Location: LC_X16_Y8_N3
\EX_MEM|ALU_C|Op[1]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(1) = (GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[1]~15_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & (((\ALU_1|Op\(1)))))
-- \EX_MEM|ALU_C|Op\(1) = DFFEAS(\ALU_1|Op\(1), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[15]~3_combout\,
	datab => \ALU_1|Op[1]~15_combout\,
	datac => \ALU_1|Op\(1),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(1),
	regout => \EX_MEM|ALU_C|Op\(1));

-- Location: LC_X7_Y10_N8
\Mux_jump_loc|Op[1]~24\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[1]~24_combout\ = (\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1)) # ((\MEM_WB|ALU2_C|Op\(1))))) # (!\select_Mux_jump_loc~combout\(0) & (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \MEM_WB|ALU2_C|Op\(1),
	datad => \inc|Op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[1]~24_combout\);

-- Location: LC_X6_Y12_N1
\PC|Op[1]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(1) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[1]~24_combout\ & ((\MEM_WB|ALU_C|Op\(1)))) # (!\Mux_jump_loc|Op[1]~24_combout\ & (\MEM_WB|RF_D2|Op\(1))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[1]~24_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|RF_D2|Op\(1),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \MEM_WB|ALU_C|Op\(1),
	datad => \Mux_jump_loc|Op[1]~24_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(1));

-- Location: LC_X6_Y10_N4
\ID_RR|inc|Op[2]\ : maxv_lcell
-- Equation(s):
-- \inc|Op\(2) = ((GLOBAL(\wr_inc~combout\) & ((\inc|Add0~65_combout\))) # (!GLOBAL(\wr_inc~combout\) & (\inc|Op\(2))))
-- \ID_RR|inc|Op\(2) = DFFEAS(\inc|Op\(2), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \inc|Op\(2),
	datac => \inc|Add0~65_combout\,
	datad => \wr_inc~combout\,
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \inc|Op\(2),
	regout => \ID_RR|inc|Op\(2));

-- Location: LC_X6_Y10_N7
\EX_MEM|inc|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[2]~3\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[2])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(2),
	datad => \EX_MEM|RF_D1|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[2]~3\,
	regout => \EX_MEM|inc|Op\(2));

-- Location: LC_X6_Y10_N6
\EX_MEM|eight_zero|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_B|Op[0]~2\ = ((\select_Mux_ALU2_B~combout\(1) & (Y3_Op[0] & !\select_Mux_ALU2_B~combout\(0))) # (!\select_Mux_ALU2_B~combout\(1) & ((Y3_Op[0]) # (!\select_Mux_ALU2_B~combout\(0)))))
-- \EX_MEM|eight_zero|Op\(0) = DFFEAS(\Mux_ALU2_B|Op[0]~2\, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|five_zero|Op\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30f3",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_B~combout\(1),
	datac => \RR_EX|five_zero|Op\(2),
	datad => \select_Mux_ALU2_B~combout\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_B|Op[0]~2\,
	regout => \EX_MEM|eight_zero|Op\(0));

-- Location: LC_X6_Y10_N0
\ALU_2|c~2\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~2_combout\ = (\Mux_ALU2_B|Op[1]~0\ & ((\Mux_ALU2_A|Op[1]~2\) # ((\Mux_ALU2_B|Op[0]~2\ & \Mux_ALU2_A|Op[0]~1\)))) # (!\Mux_ALU2_B|Op[1]~0\ & (\Mux_ALU2_B|Op[0]~2\ & (\Mux_ALU2_A|Op[1]~2\ & \Mux_ALU2_A|Op[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU2_B|Op[0]~2\,
	datab => \Mux_ALU2_B|Op[1]~0\,
	datac => \Mux_ALU2_A|Op[1]~2\,
	datad => \Mux_ALU2_A|Op[0]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~2_combout\);

-- Location: LC_X4_Y11_N2
\ALU_2|Op[2]~16\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[2]~16_combout\ = (\ALU_2|Equal0~0_combout\ & (\Mux_ALU2_A|Op[2]~3\ $ (\Mux_ALU2_B|Op[0]~1_combout\ $ (\ALU_2|c~2_combout\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_B|Op[0]~1_combout\)) # (!\Mux_ALU2_A|Op[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "973d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_2|Equal0~0_combout\,
	datab => \Mux_ALU2_A|Op[2]~3\,
	datac => \Mux_ALU2_B|Op[0]~1_combout\,
	datad => \ALU_2|c~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[2]~16_combout\);

-- Location: LC_X4_Y11_N4
\MEM_WB|ALU2_C|Op[2]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(2) = ((GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[2]~16_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & ((\ALU_2|Op\(2)))))
-- \MEM_WB|ALU2_C|Op\(2) = DFFEAS(\ALU_2|Op\(2), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[2]~16_combout\,
	datac => \ALU_2|Op\(2),
	datad => \ALU_2|Op[15]~3_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(2),
	regout => \MEM_WB|ALU2_C|Op\(2));

-- Location: LC_X5_Y10_N2
\MEM_WB|RF_D2|Op[2]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[2]~26\ = (\select_Mux_jump_loc~combout\(0) & (\select_Mux_jump_loc~combout\(1))) # (!\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1) & (J17_Op[2])) # (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \EX_MEM|RF_D2|Op\(2),
	datad => \inc|Op\(2),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[2]~26\,
	regout => \MEM_WB|RF_D2|Op\(2));

-- Location: LC_X5_Y10_N0
\PC|Op[2]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(2) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[2]~26\ & ((\MEM_WB|ALU_C|Op\(2)))) # (!\Mux_jump_loc|Op[2]~26\ & (\MEM_WB|ALU2_C|Op\(2))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[2]~26\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \MEM_WB|ALU2_C|Op\(2),
	datac => \MEM_WB|ALU_C|Op\(2),
	datad => \Mux_jump_loc|Op[2]~26\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(2));

-- Location: LC_X2_Y13_N1
\IMem|mem~3\ : maxv_lcell
-- Equation(s):
-- \IMem|mem~3_combout\ = ((\IMem|mem~0_combout\ & (\IMem|mem~1_combout\ & \IMem|mem~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \IMem|mem~0_combout\,
	datac => \IMem|mem~1_combout\,
	datad => \IMem|mem~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \IMem|mem~3_combout\);

-- Location: LC_X2_Y13_N2
\IR|Op[4]\ : maxv_lcell
-- Equation(s):
-- \IMem|mem~7\ = (!\PC|Op\(3) & (!\PC|Op\(2) & ((\IMem|mem~3_combout\))))
-- \IR|Op\(4) = DFFEAS(\IMem|mem~7\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \PC|Op\(3),
	datab => \PC|Op\(2),
	datad => \IMem|mem~3_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \IMem|mem~7\,
	regout => \IR|Op\(4));

-- Location: LC_X2_Y12_N2
\ID_RR|eight_zero|Op[6]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A1|Op[0]~1\ = (\select_Mux_RF_A1~combout\ & (((Y1_Op[6])))) # (!\select_Mux_RF_A1~combout\ & (\ID_RR|eleven_nine|Op\(0)))
-- \ID_RR|eight_zero|Op\(6) = DFFEAS(\Mux_RF_A1|Op[0]~1\, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \IR|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_A1~combout\,
	datab => \ID_RR|eleven_nine|Op\(0),
	datac => \IR|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A1|Op[0]~1\,
	regout => \ID_RR|eight_zero|Op\(6));

-- Location: LC_X1_Y9_N1
\RF|r4[1]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[1]~62\ = (\Mux_RF_A2|Op[1]~1_combout\ & (((\Mux_RF_A2|Op[2]~0\)))) # (!\Mux_RF_A2|Op[1]~1_combout\ & ((\Mux_RF_A2|Op[2]~0\ & ((R1_r4[1]))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(1),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op\(1),
	datad => \Mux_RF_A2|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[1]~62\,
	regout => \RF|r4\(1));

-- Location: LC_X1_Y9_N9
\RF|r2[1]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[1]~63\ = (\RF|m2|Op[1]~62\ & ((\RF|r6\(1)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\RF|m2|Op[1]~62\ & (((R1_r2[1] & \Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(1),
	datab => \RF|m2|Op[1]~62\,
	datac => \Mux_RF_D3|Op\(1),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[1]~63\,
	regout => \RF|r2\(1));

-- Location: LC_X4_Y8_N8
\RF|r3[1]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[1]~60\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[1]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(1),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(1),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[1]~60\,
	regout => \RF|r3\(1));

-- Location: LC_X4_Y8_N5
\RF|r5[1]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[1]~61\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[1]~60\ & (\RF|r7\(1))) # (!\RF|m2|Op[1]~60\ & ((R1_r5[1]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[1]~60\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(1),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(1),
	datad => \RF|m2|Op[1]~60\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[1]~61\,
	regout => \RF|r5\(1));

-- Location: LC_X5_Y7_N4
\RR_EX|RF_D2|Op[1]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(1) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[1]~61\))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[1]~63\))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \RF|m2|Op[1]~63\,
	datac => \Mux_RF_A2|Op[0]~2_combout\,
	datad => \RF|m2|Op[1]~61\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(1));

-- Location: LC_X5_Y7_N5
\Mux_ALU_B|Op[2]~5\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[2]~5_combout\ = (!\select_Mux_ALU_B~combout\(1) & ((\select_Mux_ALU_B~combout\(0) & (\RR_EX|RF_D2|Op\(1))) # (!\select_Mux_ALU_B~combout\(0) & ((\RR_EX|RF_D2|Op\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_ALU_B~combout\(1),
	datab => \select_Mux_ALU_B~combout\(0),
	datac => \RR_EX|RF_D2|Op\(1),
	datad => \RR_EX|RF_D2|Op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[2]~5_combout\);

-- Location: LC_X6_Y7_N5
\Mux_ALU_B|Op[2]~6\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU_B|Op[2]~6_combout\ = ((\Mux_ALU_B|Op[2]~5_combout\) # ((\RR_EX|five_zero|Op\(2) & \select_Mux_ALU_B~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \RR_EX|five_zero|Op\(2),
	datac => \select_Mux_ALU_B~combout\(1),
	datad => \Mux_ALU_B|Op[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU_B|Op[2]~6_combout\);

-- Location: LC_X11_Y7_N0
\ALU_1|Op[2]~16\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op[2]~16_combout\ = (\ALU_1|Equal0~0_combout\ & (\Mux_ALU_B|Op[2]~6_combout\ $ (\ALU_1|c~0_combout\ $ (\Mux_ALU_A|Op[2]~3_combout\)))) # (!\ALU_1|Equal0~0_combout\ & (((!\Mux_ALU_A|Op[2]~3_combout\)) # (!\Mux_ALU_B|Op[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "957b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_ALU_B|Op[2]~6_combout\,
	datab => \ALU_1|Equal0~0_combout\,
	datac => \ALU_1|c~0_combout\,
	datad => \Mux_ALU_A|Op[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op[2]~16_combout\);

-- Location: LC_X11_Y7_N1
\EX_MEM|ALU_C|Op[2]\ : maxv_lcell
-- Equation(s):
-- \ALU_1|Op\(2) = ((GLOBAL(\ALU_1|Op[15]~3_combout\) & (\ALU_1|Op[2]~16_combout\)) # (!GLOBAL(\ALU_1|Op[15]~3_combout\) & ((\ALU_1|Op\(2)))))
-- \EX_MEM|ALU_C|Op\(2) = DFFEAS(\ALU_1|Op\(2), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_1|Op[2]~16_combout\,
	datac => \ALU_1|Op[15]~3_combout\,
	datad => \ALU_1|Op\(2),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_1|Op\(2),
	regout => \EX_MEM|ALU_C|Op\(2));

-- Location: LC_X7_Y6_N7
\DMem|mem~315\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[4]~0\ = (\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D2|Op\(4))))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(4)))))
-- \DMem|mem~315_regout\ = DFFEAS(\Mux_DMem_Din|Op[4]~0\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datac => \EX_MEM|RF_D1|Op\(4),
	datad => \EX_MEM|RF_D2|Op\(4),
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[4]~0\,
	regout => \DMem|mem~315_regout\);

-- Location: LC_X17_Y3_N3
\DMem|mem~1003\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1003_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1003_regout\);

-- Location: LC_X16_Y2_N7
\DMem|mem~811\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~811_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~811_regout\);

-- Location: LC_X16_Y3_N9
\DMem|mem~939\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1078\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L917Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~811_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~811_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1078\,
	regout => \DMem|mem~939_regout\);

-- Location: LC_X16_Y3_N4
\DMem|mem~875\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1079\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1078\ & (\DMem|mem~1003_regout\)) # (!\DMem|mem~1078\ & ((D1L853Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1078\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1003_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1078\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1079\,
	regout => \DMem|mem~875_regout\);

-- Location: LC_X18_Y2_N2
\DMem|mem~1019\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1019_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1019_regout\);

-- Location: LC_X20_Y8_N5
\DMem|mem~827\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~827_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~827_regout\);

-- Location: LC_X14_Y6_N3
\DMem|mem~891\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1080\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L869Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~827_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~827_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1080\,
	regout => \DMem|mem~891_regout\);

-- Location: LC_X18_Y6_N6
\DMem|mem~955\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1081\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1080\ & (\DMem|mem~1019_regout\)) # (!\DMem|mem~1080\ & ((D1L933Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1080\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1019_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1080\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1081\,
	regout => \DMem|mem~955_regout\);

-- Location: LC_X20_Y6_N8
\DMem|mem~987\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~987_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~987_regout\);

-- Location: LC_X20_Y10_N5
\DMem|mem~795\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~795_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~795_regout\);

-- Location: LC_X18_Y7_N8
\DMem|mem~859\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1082\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L837Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~795_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~795_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1082\,
	regout => \DMem|mem~859_regout\);

-- Location: LC_X18_Y7_N6
\DMem|mem~923\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1083\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1082\ & (\DMem|mem~987_regout\)) # (!\DMem|mem~1082\ & ((D1L901Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1082\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~987_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1082\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1083\,
	regout => \DMem|mem~923_regout\);

-- Location: LC_X18_Y6_N5
\DMem|mem~1084\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1084_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((\DMem|mem~1081\)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1083\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1081\,
	datad => \DMem|mem~1083\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1084_combout\);

-- Location: LC_X19_Y5_N9
\DMem|mem~1035\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1035_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1035_regout\);

-- Location: LC_X20_Y3_N4
\DMem|mem~843\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~843_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~843_regout\);

-- Location: LC_X18_Y4_N9
\DMem|mem~971\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1085\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L949Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~843_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~843_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1085\,
	regout => \DMem|mem~971_regout\);

-- Location: LC_X18_Y4_N5
\DMem|mem~907\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1086\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1085\ & (\DMem|mem~1035_regout\)) # (!\DMem|mem~1085\ & ((D1L885Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1085\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1035_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1085\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1086\,
	regout => \DMem|mem~907_regout\);

-- Location: LC_X18_Y6_N7
\DMem|mem~1087\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1087_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1084_combout\ & ((\DMem|mem~1086\))) # (!\DMem|mem~1084_combout\ & (\DMem|mem~1079\)))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1079\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1084_combout\,
	datad => \DMem|mem~1086\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1087_combout\);

-- Location: LC_X17_Y3_N0
\DMem|mem~507\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~507_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~507_regout\);

-- Location: LC_X14_Y1_N2
\DMem|mem~443\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1047\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L421Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~315_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~315_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1047\,
	regout => \DMem|mem~443_regout\);

-- Location: LC_X14_Y1_N0
\DMem|mem~379\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1048\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1047\ & (\DMem|mem~507_regout\)) # (!\DMem|mem~1047\ & ((D1L357Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1047\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~507_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1047\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1048\,
	regout => \DMem|mem~379_regout\);

-- Location: LC_X9_Y4_N0
\DMem|mem~523\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~523_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~523_regout\);

-- Location: LC_X6_Y4_N1
\DMem|mem~331\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~331_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~331_regout\);

-- Location: LC_X12_Y4_N2
\DMem|mem~395\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1054\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L373Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~331_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~331_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1054\,
	regout => \DMem|mem~395_regout\);

-- Location: LC_X12_Y4_N7
\DMem|mem~459\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1055\ = (\DMem|mem~1054\ & ((\DMem|mem~523_regout\) # ((!\Mux_DMem_A|Op[3]~1\)))) # (!\DMem|mem~1054\ & (((D1L437Q & \Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~523_regout\,
	datab => \DMem|mem~1054\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1055\,
	regout => \DMem|mem~459_regout\);

-- Location: LC_X8_Y9_N3
\DMem|mem~475\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~475_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~475_regout\);

-- Location: LC_X11_Y6_N5
\DMem|mem~283\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~283_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~283_regout\);

-- Location: LC_X10_Y9_N4
\DMem|mem~411\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1051\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L389Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~283_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~283_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1051\,
	regout => \DMem|mem~411_regout\);

-- Location: LC_X10_Y9_N5
\DMem|mem~347\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1052\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1051\ & (\DMem|mem~475_regout\)) # (!\DMem|mem~1051\ & ((D1L325Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1051\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~475_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1051\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1052\,
	regout => \DMem|mem~347_regout\);

-- Location: LC_X8_Y5_N1
\DMem|mem~491\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~491_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~491_regout\);

-- Location: LC_X8_Y5_N0
\DMem|mem~299\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~299_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~299_regout\);

-- Location: LC_X12_Y6_N8
\DMem|mem~363\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1049\ = (\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\) # ((D1L341Q)))) # (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~299_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~299_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1049\,
	regout => \DMem|mem~363_regout\);

-- Location: LC_X12_Y6_N9
\DMem|mem~427\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1050\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1049\ & (\DMem|mem~491_regout\)) # (!\DMem|mem~1049\ & ((D1L405Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1049\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~491_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1049\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1050\,
	regout => \DMem|mem~427_regout\);

-- Location: LC_X18_Y6_N1
\DMem|mem~1053\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1053_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1050\))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1052\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1052\,
	datad => \DMem|mem~1050\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1053_combout\);

-- Location: LC_X18_Y6_N0
\DMem|mem~1056\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1056_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1053_combout\ & ((\DMem|mem~1055\))) # (!\DMem|mem~1053_combout\ & (\DMem|mem~1048\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1048\,
	datac => \DMem|mem~1055\,
	datad => \DMem|mem~1053_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1056_combout\);

-- Location: LC_X13_Y13_N4
\DMem|mem~219\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~219_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~219_regout\);

-- Location: LC_X17_Y9_N7
\DMem|mem~251\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1074\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L229Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~219_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~219_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1074\,
	regout => \DMem|mem~251_regout\);

-- Location: LC_X13_Y13_N5
\DMem|mem~267\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~267_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~267_regout\);

-- Location: LC_X17_Y9_N6
\DMem|mem~235\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1075\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1074\ & ((\DMem|mem~267_regout\))) # (!\DMem|mem~1074\ & (D1L213Q)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1074\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1074\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~267_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1075\,
	regout => \DMem|mem~235_regout\);

-- Location: LC_X19_Y2_N2
\DMem|mem~203\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~203_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~203_regout\);

-- Location: LC_X18_Y2_N5
\DMem|mem~155\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~155_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~155_regout\);

-- Location: LC_X17_Y4_N8
\DMem|mem~171\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1067\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L149Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~155_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~155_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1067\,
	regout => \DMem|mem~171_regout\);

-- Location: LC_X17_Y4_N4
\DMem|mem~187\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1068\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1067\ & (\DMem|mem~203_regout\)) # (!\DMem|mem~1067\ & ((D1L165Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1067\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~203_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1067\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1068\,
	regout => \DMem|mem~187_regout\);

-- Location: LC_X15_Y1_N5
\DMem|mem~139\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~139_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~139_regout\);

-- Location: LC_X13_Y8_N8
\DMem|mem~91\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~91_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~91_regout\);

-- Location: LC_X15_Y8_N7
\DMem|mem~123\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1069\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L101Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~91_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~91_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1069\,
	regout => \DMem|mem~123_regout\);

-- Location: LC_X15_Y8_N4
\DMem|mem~107\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1070\ = (\DMem|mem~1069\ & ((\DMem|mem~139_regout\) # ((!\Mux_DMem_A|Op[0]~3\)))) # (!\DMem|mem~1069\ & (((D1L85Q & \Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~139_regout\,
	datab => \DMem|mem~1069\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1070\,
	regout => \DMem|mem~107_regout\);

-- Location: LC_X15_Y6_N0
\DMem|mem~59\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~59_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1775_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~59_regout\);

-- Location: LC_X11_Y6_N8
\DMem|mem~75\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~75_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~75_regout\);

-- Location: LC_X18_Y8_N1
\DMem|mem~43\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~43_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~43_regout\);

-- Location: LC_X15_Y6_N3
\DMem|mem~27\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~27_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~27_regout\);

-- Location: LC_X19_Y6_N2
\DMem|mem~1071\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1071_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (!\DMem|mem~43_regout\)) # (!\Mux_DMem_A|Op[0]~3\ & ((!\DMem|mem~27_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~43_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~27_regout\,
	datad => \Mux_DMem_A|Op[0]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1071_combout\);

-- Location: LC_X19_Y6_N0
\DMem|mem~1072\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1072_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1071_combout\ & ((!\DMem|mem~75_regout\))) # (!\DMem|mem~1071_combout\ & (!\DMem|mem~59_regout\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~59_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~75_regout\,
	datad => \DMem|mem~1071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1072_combout\);

-- Location: LC_X19_Y6_N1
\DMem|mem~1073\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1073_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\) # ((\DMem|mem~1070\)))) # (!\Mux_DMem_A|Op[2]~0\ & (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1070\,
	datad => \DMem|mem~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1073_combout\);

-- Location: LC_X19_Y6_N3
\DMem|mem~1076\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1076_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1073_combout\ & (\DMem|mem~1075\)) # (!\DMem|mem~1073_combout\ & ((\DMem|mem~1068\))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1075\,
	datac => \DMem|mem~1068\,
	datad => \DMem|mem~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1076_combout\);

-- Location: LC_X18_Y12_N4
\DMem|mem~779\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~779_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~779_regout\);

-- Location: LC_X17_Y12_N3
\DMem|mem~731\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~731_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~731_regout\);

-- Location: LC_X17_Y12_N2
\DMem|mem~747\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1064\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L725Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~731_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~731_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1064\,
	regout => \DMem|mem~747_regout\);

-- Location: LC_X18_Y12_N7
\DMem|mem~763\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1065\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1064\ & (\DMem|mem~779_regout\)) # (!\DMem|mem~1064\ & ((D1L741Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1064\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~779_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1064\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1065\,
	regout => \DMem|mem~763_regout\);

-- Location: LC_X10_Y10_N3
\DMem|mem~651\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~651_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~651_regout\);

-- Location: LC_X9_Y10_N3
\DMem|mem~603\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~603_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~603_regout\);

-- Location: LC_X12_Y10_N8
\DMem|mem~619\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1057\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L597Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~603_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~603_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1057\,
	regout => \DMem|mem~619_regout\);

-- Location: LC_X12_Y10_N9
\DMem|mem~635\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1058\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1057\ & (\DMem|mem~651_regout\)) # (!\DMem|mem~1057\ & ((D1L613Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1057\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~651_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1057\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1058\,
	regout => \DMem|mem~635_regout\);

-- Location: LC_X19_Y2_N0
\DMem|mem~715\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~715_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~715_regout\);

-- Location: LC_X20_Y10_N7
\DMem|mem~667\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~667_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~667_regout\);

-- Location: LC_X19_Y6_N9
\DMem|mem~699\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1059\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L677Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~667_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~667_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1059\,
	regout => \DMem|mem~699_regout\);

-- Location: LC_X19_Y6_N6
\DMem|mem~683\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1060\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1059\ & (\DMem|mem~715_regout\)) # (!\DMem|mem~1059\ & ((D1L661Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1059\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~715_regout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1059\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1060\,
	regout => \DMem|mem~683_regout\);

-- Location: LC_X20_Y8_N7
\DMem|mem~587\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~587_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[4]~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~587_regout\);

-- Location: LC_X13_Y12_N1
\DMem|mem~539\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~539_regout\ = DFFEAS((((\Mux_DMem_Din|Op[4]~0\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[4]~0\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~539_regout\);

-- Location: LC_X12_Y8_N6
\DMem|mem~571\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1061\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L549Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~539_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~539_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1061\,
	regout => \DMem|mem~571_regout\);

-- Location: LC_X12_Y8_N7
\DMem|mem~555\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1062\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1061\ & (\DMem|mem~587_regout\)) # (!\DMem|mem~1061\ & ((D1L533Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1061\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~587_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[4]~0\,
	datad => \DMem|mem~1061\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1062\,
	regout => \DMem|mem~555_regout\);

-- Location: LC_X19_Y6_N7
\DMem|mem~1063\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1063_combout\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~1060\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1062\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1060\,
	datad => \DMem|mem~1062\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1063_combout\);

-- Location: LC_X19_Y6_N8
\DMem|mem~1066\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1066_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1063_combout\ & (\DMem|mem~1065\)) # (!\DMem|mem~1063_combout\ & ((\DMem|mem~1058\))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1065\,
	datac => \DMem|mem~1058\,
	datad => \DMem|mem~1063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1066_combout\);

-- Location: LC_X18_Y6_N8
\DMem|mem~1077\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1077_combout\ = (\Mux_DMem_A|Op[4]~4\ & (\Mux_DMem_A|Op[5]~5\)) # (!\Mux_DMem_A|Op[4]~4\ & ((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1066_combout\))) # (!\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1076_combout\,
	datad => \DMem|mem~1066_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1077_combout\);

-- Location: LC_X18_Y6_N9
\MEM_WB|DMem_D|Op[4]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(4) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1077_combout\ & (\DMem|mem~1087_combout\)) # (!\DMem|mem~1077_combout\ & ((\DMem|mem~1056_combout\))))) # (!\Mux_DMem_A|Op[4]~4\ & (((\DMem|mem~1077_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1087_combout\,
	datac => \DMem|mem~1056_combout\,
	datad => \DMem|mem~1077_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(4));

-- Location: LC_X6_Y13_N2
\ID_RR|PC|Op[4]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(4));

-- Location: LC_X6_Y13_N1
\EX_MEM|PC|Op[4]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(4));

-- Location: LC_X8_Y10_N5
\Mux_RF_D3|Op[4]~50\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[4]~50_combout\ = (((!\select_Mux_RF_D3~combout\(0) & \Mux_RF_D3|Op[4]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \select_Mux_RF_D3~combout\(0),
	datad => \Mux_RF_D3|Op[4]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[4]~50_combout\);

-- Location: LC_X8_Y10_N6
\MEM_WB|PC|Op[4]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op\(4) = (\Mux_RF_D3|Op[5]~21_combout\ & ((\Mux_RF_D3|Op[4]~50_combout\ & (\MEM_WB|DMem_D|Op\(4))) # (!\Mux_RF_D3|Op[4]~50_combout\ & ((J16_Op[4]))))) # (!\Mux_RF_D3|Op[5]~21_combout\ & (((\Mux_RF_D3|Op[4]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|DMem_D|Op\(4),
	datab => \Mux_RF_D3|Op[5]~21_combout\,
	datac => \EX_MEM|PC|Op\(4),
	datad => \Mux_RF_D3|Op[4]~50_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op\(4),
	regout => \MEM_WB|PC|Op\(4));

-- Location: LC_X3_Y9_N0
\RF|r7[4]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(4),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(4));

-- Location: LC_X4_Y7_N1
\RR_EX|RF_D1|Op[4]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(4) = DFFEAS((\Mux_RF_A1|Op[0]~1\ & ((\RF|m1|Op[4]~8\ & (\RF|r7\(4))) # (!\RF|m1|Op[4]~8\ & ((\RF|r1\(4)))))) # (!\Mux_RF_A1|Op[0]~1\ & (((\RF|m1|Op[4]~8\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r7\(4),
	datab => \Mux_RF_A1|Op[0]~1\,
	datac => \RF|r1\(4),
	datad => \RF|m1|Op[4]~8\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(4));

-- Location: LC_X7_Y6_N1
\EX_MEM|RF_D2|Op[0]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \RR_EX|RF_D2|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \RR_EX|RF_D2|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(0));

-- Location: LC_X7_Y6_N3
\DMem|mem~311\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[0]~15\ = ((\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(0))) # (!\select_Mux_DMem_Din~combout\ & ((\EX_MEM|RF_D1|Op\(0)))))
-- \DMem|mem~311_regout\ = DFFEAS(\Mux_DMem_Din|Op[0]~15\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \EX_MEM|RF_D2|Op\(0),
	datac => \select_Mux_DMem_Din~combout\,
	datad => \EX_MEM|RF_D1|Op\(0),
	aclr => GND,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[0]~15\,
	regout => \DMem|mem~311_regout\);

-- Location: LC_X19_Y5_N2
\DMem|mem~1031\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1031_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1031_regout\);

-- Location: LC_X20_Y6_N9
\DMem|mem~839\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~839_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~839_regout\);

-- Location: LC_X11_Y5_N8
\DMem|mem~967\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1715\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (D1L945Q)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~839_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~839_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1715\,
	regout => \DMem|mem~967_regout\);

-- Location: LC_X11_Y5_N5
\DMem|mem~903\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1716\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1715\ & (\DMem|mem~1031_regout\)) # (!\DMem|mem~1715\ & ((D1L881Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1715\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1031_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1715\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1716\,
	regout => \DMem|mem~903_regout\);

-- Location: LC_X16_Y8_N6
\DMem|mem~983\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~983_regout\ = DFFEAS((((\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~983_regout\);

-- Location: LC_X20_Y9_N2
\DMem|mem~791\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~791_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~791_regout\);

-- Location: LC_X15_Y7_N1
\DMem|mem~855\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1712\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L833Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~791_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~791_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1712\,
	regout => \DMem|mem~855_regout\);

-- Location: LC_X15_Y7_N5
\DMem|mem~919\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1713\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1712\ & (\DMem|mem~983_regout\)) # (!\DMem|mem~1712\ & ((D1L897Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1712\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~983_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1712\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1713\,
	regout => \DMem|mem~919_regout\);

-- Location: LC_X19_Y11_N4
\DMem|mem~1015\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1015_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1015_regout\);

-- Location: LC_X20_Y11_N9
\DMem|mem~823\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~823_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~823_regout\);

-- Location: LC_X16_Y10_N7
\DMem|mem~887\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1710\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L865Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~823_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~823_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1710\,
	regout => \DMem|mem~887_regout\);

-- Location: LC_X16_Y10_N8
\DMem|mem~951\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1711\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1710\ & (\DMem|mem~1015_regout\)) # (!\DMem|mem~1710\ & ((D1L929Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1710\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1015_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1710\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1711\,
	regout => \DMem|mem~951_regout\);

-- Location: LC_X16_Y10_N1
\DMem|mem~1714\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1714_combout\ = (\Mux_DMem_A|Op[0]~3\ & (\Mux_DMem_A|Op[1]~2\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1711\))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1713\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1713\,
	datad => \DMem|mem~1711\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1714_combout\);

-- Location: LC_X17_Y3_N2
\DMem|mem~999\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~999_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~999_regout\);

-- Location: LC_X17_Y2_N4
\DMem|mem~807\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~807_regout\ = DFFEAS((((\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~807_regout\);

-- Location: LC_X16_Y4_N9
\DMem|mem~935\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1708\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L913Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~807_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~807_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1708\,
	regout => \DMem|mem~935_regout\);

-- Location: LC_X16_Y4_N2
\DMem|mem~871\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1709\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1708\ & (\DMem|mem~999_regout\)) # (!\DMem|mem~1708\ & ((D1L849Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1708\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~999_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1708\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1709\,
	regout => \DMem|mem~871_regout\);

-- Location: LC_X11_Y10_N8
\DMem|mem~1717\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1717_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1714_combout\ & (\DMem|mem~1716\)) # (!\DMem|mem~1714_combout\ & ((\DMem|mem~1709\))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dad0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1716\,
	datac => \DMem|mem~1714_combout\,
	datad => \DMem|mem~1709\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1717_combout\);

-- Location: LC_X14_Y4_N0
\DMem|mem~503\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~503_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~503_regout\);

-- Location: LC_X14_Y11_N6
\DMem|mem~439\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1677\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L417Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~311_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~311_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1677\,
	regout => \DMem|mem~439_regout\);

-- Location: LC_X14_Y11_N7
\DMem|mem~375\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1678\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1677\ & (\DMem|mem~503_regout\)) # (!\DMem|mem~1677\ & ((D1L353Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1677\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~503_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1677\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1678\,
	regout => \DMem|mem~375_regout\);

-- Location: LC_X9_Y4_N9
\DMem|mem~519\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~519_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~519_regout\);

-- Location: LC_X10_Y4_N9
\DMem|mem~327\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~327_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~327_regout\);

-- Location: LC_X10_Y4_N1
\DMem|mem~391\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1684\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L369Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~327_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~327_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1684\,
	regout => \DMem|mem~391_regout\);

-- Location: LC_X9_Y4_N5
\DMem|mem~455\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1685\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1684\ & (\DMem|mem~519_regout\)) # (!\DMem|mem~1684\ & ((D1L433Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1684\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~519_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1684\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1685\,
	regout => \DMem|mem~455_regout\);

-- Location: LC_X8_Y9_N0
\DMem|mem~471\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~471_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~471_regout\);

-- Location: LC_X9_Y5_N7
\DMem|mem~279\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~279_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~279_regout\);

-- Location: LC_X10_Y9_N3
\DMem|mem~407\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1681\ = (\Mux_DMem_A|Op[2]~0\ & (\Mux_DMem_A|Op[3]~1\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & (D1L385Q)) # (!\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~279_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~279_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1681\,
	regout => \DMem|mem~407_regout\);

-- Location: LC_X10_Y9_N1
\DMem|mem~343\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1682\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1681\ & (\DMem|mem~471_regout\)) # (!\DMem|mem~1681\ & ((D1L321Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1681\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~471_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1681\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1682\,
	regout => \DMem|mem~343_regout\);

-- Location: LC_X9_Y5_N8
\DMem|mem~487\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~487_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~487_regout\);

-- Location: LC_X8_Y5_N7
\DMem|mem~295\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~295_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~295_regout\);

-- Location: LC_X9_Y6_N1
\DMem|mem~359\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1679\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L337Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~295_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~295_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1679\,
	regout => \DMem|mem~359_regout\);

-- Location: LC_X9_Y6_N2
\DMem|mem~423\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1680\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1679\ & (\DMem|mem~487_regout\)) # (!\DMem|mem~1679\ & ((D1L401Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1679\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~487_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1679\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1680\,
	regout => \DMem|mem~423_regout\);

-- Location: LC_X10_Y10_N8
\DMem|mem~1683\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1683_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1680\))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1682\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1682\,
	datad => \DMem|mem~1680\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1683_combout\);

-- Location: LC_X10_Y10_N5
\DMem|mem~1686\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1686_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1683_combout\ & ((\DMem|mem~1685\))) # (!\DMem|mem~1683_combout\ & (\DMem|mem~1678\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1678\,
	datac => \DMem|mem~1685\,
	datad => \DMem|mem~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1686_combout\);

-- Location: LC_X10_Y10_N1
\DMem|mem~647\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~647_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~647_regout\);

-- Location: LC_X9_Y10_N5
\DMem|mem~599\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~599_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~599_regout\);

-- Location: LC_X12_Y10_N2
\DMem|mem~615\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1687\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L593Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~599_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~599_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1687\,
	regout => \DMem|mem~615_regout\);

-- Location: LC_X12_Y10_N6
\DMem|mem~631\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1688\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1687\ & (\DMem|mem~647_regout\)) # (!\DMem|mem~1687\ & ((D1L609Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1687\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~647_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1687\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1688\,
	regout => \DMem|mem~631_regout\);

-- Location: LC_X16_Y12_N4
\DMem|mem~775\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~775_regout\ = DFFEAS((((\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~775_regout\);

-- Location: LC_X17_Y12_N4
\DMem|mem~727\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~727_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~727_regout\);

-- Location: LC_X17_Y12_N8
\DMem|mem~743\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1694\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L721Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~727_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~727_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1694\,
	regout => \DMem|mem~743_regout\);

-- Location: LC_X16_Y12_N6
\DMem|mem~759\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1695\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1694\ & (\DMem|mem~775_regout\)) # (!\DMem|mem~1694\ & ((D1L737Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1694\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~775_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1694\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1695\,
	regout => \DMem|mem~759_regout\);

-- Location: LC_X15_Y13_N2
\DMem|mem~663\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~663_regout\ = DFFEAS((((\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~663_regout\);

-- Location: LC_X11_Y10_N9
\DMem|mem~695\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1689\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L673Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~663_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~663_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1689\,
	regout => \DMem|mem~695_regout\);

-- Location: LC_X14_Y13_N0
\DMem|mem~711\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~711_regout\ = DFFEAS((((\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~711_regout\);

-- Location: LC_X11_Y10_N6
\DMem|mem~679\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1690\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1689\ & ((\DMem|mem~711_regout\))) # (!\DMem|mem~1689\ & (D1L657Q)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1689\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1689\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~711_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1690\,
	regout => \DMem|mem~679_regout\);

-- Location: LC_X20_Y11_N7
\DMem|mem~583\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~583_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~583_regout\);

-- Location: LC_X13_Y12_N0
\DMem|mem~535\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~535_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~535_regout\);

-- Location: LC_X12_Y8_N3
\DMem|mem~567\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1691\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L545Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~535_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~535_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1691\,
	regout => \DMem|mem~567_regout\);

-- Location: LC_X12_Y8_N8
\DMem|mem~551\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1692\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1691\ & (\DMem|mem~583_regout\)) # (!\DMem|mem~1691\ & ((D1L529Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1691\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~583_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1691\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1692\,
	regout => \DMem|mem~551_regout\);

-- Location: LC_X11_Y10_N2
\DMem|mem~1693\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1693_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\) # ((\DMem|mem~1690\)))) # (!\Mux_DMem_A|Op[3]~1\ & (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1692\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1690\,
	datad => \DMem|mem~1692\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1693_combout\);

-- Location: LC_X11_Y10_N7
\DMem|mem~1696\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1696_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1693_combout\ & ((\DMem|mem~1695\))) # (!\DMem|mem~1693_combout\ & (\DMem|mem~1688\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1688\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1695\,
	datad => \DMem|mem~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1696_combout\);

-- Location: LC_X12_Y13_N4
\DMem|mem~263\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~263_regout\ = DFFEAS((((\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~263_regout\);

-- Location: LC_X12_Y13_N9
\DMem|mem~215\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~215_regout\ = DFFEAS((((\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~215_regout\);

-- Location: LC_X11_Y13_N5
\DMem|mem~247\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1704\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L225Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~215_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~215_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1704\,
	regout => \DMem|mem~247_regout\);

-- Location: LC_X11_Y13_N6
\DMem|mem~231\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1705\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1704\ & (\DMem|mem~263_regout\)) # (!\DMem|mem~1704\ & ((D1L209Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1704\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~263_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1704\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1705\,
	regout => \DMem|mem~231_regout\);

-- Location: LC_X15_Y2_N4
\DMem|mem~199\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~199_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~199_regout\);

-- Location: LC_X18_Y10_N5
\DMem|mem~151\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~151_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~151_regout\);

-- Location: LC_X16_Y6_N3
\DMem|mem~167\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1697\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L145Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~151_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~151_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1697\,
	regout => \DMem|mem~167_regout\);

-- Location: LC_X16_Y6_N4
\DMem|mem~183\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1698\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1697\ & (\DMem|mem~199_regout\)) # (!\DMem|mem~1697\ & ((D1L161Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1697\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~199_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1697\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1698\,
	regout => \DMem|mem~183_regout\);

-- Location: LC_X15_Y2_N5
\DMem|mem~135\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~135_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~135_regout\);

-- Location: LC_X18_Y10_N7
\DMem|mem~87\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~87_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~87_regout\);

-- Location: LC_X15_Y8_N8
\DMem|mem~119\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1699\ = (\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\) # ((D1L97Q)))) # (!\Mux_DMem_A|Op[1]~2\ & (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~87_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~87_regout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1699\,
	regout => \DMem|mem~119_regout\);

-- Location: LC_X15_Y8_N9
\DMem|mem~103\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1700\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1699\ & (\DMem|mem~135_regout\)) # (!\DMem|mem~1699\ & ((D1L81Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1699\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~135_regout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1699\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1700\,
	regout => \DMem|mem~103_regout\);

-- Location: LC_X19_Y8_N2
\DMem|mem~71\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~71_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, \Mux_DMem_Din|Op[0]~15\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~71_regout\);

-- Location: LC_X12_Y9_N8
\DMem|mem~39\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~39_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~39_regout\);

-- Location: LC_X13_Y9_N9
\DMem|mem~23\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~23_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[0]~15\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~23_regout\);

-- Location: LC_X13_Y9_N1
\DMem|mem~1701\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1701_combout\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)) # (!\DMem|mem~39_regout\))) # (!\Mux_DMem_A|Op[0]~3\ & (((!\DMem|mem~23_regout\ & !\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~39_regout\,
	datab => \DMem|mem~23_regout\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1701_combout\);

-- Location: LC_X12_Y9_N1
\DMem|mem~55\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1702\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1701_combout\ & (\DMem|mem~71_regout\)) # (!\DMem|mem~1701_combout\ & ((D1L33Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~71_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[0]~15\,
	datad => \DMem|mem~1701_combout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1702\,
	regout => \DMem|mem~55_regout\);

-- Location: LC_X11_Y10_N3
\DMem|mem~1703\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1703_combout\ = (\Mux_DMem_A|Op[3]~1\ & (\Mux_DMem_A|Op[2]~0\)) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~1700\)) # (!\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1702\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \DMem|mem~1700\,
	datad => \DMem|mem~1702\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1703_combout\);

-- Location: LC_X11_Y10_N4
\DMem|mem~1706\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1706_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1703_combout\ & (\DMem|mem~1705\)) # (!\DMem|mem~1703_combout\ & ((\DMem|mem~1698\))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1705\,
	datac => \DMem|mem~1698\,
	datad => \DMem|mem~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1706_combout\);

-- Location: LC_X11_Y10_N5
\DMem|mem~1707\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1707_combout\ = (\Mux_DMem_A|Op[5]~5\ & ((\Mux_DMem_A|Op[4]~4\) # ((\DMem|mem~1696_combout\)))) # (!\Mux_DMem_A|Op[5]~5\ & (!\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \Mux_DMem_A|Op[4]~4\,
	datac => \DMem|mem~1696_combout\,
	datad => \DMem|mem~1706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1707_combout\);

-- Location: LC_X10_Y10_N7
\MEM_WB|DMem_D|Op[0]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(0) = DFFEAS((\Mux_DMem_A|Op[4]~4\ & ((\DMem|mem~1707_combout\ & (\DMem|mem~1717_combout\)) # (!\DMem|mem~1707_combout\ & ((\DMem|mem~1686_combout\))))) # (!\Mux_DMem_A|Op[4]~4\ & (((\DMem|mem~1707_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \DMem|mem~1717_combout\,
	datac => \DMem|mem~1686_combout\,
	datad => \DMem|mem~1707_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(0));

-- Location: LC_X8_Y13_N6
\ID_RR|PC|Op[0]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(0) = DFFEAS((((\PC|Op\(0)))), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \PC|Op\(0),
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(0));

-- Location: LC_X8_Y13_N2
\EX_MEM|PC|Op[0]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, \ID_RR|PC|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \ID_RR|PC|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(0));

-- Location: LC_X5_Y10_N1
\MEM_WB|ALU_C|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[0]~20\ = (\select_Mux_RF_D3~combout\(2) & (!\select_Mux_RF_D3~combout\(1) & ((\MEM_WB|ALU2_C|Op\(0))))) # (!\select_Mux_RF_D3~combout\(2) & ((\select_Mux_RF_D3~combout\(1)) # ((J18_Op[0]))))
-- \MEM_WB|ALU_C|Op\(0) = DFFEAS(\Mux_RF_D3|Op[0]~20\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7654",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \select_Mux_RF_D3~combout\(1),
	datac => \EX_MEM|ALU_C|Op\(0),
	datad => \MEM_WB|ALU2_C|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[0]~20\,
	regout => \MEM_WB|ALU_C|Op\(0));

-- Location: LC_X8_Y10_N3
\Mux_RF_D3|Op[0]~56\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[0]~56_combout\ = (!\select_Mux_RF_D3~combout\(0) & (((\Mux_RF_D3|Op[0]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_RF_D3~combout\(0),
	datad => \Mux_RF_D3|Op[0]~20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[0]~56_combout\);

-- Location: LC_X8_Y10_N9
\MEM_WB|PC|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op\(0) = (\Mux_RF_D3|Op[5]~21_combout\ & ((\Mux_RF_D3|Op[0]~56_combout\ & (\MEM_WB|DMem_D|Op\(0))) # (!\Mux_RF_D3|Op[0]~56_combout\ & ((J16_Op[0]))))) # (!\Mux_RF_D3|Op[5]~21_combout\ & (((\Mux_RF_D3|Op[0]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~21_combout\,
	datab => \MEM_WB|DMem_D|Op\(0),
	datac => \EX_MEM|PC|Op\(0),
	datad => \Mux_RF_D3|Op[0]~56_combout\,
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op\(0),
	regout => \MEM_WB|PC|Op\(0));

-- Location: LC_X4_Y7_N9
\RF|r6[0]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(0) = DFFEAS((((\Mux_RF_D3|Op\(0)))), GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_RF_D3|Op\(0),
	aclr => GND,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(0));

-- Location: LC_X4_Y6_N7
\RF|r7[0]\ : maxv_lcell
-- Equation(s):
-- \RF|r7\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~3_combout\, \Mux_RF_D3|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r7\(0));

-- Location: LC_X2_Y8_N3
\RF|r0[0]\ : maxv_lcell
-- Equation(s):
-- \RF|r0\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~6_combout\, \Mux_RF_D3|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r0\(0));

-- Location: LC_X3_Y8_N5
\RF|r1[0]\ : maxv_lcell
-- Equation(s):
-- \RF|m1|Op[0]~2\ = (\Mux_RF_A1|Op[2]~0_combout\ & (((\Mux_RF_A1|Op[0]~1\)))) # (!\Mux_RF_A1|Op[2]~0_combout\ & ((\Mux_RF_A1|Op[0]~1\ & ((R1_r1[0]))) # (!\Mux_RF_A1|Op[0]~1\ & (\RF|r0\(0)))))
-- \RF|r1\(0) = DFFEAS(\RF|m1|Op[0]~2\, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~2_combout\, \Mux_RF_D3|Op\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(0),
	datab => \Mux_RF_A1|Op[2]~0_combout\,
	datac => \Mux_RF_D3|Op\(0),
	datad => \Mux_RF_A1|Op[0]~1\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m1|Op[0]~2\,
	regout => \RF|r1\(0));

-- Location: LC_X5_Y7_N2
\RR_EX|RF_D1|Op[0]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D1|Op\(0) = DFFEAS((\Mux_RF_A1|Op[2]~0_combout\ & ((\RF|m1|Op[0]~2\ & ((\RF|r7\(0)))) # (!\RF|m1|Op[0]~2\ & (\RF|r6\(0))))) # (!\Mux_RF_A1|Op[2]~0_combout\ & (((\RF|m1|Op[0]~2\)))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(0),
	datab => \RF|r7\(0),
	datac => \Mux_RF_A1|Op[2]~0_combout\,
	datad => \RF|m1|Op[0]~2\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D1|Op\(0));

-- Location: LC_X6_Y10_N8
\EX_MEM|inc|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_A|Op[0]~1\ = ((\select_Mux_ALU2_A~combout\ & (J9_Op[0])) # (!\select_Mux_ALU2_A~combout\ & ((\EX_MEM|RF_D1|Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \select_Mux_ALU2_A~combout\,
	datac => \ID_RR|inc|Op\(0),
	datad => \EX_MEM|RF_D1|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_A|Op[0]~1\,
	regout => \EX_MEM|inc|Op\(0));

-- Location: LC_X4_Y11_N6
\ALU_2|Op[0]~18\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[0]~18_combout\ = (\Mux_ALU2_A|Op[0]~1\ & (((!\Mux_ALU2_B|Op[0]~2\)))) # (!\Mux_ALU2_A|Op[0]~1\ & (((\select_ALU2~combout\(1)) # (\Mux_ALU2_B|Op[0]~2\)) # (!\select_ALU2~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ffd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_ALU2~combout\(0),
	datab => \select_ALU2~combout\(1),
	datac => \Mux_ALU2_A|Op[0]~1\,
	datad => \Mux_ALU2_B|Op[0]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[0]~18_combout\);

-- Location: LC_X5_Y10_N8
\MEM_WB|ALU2_C|Op[0]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(0) = ((GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[0]~18_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & ((\ALU_2|Op\(0)))))
-- \MEM_WB|ALU2_C|Op\(0) = DFFEAS(\ALU_2|Op\(0), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datac => \ALU_2|Op[0]~18_combout\,
	datad => \ALU_2|Op\(0),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(0),
	regout => \MEM_WB|ALU2_C|Op\(0));

-- Location: LC_X5_Y10_N4
\MEM_WB|RF_D2|Op[0]\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[0]~30\ = (\select_Mux_jump_loc~combout\(0) & (\select_Mux_jump_loc~combout\(1))) # (!\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1) & (J17_Op[0])) # (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \EX_MEM|RF_D2|Op\(0),
	datad => \inc|Op\(0),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[0]~30\,
	regout => \MEM_WB|RF_D2|Op\(0));

-- Location: LC_X5_Y10_N5
\PC|Op[0]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(0) = DFFEAS((\select_Mux_jump_loc~combout\(0) & ((\Mux_jump_loc|Op[0]~30\ & ((\MEM_WB|ALU_C|Op\(0)))) # (!\Mux_jump_loc|Op[0]~30\ & (\MEM_WB|ALU2_C|Op\(0))))) # (!\select_Mux_jump_loc~combout\(0) & (((\Mux_jump_loc|Op[0]~30\)))), 
-- GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|ALU2_C|Op\(0),
	datab => \MEM_WB|ALU_C|Op\(0),
	datac => \select_Mux_jump_loc~combout\(0),
	datad => \Mux_jump_loc|Op[0]~30\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(0));

-- Location: LC_X2_Y13_N7
\IR|Op[9]\ : maxv_lcell
-- Equation(s):
-- \IR|Op\(9) = DFFEAS(((\PC|Op\(0) & (!\PC|Op\(1) & \IMem|mem~7\))), GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \PC|Op\(0),
	datac => \PC|Op\(1),
	datad => \IMem|mem~7\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IR|Op\(9));

-- Location: LC_X2_Y12_N0
\ID_RR|eleven_nine|Op[0]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|eleven_nine|Op\(0) = DFFEAS((((\IR|Op\(9)))), GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \IR|Op\(9),
	aclr => GND,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|eleven_nine|Op\(0));

-- Location: LC_X2_Y11_N5
\Mux_RF_A2|Op[0]~2\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_A2|Op[0]~2_combout\ = (\select_Mux_RF_A2~combout\ & (((\dec~combout\(0))))) # (!\select_Mux_RF_A2~combout\ & (\ID_RR|eight_zero|Op\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ID_RR|eight_zero|Op\(6),
	datab => \select_Mux_RF_A2~combout\,
	datad => \dec~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_A2|Op[0]~2_combout\);

-- Location: LC_X2_Y8_N5
\RF|r4[0]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[0]~77\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[0]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(0) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(0),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(0),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[0]~77\,
	regout => \RF|r4\(0));

-- Location: LC_X3_Y7_N3
\RF|r2[0]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[0]~78\ = (\RF|m2|Op[0]~77\ & ((\RF|r6\(0)) # ((!\Mux_RF_A2|Op[1]~1_combout\)))) # (!\RF|m2|Op[0]~77\ & (((R1_r2[0] & \Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|m2|Op[0]~77\,
	datab => \RF|r6\(0),
	datac => \Mux_RF_D3|Op\(0),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[0]~78\,
	regout => \RF|r2\(0));

-- Location: LC_X3_Y8_N0
\RF|r3[0]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[0]~75\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[0]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(0),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(0),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[0]~75\,
	regout => \RF|r3\(0));

-- Location: LC_X4_Y6_N0
\RF|r5[0]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[0]~76\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[0]~75\ & (\RF|r7\(0))) # (!\RF|m2|Op[0]~75\ & ((R1_r5[0]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[0]~75\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r7\(0),
	datac => \Mux_RF_D3|Op\(0),
	datad => \RF|m2|Op[0]~75\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[0]~76\,
	regout => \RF|r5\(0));

-- Location: LC_X6_Y7_N9
\RR_EX|RF_D2|Op[0]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(0) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[0]~76\))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[0]~78\))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \Mux_RF_A2|Op[0]~2_combout\,
	datac => \RF|m2|Op[0]~78\,
	datad => \RF|m2|Op[0]~76\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(0));

-- Location: LC_X6_Y10_N9
\Mux_ALU2_B|Op[0]~1\ : maxv_lcell
-- Equation(s):
-- \Mux_ALU2_B|Op[0]~1_combout\ = ((\EX_MEM|eight_zero|Op\(0) & (\select_Mux_ALU2_B~combout\(0) $ (\select_Mux_ALU2_B~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \select_Mux_ALU2_B~combout\(0),
	datac => \select_Mux_ALU2_B~combout\(1),
	datad => \EX_MEM|eight_zero|Op\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_ALU2_B|Op[0]~1_combout\);

-- Location: LC_X6_Y10_N1
\ALU_2|c~3\ : maxv_lcell
-- Equation(s):
-- \ALU_2|c~3_combout\ = ((\Mux_ALU2_B|Op[0]~1_combout\ & ((\Mux_ALU2_A|Op[2]~3\) # (\ALU_2|c~2_combout\))) # (!\Mux_ALU2_B|Op[0]~1_combout\ & (\Mux_ALU2_A|Op[2]~3\ & \ALU_2|c~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \Mux_ALU2_B|Op[0]~1_combout\,
	datac => \Mux_ALU2_A|Op[2]~3\,
	datad => \ALU_2|c~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|c~3_combout\);

-- Location: LC_X4_Y11_N0
\ALU_2|Op[3]~17\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op[3]~17_combout\ = (\ALU_2|Equal0~0_combout\ & (\ALU_2|c~3_combout\ $ (\Mux_ALU2_B|Op[1]~0\ $ (\Mux_ALU2_A|Op[3]~0\)))) # (!\ALU_2|Equal0~0_combout\ & (((!\Mux_ALU2_A|Op[3]~0\) # (!\Mux_ALU2_B|Op[1]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "877d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_2|Equal0~0_combout\,
	datab => \ALU_2|c~3_combout\,
	datac => \Mux_ALU2_B|Op[1]~0\,
	datad => \Mux_ALU2_A|Op[3]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op[3]~17_combout\);

-- Location: LC_X4_Y11_N1
\MEM_WB|ALU2_C|Op[3]\ : maxv_lcell
-- Equation(s):
-- \ALU_2|Op\(3) = (GLOBAL(\ALU_2|Op[15]~3_combout\) & (\ALU_2|Op[3]~17_combout\)) # (!GLOBAL(\ALU_2|Op[15]~3_combout\) & (((\ALU_2|Op\(3)))))
-- \MEM_WB|ALU2_C|Op\(3) = DFFEAS(\ALU_2|Op\(3), GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \ALU_2|Op[3]~17_combout\,
	datab => \ALU_2|Op[15]~3_combout\,
	datad => \ALU_2|Op\(3),
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \ALU_2|Op\(3),
	regout => \MEM_WB|ALU2_C|Op\(3));

-- Location: LC_X5_Y9_N5
\MEM_WB|ALU_C|Op[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[3]~17\ = (\select_Mux_RF_D3~combout\(2) & (\MEM_WB|ALU2_C|Op\(3) & ((!\select_Mux_RF_D3~combout\(1))))) # (!\select_Mux_RF_D3~combout\(2) & (((J18_Op[3]) # (\select_Mux_RF_D3~combout\(1)))))
-- \MEM_WB|ALU_C|Op\(3) = DFFEAS(\Mux_RF_D3|Op[3]~17\, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|ALU_C|Op\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55d8",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_RF_D3~combout\(2),
	datab => \MEM_WB|ALU2_C|Op\(3),
	datac => \EX_MEM|ALU_C|Op\(3),
	datad => \select_Mux_RF_D3~combout\(1),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[3]~17\,
	regout => \MEM_WB|ALU_C|Op\(3));

-- Location: LC_X5_Y9_N9
\Mux_RF_D3|Op[3]~55\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op[3]~55_combout\ = (\Mux_RF_D3|Op[3]~17\ & (((!\select_Mux_RF_D3~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_RF_D3|Op[3]~17\,
	datac => \select_Mux_RF_D3~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op[3]~55_combout\);

-- Location: LC_X8_Y13_N8
\ID_RR|PC|Op[3]\ : maxv_lcell
-- Equation(s):
-- \ID_RR|PC|Op\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IDRR~combout\, \PC|Op\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \PC|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \wr_IDRR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_RR|PC|Op\(3));

-- Location: LC_X8_Y13_N1
\EX_MEM|PC|Op[3]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|PC|Op\(3) = DFFEAS((((\ID_RR|PC|Op\(3)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \ID_RR|PC|Op\(3),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|PC|Op\(3));

-- Location: LC_X9_Y10_N0
\DMem|mem~602\ : maxv_lcell
-- Equation(s):
-- \Mux_DMem_Din|Op[3]~14\ = (\select_Mux_DMem_Din~combout\ & (\EX_MEM|RF_D2|Op\(3))) # (!\select_Mux_DMem_Din~combout\ & (((\EX_MEM|RF_D1|Op\(3)))))
-- \DMem|mem~602_regout\ = DFFEAS(\Mux_DMem_Din|Op[3]~14\, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1753_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \select_Mux_DMem_Din~combout\,
	datab => \EX_MEM|RF_D2|Op\(3),
	datad => \EX_MEM|RF_D1|Op\(3),
	aclr => GND,
	ena => \DMem|mem~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_DMem_Din|Op[3]~14\,
	regout => \DMem|mem~602_regout\);

-- Location: LC_X20_Y5_N6
\DMem|mem~1034\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1034_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1798_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1034_regout\);

-- Location: LC_X20_Y6_N7
\DMem|mem~842\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~842_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1797_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~842_regout\);

-- Location: LC_X20_Y7_N6
\DMem|mem~970\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1673\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L948Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~842_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~842_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1673\,
	regout => \DMem|mem~970_regout\);

-- Location: LC_X20_Y7_N7
\DMem|mem~906\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1674\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1673\ & (\DMem|mem~1034_regout\)) # (!\DMem|mem~1673\ & ((D1L884Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1673\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1034_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1673\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1674\,
	regout => \DMem|mem~906_regout\);

-- Location: LC_X16_Y2_N9
\DMem|mem~1002\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1002_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1786_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1002_regout\);

-- Location: LC_X16_Y2_N8
\DMem|mem~810\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~810_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1785_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~810_regout\);

-- Location: LC_X15_Y3_N5
\DMem|mem~938\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1666\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L916Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~810_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~810_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1666\,
	regout => \DMem|mem~938_regout\);

-- Location: LC_X15_Y3_N6
\DMem|mem~874\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1667\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1666\ & (\DMem|mem~1002_regout\)) # (!\DMem|mem~1666\ & ((D1L852Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1666\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1002_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1666\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1667\,
	regout => \DMem|mem~874_regout\);

-- Location: LC_X16_Y8_N8
\DMem|mem~986\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~986_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1794_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~986_regout\);

-- Location: LC_X19_Y9_N4
\DMem|mem~794\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~794_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1793_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~794_regout\);

-- Location: LC_X15_Y7_N8
\DMem|mem~858\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1670\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L836Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~794_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~794_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1670\,
	regout => \DMem|mem~858_regout\);

-- Location: LC_X15_Y7_N7
\DMem|mem~922\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1671\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1670\ & (\DMem|mem~986_regout\)) # (!\DMem|mem~1670\ & ((D1L900Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1670\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~986_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1670\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1671\,
	regout => \DMem|mem~922_regout\);

-- Location: LC_X18_Y5_N1
\DMem|mem~1018\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1018_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1790_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~1018_regout\);

-- Location: LC_X19_Y3_N3
\DMem|mem~826\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~826_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1789_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~826_regout\);

-- Location: LC_X14_Y6_N2
\DMem|mem~890\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1668\ = (\Mux_DMem_A|Op[2]~0\ & (((D1L868Q) # (\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~826_regout\ & ((!\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~826_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1668\,
	regout => \DMem|mem~890_regout\);

-- Location: LC_X14_Y6_N6
\DMem|mem~954\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1669\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1668\ & (\DMem|mem~1018_regout\)) # (!\DMem|mem~1668\ & ((D1L932Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1668\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1018_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1668\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1669\,
	regout => \DMem|mem~954_regout\);

-- Location: LC_X15_Y7_N0
\DMem|mem~1672\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1672_combout\ = (\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1669\) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~1671\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~1671\,
	datac => \DMem|mem~1669\,
	datad => \Mux_DMem_A|Op[0]~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1672_combout\);

-- Location: LC_X15_Y7_N2
\DMem|mem~1675\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1675_combout\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1672_combout\ & (\DMem|mem~1674\)) # (!\DMem|mem~1672_combout\ & ((\DMem|mem~1667\))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~1674\,
	datac => \DMem|mem~1667\,
	datad => \DMem|mem~1672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1675_combout\);

-- Location: LC_X16_Y12_N2
\DMem|mem~778\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~778_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1766_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~778_regout\);

-- Location: LC_X17_Y12_N9
\DMem|mem~730\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~730_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1765_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~730_regout\);

-- Location: LC_X17_Y12_N1
\DMem|mem~746\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1642\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L724Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~730_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~730_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1642\,
	regout => \DMem|mem~746_regout\);

-- Location: LC_X16_Y12_N7
\DMem|mem~762\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1643\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1642\ & (\DMem|mem~778_regout\)) # (!\DMem|mem~1642\ & ((D1L740Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1642\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~778_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1642\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1643\,
	regout => \DMem|mem~762_regout\);

-- Location: LC_X10_Y11_N5
\DMem|mem~650\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~650_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1754_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~650_regout\);

-- Location: LC_X9_Y11_N4
\DMem|mem~618\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1635\ = (\Mux_DMem_A|Op[1]~2\ & (((\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & ((D1L596Q))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~602_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~602_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1635\,
	regout => \DMem|mem~618_regout\);

-- Location: LC_X9_Y11_N5
\DMem|mem~634\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1636\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1635\ & (\DMem|mem~650_regout\)) # (!\DMem|mem~1635\ & ((D1L612Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1635\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~650_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1635\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1636\,
	regout => \DMem|mem~634_regout\);

-- Location: LC_X14_Y13_N6
\DMem|mem~714\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~714_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1758_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~714_regout\);

-- Location: LC_X15_Y13_N7
\DMem|mem~666\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~666_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1757_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~666_regout\);

-- Location: LC_X15_Y13_N4
\DMem|mem~698\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1637\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L676Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~666_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~666_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1637\,
	regout => \DMem|mem~698_regout\);

-- Location: LC_X14_Y13_N8
\DMem|mem~682\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1638\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1637\ & (\DMem|mem~714_regout\)) # (!\DMem|mem~1637\ & ((D1L660Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1637\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~714_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1637\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1638\,
	regout => \DMem|mem~682_regout\);

-- Location: LC_X20_Y11_N1
\DMem|mem~586\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~586_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1762_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~586_regout\);

-- Location: LC_X13_Y12_N8
\DMem|mem~538\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~538_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1761_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~538_regout\);

-- Location: LC_X13_Y12_N3
\DMem|mem~570\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1639\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L548Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~538_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~538_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1639\,
	regout => \DMem|mem~570_regout\);

-- Location: LC_X14_Y10_N3
\DMem|mem~554\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1640\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1639\ & (\DMem|mem~586_regout\)) # (!\DMem|mem~1639\ & ((D1L532Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1639\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[0]~3\,
	datab => \DMem|mem~586_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1639\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1640\,
	regout => \DMem|mem~554_regout\);

-- Location: LC_X14_Y10_N8
\DMem|mem~1641\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1641_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1638\) # ((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((!\Mux_DMem_A|Op[2]~0\ & \DMem|mem~1640\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~1638\,
	datac => \Mux_DMem_A|Op[2]~0\,
	datad => \DMem|mem~1640\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1641_combout\);

-- Location: LC_X14_Y10_N5
\DMem|mem~1644\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1644_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1641_combout\ & (\DMem|mem~1643\)) # (!\DMem|mem~1641_combout\ & ((\DMem|mem~1636\))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1643\,
	datac => \DMem|mem~1636\,
	datad => \DMem|mem~1641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1644_combout\);

-- Location: LC_X15_Y2_N2
\DMem|mem~202\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~202_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1770_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~202_regout\);

-- Location: LC_X18_Y10_N4
\DMem|mem~154\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~154_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1769_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~154_regout\);

-- Location: LC_X16_Y6_N7
\DMem|mem~170\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1655\ = (\Mux_DMem_A|Op[0]~3\ & (((D1L148Q) # (\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~154_regout\ & ((!\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~154_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1655\,
	regout => \DMem|mem~170_regout\);

-- Location: LC_X16_Y6_N8
\DMem|mem~186\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1656\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1655\ & (\DMem|mem~202_regout\)) # (!\DMem|mem~1655\ & ((D1L164Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1655\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \DMem|mem~202_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1655\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1656\,
	regout => \DMem|mem~186_regout\);

-- Location: LC_X10_Y12_N3
\DMem|mem~266\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~266_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1782_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~266_regout\);

-- Location: LC_X10_Y12_N5
\DMem|mem~218\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~218_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1781_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~218_regout\);

-- Location: LC_X11_Y12_N8
\DMem|mem~250\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1662\ = (\Mux_DMem_A|Op[1]~2\ & (((D1L228Q) # (\Mux_DMem_A|Op[0]~3\)))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~218_regout\ & ((!\Mux_DMem_A|Op[0]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~218_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[0]~3\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1662\,
	regout => \DMem|mem~250_regout\);

-- Location: LC_X11_Y12_N9
\DMem|mem~234\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1663\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1662\ & (\DMem|mem~266_regout\)) # (!\DMem|mem~1662\ & ((D1L212Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1662\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~266_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1662\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1663\,
	regout => \DMem|mem~234_regout\);

-- Location: LC_X15_Y2_N9
\DMem|mem~138\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~138_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1774_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~138_regout\);

-- Location: LC_X18_Y10_N3
\DMem|mem~90\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~90_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1773_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1773_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~90_regout\);

-- Location: LC_X15_Y10_N1
\DMem|mem~122\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1657\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)))) # (!\Mux_DMem_A|Op[0]~3\ & ((\Mux_DMem_A|Op[1]~2\ & ((D1L100Q))) # (!\Mux_DMem_A|Op[1]~2\ & (\DMem|mem~90_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~90_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[1]~2\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1657\,
	regout => \DMem|mem~122_regout\);

-- Location: LC_X15_Y10_N7
\DMem|mem~106\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1658\ = (\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1657\ & (\DMem|mem~138_regout\)) # (!\DMem|mem~1657\ & ((D1L84Q))))) # (!\Mux_DMem_A|Op[0]~3\ & (((\DMem|mem~1657\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~138_regout\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1657\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1658\,
	regout => \DMem|mem~106_regout\);

-- Location: LC_X14_Y9_N5
\DMem|mem~74\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~74_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1778_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~74_regout\);

-- Location: LC_X13_Y10_N7
\DMem|mem~42\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~42_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1776_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~42_regout\);

-- Location: LC_X13_Y9_N2
\DMem|mem~26\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~26_regout\ = DFFEAS((((!\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1777_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~26_regout\);

-- Location: LC_X14_Y9_N1
\DMem|mem~1659\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1659_combout\ = (\Mux_DMem_A|Op[0]~3\ & (((\Mux_DMem_A|Op[1]~2\)) # (!\DMem|mem~42_regout\))) # (!\Mux_DMem_A|Op[0]~3\ & (((!\DMem|mem~26_regout\ & !\Mux_DMem_A|Op[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f053",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~42_regout\,
	datab => \DMem|mem~26_regout\,
	datac => \Mux_DMem_A|Op[0]~3\,
	datad => \Mux_DMem_A|Op[1]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1659_combout\);

-- Location: LC_X14_Y9_N0
\DMem|mem~58\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1660\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1659_combout\ & (!\DMem|mem~74_regout\)) # (!\DMem|mem~1659_combout\ & ((D1L36Q))))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "77c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~74_regout\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1659_combout\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1660\,
	regout => \DMem|mem~58_regout\);

-- Location: LC_X15_Y10_N5
\DMem|mem~1661\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1661_combout\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1658\) # ((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1660\ & !\Mux_DMem_A|Op[3]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~1658\,
	datac => \DMem|mem~1660\,
	datad => \Mux_DMem_A|Op[3]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1661_combout\);

-- Location: LC_X15_Y10_N6
\DMem|mem~1664\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1664_combout\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1661_combout\ & ((\DMem|mem~1663\))) # (!\DMem|mem~1661_combout\ & (\DMem|mem~1656\)))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1656\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \DMem|mem~1663\,
	datad => \DMem|mem~1661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1664_combout\);

-- Location: LC_X14_Y3_N0
\DMem|mem~314\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~314_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1724_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~314_regout\);

-- Location: LC_X14_Y11_N4
\DMem|mem~442\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1645\ = (\Mux_DMem_A|Op[3]~1\ & (((D1L420Q) # (\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~314_regout\ & ((!\Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~314_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1645\,
	regout => \DMem|mem~442_regout\);

-- Location: LC_X10_Y11_N4
\DMem|mem~506\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~506_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1726_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~506_regout\);

-- Location: LC_X14_Y11_N0
\DMem|mem~378\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1646\ = (\DMem|mem~1645\ & ((\DMem|mem~506_regout\) # ((!\Mux_DMem_A|Op[2]~0\)))) # (!\DMem|mem~1645\ & (((D1L356Q & \Mux_DMem_A|Op[2]~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~1645\,
	datab => \DMem|mem~506_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1646\,
	regout => \DMem|mem~378_regout\);

-- Location: LC_X9_Y5_N1
\DMem|mem~490\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~490_regout\ = DFFEAS((((\Mux_DMem_Din|Op[3]~14\))), GLOBAL(\clk~combout\), VCC, , \DMem|mem~1734_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	ena => \DMem|mem~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~490_regout\);

-- Location: LC_X11_Y8_N3
\DMem|mem~298\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~298_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1732_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~298_regout\);

-- Location: LC_X10_Y7_N8
\DMem|mem~362\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1647\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L340Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~298_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~298_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1647\,
	regout => \DMem|mem~362_regout\);

-- Location: LC_X10_Y7_N9
\DMem|mem~426\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1648\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1647\ & (\DMem|mem~490_regout\)) # (!\DMem|mem~1647\ & ((D1L404Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1647\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~490_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1647\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1648\,
	regout => \DMem|mem~426_regout\);

-- Location: LC_X8_Y8_N1
\DMem|mem~474\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~474_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1742_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~474_regout\);

-- Location: LC_X10_Y5_N6
\DMem|mem~282\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~282_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1740_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~282_regout\);

-- Location: LC_X10_Y8_N1
\DMem|mem~410\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1649\ = (\Mux_DMem_A|Op[2]~0\ & (((\Mux_DMem_A|Op[3]~1\)))) # (!\Mux_DMem_A|Op[2]~0\ & ((\Mux_DMem_A|Op[3]~1\ & ((D1L388Q))) # (!\Mux_DMem_A|Op[3]~1\ & (\DMem|mem~282_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~282_regout\,
	datab => \Mux_DMem_A|Op[2]~0\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[3]~1\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1649\,
	regout => \DMem|mem~410_regout\);

-- Location: LC_X10_Y8_N0
\DMem|mem~346\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1650\ = (\Mux_DMem_A|Op[2]~0\ & ((\DMem|mem~1649\ & (\DMem|mem~474_regout\)) # (!\DMem|mem~1649\ & ((D1L324Q))))) # (!\Mux_DMem_A|Op[2]~0\ & (((\DMem|mem~1649\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[2]~0\,
	datab => \DMem|mem~474_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1649\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1650\,
	regout => \DMem|mem~346_regout\);

-- Location: LC_X13_Y10_N9
\DMem|mem~1651\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1651_combout\ = (\Mux_DMem_A|Op[1]~2\ & (\Mux_DMem_A|Op[0]~3\)) # (!\Mux_DMem_A|Op[1]~2\ & ((\Mux_DMem_A|Op[0]~3\ & (\DMem|mem~1648\)) # (!\Mux_DMem_A|Op[0]~3\ & ((\DMem|mem~1650\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[1]~2\,
	datab => \Mux_DMem_A|Op[0]~3\,
	datac => \DMem|mem~1648\,
	datad => \DMem|mem~1650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1651_combout\);

-- Location: LC_X9_Y4_N1
\DMem|mem~522\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~522_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1750_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~522_regout\);

-- Location: LC_X10_Y4_N8
\DMem|mem~330\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~330_regout\ = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \DMem|mem~1748_combout\, \Mux_DMem_Din|Op[3]~14\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \DMem|mem~330_regout\);

-- Location: LC_X10_Y4_N4
\DMem|mem~394\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1652\ = (\Mux_DMem_A|Op[3]~1\ & (((\Mux_DMem_A|Op[2]~0\)))) # (!\Mux_DMem_A|Op[3]~1\ & ((\Mux_DMem_A|Op[2]~0\ & ((D1L372Q))) # (!\Mux_DMem_A|Op[2]~0\ & (\DMem|mem~330_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \DMem|mem~330_regout\,
	datab => \Mux_DMem_A|Op[3]~1\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \Mux_DMem_A|Op[2]~0\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1652\,
	regout => \DMem|mem~394_regout\);

-- Location: LC_X9_Y4_N8
\DMem|mem~458\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1653\ = (\Mux_DMem_A|Op[3]~1\ & ((\DMem|mem~1652\ & (\DMem|mem~522_regout\)) # (!\DMem|mem~1652\ & ((D1L436Q))))) # (!\Mux_DMem_A|Op[3]~1\ & (((\DMem|mem~1652\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[3]~1\,
	datab => \DMem|mem~522_regout\,
	datac => \Mux_DMem_Din|Op[3]~14\,
	datad => \DMem|mem~1652\,
	aclr => GND,
	sload => VCC,
	ena => \DMem|mem~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1653\,
	regout => \DMem|mem~458_regout\);

-- Location: LC_X14_Y10_N0
\DMem|mem~1654\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1654_combout\ = (\Mux_DMem_A|Op[1]~2\ & ((\DMem|mem~1651_combout\ & ((\DMem|mem~1653\))) # (!\DMem|mem~1651_combout\ & (\DMem|mem~1646\)))) # (!\Mux_DMem_A|Op[1]~2\ & (((\DMem|mem~1651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f838",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DMem|mem~1646\,
	datab => \Mux_DMem_A|Op[1]~2\,
	datac => \DMem|mem~1651_combout\,
	datad => \DMem|mem~1653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1654_combout\);

-- Location: LC_X14_Y10_N1
\DMem|mem~1665\ : maxv_lcell
-- Equation(s):
-- \DMem|mem~1665_combout\ = (\Mux_DMem_A|Op[4]~4\ & ((\Mux_DMem_A|Op[5]~5\) # ((\DMem|mem~1654_combout\)))) # (!\Mux_DMem_A|Op[4]~4\ & (!\Mux_DMem_A|Op[5]~5\ & (\DMem|mem~1664_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba98",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Mux_DMem_A|Op[4]~4\,
	datab => \Mux_DMem_A|Op[5]~5\,
	datac => \DMem|mem~1664_combout\,
	datad => \DMem|mem~1654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \DMem|mem~1665_combout\);

-- Location: LC_X14_Y10_N2
\MEM_WB|DMem_D|Op[3]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|DMem_D|Op\(3) = DFFEAS((\Mux_DMem_A|Op[5]~5\ & ((\DMem|mem~1665_combout\ & (\DMem|mem~1675_combout\)) # (!\DMem|mem~1665_combout\ & ((\DMem|mem~1644_combout\))))) # (!\Mux_DMem_A|Op[5]~5\ & (((\DMem|mem~1665_combout\)))), GLOBAL(\clk~combout\), 
-- VCC, , \wr_MEMWB~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_DMem_A|Op[5]~5\,
	datab => \DMem|mem~1675_combout\,
	datac => \DMem|mem~1644_combout\,
	datad => \DMem|mem~1665_combout\,
	aclr => GND,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|DMem_D|Op\(3));

-- Location: LC_X5_Y9_N6
\MEM_WB|PC|Op[3]\ : maxv_lcell
-- Equation(s):
-- \Mux_RF_D3|Op\(3) = (\Mux_RF_D3|Op[5]~21_combout\ & ((\Mux_RF_D3|Op[3]~55_combout\ & ((\MEM_WB|DMem_D|Op\(3)))) # (!\Mux_RF_D3|Op[3]~55_combout\ & (J16_Op[3])))) # (!\Mux_RF_D3|Op[5]~21_combout\ & (\Mux_RF_D3|Op[3]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_D3|Op[5]~21_combout\,
	datab => \Mux_RF_D3|Op[3]~55_combout\,
	datac => \EX_MEM|PC|Op\(3),
	datad => \MEM_WB|DMem_D|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_RF_D3|Op\(3),
	regout => \MEM_WB|PC|Op\(3));

-- Location: LC_X1_Y8_N2
\RF|r6[3]\ : maxv_lcell
-- Equation(s):
-- \RF|r6\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \RF|Equal0~7_combout\, \Mux_RF_D3|Op\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \Mux_RF_D3|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RF|r6\(3));

-- Location: LC_X2_Y8_N7
\RF|r4[3]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[3]~72\ = (\Mux_RF_A2|Op[2]~0\ & (((R1_r4[3]) # (\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & (\RF|r0\(3) & ((!\Mux_RF_A2|Op[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r0\(3),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(3),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[3]~72\,
	regout => \RF|r4\(3));

-- Location: LC_X2_Y7_N2
\RF|r2[3]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[3]~73\ = (\Mux_RF_A2|Op[1]~1_combout\ & ((\RF|m2|Op[3]~72\ & (\RF|r6\(3))) # (!\RF|m2|Op[3]~72\ & ((R1_r2[3]))))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (((\RF|m2|Op[3]~72\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r6\(3),
	datab => \Mux_RF_A2|Op[1]~1_combout\,
	datac => \Mux_RF_D3|Op\(3),
	datad => \RF|m2|Op[3]~72\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[3]~73\,
	regout => \RF|r2\(3));

-- Location: LC_X3_Y8_N9
\RF|r3[3]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[3]~70\ = (\Mux_RF_A2|Op[2]~0\ & (((\Mux_RF_A2|Op[1]~1_combout\)))) # (!\Mux_RF_A2|Op[2]~0\ & ((\Mux_RF_A2|Op[1]~1_combout\ & ((R1_r3[3]))) # (!\Mux_RF_A2|Op[1]~1_combout\ & (\RF|r1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \RF|r1\(3),
	datab => \Mux_RF_A2|Op[2]~0\,
	datac => \Mux_RF_D3|Op\(3),
	datad => \Mux_RF_A2|Op[1]~1_combout\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[3]~70\,
	regout => \RF|r3\(3));

-- Location: LC_X1_Y7_N4
\RF|r5[3]\ : maxv_lcell
-- Equation(s):
-- \RF|m2|Op[3]~71\ = (\Mux_RF_A2|Op[2]~0\ & ((\RF|m2|Op[3]~70\ & (\RF|r7\(3))) # (!\RF|m2|Op[3]~70\ & ((R1_r5[3]))))) # (!\Mux_RF_A2|Op[2]~0\ & (((\RF|m2|Op[3]~70\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \Mux_RF_A2|Op[2]~0\,
	datab => \RF|r7\(3),
	datac => \Mux_RF_D3|Op\(3),
	datad => \RF|m2|Op[3]~70\,
	aclr => GND,
	sload => VCC,
	ena => \RF|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \RF|m2|Op[3]~71\,
	regout => \RF|r5\(3));

-- Location: LC_X3_Y7_N7
\RR_EX|RF_D2|Op[3]\ : maxv_lcell
-- Equation(s):
-- \RR_EX|RF_D2|Op\(3) = DFFEAS(((\Mux_RF_A2|Op[0]~2_combout\ & ((\RF|m2|Op[3]~71\))) # (!\Mux_RF_A2|Op[0]~2_combout\ & (\RF|m2|Op[3]~73\))), GLOBAL(\clk~combout\), VCC, , \wr_RREX~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \RF|m2|Op[3]~73\,
	datac => \Mux_RF_A2|Op[0]~2_combout\,
	datad => \RF|m2|Op[3]~71\,
	aclr => GND,
	ena => \wr_RREX~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RR_EX|RF_D2|Op\(3));

-- Location: LC_X4_Y9_N3
\EX_MEM|RF_D2|Op[3]\ : maxv_lcell
-- Equation(s):
-- \EX_MEM|RF_D2|Op\(3) = DFFEAS((((\RR_EX|RF_D2|Op\(3)))), GLOBAL(\clk~combout\), VCC, , \wr_EXMEM~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \RR_EX|RF_D2|Op\(3),
	aclr => GND,
	ena => \wr_EXMEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM|RF_D2|Op\(3));

-- Location: LC_X8_Y10_N1
\MEM_WB|RF_D2|Op[3]\ : maxv_lcell
-- Equation(s):
-- \MEM_WB|RF_D2|Op\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_MEMWB~combout\, \EX_MEM|RF_D2|Op\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \EX_MEM|RF_D2|Op\(3),
	aclr => GND,
	sload => VCC,
	ena => \wr_MEMWB~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB|RF_D2|Op\(3));

-- Location: LC_X7_Y10_N6
\Mux_jump_loc|Op[3]~28\ : maxv_lcell
-- Equation(s):
-- \Mux_jump_loc|Op[3]~28_combout\ = (\select_Mux_jump_loc~combout\(0) & ((\select_Mux_jump_loc~combout\(1)) # ((\MEM_WB|ALU2_C|Op\(3))))) # (!\select_Mux_jump_loc~combout\(0) & (!\select_Mux_jump_loc~combout\(1) & ((\inc|Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \select_Mux_jump_loc~combout\(0),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \MEM_WB|ALU2_C|Op\(3),
	datad => \inc|Op\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \Mux_jump_loc|Op[3]~28_combout\);

-- Location: LC_X6_Y12_N0
\PC|Op[3]\ : maxv_lcell
-- Equation(s):
-- \PC|Op\(3) = DFFEAS((\select_Mux_jump_loc~combout\(1) & ((\Mux_jump_loc|Op[3]~28_combout\ & ((\MEM_WB|ALU_C|Op\(3)))) # (!\Mux_jump_loc|Op[3]~28_combout\ & (\MEM_WB|RF_D2|Op\(3))))) # (!\select_Mux_jump_loc~combout\(1) & 
-- (((\Mux_jump_loc|Op[3]~28_combout\)))), GLOBAL(\clk~combout\), VCC, , \wr_PC~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f388",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \MEM_WB|RF_D2|Op\(3),
	datab => \select_Mux_jump_loc~combout\(1),
	datac => \MEM_WB|ALU_C|Op\(3),
	datad => \Mux_jump_loc|Op[3]~28_combout\,
	aclr => GND,
	ena => \wr_PC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC|Op\(3));

-- Location: LC_X2_Y13_N5
\IR|Op[0]\ : maxv_lcell
-- Equation(s):
-- \IMem|mem~4\ = (!\PC|Op\(3) & (!\PC|Op\(2) & (!\PC|Op\(1) & \IMem|mem~3_combout\)))
-- \IR|Op\(0) = DFFEAS(\IMem|mem~4\, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \PC|Op\(3),
	datab => \PC|Op\(2),
	datac => \PC|Op\(1),
	datad => \IMem|mem~3_combout\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \IMem|mem~4\,
	regout => \IR|Op\(0));

-- Location: LC_X2_Y13_N3
\IR|Op[12]\ : maxv_lcell
-- Equation(s):
-- \IR|Op\(12) = DFFEAS(((!\PC|Op\(0) & (\PC|Op\(1) & \IMem|mem~7\))), GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \PC|Op\(0),
	datac => \PC|Op\(1),
	datad => \IMem|mem~7\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IR|Op\(12));

-- Location: LC_X2_Y13_N4
\IR|Op[13]\ : maxv_lcell
-- Equation(s):
-- \IR|Op\(13) = DFFEAS(((\PC|Op\(0) & (\PC|Op\(1) & \IMem|mem~7\))), GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \PC|Op\(0),
	datac => \PC|Op\(1),
	datad => \IMem|mem~7\,
	aclr => GND,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IR|Op\(13));

-- Location: LC_X2_Y13_N9
\IR|Op[14]\ : maxv_lcell
-- Equation(s):
-- \IR|Op\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \wr_IR~combout\, \IMem|mem~4\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \IMem|mem~4\,
	aclr => GND,
	sload => VCC,
	ena => \wr_IR~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IR|Op\(14));

-- Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_cy~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_cy);

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\wr_z~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_wr_z);

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_Mem_A~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_Mem_A);

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\select_Mux_Mem_D~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input")
-- pragma translate_on
PORT MAP (
	oe => GND,
	padio => ww_select_Mux_Mem_D);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\cy_out~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => VCC,
	padio => ww_cy_out);

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\z_out~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => VCC,
	padio => ww_z_out);

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[0]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(0),
	oe => VCC,
	padio => ww_IR_out(0));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[1]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(1),
	oe => VCC,
	padio => ww_IR_out(1));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[2]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(0),
	oe => VCC,
	padio => ww_IR_out(2));

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[3]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(1),
	oe => VCC,
	padio => ww_IR_out(3));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[4]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(4),
	oe => VCC,
	padio => ww_IR_out(4));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[5]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(0),
	oe => VCC,
	padio => ww_IR_out(5));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[6]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(4),
	oe => VCC,
	padio => ww_IR_out(6));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[7]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(0),
	oe => VCC,
	padio => ww_IR_out(7));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[8]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(0),
	oe => VCC,
	padio => ww_IR_out(8));

-- Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[9]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(9),
	oe => VCC,
	padio => ww_IR_out(9));

-- Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[10]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => VCC,
	padio => ww_IR_out(10));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[11]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => VCC,
	padio => ww_IR_out(11));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[12]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(12),
	oe => VCC,
	padio => ww_IR_out(12));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[13]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(13),
	oe => VCC,
	padio => ww_IR_out(13));

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[14]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => \IR|Op\(14),
	oe => VCC,
	padio => ww_IR_out(14));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
\IR_out[15]~I\ : maxv_io
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => VCC,
	padio => ww_IR_out(15));
END structure;


