// Seed: 1954957949
module module_0 (
    output uwire id_0,
    inout wire id_1,
    input supply1 module_0,
    input uwire id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6
);
  assign id_6 = 1 || {1'b0 * id_5 - id_1, id_1};
endmodule
module module_1 (
    output tri1 id_0,
    inout supply0 id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6
);
  assign id_4 = id_3;
  wire id_8;
  module_0(
      id_1, id_1, id_5, id_1, id_3, id_1, id_1
  );
endmodule
