////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//                                                                                                                    //
//ANTIKERNEL v0.1                                                                                                     //
//                                                                                                                    //
//Copyright (c) 2012-2016 Andrew D. Zonenberg                                                                         //
//All rights reserved.                                                                                                //
//                                                                                                                    //
//Redistribution and use in source and binary forms, with or without modification, are permitted provided that the    //
//following conditions are met:                                                                                       //
//                                                                                                                    //
//   * Redistributions of source code must retain the above copyright notice, this list of conditions, and the        //
//     following disclaimer.                                                                                          //
//                                                                                                                    //
//   * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the      //
//     following disclaimer in the documentation and/or other materials provided with the distribution.               //
//                                                                                                                    //
//   * Neither the name of the author nor the names of any contributors may be used to endorse or promote products    //
//     derived from this software without specific prior written permission.                                          //
//                                                                                                                    //
//THIS SOFTWARE IS PROVIDED BY THE AUTHORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  //
//TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL//
//THE AUTHORS BE HELD LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES       //
//(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR      //
//BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT//
//(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE      //
//POSSIBILITY OF SUCH DAMAGE.                                                                                         //
//                                                                                                                    //
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

// @file
// @author Andrew D. Zonenberg
// @brief NocGen script for generating NetworkedEthernetMACTestBitstream_tdr

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Global / clock configuration

top NetworkedEthernetMACTestBitstream_tdr

//PLL configuration
//For now, use global clocks for everything
pll MainClockPLL
	inclk 		clkin
	outclk		clk_noc			freq 100M	duty 0.5 phase 0.0
endpll

//Use a separate PLL for this
pll EthPLL
	inclk		clkin
	
	//fixed frequency clocks for ethernet
	outclk		clk_25mhz		freq 25M	duty 0.5 phase 0.0
	outclk		clk_125mhz		freq 125M	duty 0.5 phase 0.0
	
	//fixed frequency clocks for I/O delay calibration
	outclk		clk_200mhz		freq 200M	duty 0.5 phase 0.0
	
endpll

//Calibrate I/O delays using this clock
//Must be 200 MHz for now (TODO: Support other frequencies for fine delay adjustment)
//For now, we only support a single ungrouped IODELAY reference.
iodelay_refclk clk_200mhz

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Block RAM buffer for storing temporary data like unsent Ethernet frames

node ram BlockRamAllocator
	parameter NUM_PAGES				16
	
	rpc
	dma
endnode

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Communications

node eth0 NetworkedEthernetMAC

	parameter PHY_CHIPSET			"KSZ9031"
	parameter PHY_INTERFACE			"RGMII"
	parameter AUTO_POR				1
	parameter OUTPUT_PHASE_SHIFT	"PLL"
	
	//MD address is ZERO
	//even though strap pins are configured for address 1. Need to investigate why...
	parameter PHY_MD_ADDR			5'h0
	
	floorplan SLICE_X0Y0:SLICE_X11Y124
	
	clock   	clk_25mhz		port clk_25mhz
	clock   	clk_125mhz		port clk_125mhz
	clock	 	eth0_rxc		port xmii_rxc
	
	input	1 	eth0_rx_ctl		port xmii_rx_ctl
	input	4 	eth0_rxd		port xmii_rxd
	
	output	1 	eth0_tx_ctl		port xmii_tx_ctl
	output	1 	eth0_txc		port xmii_txc
	output	4 	eth0_txd		port xmii_txd
	
	inout	1	eth0_mdio		port mgmt_mdio
	output	1	eth0_mdc		port mgmt_mdc
	
	output	1	eth0_reset_n	port reset_n
	nc							port clkout
	
	//Tie off unused baseX ports
	constant	1'b0				port sfp_refclk
	constant	1'b0				port sfp_rx_p
	constant	1'b0				port sfp_rx_n
	nc								port sfp_tx_p
	nc								port sfp_tx_n

	rpc
	dma
endnode
