Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 31 16:33:52 2021
| Host         : DESKTOP-AV7OBB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.701        0.000                      0                  296        0.175        0.000                      0                  296        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.701        0.000                      0                  296        0.175        0.000                      0                  296        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_debounceCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.344%)  route 3.242ns (79.656%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitD/CLK
    SLICE_X85Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitD/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           1.133     6.917    DebounceUnitD/s_debounceCnt_reg_n_0_[16]
    SLICE_X84Y60         LUT5 (Prop_lut5_I3_O)        0.124     7.041 r  DebounceUnitD/s_debounceCnt[22]_i_8__0/O
                         net (fo=2, routed)           0.659     7.699    DebounceUnitD/s_debounceCnt[22]_i_8__0_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  DebounceUnitD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.647     8.470    DebounceUnitD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.594 r  DebounceUnitD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.803     9.398    DebounceUnitD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.605    15.028    DebounceUnitD/CLK
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[15]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y64         FDRE (Setup_fdre_C_CE)      -0.169    15.098    DebounceUnitD/s_debounceCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_debounceCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.344%)  route 3.242ns (79.656%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitD/CLK
    SLICE_X85Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitD/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           1.133     6.917    DebounceUnitD/s_debounceCnt_reg_n_0_[16]
    SLICE_X84Y60         LUT5 (Prop_lut5_I3_O)        0.124     7.041 r  DebounceUnitD/s_debounceCnt[22]_i_8__0/O
                         net (fo=2, routed)           0.659     7.699    DebounceUnitD/s_debounceCnt[22]_i_8__0_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  DebounceUnitD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.647     8.470    DebounceUnitD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.594 r  DebounceUnitD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.803     9.398    DebounceUnitD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.605    15.028    DebounceUnitD/CLK
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[19]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y64         FDRE (Setup_fdre_C_CE)      -0.169    15.098    DebounceUnitD/s_debounceCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_debounceCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.344%)  route 3.242ns (79.656%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitD/CLK
    SLICE_X85Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitD/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           1.133     6.917    DebounceUnitD/s_debounceCnt_reg_n_0_[16]
    SLICE_X84Y60         LUT5 (Prop_lut5_I3_O)        0.124     7.041 r  DebounceUnitD/s_debounceCnt[22]_i_8__0/O
                         net (fo=2, routed)           0.659     7.699    DebounceUnitD/s_debounceCnt[22]_i_8__0_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  DebounceUnitD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.647     8.470    DebounceUnitD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.594 r  DebounceUnitD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.803     9.398    DebounceUnitD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.605    15.028    DebounceUnitD/CLK
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[20]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y64         FDRE (Setup_fdre_C_CE)      -0.169    15.098    DebounceUnitD/s_debounceCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_debounceCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.828ns (20.344%)  route 3.242ns (79.656%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitD/CLK
    SLICE_X85Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitD/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           1.133     6.917    DebounceUnitD/s_debounceCnt_reg_n_0_[16]
    SLICE_X84Y60         LUT5 (Prop_lut5_I3_O)        0.124     7.041 r  DebounceUnitD/s_debounceCnt[22]_i_8__0/O
                         net (fo=2, routed)           0.659     7.699    DebounceUnitD/s_debounceCnt[22]_i_8__0_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  DebounceUnitD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.647     8.470    DebounceUnitD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.594 r  DebounceUnitD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.803     9.398    DebounceUnitD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.605    15.028    DebounceUnitD/CLK
    SLICE_X84Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X84Y64         FDRE (Setup_fdre_C_CE)      -0.169    15.098    DebounceUnitD/s_debounceCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.828ns (21.079%)  route 3.100ns (78.921%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitD/CLK
    SLICE_X85Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitD/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           1.133     6.917    DebounceUnitD/s_debounceCnt_reg_n_0_[16]
    SLICE_X84Y60         LUT5 (Prop_lut5_I3_O)        0.124     7.041 r  DebounceUnitD/s_debounceCnt[22]_i_8__0/O
                         net (fo=2, routed)           0.659     7.699    DebounceUnitD/s_debounceCnt[22]_i_8__0_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  DebounceUnitD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.647     8.470    DebounceUnitD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.594 r  DebounceUnitD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.662     9.256    DebounceUnitD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.605    15.028    DebounceUnitD/CLK
    SLICE_X84Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[10]/C
                         clock pessimism              0.278    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y63         FDRE (Setup_fdre_C_CE)      -0.169    15.101    DebounceUnitD/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_debounceCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.828ns (21.079%)  route 3.100ns (78.921%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitD/CLK
    SLICE_X85Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitD/s_debounceCnt_reg[16]/Q
                         net (fo=3, routed)           1.133     6.917    DebounceUnitD/s_debounceCnt_reg_n_0_[16]
    SLICE_X84Y60         LUT5 (Prop_lut5_I3_O)        0.124     7.041 r  DebounceUnitD/s_debounceCnt[22]_i_8__0/O
                         net (fo=2, routed)           0.659     7.699    DebounceUnitD/s_debounceCnt[22]_i_8__0_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  DebounceUnitD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.647     8.470    DebounceUnitD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.594 r  DebounceUnitD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.662     9.256    DebounceUnitD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.605    15.028    DebounceUnitD/CLK
    SLICE_X84Y63         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[12]/C
                         clock pessimism              0.278    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X84Y63         FDRE (Setup_fdre_C_CE)      -0.169    15.101    DebounceUnitD/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 DebounceUnitR/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitR/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.114%)  route 3.094ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitR/CLK
    SLICE_X83Y63         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitR/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.963     6.747    DebounceUnitR/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  DebounceUnitR/s_debounceCnt[22]_i_5__1/O
                         net (fo=2, routed)           0.969     7.840    DebounceUnitR/s_debounceCnt[22]_i_5__1_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.964 r  DebounceUnitR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.481     8.445    DebounceUnitR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X86Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.569 r  DebounceUnitR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.680     9.249    DebounceUnitR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.606    15.029    DebounceUnitR/CLK
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.099    DebounceUnitR/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 DebounceUnitR/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitR/s_debounceCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.114%)  route 3.094ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitR/CLK
    SLICE_X83Y63         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitR/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.963     6.747    DebounceUnitR/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  DebounceUnitR/s_debounceCnt[22]_i_5__1/O
                         net (fo=2, routed)           0.969     7.840    DebounceUnitR/s_debounceCnt[22]_i_5__1_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.964 r  DebounceUnitR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.481     8.445    DebounceUnitR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X86Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.569 r  DebounceUnitR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.680     9.249    DebounceUnitR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.606    15.029    DebounceUnitR/CLK
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[12]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.099    DebounceUnitR/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 DebounceUnitR/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitR/s_debounceCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.114%)  route 3.094ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitR/CLK
    SLICE_X83Y63         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitR/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.963     6.747    DebounceUnitR/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  DebounceUnitR/s_debounceCnt[22]_i_5__1/O
                         net (fo=2, routed)           0.969     7.840    DebounceUnitR/s_debounceCnt[22]_i_5__1_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.964 r  DebounceUnitR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.481     8.445    DebounceUnitR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X86Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.569 r  DebounceUnitR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.680     9.249    DebounceUnitR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.606    15.029    DebounceUnitR/CLK
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.099    DebounceUnitR/s_debounceCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 DebounceUnitR/s_debounceCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitR/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.114%)  route 3.094ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.725     5.328    DebounceUnitR/CLK
    SLICE_X83Y63         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DebounceUnitR/s_debounceCnt_reg[14]/Q
                         net (fo=3, routed)           0.963     6.747    DebounceUnitR/s_debounceCnt_reg_n_0_[14]
    SLICE_X82Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  DebounceUnitR/s_debounceCnt[22]_i_5__1/O
                         net (fo=2, routed)           0.969     7.840    DebounceUnitR/s_debounceCnt[22]_i_5__1_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.964 r  DebounceUnitR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.481     8.445    DebounceUnitR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X86Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.569 r  DebounceUnitR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.680     9.249    DebounceUnitR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.606    15.029    DebounceUnitR/CLK
    SLICE_X84Y62         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y62         FDRE (Setup_fdre_C_CE)      -0.169    15.099    DebounceUnitR/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DebounceUnitU/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitU/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.600     1.519    DebounceUnitU/CLK
    SLICE_X83Y67         FDRE                                         r  DebounceUnitU/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DebounceUnitU/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.119     1.779    DebounceUnitU/s_dirtyIn
    SLICE_X83Y66         FDRE                                         r  DebounceUnitU/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.871     2.036    DebounceUnitU/CLK
    SLICE_X83Y66         FDRE                                         r  DebounceUnitU/s_previousIn_reg/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y66         FDRE (Hold_fdre_C_D)         0.070     1.604    DebounceUnitU/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 s_btnD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_dirtyIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X84Y67         FDRE                                         r  s_btnD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDRE (Prop_fdre_C_Q)         0.148     1.667 f  s_btnD_reg/Q
                         net (fo=1, routed)           0.059     1.727    DebounceUnitD/s_btnD
    SLICE_X84Y67         LUT1 (Prop_lut1_I0_O)        0.098     1.825 r  DebounceUnitD/s_dirtyIn_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    DebounceUnitD/s_dirtyIn_i_1__0_n_0
    SLICE_X84Y67         FDRE                                         r  DebounceUnitD/s_dirtyIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.870     2.035    DebounceUnitD/CLK
    SLICE_X84Y67         FDRE                                         r  DebounceUnitD/s_dirtyIn_reg/C
                         clock pessimism             -0.515     1.519    
    SLICE_X84Y67         FDRE (Hold_fdre_C_D)         0.120     1.639    DebounceUnitD/s_dirtyIn_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_pulsedOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.212%)  route 0.151ns (44.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.603     1.522    DebounceUnitD/CLK
    SLICE_X85Y62         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.141     1.663 f  DebounceUnitD/s_debounceCnt_reg[11]/Q
                         net (fo=4, routed)           0.151     1.814    DebounceUnitD/s_debounceCnt_reg_n_0_[11]
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  DebounceUnitD/s_pulsedOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    DebounceUnitD/s_pulsedOut_i_1__0_n_0
    SLICE_X86Y63         FDRE                                         r  DebounceUnitD/s_pulsedOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.874     2.039    DebounceUnitD/CLK
    SLICE_X86Y63         FDRE                                         r  DebounceUnitD/s_pulsedOut_reg/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y63         FDRE (Hold_fdre_C_D)         0.092     1.651    DebounceUnitD/s_pulsedOut_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter4bits/s_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.500%)  route 0.150ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.603     1.522    counter4bits/CLK
    SLICE_X87Y63         FDRE                                         r  counter4bits/s_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  counter4bits/s_count_reg[2]/Q
                         net (fo=12, routed)          0.150     1.813    s_count[2]
    SLICE_X89Y64         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X89Y64         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X89Y64         FDRE (Hold_fdre_C_D)         0.066     1.603    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DebounceUnitD/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.600     1.519    DebounceUnitD/CLK
    SLICE_X84Y67         FDRE                                         r  DebounceUnitD/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  DebounceUnitD/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.125     1.809    DebounceUnitD/s_dirtyIn
    SLICE_X84Y65         FDRE                                         r  DebounceUnitD/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.872     2.037    DebounceUnitD/CLK
    SLICE_X84Y65         FDRE                                         r  DebounceUnitD/s_previousIn_reg/C
                         clock pessimism             -0.501     1.535    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.059     1.594    DebounceUnitD/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DebounceUnitR/s_pulsedOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_stop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.605     1.524    DebounceUnitR/CLK
    SLICE_X86Y61         FDRE                                         r  DebounceUnitR/s_pulsedOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DebounceUnitR/s_pulsedOut_reg/Q
                         net (fo=1, routed)           0.137     1.802    DebounceUnitR/s_pulsedOut
    SLICE_X87Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.847 r  DebounceUnitR/s_stop_i_1/O
                         net (fo=1, routed)           0.000     1.847    counter4bits/s_stop_reg_0
    SLICE_X87Y61         FDRE                                         r  counter4bits/s_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.877     2.042    counter4bits/CLK
    SLICE_X87Y61         FDRE                                         r  counter4bits/s_stop_reg/C
                         clock pessimism             -0.504     1.537    
    SLICE_X87Y61         FDRE (Hold_fdre_C_D)         0.091     1.628    counter4bits/s_stop_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DebounceUnitD/s_pulsedOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.512%)  route 0.143ns (43.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.603     1.522    DebounceUnitD/CLK
    SLICE_X86Y63         FDRE                                         r  DebounceUnitD/s_pulsedOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DebounceUnitD/s_pulsedOut_reg/Q
                         net (fo=5, routed)           0.143     1.806    counter4bits/s_DebouncedD
    SLICE_X87Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  counter4bits/s_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    counter4bits/s_count[1]_i_1_n_0
    SLICE_X87Y62         FDRE                                         r  counter4bits/s_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.875     2.040    counter4bits/CLK
    SLICE_X87Y62         FDRE                                         r  counter4bits/s_count_reg[1]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.092     1.630    counter4bits/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 generator1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.316%)  route 0.150ns (44.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.605     1.524    generator1Hz/CLK
    SLICE_X89Y61         FDRE                                         r  generator1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  generator1Hz/pulse_reg/Q
                         net (fo=6, routed)           0.150     1.816    counter4bits/s_enable
    SLICE_X86Y62         LUT4 (Prop_lut4_I1_O)        0.045     1.861 r  counter4bits/s_an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    counter4bits/s_an[0]_i_1_n_0
    SLICE_X86Y62         FDRE                                         r  counter4bits/s_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.875     2.040    counter4bits/CLK
    SLICE_X86Y62         FDRE                                         r  counter4bits/s_an_reg[0]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X86Y62         FDRE (Hold_fdre_C_D)         0.091     1.629    counter4bits/s_an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DebounceUnitR/s_debounceCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitR/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.604     1.523    DebounceUnitR/CLK
    SLICE_X83Y61         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DebounceUnitR/s_debounceCnt_reg[5]/Q
                         net (fo=3, routed)           0.079     1.743    DebounceUnitR/s_debounceCnt_reg_n_0_[5]
    SLICE_X83Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.867 r  DebounceUnitR/s_debounceCnt0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     1.867    DebounceUnitR/s_debounceCnt0_inferred__0/i__carry__0_n_6
    SLICE_X83Y61         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.876     2.041    DebounceUnitR/CLK
    SLICE_X83Y61         FDRE                                         r  DebounceUnitR/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X83Y61         FDRE (Hold_fdre_C_D)         0.105     1.628    DebounceUnitR/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DebounceUnitD/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceUnitD/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.602     1.521    DebounceUnitD/CLK
    SLICE_X85Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DebounceUnitD/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.079     1.741    DebounceUnitD/s_debounceCnt_reg_n_0_[17]
    SLICE_X85Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  DebounceUnitD/s_debounceCnt0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     1.865    DebounceUnitD/s_debounceCnt0_inferred__0/i__carry__3_n_6
    SLICE_X85Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.873     2.038    DebounceUnitD/CLK
    SLICE_X85Y64         FDRE                                         r  DebounceUnitD/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y64         FDRE (Hold_fdre_C_D)         0.105     1.626    DebounceUnitD/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y63    DebounceUnitD/s_debounceCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y63    DebounceUnitD/s_debounceCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y62    DebounceUnitD/s_debounceCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y63    DebounceUnitD/s_debounceCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y63    DebounceUnitD/s_debounceCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y63    DebounceUnitD/s_debounceCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y64    DebounceUnitD/s_debounceCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y63    DebounceUnitD/s_debounceCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y64    DebounceUnitD/s_debounceCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    DebounceUnitD/s_debounceCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    DebounceUnitD/s_debounceCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    DebounceUnitD/s_debounceCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    DebounceUnitD/s_debounceCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    DebounceUnitD/s_debounceCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    DebounceUnitD/s_pulsedOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    DebounceUnitR/s_debounceCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    DebounceUnitR/s_debounceCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    DebounceUnitR/s_debounceCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y63    DebounceUnitR/s_previousIn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    DebounceUnitU/s_debounceCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    DebounceUnitU/s_debounceCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    generator1Hz/s_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    generator1Hz/s_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    generator1Hz/s_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    generator1Hz/s_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    DebounceUnitU/s_debounceCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y65    DebounceUnitU/s_debounceCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    counter4bits/s_an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    counter4bits/s_count_reg[0]/C



