<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Twihs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Twihs Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> hardware registers.  
 <a href="struct_twihs.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">twihs.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Twihs:</div>
<div class="dyncontent">
<div class="center"><img src="struct_twihs__coll__graph.gif" border="0" usemap="#a_twihs_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0cfeac46523570173ff4812d528def7c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a0cfeac46523570173ff4812d528def7c">Reserved1</a> [3]</td></tr>
<tr class="separator:a0cfeac46523570173ff4812d528def7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc98cad1f7e4f29f8ec012c0296c02f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a6fc98cad1f7e4f29f8ec012c0296c02f">Reserved2</a> [2]</td></tr>
<tr class="separator:a6fc98cad1f7e4f29f8ec012c0296c02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3baec18d093a922086a1ca8c315a460e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a3baec18d093a922086a1ca8c315a460e">Reserved3</a> [1]</td></tr>
<tr class="separator:a3baec18d093a922086a1ca8c315a460e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f53c99bceaa54ad13ab2c366cbe59d4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a7f53c99bceaa54ad13ab2c366cbe59d4">Reserved4</a> [32]</td></tr>
<tr class="separator:a7f53c99bceaa54ad13ab2c366cbe59d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0935541eeaf72a67756cccd6b7e34ce1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a0935541eeaf72a67756cccd6b7e34ce1">Reserved5</a> [4]</td></tr>
<tr class="separator:a0935541eeaf72a67756cccd6b7e34ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664bd41eb23ef9e53adc7a187d4c72be"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a664bd41eb23ef9e53adc7a187d4c72be">Reserved6</a> [4]</td></tr>
<tr class="separator:a664bd41eb23ef9e53adc7a187d4c72be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de7e3c2a08386696770e57b60ca03dd"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a6de7e3c2a08386696770e57b60ca03dd">TWIHS_CR</a></td></tr>
<tr class="memdesc:a6de7e3c2a08386696770e57b60ca03dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x00) Control Register  <br /></td></tr>
<tr class="separator:a6de7e3c2a08386696770e57b60ca03dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16235d4eac6a96a31735362dc2aeec55"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a16235d4eac6a96a31735362dc2aeec55">TWIHS_CWGR</a></td></tr>
<tr class="memdesc:a16235d4eac6a96a31735362dc2aeec55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x10) Clock Waveform Generator Register  <br /></td></tr>
<tr class="separator:a16235d4eac6a96a31735362dc2aeec55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf505a2e00d0c08253db38673fffbb54"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#adf505a2e00d0c08253db38673fffbb54">TWIHS_DR</a></td></tr>
<tr class="memdesc:adf505a2e00d0c08253db38673fffbb54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xD0) Debug Register  <br /></td></tr>
<tr class="separator:adf505a2e00d0c08253db38673fffbb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99eab84e859a8e0f3eabff2658d3f95f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a99eab84e859a8e0f3eabff2658d3f95f">TWIHS_FILTR</a></td></tr>
<tr class="memdesc:a99eab84e859a8e0f3eabff2658d3f95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x44) Filter Register  <br /></td></tr>
<tr class="separator:a99eab84e859a8e0f3eabff2658d3f95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d8da28028ed81e2c53aed636cb1e5a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a37d8da28028ed81e2c53aed636cb1e5a">TWIHS_IADR</a></td></tr>
<tr class="memdesc:a37d8da28028ed81e2c53aed636cb1e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x0C) Internal Address Register  <br /></td></tr>
<tr class="separator:a37d8da28028ed81e2c53aed636cb1e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fdd4bc0f7f555c13fbb61cbd10d96a7"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a9fdd4bc0f7f555c13fbb61cbd10d96a7">TWIHS_IDR</a></td></tr>
<tr class="memdesc:a9fdd4bc0f7f555c13fbb61cbd10d96a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x28) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a9fdd4bc0f7f555c13fbb61cbd10d96a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d6370595e52dec29e80e6b2d0ee22b"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a78d6370595e52dec29e80e6b2d0ee22b">TWIHS_IER</a></td></tr>
<tr class="memdesc:a78d6370595e52dec29e80e6b2d0ee22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x24) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a78d6370595e52dec29e80e6b2d0ee22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680a560cf577e3808bf452f4acc135b4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a680a560cf577e3808bf452f4acc135b4">TWIHS_IMR</a></td></tr>
<tr class="memdesc:a680a560cf577e3808bf452f4acc135b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x2C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a680a560cf577e3808bf452f4acc135b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285481ca7a364f1a9d0238c0dcc5e974"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a285481ca7a364f1a9d0238c0dcc5e974">TWIHS_MMR</a></td></tr>
<tr class="memdesc:a285481ca7a364f1a9d0238c0dcc5e974"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x04) Master Mode Register  <br /></td></tr>
<tr class="separator:a285481ca7a364f1a9d0238c0dcc5e974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3afd574c07c841823b0a2313437360"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a9e3afd574c07c841823b0a2313437360">TWIHS_RHR</a></td></tr>
<tr class="memdesc:a9e3afd574c07c841823b0a2313437360"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x30) Receive Holding Register  <br /></td></tr>
<tr class="separator:a9e3afd574c07c841823b0a2313437360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205f27f56d40e5e0b934623844012b90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a205f27f56d40e5e0b934623844012b90">TWIHS_SMBTR</a></td></tr>
<tr class="memdesc:a205f27f56d40e5e0b934623844012b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x38) SMBus Timing Register  <br /></td></tr>
<tr class="separator:a205f27f56d40e5e0b934623844012b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438a8b79eae150ff7a791e693ee6e808"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a438a8b79eae150ff7a791e693ee6e808">TWIHS_SMR</a></td></tr>
<tr class="memdesc:a438a8b79eae150ff7a791e693ee6e808"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x08) Slave Mode Register  <br /></td></tr>
<tr class="separator:a438a8b79eae150ff7a791e693ee6e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6a3a75348dbacb0e4d0ac179a54e2a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#adf6a3a75348dbacb0e4d0ac179a54e2a">TWIHS_SR</a></td></tr>
<tr class="memdesc:adf6a3a75348dbacb0e4d0ac179a54e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x20) Status Register  <br /></td></tr>
<tr class="separator:adf6a3a75348dbacb0e4d0ac179a54e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0b68948d1c41cf3296d10c174cd684"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a1f0b68948d1c41cf3296d10c174cd684">TWIHS_SWMR</a></td></tr>
<tr class="memdesc:a1f0b68948d1c41cf3296d10c174cd684"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x4C) SleepWalking Matching Register  <br /></td></tr>
<tr class="separator:a1f0b68948d1c41cf3296d10c174cd684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ddcbb2199973a689073a4a70ab17a4"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a08ddcbb2199973a689073a4a70ab17a4">TWIHS_THR</a></td></tr>
<tr class="memdesc:a08ddcbb2199973a689073a4a70ab17a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x34) Transmit Holding Register  <br /></td></tr>
<tr class="separator:a08ddcbb2199973a689073a4a70ab17a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22eaeeb6970941790d6a193af6b3b960"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a22eaeeb6970941790d6a193af6b3b960">TWIHS_VER</a></td></tr>
<tr class="memdesc:a22eaeeb6970941790d6a193af6b3b960"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xFC) Version Register  <br /></td></tr>
<tr class="separator:a22eaeeb6970941790d6a193af6b3b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d57414fda24d9a6c55bca2853acada"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#a67d57414fda24d9a6c55bca2853acada">TWIHS_WPMR</a></td></tr>
<tr class="memdesc:a67d57414fda24d9a6c55bca2853acada"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xE4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a67d57414fda24d9a6c55bca2853acada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb352af71076e6cd58c6ea4472fb53b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twihs.html#acfb352af71076e6cd58c6ea4472fb53b">TWIHS_WPSR</a></td></tr>
<tr class="memdesc:acfb352af71076e6cd58c6ea4472fb53b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xE8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:acfb352af71076e6cd58c6ea4472fb53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00046">46</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a0cfeac46523570173ff4812d528def7c" name="a0cfeac46523570173ff4812d528def7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfeac46523570173ff4812d528def7c">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00052">52</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a6fc98cad1f7e4f29f8ec012c0296c02f" name="a6fc98cad1f7e4f29f8ec012c0296c02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc98cad1f7e4f29f8ec012c0296c02f">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00060">60</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a3baec18d093a922086a1ca8c315a460e" name="a3baec18d093a922086a1ca8c315a460e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3baec18d093a922086a1ca8c315a460e">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00062">62</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a7f53c99bceaa54ad13ab2c366cbe59d4" name="a7f53c99bceaa54ad13ab2c366cbe59d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f53c99bceaa54ad13ab2c366cbe59d4">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::Reserved4[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00064">64</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a0935541eeaf72a67756cccd6b7e34ce1" name="a0935541eeaf72a67756cccd6b7e34ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0935541eeaf72a67756cccd6b7e34ce1">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::Reserved5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00066">66</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a664bd41eb23ef9e53adc7a187d4c72be" name="a664bd41eb23ef9e53adc7a187d4c72be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664bd41eb23ef9e53adc7a187d4c72be">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::Reserved6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00069">69</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a6de7e3c2a08386696770e57b60ca03dd" name="a6de7e3c2a08386696770e57b60ca03dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de7e3c2a08386696770e57b60ca03dd">&#9670;&#160;</a></span>TWIHS_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Twihs::TWIHS_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00047">47</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00207">twihs_disable_alternative_command()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00126">twihs_disable_highspeed()</a>, <a class="el" href="twihs_8c_source.html#l00099">twihs_disable_master_mode()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00166">twihs_disable_pec()</a>, <a class="el" href="twihs_8c_source.html#l00481">twihs_disable_slave_mode()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00146">twihs_disable_smbus()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00197">twihs_enable_alternative_command()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00116">twihs_enable_highspeed()</a>, <a class="el" href="twihs_8c_source.html#l00084">twihs_enable_master_mode()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00156">twihs_enable_pec()</a>, <a class="el" href="twihs_8c_source.html#l00466">twihs_enable_slave_mode()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00136">twihs_enable_smbus()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00106">twihs_enable_smbus_quick_command()</a>, <a class="el" href="twihs_8c_source.html#l00270">twihs_master_read()</a>, <a class="el" href="twihs_8c_source.html#l00334">twihs_master_write()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00176">twihs_request_pec()</a>, <a class="el" href="twihs_8c_source.html#l00589">twihs_reset()</a>, and <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00186">twihs_send_clear()</a>.</p>

</div>
</div>
<a id="a16235d4eac6a96a31735362dc2aeec55" name="a16235d4eac6a96a31735362dc2aeec55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16235d4eac6a96a31735362dc2aeec55">&#9670;&#160;</a></span>TWIHS_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_CWGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x10) Clock Waveform Generator Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00051">51</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00147">twihs_set_speed()</a>.</p>

</div>
</div>
<a id="adf505a2e00d0c08253db38673fffbb54" name="adf505a2e00d0c08253db38673fffbb54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf505a2e00d0c08253db38673fffbb54">&#9670;&#160;</a></span>TWIHS_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::TWIHS_DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xD0) Debug Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00065">65</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a99eab84e859a8e0f3eabff2658d3f95f" name="a99eab84e859a8e0f3eabff2658d3f95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99eab84e859a8e0f3eabff2658d3f95f">&#9670;&#160;</a></span>TWIHS_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_FILTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x44) Filter Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00061">61</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00674">twihs_set_filter()</a>.</p>

</div>
</div>
<a id="a37d8da28028ed81e2c53aed636cb1e5a" name="a37d8da28028ed81e2c53aed636cb1e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d8da28028ed81e2c53aed636cb1e5a">&#9670;&#160;</a></span>TWIHS_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_IADR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x0C) Internal Address Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00050">50</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00270">twihs_master_read()</a>, and <a class="el" href="twihs_8c_source.html#l00334">twihs_master_write()</a>.</p>

</div>
</div>
<a id="a9fdd4bc0f7f555c13fbb61cbd10d96a7" name="a9fdd4bc0f7f555c13fbb61cbd10d96a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fdd4bc0f7f555c13fbb61cbd10d96a7">&#9670;&#160;</a></span>TWIHS_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Twihs::TWIHS_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00055">55</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00406">twihs_disable_interrupt()</a>, <a class="el" href="twihs_8c_source.html#l00113">twihs_master_init()</a>, and <a class="el" href="twihs_8c_source.html#l00493">twihs_slave_init()</a>.</p>

</div>
</div>
<a id="a78d6370595e52dec29e80e6b2d0ee22b" name="a78d6370595e52dec29e80e6b2d0ee22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d6370595e52dec29e80e6b2d0ee22b">&#9670;&#160;</a></span>TWIHS_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Twihs::TWIHS_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00054">54</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00394">twihs_enable_interrupt()</a>.</p>

</div>
</div>
<a id="a680a560cf577e3808bf452f4acc135b4" name="a680a560cf577e3808bf452f4acc135b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a680a560cf577e3808bf452f4acc135b4">&#9670;&#160;</a></span>TWIHS_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::TWIHS_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00056">56</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00433">twihs_get_interrupt_mask()</a>.</p>

</div>
</div>
<a id="a285481ca7a364f1a9d0238c0dcc5e974" name="a285481ca7a364f1a9d0238c0dcc5e974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285481ca7a364f1a9d0238c0dcc5e974">&#9670;&#160;</a></span>TWIHS_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_MMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x04) Master Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00048">48</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00270">twihs_master_read()</a>, and <a class="el" href="twihs_8c_source.html#l00334">twihs_master_write()</a>.</p>

</div>
</div>
<a id="a9e3afd574c07c841823b0a2313437360" name="a9e3afd574c07c841823b0a2313437360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3afd574c07c841823b0a2313437360">&#9670;&#160;</a></span>TWIHS_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::TWIHS_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x30) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00057">57</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00270">twihs_master_read()</a>, <a class="el" href="twihs_8c_source.html#l00445">twihs_read_byte()</a>, <a class="el" href="twihs_8c_source.html#l00589">twihs_reset()</a>, and <a class="el" href="twihs_8c_source.html#l00531">twihs_slave_read()</a>.</p>

</div>
</div>
<a id="a205f27f56d40e5e0b934623844012b90" name="a205f27f56d40e5e0b934623844012b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205f27f56d40e5e0b934623844012b90">&#9670;&#160;</a></span>TWIHS_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_SMBTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x38) SMBus Timing Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00059">59</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00650">twihs_smbus_set_timing()</a>.</p>

</div>
</div>
<a id="a438a8b79eae150ff7a791e693ee6e808" name="a438a8b79eae150ff7a791e693ee6e808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438a8b79eae150ff7a791e693ee6e808">&#9670;&#160;</a></span>TWIHS_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_SMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x08) Slave Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00049">49</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00288">twihs_clear_disable_clock_wait_state()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00278">twihs_disable_clock_wait_state()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00238">twihs_disable_slave_default_addr()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00218">twihs_disable_slave_nack()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00258">twihs_disable_smbus_host_header()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00248">twihs_enable_slave_default_addr()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00228">twihs_enable_slave_nack()</a>, <a class="el" href="drivers_2twihs_2twihs_8h_source.html#l00268">twihs_enable_smbus_host_header()</a>, <a class="el" href="twihs_8c_source.html#l00686">twihs_mask_slave_addr()</a>, <a class="el" href="twihs_8c_source.html#l00515">twihs_set_slave_addr()</a>, and <a class="el" href="twihs_8c_source.html#l00493">twihs_slave_init()</a>.</p>

</div>
</div>
<a id="adf6a3a75348dbacb0e4d0ac179a54e2a" name="adf6a3a75348dbacb0e4d0ac179a54e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6a3a75348dbacb0e4d0ac179a54e2a">&#9670;&#160;</a></span>TWIHS_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::TWIHS_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x20) Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00053">53</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00406">twihs_disable_interrupt()</a>, <a class="el" href="twihs_8c_source.html#l00421">twihs_get_interrupt_status()</a>, <a class="el" href="twihs_8c_source.html#l00113">twihs_master_init()</a>, <a class="el" href="twihs_8c_source.html#l00270">twihs_master_read()</a>, <a class="el" href="twihs_8c_source.html#l00334">twihs_master_write()</a>, <a class="el" href="twihs_8c_source.html#l00493">twihs_slave_init()</a>, <a class="el" href="twihs_8c_source.html#l00531">twihs_slave_read()</a>, and <a class="el" href="twihs_8c_source.html#l00562">twihs_slave_write()</a>.</p>

</div>
</div>
<a id="a1f0b68948d1c41cf3296d10c174cd684" name="a1f0b68948d1c41cf3296d10c174cd684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0b68948d1c41cf3296d10c174cd684">&#9670;&#160;</a></span>TWIHS_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_SWMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x4C) SleepWalking Matching Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00063">63</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a08ddcbb2199973a689073a4a70ab17a4" name="a08ddcbb2199973a689073a4a70ab17a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ddcbb2199973a689073a4a70ab17a4">&#9670;&#160;</a></span>TWIHS_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Twihs::TWIHS_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0x34) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00058">58</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00334">twihs_master_write()</a>, <a class="el" href="twihs_8c_source.html#l00562">twihs_slave_write()</a>, and <a class="el" href="twihs_8c_source.html#l00456">twihs_write_byte()</a>.</p>

</div>
</div>
<a id="a22eaeeb6970941790d6a193af6b3b960" name="a22eaeeb6970941790d6a193af6b3b960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22eaeeb6970941790d6a193af6b3b960">&#9670;&#160;</a></span>TWIHS_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::TWIHS_VER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xFC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00070">70</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

</div>
</div>
<a id="a67d57414fda24d9a6c55bca2853acada" name="a67d57414fda24d9a6c55bca2853acada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d57414fda24d9a6c55bca2853acada">&#9670;&#160;</a></span>TWIHS_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Twihs::TWIHS_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xE4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00067">67</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00624">twihs_set_write_protection()</a>.</p>

</div>
</div>
<a id="acfb352af71076e6cd58c6ea4472fb53b" name="acfb352af71076e6cd58c6ea4472fb53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb352af71076e6cd58c6ea4472fb53b">&#9670;&#160;</a></span>TWIHS_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Twihs::TWIHS_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twihs.html" title="Twihs hardware registers.">Twihs</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html#l00068">68</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2twihs_8h_source.html">utils/cmsis/same70/include/component/twihs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="twihs_8c_source.html#l00639">twihs_read_write_protection_status()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
