{"position": "R & D Engineer", "company": "Intel Corporation", "profiles": ["Summary I am an enthusiastic programmer and enjoy breaking down complex problems and solving them in a simple and efficient way.  \n \nI am a logical thinker and have a keen eye for problem solving Specialties:C#, .Net Framework, Python, C++, Matlab \nAutomation Test Engineering \nSoftware Security Testing \nSoftware design and programming Summary I am an enthusiastic programmer and enjoy breaking down complex problems and solving them in a simple and efficient way.  \n \nI am a logical thinker and have a keen eye for problem solving Specialties:C#, .Net Framework, Python, C++, Matlab \nAutomation Test Engineering \nSoftware Security Testing \nSoftware design and programming I am an enthusiastic programmer and enjoy breaking down complex problems and solving them in a simple and efficient way.  \n \nI am a logical thinker and have a keen eye for problem solving Specialties:C#, .Net Framework, Python, C++, Matlab \nAutomation Test Engineering \nSoftware Security Testing \nSoftware design and programming I am an enthusiastic programmer and enjoy breaking down complex problems and solving them in a simple and efficient way.  \n \nI am a logical thinker and have a keen eye for problem solving Specialties:C#, .Net Framework, Python, C++, Matlab \nAutomation Test Engineering \nSoftware Security Testing \nSoftware design and programming Experience Software Application Developer XtremIO March 2014  \u2013 Present (1 year 6 months) I am currently developing an automation platform for XtremIO. besides working as part of the framework team I am also developing an advanced UI using angularjs that directly interfaces with the automation framewok Automation R & D Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Israel C# Automation Testing Infrastructure \nWMI, SQL, ActiveDirectory, DNS, DHCP, CA Integration Programmer and Network Administrator Israeli Defense Force October 2010  \u2013  April 2011  (7 months) Development of network tools in C# (WinForms) and .Net 4 \nNetwork administration and support of over 100 users Automation Engineer modu July 2009  \u2013  October 2010  (1 year 4 months) Responsibilities:  \n \n \nDesign, Debugging and maintenance of automation tests using in-house automation platform (python) \n \nDesign of automation tools (c#) to assist the QA and Automation department Thesis Student University of Cape Town July 2008  \u2013  October 2008  (4 months) Final Year Thesis on HyperSpectral Imaging. \nTasks included:  \nSoftware design to initialize and control digital imaging camera \nAlgorithms development to filter and manipulate captured images \nMatlab code for computation \nData analysis \nHardware review and writeup Junior Software Developer Olrac November 2007  \u2013  January 2008  (3 months) Development of SQL database to manage client information in MySQL and front-end UI in Delphi mapping clients to 3D GPS map. Cape Town Chairperson Bnei Akiva South Africa 2005  \u2013  2007  (2 years) Software Application Developer XtremIO March 2014  \u2013 Present (1 year 6 months) I am currently developing an automation platform for XtremIO. besides working as part of the framework team I am also developing an advanced UI using angularjs that directly interfaces with the automation framewok Software Application Developer XtremIO March 2014  \u2013 Present (1 year 6 months) I am currently developing an automation platform for XtremIO. besides working as part of the framework team I am also developing an advanced UI using angularjs that directly interfaces with the automation framewok Automation R & D Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Israel C# Automation Testing Infrastructure \nWMI, SQL, ActiveDirectory, DNS, DHCP, CA Integration Automation R & D Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Israel C# Automation Testing Infrastructure \nWMI, SQL, ActiveDirectory, DNS, DHCP, CA Integration Programmer and Network Administrator Israeli Defense Force October 2010  \u2013  April 2011  (7 months) Development of network tools in C# (WinForms) and .Net 4 \nNetwork administration and support of over 100 users Programmer and Network Administrator Israeli Defense Force October 2010  \u2013  April 2011  (7 months) Development of network tools in C# (WinForms) and .Net 4 \nNetwork administration and support of over 100 users Automation Engineer modu July 2009  \u2013  October 2010  (1 year 4 months) Responsibilities:  \n \n \nDesign, Debugging and maintenance of automation tests using in-house automation platform (python) \n \nDesign of automation tools (c#) to assist the QA and Automation department Automation Engineer modu July 2009  \u2013  October 2010  (1 year 4 months) Responsibilities:  \n \n \nDesign, Debugging and maintenance of automation tests using in-house automation platform (python) \n \nDesign of automation tools (c#) to assist the QA and Automation department Thesis Student University of Cape Town July 2008  \u2013  October 2008  (4 months) Final Year Thesis on HyperSpectral Imaging. \nTasks included:  \nSoftware design to initialize and control digital imaging camera \nAlgorithms development to filter and manipulate captured images \nMatlab code for computation \nData analysis \nHardware review and writeup Thesis Student University of Cape Town July 2008  \u2013  October 2008  (4 months) Final Year Thesis on HyperSpectral Imaging. \nTasks included:  \nSoftware design to initialize and control digital imaging camera \nAlgorithms development to filter and manipulate captured images \nMatlab code for computation \nData analysis \nHardware review and writeup Junior Software Developer Olrac November 2007  \u2013  January 2008  (3 months) Development of SQL database to manage client information in MySQL and front-end UI in Delphi mapping clients to 3D GPS map. Junior Software Developer Olrac November 2007  \u2013  January 2008  (3 months) Development of SQL database to manage client information in MySQL and front-end UI in Delphi mapping clients to 3D GPS map. Cape Town Chairperson Bnei Akiva South Africa 2005  \u2013  2007  (2 years) Cape Town Chairperson Bnei Akiva South Africa 2005  \u2013  2007  (2 years) Languages Hebrew Hebrew Hebrew Skills C# Python Automation AngularJS Django JavaScript Bootstrap HTML5 Software Engineering Programming Skills  C# Python Automation AngularJS Django JavaScript Bootstrap HTML5 Software Engineering Programming C# Python Automation AngularJS Django JavaScript Bootstrap HTML5 Software Engineering Programming C# Python Automation AngularJS Django JavaScript Bootstrap HTML5 Software Engineering Programming Education University of Cape Town BSc Electrical & Computer Engineering,  Software Design & Programming , Telecommunications, Data Networks, Embedded Systems,  DSP 2004  \u2013 2008 Technical Training at the Cape Peninsula University of Technology 2004  \u2013 2004 CAD Design, lathe work, welding & pneumatics University of Cape Town BSc Electrical & Computer Engineering,  Software Design & Programming , Telecommunications, Data Networks, Embedded Systems,  DSP 2004  \u2013 2008 University of Cape Town BSc Electrical & Computer Engineering,  Software Design & Programming , Telecommunications, Data Networks, Embedded Systems,  DSP 2004  \u2013 2008 University of Cape Town BSc Electrical & Computer Engineering,  Software Design & Programming , Telecommunications, Data Networks, Embedded Systems,  DSP 2004  \u2013 2008 Technical Training at the Cape Peninsula University of Technology 2004  \u2013 2004 CAD Design, lathe work, welding & pneumatics Technical Training at the Cape Peninsula University of Technology 2004  \u2013 2004 CAD Design, lathe work, welding & pneumatics Technical Training at the Cape Peninsula University of Technology 2004  \u2013 2004 CAD Design, lathe work, welding & pneumatics ", "Experience Test R & D Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Equipment Specialist Intel Corporation August 2005  \u2013  October 2013  (8 years 3 months) Test R & D Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Test R & D Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Equipment Specialist Intel Corporation August 2005  \u2013  October 2013  (8 years 3 months) Equipment Specialist Intel Corporation August 2005  \u2013  October 2013  (8 years 3 months) Languages English English English Skills Team Building Team Leadership Teamwork Business Strategy Accounting Troubleshooting Electrical Engineering Electrical... Management Project Management Test Equipment Preventive Maintenance Maintenance Management Testing Supervisory Skills Organizational... Lean Manufacturing Computers See 3+ \u00a0 \u00a0 See less Skills  Team Building Team Leadership Teamwork Business Strategy Accounting Troubleshooting Electrical Engineering Electrical... Management Project Management Test Equipment Preventive Maintenance Maintenance Management Testing Supervisory Skills Organizational... Lean Manufacturing Computers See 3+ \u00a0 \u00a0 See less Team Building Team Leadership Teamwork Business Strategy Accounting Troubleshooting Electrical Engineering Electrical... Management Project Management Test Equipment Preventive Maintenance Maintenance Management Testing Supervisory Skills Organizational... Lean Manufacturing Computers See 3+ \u00a0 \u00a0 See less Team Building Team Leadership Teamwork Business Strategy Accounting Troubleshooting Electrical Engineering Electrical... Management Project Management Test Equipment Preventive Maintenance Maintenance Management Testing Supervisory Skills Organizational... Lean Manufacturing Computers See 3+ \u00a0 \u00a0 See less Education Ottawa University-Phoenix Master of Business Administration (MBA),  Business Administration , Management and Operations 2012  \u2013 2013 University of Massachusetts Lowell Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 National Associate of Black Engineers Ottawa University-Phoenix Master of Business Administration (MBA),  Business Administration , Management and Operations 2012  \u2013 2013 Ottawa University-Phoenix Master of Business Administration (MBA),  Business Administration , Management and Operations 2012  \u2013 2013 Ottawa University-Phoenix Master of Business Administration (MBA),  Business Administration , Management and Operations 2012  \u2013 2013 University of Massachusetts Lowell Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 National Associate of Black Engineers University of Massachusetts Lowell Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 National Associate of Black Engineers University of Massachusetts Lowell Bachelor of Science (BS),  Electrical and Electronics Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 National Associate of Black Engineers ", "Summary I taught Mathematics, Statistics and Computer Science Classes at College/University and High school level. Also, I worked as a prominent researcher in Computational Mathematics and Engineering at prestigious universities. My research goal is to develop computationally efficient and mathematically rigorous models and algorithms for simulation of complex systems and networks. Specialties:My research areas include Supply Chain Modeling, Numerical Analysis, Computational Hyperbolic, Elliptic, Parabolic Partial Differential Equations, and Mathematical Statistics; as well as Circuits, Communication Networks, Channel Coding, and Wireless Communications from my Master\u2019s background. Summary I taught Mathematics, Statistics and Computer Science Classes at College/University and High school level. Also, I worked as a prominent researcher in Computational Mathematics and Engineering at prestigious universities. My research goal is to develop computationally efficient and mathematically rigorous models and algorithms for simulation of complex systems and networks. Specialties:My research areas include Supply Chain Modeling, Numerical Analysis, Computational Hyperbolic, Elliptic, Parabolic Partial Differential Equations, and Mathematical Statistics; as well as Circuits, Communication Networks, Channel Coding, and Wireless Communications from my Master\u2019s background. I taught Mathematics, Statistics and Computer Science Classes at College/University and High school level. Also, I worked as a prominent researcher in Computational Mathematics and Engineering at prestigious universities. My research goal is to develop computationally efficient and mathematically rigorous models and algorithms for simulation of complex systems and networks. Specialties:My research areas include Supply Chain Modeling, Numerical Analysis, Computational Hyperbolic, Elliptic, Parabolic Partial Differential Equations, and Mathematical Statistics; as well as Circuits, Communication Networks, Channel Coding, and Wireless Communications from my Master\u2019s background. I taught Mathematics, Statistics and Computer Science Classes at College/University and High school level. Also, I worked as a prominent researcher in Computational Mathematics and Engineering at prestigious universities. My research goal is to develop computationally efficient and mathematically rigorous models and algorithms for simulation of complex systems and networks. Specialties:My research areas include Supply Chain Modeling, Numerical Analysis, Computational Hyperbolic, Elliptic, Parabolic Partial Differential Equations, and Mathematical Statistics; as well as Circuits, Communication Networks, Channel Coding, and Wireless Communications from my Master\u2019s background. Experience Test R & D Engineer Intel Corporation August 2015  \u2013 Present (1 month) Chandler, AZ Developing state-of-the-art test interface units on printed circuit boards to be able to test Intel chips. Process TD Engineer Intel April 2010  \u2013  July 2015  (5 years 4 months) Chandler, AZ Developing state-of-the-art process control systems to analyze the stability of the tools and also integrating image analysis algorithms and software with image acquisition hardware to accurately find product defects during high volume manufacturing. Mathematics and Statistics Instructor Nevada State College January 2010  \u2013  March 2010  (3 months) Teaching freshman Mathematics and Statistics courses. Postdoctoral Scholar UCLA Institute for Pure and Applied Mathematics January 2009  \u2013  August 2009  (8 months) Worked as a researcher on Computational Mathematics. Teaching/Research Associate Arizona State University January 2004  \u2013  December 2008  (5 years) Doing research on Computational Mathematics and teaching/grading in freshmen Mathematics courses. Test R & D Engineer Intel Corporation August 2015  \u2013 Present (1 month) Chandler, AZ Developing state-of-the-art test interface units on printed circuit boards to be able to test Intel chips. Test R & D Engineer Intel Corporation August 2015  \u2013 Present (1 month) Chandler, AZ Developing state-of-the-art test interface units on printed circuit boards to be able to test Intel chips. Process TD Engineer Intel April 2010  \u2013  July 2015  (5 years 4 months) Chandler, AZ Developing state-of-the-art process control systems to analyze the stability of the tools and also integrating image analysis algorithms and software with image acquisition hardware to accurately find product defects during high volume manufacturing. Process TD Engineer Intel April 2010  \u2013  July 2015  (5 years 4 months) Chandler, AZ Developing state-of-the-art process control systems to analyze the stability of the tools and also integrating image analysis algorithms and software with image acquisition hardware to accurately find product defects during high volume manufacturing. Mathematics and Statistics Instructor Nevada State College January 2010  \u2013  March 2010  (3 months) Teaching freshman Mathematics and Statistics courses. Mathematics and Statistics Instructor Nevada State College January 2010  \u2013  March 2010  (3 months) Teaching freshman Mathematics and Statistics courses. Postdoctoral Scholar UCLA Institute for Pure and Applied Mathematics January 2009  \u2013  August 2009  (8 months) Worked as a researcher on Computational Mathematics. Postdoctoral Scholar UCLA Institute for Pure and Applied Mathematics January 2009  \u2013  August 2009  (8 months) Worked as a researcher on Computational Mathematics. Teaching/Research Associate Arizona State University January 2004  \u2013  December 2008  (5 years) Doing research on Computational Mathematics and teaching/grading in freshmen Mathematics courses. Teaching/Research Associate Arizona State University January 2004  \u2013  December 2008  (5 years) Doing research on Computational Mathematics and teaching/grading in freshmen Mathematics courses. Languages English Native or bilingual proficiency Turkish Native or bilingual proficiency English Native or bilingual proficiency Turkish Native or bilingual proficiency English Native or bilingual proficiency Turkish Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Numerical Analysis Network Communications Circuits Matlab Machine Learning Statistics Algorithms C Simulations C++ Mathematica Physics Labview VHDL Simulink Python Pattern Recognition Experimentation Verilog Mathematical Modeling LaTeX Digital Signal... Wireless Computer Science Image Processing Fortran Characterization Pspice Artificial Intelligence Semiconductors Signal Processing Spectroscopy R Embedded Systems Perl Six Sigma Nanotechnology Project Management Data Mining Data Analysis Computer Vision Green Belt Design of Experiments VLSI AFM Thin Films Photonics JMP CMOS IC See 35+ \u00a0 \u00a0 See less Skills  Numerical Analysis Network Communications Circuits Matlab Machine Learning Statistics Algorithms C Simulations C++ Mathematica Physics Labview VHDL Simulink Python Pattern Recognition Experimentation Verilog Mathematical Modeling LaTeX Digital Signal... Wireless Computer Science Image Processing Fortran Characterization Pspice Artificial Intelligence Semiconductors Signal Processing Spectroscopy R Embedded Systems Perl Six Sigma Nanotechnology Project Management Data Mining Data Analysis Computer Vision Green Belt Design of Experiments VLSI AFM Thin Films Photonics JMP CMOS IC See 35+ \u00a0 \u00a0 See less Numerical Analysis Network Communications Circuits Matlab Machine Learning Statistics Algorithms C Simulations C++ Mathematica Physics Labview VHDL Simulink Python Pattern Recognition Experimentation Verilog Mathematical Modeling LaTeX Digital Signal... Wireless Computer Science Image Processing Fortran Characterization Pspice Artificial Intelligence Semiconductors Signal Processing Spectroscopy R Embedded Systems Perl Six Sigma Nanotechnology Project Management Data Mining Data Analysis Computer Vision Green Belt Design of Experiments VLSI AFM Thin Films Photonics JMP CMOS IC See 35+ \u00a0 \u00a0 See less Numerical Analysis Network Communications Circuits Matlab Machine Learning Statistics Algorithms C Simulations C++ Mathematica Physics Labview VHDL Simulink Python Pattern Recognition Experimentation Verilog Mathematical Modeling LaTeX Digital Signal... Wireless Computer Science Image Processing Fortran Characterization Pspice Artificial Intelligence Semiconductors Signal Processing Spectroscopy R Embedded Systems Perl Six Sigma Nanotechnology Project Management Data Mining Data Analysis Computer Vision Green Belt Design of Experiments VLSI AFM Thin Films Photonics JMP CMOS IC See 35+ \u00a0 \u00a0 See less Education University of California, Los Angeles Postdoc,  Applied Mathematics 2009  \u2013 2009 Activities and Societies:\u00a0 Doing research on computational mathematics. Arizona State University PhD,  Mathematics and Statistics 2004  \u2013 2008 Arizona State University Master's,  Electrical Engineering 2002  \u2013 2003 Istanbul Technical University Bachelor of Science,  Electronics and Communications Engineering 1998  \u2013 2002 University of California, Los Angeles Postdoc,  Applied Mathematics 2009  \u2013 2009 Activities and Societies:\u00a0 Doing research on computational mathematics. University of California, Los Angeles Postdoc,  Applied Mathematics 2009  \u2013 2009 Activities and Societies:\u00a0 Doing research on computational mathematics. University of California, Los Angeles Postdoc,  Applied Mathematics 2009  \u2013 2009 Activities and Societies:\u00a0 Doing research on computational mathematics. Arizona State University PhD,  Mathematics and Statistics 2004  \u2013 2008 Arizona State University PhD,  Mathematics and Statistics 2004  \u2013 2008 Arizona State University PhD,  Mathematics and Statistics 2004  \u2013 2008 Arizona State University Master's,  Electrical Engineering 2002  \u2013 2003 Arizona State University Master's,  Electrical Engineering 2002  \u2013 2003 Arizona State University Master's,  Electrical Engineering 2002  \u2013 2003 Istanbul Technical University Bachelor of Science,  Electronics and Communications Engineering 1998  \u2013 2002 Istanbul Technical University Bachelor of Science,  Electronics and Communications Engineering 1998  \u2013 2002 Istanbul Technical University Bachelor of Science,  Electronics and Communications Engineering 1998  \u2013 2002 Honors & Awards Additional Honors & Awards Most Professional teaching assistant award during training in Summer 2005 at Arizona State University. Additional Honors & Awards Most Professional teaching assistant award during training in Summer 2005 at Arizona State University. Additional Honors & Awards Most Professional teaching assistant award during training in Summer 2005 at Arizona State University. Additional Honors & Awards Most Professional teaching assistant award during training in Summer 2005 at Arizona State University. ", "Experience R & D Engineer Intel Corporation March 1994  \u2013  June 2012  (18 years 4 months) R & D Engineer Intel Corporation March 1994  \u2013  June 2012  (18 years 4 months) R & D Engineer Intel Corporation March 1994  \u2013  June 2012  (18 years 4 months) Skills Common Sense Business Asset New Business... Integrity Managed Hosting Business Services Partnerships Goal Oriented Information Systems Emerging Technologies Business Acumen Result Oriented Order Fulfillment Future Trends Reliability Skilled Labor Intelligent Agents Helping Clients Succeed Adaptation Thinking Outside The Box Inspiration Diligent Feedback Situation Analysis Organizational... Data Driven Testing Accountability Patience Running Open Minded Shares Personal Finance Balance Ethics Social Influence Friendly Personality Intelligence Determination Calm Self-driven Debate Professional Experience Speech Compassion State Politics Self-confidence Always Punctual Team Spirit Ownership See 35+ \u00a0 \u00a0 See less Skills  Common Sense Business Asset New Business... Integrity Managed Hosting Business Services Partnerships Goal Oriented Information Systems Emerging Technologies Business Acumen Result Oriented Order Fulfillment Future Trends Reliability Skilled Labor Intelligent Agents Helping Clients Succeed Adaptation Thinking Outside The Box Inspiration Diligent Feedback Situation Analysis Organizational... Data Driven Testing Accountability Patience Running Open Minded Shares Personal Finance Balance Ethics Social Influence Friendly Personality Intelligence Determination Calm Self-driven Debate Professional Experience Speech Compassion State Politics Self-confidence Always Punctual Team Spirit Ownership See 35+ \u00a0 \u00a0 See less Common Sense Business Asset New Business... Integrity Managed Hosting Business Services Partnerships Goal Oriented Information Systems Emerging Technologies Business Acumen Result Oriented Order Fulfillment Future Trends Reliability Skilled Labor Intelligent Agents Helping Clients Succeed Adaptation Thinking Outside The Box Inspiration Diligent Feedback Situation Analysis Organizational... Data Driven Testing Accountability Patience Running Open Minded Shares Personal Finance Balance Ethics Social Influence Friendly Personality Intelligence Determination Calm Self-driven Debate Professional Experience Speech Compassion State Politics Self-confidence Always Punctual Team Spirit Ownership See 35+ \u00a0 \u00a0 See less Common Sense Business Asset New Business... Integrity Managed Hosting Business Services Partnerships Goal Oriented Information Systems Emerging Technologies Business Acumen Result Oriented Order Fulfillment Future Trends Reliability Skilled Labor Intelligent Agents Helping Clients Succeed Adaptation Thinking Outside The Box Inspiration Diligent Feedback Situation Analysis Organizational... Data Driven Testing Accountability Patience Running Open Minded Shares Personal Finance Balance Ethics Social Influence Friendly Personality Intelligence Determination Calm Self-driven Debate Professional Experience Speech Compassion State Politics Self-confidence Always Punctual Team Spirit Ownership See 35+ \u00a0 \u00a0 See less Education M.I.T. Master of Engineering (MEng),  Computer Engineering 1990  \u2013 1994 hard knocks 1976  \u2013 1988 M.I.T. Master of Engineering (MEng),  Computer Engineering 1990  \u2013 1994 M.I.T. Master of Engineering (MEng),  Computer Engineering 1990  \u2013 1994 M.I.T. Master of Engineering (MEng),  Computer Engineering 1990  \u2013 1994 hard knocks 1976  \u2013 1988 hard knocks 1976  \u2013 1988 hard knocks 1976  \u2013 1988 ", "Skills ASIC Semiconductors SoC IC Mixed Signal CMOS Semiconductor Industry SERDES Embedded Systems EDA Product Marketing Technical Marketing Analog Circuit Design FPGA Integrated Circuit... Hardware Architecture See 2+ \u00a0 \u00a0 See less Skills  ASIC Semiconductors SoC IC Mixed Signal CMOS Semiconductor Industry SERDES Embedded Systems EDA Product Marketing Technical Marketing Analog Circuit Design FPGA Integrated Circuit... Hardware Architecture See 2+ \u00a0 \u00a0 See less ASIC Semiconductors SoC IC Mixed Signal CMOS Semiconductor Industry SERDES Embedded Systems EDA Product Marketing Technical Marketing Analog Circuit Design FPGA Integrated Circuit... Hardware Architecture See 2+ \u00a0 \u00a0 See less ASIC Semiconductors SoC IC Mixed Signal CMOS Semiconductor Industry SERDES Embedded Systems EDA Product Marketing Technical Marketing Analog Circuit Design FPGA Integrated Circuit... Hardware Architecture See 2+ \u00a0 \u00a0 See less Honors & Awards ", "Experience Test R & D Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Application Engineer Forbes Marshall June 2007  \u2013  July 2008  (1 year 2 months) Embedded Engineer ISRO January 2006  \u2013  June 2006  (6 months) Test R & D Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Test R & D Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Application Engineer Forbes Marshall June 2007  \u2013  July 2008  (1 year 2 months) Application Engineer Forbes Marshall June 2007  \u2013  July 2008  (1 year 2 months) Embedded Engineer ISRO January 2006  \u2013  June 2006  (6 months) Embedded Engineer ISRO January 2006  \u2013  June 2006  (6 months) Languages English Hindi Gujarati English Hindi Gujarati English Hindi Gujarati Skills Computer Architecture Testers Timing Signal Integrity Microcontrollers VLSI Perl Script TCL Static Timing Analysis Test Automation Regression Testing Test Driven Development PCB design VHDL Verilog System Verilog Process Automation Functional Verification Advanced Process Control Visual C++ Visual C# Digital Circuit Design SystemVerilog PCIe ModelSim Logic Design RTL design RTL coding ASIC DFT Cadence Virtuoso Perl See 17+ \u00a0 \u00a0 See less Skills  Computer Architecture Testers Timing Signal Integrity Microcontrollers VLSI Perl Script TCL Static Timing Analysis Test Automation Regression Testing Test Driven Development PCB design VHDL Verilog System Verilog Process Automation Functional Verification Advanced Process Control Visual C++ Visual C# Digital Circuit Design SystemVerilog PCIe ModelSim Logic Design RTL design RTL coding ASIC DFT Cadence Virtuoso Perl See 17+ \u00a0 \u00a0 See less Computer Architecture Testers Timing Signal Integrity Microcontrollers VLSI Perl Script TCL Static Timing Analysis Test Automation Regression Testing Test Driven Development PCB design VHDL Verilog System Verilog Process Automation Functional Verification Advanced Process Control Visual C++ Visual C# Digital Circuit Design SystemVerilog PCIe ModelSim Logic Design RTL design RTL coding ASIC DFT Cadence Virtuoso Perl See 17+ \u00a0 \u00a0 See less Computer Architecture Testers Timing Signal Integrity Microcontrollers VLSI Perl Script TCL Static Timing Analysis Test Automation Regression Testing Test Driven Development PCB design VHDL Verilog System Verilog Process Automation Functional Verification Advanced Process Control Visual C++ Visual C# Digital Circuit Design SystemVerilog PCIe ModelSim Logic Design RTL design RTL coding ASIC DFT Cadence Virtuoso Perl See 17+ \u00a0 \u00a0 See less Education South Gujarat University Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 2003  \u2013 2007 California State University-Sacramento South Gujarat University Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 2003  \u2013 2007 South Gujarat University Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 2003  \u2013 2007 South Gujarat University Bachelor of Engineering (B.E.),  Electronics and Communications Engineering 2003  \u2013 2007 California State University-Sacramento California State University-Sacramento California State University-Sacramento ", "Summary One and a half years of experience in Sort Test technology Development (STTD) Pathfinding and 5 years of experience in FAB process engineering, strong technical background in Chemical Engineering and Materials Science, strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment, highly motivated and self-directed, excellent written and verbal communication skills. Summary One and a half years of experience in Sort Test technology Development (STTD) Pathfinding and 5 years of experience in FAB process engineering, strong technical background in Chemical Engineering and Materials Science, strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment, highly motivated and self-directed, excellent written and verbal communication skills. One and a half years of experience in Sort Test technology Development (STTD) Pathfinding and 5 years of experience in FAB process engineering, strong technical background in Chemical Engineering and Materials Science, strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment, highly motivated and self-directed, excellent written and verbal communication skills. One and a half years of experience in Sort Test technology Development (STTD) Pathfinding and 5 years of experience in FAB process engineering, strong technical background in Chemical Engineering and Materials Science, strong technical problem solving and data analysis skill, flexible, excellent team player, proven ability to work in a time critical and fast paced environment, highly motivated and self-directed, excellent written and verbal communication skills. Experience Test R & D Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Hillsboro, OR Develope equipment and processes to enable next generation test technology. Responsibilities include technology path-finding, design material gathering, development of test strategy, resolving design and implementation issues, performing testability and fault coverage analysis, meeting product quality and reliability requirements and updating test/fixture as needed through product life cycle for high volume manufacturing. Senior Process Engineer Intel Corporation October 2008  \u2013  December 2013  (5 years 3 months) Aloha, Oregon 97007, USA Analysis of process issues and drive to solution, summarize data sets for technical and nontechnical audiences. Responsible for module and process instrument ownership, process instrument preventative maintenance, management of troubleshooting activities, regular monitoring of tool and process performance, defect analysis and reduction. Also, responsible for project ownership for improvements in safety, yield, cost, and improved manufacturability. Post-doctoral fellow & Graduate Research Assistant Wayne State University May 2004  \u2013  October 2008  (4 years 6 months) Greater Detroit Area Materials characterizations using mainly Scanning electron microscopy (SEM), X-ray photoelectron spectroscopy (XPS) and Atomic force microscopy (AFM); designed experiments and performed chemical analysis and failure analysis of laser micro-joints of polymer with metals/glass; trained undergraduate and graduate students working on related projects; supported cross-functional university team by conducting experiments and data analysis and supported in obtaining research grant. Test R & D Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Hillsboro, OR Develope equipment and processes to enable next generation test technology. Responsibilities include technology path-finding, design material gathering, development of test strategy, resolving design and implementation issues, performing testability and fault coverage analysis, meeting product quality and reliability requirements and updating test/fixture as needed through product life cycle for high volume manufacturing. Test R & D Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) Hillsboro, OR Develope equipment and processes to enable next generation test technology. Responsibilities include technology path-finding, design material gathering, development of test strategy, resolving design and implementation issues, performing testability and fault coverage analysis, meeting product quality and reliability requirements and updating test/fixture as needed through product life cycle for high volume manufacturing. Senior Process Engineer Intel Corporation October 2008  \u2013  December 2013  (5 years 3 months) Aloha, Oregon 97007, USA Analysis of process issues and drive to solution, summarize data sets for technical and nontechnical audiences. Responsible for module and process instrument ownership, process instrument preventative maintenance, management of troubleshooting activities, regular monitoring of tool and process performance, defect analysis and reduction. Also, responsible for project ownership for improvements in safety, yield, cost, and improved manufacturability. Senior Process Engineer Intel Corporation October 2008  \u2013  December 2013  (5 years 3 months) Aloha, Oregon 97007, USA Analysis of process issues and drive to solution, summarize data sets for technical and nontechnical audiences. Responsible for module and process instrument ownership, process instrument preventative maintenance, management of troubleshooting activities, regular monitoring of tool and process performance, defect analysis and reduction. Also, responsible for project ownership for improvements in safety, yield, cost, and improved manufacturability. Post-doctoral fellow & Graduate Research Assistant Wayne State University May 2004  \u2013  October 2008  (4 years 6 months) Greater Detroit Area Materials characterizations using mainly Scanning electron microscopy (SEM), X-ray photoelectron spectroscopy (XPS) and Atomic force microscopy (AFM); designed experiments and performed chemical analysis and failure analysis of laser micro-joints of polymer with metals/glass; trained undergraduate and graduate students working on related projects; supported cross-functional university team by conducting experiments and data analysis and supported in obtaining research grant. Post-doctoral fellow & Graduate Research Assistant Wayne State University May 2004  \u2013  October 2008  (4 years 6 months) Greater Detroit Area Materials characterizations using mainly Scanning electron microscopy (SEM), X-ray photoelectron spectroscopy (XPS) and Atomic force microscopy (AFM); designed experiments and performed chemical analysis and failure analysis of laser micro-joints of polymer with metals/glass; trained undergraduate and graduate students working on related projects; supported cross-functional university team by conducting experiments and data analysis and supported in obtaining research grant. Languages English Full professional proficiency Bangla Full professional proficiency English Full professional proficiency Bangla Full professional proficiency English Full professional proficiency Bangla Full professional proficiency Full professional proficiency Full professional proficiency Skills JMP Characterization Design of Experiments AFM Scanning Electron... Semiconductor Industry Photolithography Materials Science Polymers Sputtering Simulations Thin Films Publishing Device Characterization Etching CVD Spectroscopy Nanotechnology Lithography Semiconductors Chemical Engineering Social Networking Social Media See 8+ \u00a0 \u00a0 See less Skills  JMP Characterization Design of Experiments AFM Scanning Electron... Semiconductor Industry Photolithography Materials Science Polymers Sputtering Simulations Thin Films Publishing Device Characterization Etching CVD Spectroscopy Nanotechnology Lithography Semiconductors Chemical Engineering Social Networking Social Media See 8+ \u00a0 \u00a0 See less JMP Characterization Design of Experiments AFM Scanning Electron... Semiconductor Industry Photolithography Materials Science Polymers Sputtering Simulations Thin Films Publishing Device Characterization Etching CVD Spectroscopy Nanotechnology Lithography Semiconductors Chemical Engineering Social Networking Social Media See 8+ \u00a0 \u00a0 See less JMP Characterization Design of Experiments AFM Scanning Electron... Semiconductor Industry Photolithography Materials Science Polymers Sputtering Simulations Thin Films Publishing Device Characterization Etching CVD Spectroscopy Nanotechnology Lithography Semiconductors Chemical Engineering Social Networking Social Media See 8+ \u00a0 \u00a0 See less Education Wayne State University Ph. D.,  Chemical Engineering 2002  \u2013 2007 Bangladesh University of Engineering and Technology Bachelor of Science (BSc),  Chemical Engineering 1996  \u2013 2001 Wayne State University Ph. D.,  Chemical Engineering 2002  \u2013 2007 Wayne State University Ph. D.,  Chemical Engineering 2002  \u2013 2007 Wayne State University Ph. D.,  Chemical Engineering 2002  \u2013 2007 Bangladesh University of Engineering and Technology Bachelor of Science (BSc),  Chemical Engineering 1996  \u2013 2001 Bangladesh University of Engineering and Technology Bachelor of Science (BSc),  Chemical Engineering 1996  \u2013 2001 Bangladesh University of Engineering and Technology Bachelor of Science (BSc),  Chemical Engineering 1996  \u2013 2001 Honors & Awards Government Merit Award Bangladesh Government 1992 Outstanding result in public examination (Secondary School Certificate). Government Merit Award Bangladesh Government 1992 Outstanding result in public examination (Secondary School Certificate). Government Merit Award Bangladesh Government 1992 Outstanding result in public examination (Secondary School Certificate). Government Merit Award Bangladesh Government 1992 Outstanding result in public examination (Secondary School Certificate). ", "Experience Test R & D Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Oregon Test R & D Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Oregon Test R & D Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Oregon Skills C++ C Matlab Microsoft Office VHDL Java HTML Programming Microsoft Word Skills  C++ C Matlab Microsoft Office VHDL Java HTML Programming Microsoft Word C++ C Matlab Microsoft Office VHDL Java HTML Programming Microsoft Word C++ C Matlab Microsoft Office VHDL Java HTML Programming Microsoft Word Education University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering 2013  \u2013 2014 Vidyalankar Institute Of Technology Bachelor\u2019s Degree,  Electronics Engineering 2008  \u2013 2012 University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering 2013  \u2013 2014 University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering 2013  \u2013 2014 University of Southern California Master of Science (M.S.),  Electrical and Electronics Engineering 2013  \u2013 2014 Vidyalankar Institute Of Technology Bachelor\u2019s Degree,  Electronics Engineering 2008  \u2013 2012 Vidyalankar Institute Of Technology Bachelor\u2019s Degree,  Electronics Engineering 2008  \u2013 2012 Vidyalankar Institute Of Technology Bachelor\u2019s Degree,  Electronics Engineering 2008  \u2013 2012 ", "Experience Project/Program Manager Intel Corporation January 2010  \u2013 Present (5 years 8 months) Software Engineer Intel Corporation January 2007  \u2013  December 2009  (3 years) Test R & D Engineer Intel Corporation August 2004  \u2013  December 2006  (2 years 5 months) Project/Program Manager Intel Corporation January 2010  \u2013 Present (5 years 8 months) Project/Program Manager Intel Corporation January 2010  \u2013 Present (5 years 8 months) Software Engineer Intel Corporation January 2007  \u2013  December 2009  (3 years) Software Engineer Intel Corporation January 2007  \u2013  December 2009  (3 years) Test R & D Engineer Intel Corporation August 2004  \u2013  December 2006  (2 years 5 months) Test R & D Engineer Intel Corporation August 2004  \u2013  December 2006  (2 years 5 months) Education University of Pune 1998  \u2013 2002 University of Pune 1998  \u2013 2002 University of Pune 1998  \u2013 2002 University of Pune 1998  \u2013 2002 ", "Experience Software Architect Intel Corporation April 2010  \u2013 Present (5 years 5 months) Beijing City, China \u2022\tProject: Intel Micro Runtime / Intel TEE (Trusted Execution Engine) \n\u2022\tRole: Software Architect Senior R/D Engineer Intel Corporation March 2009  \u2013  March 2010  (1 year 1 month) Beijing City, China \u2022\tProject: Android Dalvik - Precise GC Support \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: At that time Dalvik\u2019s default GC was a conservative one. This project is to implement the precise GC support in verification and interpreter, so that GC root set enumeration could be precise. \n\u2022\tMy duty: Design and implement the precise GC mechanism in Dalvik. \n \n\u2022\tProject: Android Dalvik - Generational GC \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: Dalvik\u2019s default GC is a simple mark-sweep GC based on the underlining dlmalloc. It has fragmentation and locality problems. Gen GC is to develop a more advanced GC alternative to solve these problems. \n\u2022\tMy duty: Extract the common interface for GC module; Design and implement the Gen GC in Dalvik. Gen GC is a generational GC utilizing the trace-forward and mark-compact algorithms. It achieves up to 50% performance improvement with SPECjbb2000 on simulator. Senior R/D Engineer Intel Corporation September 2008  \u2013  February 2009  (6 months) Beijing City, China \u2022\tProject: Apache Harmony - Packer GC \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: Packer is a garbage collector designed for space and time efficiency. It incorporates four key ideas: virtual spaced heap, parallel large object compactor, trend-guided space turner, and two-pass compaction. \n\u2022\tMy duty: Come up with two innovative key ideas, and be involved in another innovative key idea. Design and implement the algorithm. Summarize the key ideas into three patent proposals. Packer helps improve performance of SPECjbb2005 up to 7%. This is a significant improvement, since GC only counts for a small portion in the whole JVM. Senior R/D Engineer Intel Corporation July 2008  \u2013  September 2008  (3 months) Beijing City, China \u2022\tProject: Apache Harmony - UMM \n\u2022\tRole: Tech Lead of VM Component \n\u2022\tGoal: UMM (Unified Memory Manager) is to provide a mechanism for Harmony to manage all the native memory and managed memory used by both JVM itself and Java applications. \n\u2022\tMy duty: Investigate the various memory usage approaches and behaviors of all the components of Harmony VM; Design and implement the unified memory management mechanism to replace the original diverse memory management approaches. At the same time, direct a colleague to implement the threading system in an Intel proprietary micro JVM. Senior R/D Engineer China Mobile Research Institute December 2007  \u2013  June 2008  (7 months) Beijing City, China Ligang was a core member of the cloud computing team of CMRI. This team was responsible for providing the cloud computing infrastructure and some critical applications such as search engine. Ligang's responsibilities include analyzing the fundamental communication mechanism of Hadoop, i.e. RPC, and the core module of Hadoop: MapReduce. Senior R/D Engineer Intel Corporation July 2006  \u2013  November 2007  (1 year 5 months) Beijing City, China As a key member of the Apache Harmony VM team, Ligang made significant contributions to Harmony GC. They include: \n\u2022\tInvented and designed/implemented one of the core algorithms, the Parallel Sliding Compaction algorithm. \n\u2022\tDesigned and implemented a Generational Mark-Sweep-Compact Garbage Collector, which is the infrastructure of the Harmony concurrent GC. Harmony concurrent GC is the first one in the open source world. \n\u2022\tDesigned and implemented the Finalizer and Weak Reference sub-system. \n\u2022\tDesigned and implemented the Dynamic Fallback Switch Mechanism. \n\u2022\tRefactored the framework of Harmony GC for better extensibility. \n \nApache Harmony is an open source Java SE project, which has a great influence on the industry. For example, Android has adopted Harmony\u2019s class library as its classlib. It is mainly supported by Intel and IBM, and researchers from well-known universities in US, Canada, Australia, etc. There are also researchers involved from domestic universities and institutes. Software Architect Intel Corporation April 2010  \u2013 Present (5 years 5 months) Beijing City, China \u2022\tProject: Intel Micro Runtime / Intel TEE (Trusted Execution Engine) \n\u2022\tRole: Software Architect Software Architect Intel Corporation April 2010  \u2013 Present (5 years 5 months) Beijing City, China \u2022\tProject: Intel Micro Runtime / Intel TEE (Trusted Execution Engine) \n\u2022\tRole: Software Architect Senior R/D Engineer Intel Corporation March 2009  \u2013  March 2010  (1 year 1 month) Beijing City, China \u2022\tProject: Android Dalvik - Precise GC Support \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: At that time Dalvik\u2019s default GC was a conservative one. This project is to implement the precise GC support in verification and interpreter, so that GC root set enumeration could be precise. \n\u2022\tMy duty: Design and implement the precise GC mechanism in Dalvik. \n \n\u2022\tProject: Android Dalvik - Generational GC \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: Dalvik\u2019s default GC is a simple mark-sweep GC based on the underlining dlmalloc. It has fragmentation and locality problems. Gen GC is to develop a more advanced GC alternative to solve these problems. \n\u2022\tMy duty: Extract the common interface for GC module; Design and implement the Gen GC in Dalvik. Gen GC is a generational GC utilizing the trace-forward and mark-compact algorithms. It achieves up to 50% performance improvement with SPECjbb2000 on simulator. Senior R/D Engineer Intel Corporation March 2009  \u2013  March 2010  (1 year 1 month) Beijing City, China \u2022\tProject: Android Dalvik - Precise GC Support \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: At that time Dalvik\u2019s default GC was a conservative one. This project is to implement the precise GC support in verification and interpreter, so that GC root set enumeration could be precise. \n\u2022\tMy duty: Design and implement the precise GC mechanism in Dalvik. \n \n\u2022\tProject: Android Dalvik - Generational GC \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: Dalvik\u2019s default GC is a simple mark-sweep GC based on the underlining dlmalloc. It has fragmentation and locality problems. Gen GC is to develop a more advanced GC alternative to solve these problems. \n\u2022\tMy duty: Extract the common interface for GC module; Design and implement the Gen GC in Dalvik. Gen GC is a generational GC utilizing the trace-forward and mark-compact algorithms. It achieves up to 50% performance improvement with SPECjbb2000 on simulator. Senior R/D Engineer Intel Corporation September 2008  \u2013  February 2009  (6 months) Beijing City, China \u2022\tProject: Apache Harmony - Packer GC \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: Packer is a garbage collector designed for space and time efficiency. It incorporates four key ideas: virtual spaced heap, parallel large object compactor, trend-guided space turner, and two-pass compaction. \n\u2022\tMy duty: Come up with two innovative key ideas, and be involved in another innovative key idea. Design and implement the algorithm. Summarize the key ideas into three patent proposals. Packer helps improve performance of SPECjbb2005 up to 7%. This is a significant improvement, since GC only counts for a small portion in the whole JVM. Senior R/D Engineer Intel Corporation September 2008  \u2013  February 2009  (6 months) Beijing City, China \u2022\tProject: Apache Harmony - Packer GC \n\u2022\tRole: Researcher/Developer \n\u2022\tGoal: Packer is a garbage collector designed for space and time efficiency. It incorporates four key ideas: virtual spaced heap, parallel large object compactor, trend-guided space turner, and two-pass compaction. \n\u2022\tMy duty: Come up with two innovative key ideas, and be involved in another innovative key idea. Design and implement the algorithm. Summarize the key ideas into three patent proposals. Packer helps improve performance of SPECjbb2005 up to 7%. This is a significant improvement, since GC only counts for a small portion in the whole JVM. Senior R/D Engineer Intel Corporation July 2008  \u2013  September 2008  (3 months) Beijing City, China \u2022\tProject: Apache Harmony - UMM \n\u2022\tRole: Tech Lead of VM Component \n\u2022\tGoal: UMM (Unified Memory Manager) is to provide a mechanism for Harmony to manage all the native memory and managed memory used by both JVM itself and Java applications. \n\u2022\tMy duty: Investigate the various memory usage approaches and behaviors of all the components of Harmony VM; Design and implement the unified memory management mechanism to replace the original diverse memory management approaches. At the same time, direct a colleague to implement the threading system in an Intel proprietary micro JVM. Senior R/D Engineer Intel Corporation July 2008  \u2013  September 2008  (3 months) Beijing City, China \u2022\tProject: Apache Harmony - UMM \n\u2022\tRole: Tech Lead of VM Component \n\u2022\tGoal: UMM (Unified Memory Manager) is to provide a mechanism for Harmony to manage all the native memory and managed memory used by both JVM itself and Java applications. \n\u2022\tMy duty: Investigate the various memory usage approaches and behaviors of all the components of Harmony VM; Design and implement the unified memory management mechanism to replace the original diverse memory management approaches. At the same time, direct a colleague to implement the threading system in an Intel proprietary micro JVM. Senior R/D Engineer China Mobile Research Institute December 2007  \u2013  June 2008  (7 months) Beijing City, China Ligang was a core member of the cloud computing team of CMRI. This team was responsible for providing the cloud computing infrastructure and some critical applications such as search engine. Ligang's responsibilities include analyzing the fundamental communication mechanism of Hadoop, i.e. RPC, and the core module of Hadoop: MapReduce. Senior R/D Engineer China Mobile Research Institute December 2007  \u2013  June 2008  (7 months) Beijing City, China Ligang was a core member of the cloud computing team of CMRI. This team was responsible for providing the cloud computing infrastructure and some critical applications such as search engine. Ligang's responsibilities include analyzing the fundamental communication mechanism of Hadoop, i.e. RPC, and the core module of Hadoop: MapReduce. Senior R/D Engineer Intel Corporation July 2006  \u2013  November 2007  (1 year 5 months) Beijing City, China As a key member of the Apache Harmony VM team, Ligang made significant contributions to Harmony GC. They include: \n\u2022\tInvented and designed/implemented one of the core algorithms, the Parallel Sliding Compaction algorithm. \n\u2022\tDesigned and implemented a Generational Mark-Sweep-Compact Garbage Collector, which is the infrastructure of the Harmony concurrent GC. Harmony concurrent GC is the first one in the open source world. \n\u2022\tDesigned and implemented the Finalizer and Weak Reference sub-system. \n\u2022\tDesigned and implemented the Dynamic Fallback Switch Mechanism. \n\u2022\tRefactored the framework of Harmony GC for better extensibility. \n \nApache Harmony is an open source Java SE project, which has a great influence on the industry. For example, Android has adopted Harmony\u2019s class library as its classlib. It is mainly supported by Intel and IBM, and researchers from well-known universities in US, Canada, Australia, etc. There are also researchers involved from domestic universities and institutes. Senior R/D Engineer Intel Corporation July 2006  \u2013  November 2007  (1 year 5 months) Beijing City, China As a key member of the Apache Harmony VM team, Ligang made significant contributions to Harmony GC. They include: \n\u2022\tInvented and designed/implemented one of the core algorithms, the Parallel Sliding Compaction algorithm. \n\u2022\tDesigned and implemented a Generational Mark-Sweep-Compact Garbage Collector, which is the infrastructure of the Harmony concurrent GC. Harmony concurrent GC is the first one in the open source world. \n\u2022\tDesigned and implemented the Finalizer and Weak Reference sub-system. \n\u2022\tDesigned and implemented the Dynamic Fallback Switch Mechanism. \n\u2022\tRefactored the framework of Harmony GC for better extensibility. \n \nApache Harmony is an open source Java SE project, which has a great influence on the industry. For example, Android has adopted Harmony\u2019s class library as its classlib. It is mainly supported by Intel and IBM, and researchers from well-known universities in US, Canada, Australia, etc. There are also researchers involved from domestic universities and institutes. Languages Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Linux Kernel Device Drivers Debugging C Embedded Systems Algorithms Kernel Skills  Linux Kernel Device Drivers Debugging C Embedded Systems Algorithms Kernel Linux Kernel Device Drivers Debugging C Embedded Systems Algorithms Kernel Linux Kernel Device Drivers Debugging C Embedded Systems Algorithms Kernel Education University of Science and Technology of China Ph.D,  Computer Science 2001  \u2013 2006 During my university time to pursue the Ph.D degree, my focused areas were Operating System, and Real-Time Scheduling Mechanism. \n\u2022\tAs the core member of the OS Research team, I took up in-depth study on Linux kernel including almost all the key components. I also designed and implemented the VFS (Virtual File System), Ext2 FS, and the cache manager in the OS, which was developed by our lab from scratch. \n\u2022\tStudied the existing Real-Time scheduling mechanisms, and proposed two innovative methods for hybrid hard/soft real-time scheduling, and high QoS fairness of real-time systems. University of Science and Technology of China Bachelor,  Computer Science 1997  \u2013 2001 Graduated one year ahead of normal length of schooling for excellent achievement. \nScholarship for Excellent Graduates in 2001. \nScholarship for Excellent Students in 2000. \nZhenxiong Industry Scholarship in 1999. University of Science and Technology of China Ph.D,  Computer Science 2001  \u2013 2006 During my university time to pursue the Ph.D degree, my focused areas were Operating System, and Real-Time Scheduling Mechanism. \n\u2022\tAs the core member of the OS Research team, I took up in-depth study on Linux kernel including almost all the key components. I also designed and implemented the VFS (Virtual File System), Ext2 FS, and the cache manager in the OS, which was developed by our lab from scratch. \n\u2022\tStudied the existing Real-Time scheduling mechanisms, and proposed two innovative methods for hybrid hard/soft real-time scheduling, and high QoS fairness of real-time systems. University of Science and Technology of China Ph.D,  Computer Science 2001  \u2013 2006 During my university time to pursue the Ph.D degree, my focused areas were Operating System, and Real-Time Scheduling Mechanism. \n\u2022\tAs the core member of the OS Research team, I took up in-depth study on Linux kernel including almost all the key components. I also designed and implemented the VFS (Virtual File System), Ext2 FS, and the cache manager in the OS, which was developed by our lab from scratch. \n\u2022\tStudied the existing Real-Time scheduling mechanisms, and proposed two innovative methods for hybrid hard/soft real-time scheduling, and high QoS fairness of real-time systems. University of Science and Technology of China Ph.D,  Computer Science 2001  \u2013 2006 During my university time to pursue the Ph.D degree, my focused areas were Operating System, and Real-Time Scheduling Mechanism. \n\u2022\tAs the core member of the OS Research team, I took up in-depth study on Linux kernel including almost all the key components. I also designed and implemented the VFS (Virtual File System), Ext2 FS, and the cache manager in the OS, which was developed by our lab from scratch. \n\u2022\tStudied the existing Real-Time scheduling mechanisms, and proposed two innovative methods for hybrid hard/soft real-time scheduling, and high QoS fairness of real-time systems. University of Science and Technology of China Bachelor,  Computer Science 1997  \u2013 2001 Graduated one year ahead of normal length of schooling for excellent achievement. \nScholarship for Excellent Graduates in 2001. \nScholarship for Excellent Students in 2000. \nZhenxiong Industry Scholarship in 1999. University of Science and Technology of China Bachelor,  Computer Science 1997  \u2013 2001 Graduated one year ahead of normal length of schooling for excellent achievement. \nScholarship for Excellent Graduates in 2001. \nScholarship for Excellent Students in 2000. \nZhenxiong Industry Scholarship in 1999. University of Science and Technology of China Bachelor,  Computer Science 1997  \u2013 2001 Graduated one year ahead of normal length of schooling for excellent achievement. \nScholarship for Excellent Graduates in 2001. \nScholarship for Excellent Students in 2000. \nZhenxiong Industry Scholarship in 1999. ", "Summary I\u2019m an experienced mechanical engineer with robust interdisciplinary skills. I\u2019ve had the privilege to work on cutting edge research in the field of electronic packaging where I\u2019ve employed innovative thinking to solve some of the toughest technology development challenges faced in interconnect technology. My published work represents some of the leading innovation achieved in my field. \n \nSpecialties: \n \n* 8+ years experience in finite element modeling, advanced scripting, data acquisition and processing, material characterization, finite element analysis tools, CAD tools, and math tools. \n \n* Delivering engineering design solutions across fields: mechanical, electrical, software, data processing, and quality and reliability \n \n* Delivering innovative, low cost mechanical design solutions by employing advanced sheet metal design principles \n \n* 12+ design patents in advanced connector technology for micro processors for server applications \n \n* Recipient of innovation award for published patents for with emphasis on low-cost product designs \n \n* Developing physics based predictive models to help make decisions when experimental data is not available \n \n* 4+ years experience in High-Volume-Manufacturing & supplier management Summary I\u2019m an experienced mechanical engineer with robust interdisciplinary skills. I\u2019ve had the privilege to work on cutting edge research in the field of electronic packaging where I\u2019ve employed innovative thinking to solve some of the toughest technology development challenges faced in interconnect technology. My published work represents some of the leading innovation achieved in my field. \n \nSpecialties: \n \n* 8+ years experience in finite element modeling, advanced scripting, data acquisition and processing, material characterization, finite element analysis tools, CAD tools, and math tools. \n \n* Delivering engineering design solutions across fields: mechanical, electrical, software, data processing, and quality and reliability \n \n* Delivering innovative, low cost mechanical design solutions by employing advanced sheet metal design principles \n \n* 12+ design patents in advanced connector technology for micro processors for server applications \n \n* Recipient of innovation award for published patents for with emphasis on low-cost product designs \n \n* Developing physics based predictive models to help make decisions when experimental data is not available \n \n* 4+ years experience in High-Volume-Manufacturing & supplier management I\u2019m an experienced mechanical engineer with robust interdisciplinary skills. I\u2019ve had the privilege to work on cutting edge research in the field of electronic packaging where I\u2019ve employed innovative thinking to solve some of the toughest technology development challenges faced in interconnect technology. My published work represents some of the leading innovation achieved in my field. \n \nSpecialties: \n \n* 8+ years experience in finite element modeling, advanced scripting, data acquisition and processing, material characterization, finite element analysis tools, CAD tools, and math tools. \n \n* Delivering engineering design solutions across fields: mechanical, electrical, software, data processing, and quality and reliability \n \n* Delivering innovative, low cost mechanical design solutions by employing advanced sheet metal design principles \n \n* 12+ design patents in advanced connector technology for micro processors for server applications \n \n* Recipient of innovation award for published patents for with emphasis on low-cost product designs \n \n* Developing physics based predictive models to help make decisions when experimental data is not available \n \n* 4+ years experience in High-Volume-Manufacturing & supplier management I\u2019m an experienced mechanical engineer with robust interdisciplinary skills. I\u2019ve had the privilege to work on cutting edge research in the field of electronic packaging where I\u2019ve employed innovative thinking to solve some of the toughest technology development challenges faced in interconnect technology. My published work represents some of the leading innovation achieved in my field. \n \nSpecialties: \n \n* 8+ years experience in finite element modeling, advanced scripting, data acquisition and processing, material characterization, finite element analysis tools, CAD tools, and math tools. \n \n* Delivering engineering design solutions across fields: mechanical, electrical, software, data processing, and quality and reliability \n \n* Delivering innovative, low cost mechanical design solutions by employing advanced sheet metal design principles \n \n* 12+ design patents in advanced connector technology for micro processors for server applications \n \n* Recipient of innovation award for published patents for with emphasis on low-cost product designs \n \n* Developing physics based predictive models to help make decisions when experimental data is not available \n \n* 4+ years experience in High-Volume-Manufacturing & supplier management Experience Senior Mechanical Engineer Applied Materials May 2015  \u2013 Present (4 months) Sunnyvale, CA Highlights: Machine Design, Data Analysis, Program Management \n---------------------------------------------------------------------------------------- \n* Collaborated with multiple divisional partners and delivered a robust RF plasma source design with uniform gas flow capability for atomic layer deposition application \n* Lead the design effort, including vendor and customer management, for an electrostatic chuck with capabilities to radially tune RF plasma to achieve uniform etch rate on a semiconductor wafer  \n* Oversaw the design of an inductively coupled plasma source control device which fits within the existing product boundary conditions for introducing skews in silicon etch rates \n* Employed advanced engineering math principles using MATLAB to understand effect of magnetic field on silicon etch rates profiles in an etch chamber under various processes  Packaging R & D Engineer Intel Corporation May 2011  \u2013  April 2015  (4 years) Chandler AZ Highlights: Product Design, Finite Element Analysis, FMEA, Root Cause Analysis, HVM/LVM \n--------------------------------------------------------------------------------------------------------------------------- \n* Designed next generation second level interconnects for Intel chips as part of path-finding research and successfully transferred Intel designs to sockets suppliers for manufacturing, including Land Grid Array, Pin Grid Array, re-workable Grid Array \n* Designed and delivered an augmented loading element IHS for LGA packages for enabling PoINT architecture at significantly reduced platform cost, savings over $80 million  \n* Developed elastic, plastic & visco-elastic physics based Finite element models of typical server stack for time zero, creep, component level shock, temperature cycling, single LGA contact across multiple product platforms \n* Developed finite element models of package assembly process to predict end of assembly line package warpage and its impact on thermal-structural integrity of bonded interfaces and board SMT \n* Developed, analyzed and improved BKM\u2019s of thermo-mechanical models of MCM packages under various sort test module conditions such as, in class test, burn-in and product platform validation \n* Developed a MATLAB based field risk assessment tool for correlating low level contact resistance of LGA processor sockets to contact force through statistical analysis such as boot-strapping and Monte-Carlo simulation \n* Established and facilitated cross-functional collaboration across multiple teams with key focus on HVM supplier management, quality and reliability, metrology Research assistant Auburn University January 2005  \u2013  April 2011  (6 years 4 months) Auburn, Alabama Area Highlights: Smart Tire Sensor Suite Development & Sinusoidal Asperity Contact \n---------------------------------------------------------------------------------------------------------- \n* Developed a hyper-elastic tire deformation model to predict effects of slip angle, slip ratio and normal load using symmetric model generation techniques using ABAQUS \n* Developed a resistive strain gage based novel sensor suite capable of predicting normal load, slip angle and slip ratio and Collaborated with the GM tire and vehicle division to run DOE\u2019s on the FlatTrac test bed \n* Analyzed 3D elasto-plastic sinusoidal asperity contact and formulated the contact model using ANSYS \n* Developed an empirical model to predict the real contact area and average contact pressure under elasto-plastic deformation Technology transfer intern Auburn University- Thomas Walter Center for Technology Management May 2006  \u2013  December 2006  (8 months) Investigated the market potential of various Auburn University technology patents such as Fiber Extrusion Process, Low Cost Electro-Active Polymer, Protein Kinetics Chip, and Industrial Design Bicycle through technical and business analysis and prepared attractive flyers to market Auburn University\u2019s technology inventions to potential licensors Graduate teaching assistant Auburn University January 2005  \u2013  December 2005  (1 year) * Instructed the graduate level lab \u201cDesign of Automation Systems\u201d \n* Led a group of ten students in designing the following: \n- Computer controlled robotic arm trainer using PicBasic Pro \n- PEM fuel cell powered vehicle using CarSim and RT-LAB for hardware in loop simulation Product development intern Ford Motor Company August 2004  \u2013  December 2004  (5 months) * Worked on an advanced test project that involved design and testing of auto parts using composite CAD/CAM tools \n* Performed Failure mode effects analysis on auto parts such as head lamp breathers, mud flaps, fenders, etc Senior Mechanical Engineer Applied Materials May 2015  \u2013 Present (4 months) Sunnyvale, CA Highlights: Machine Design, Data Analysis, Program Management \n---------------------------------------------------------------------------------------- \n* Collaborated with multiple divisional partners and delivered a robust RF plasma source design with uniform gas flow capability for atomic layer deposition application \n* Lead the design effort, including vendor and customer management, for an electrostatic chuck with capabilities to radially tune RF plasma to achieve uniform etch rate on a semiconductor wafer  \n* Oversaw the design of an inductively coupled plasma source control device which fits within the existing product boundary conditions for introducing skews in silicon etch rates \n* Employed advanced engineering math principles using MATLAB to understand effect of magnetic field on silicon etch rates profiles in an etch chamber under various processes  Senior Mechanical Engineer Applied Materials May 2015  \u2013 Present (4 months) Sunnyvale, CA Highlights: Machine Design, Data Analysis, Program Management \n---------------------------------------------------------------------------------------- \n* Collaborated with multiple divisional partners and delivered a robust RF plasma source design with uniform gas flow capability for atomic layer deposition application \n* Lead the design effort, including vendor and customer management, for an electrostatic chuck with capabilities to radially tune RF plasma to achieve uniform etch rate on a semiconductor wafer  \n* Oversaw the design of an inductively coupled plasma source control device which fits within the existing product boundary conditions for introducing skews in silicon etch rates \n* Employed advanced engineering math principles using MATLAB to understand effect of magnetic field on silicon etch rates profiles in an etch chamber under various processes  Packaging R & D Engineer Intel Corporation May 2011  \u2013  April 2015  (4 years) Chandler AZ Highlights: Product Design, Finite Element Analysis, FMEA, Root Cause Analysis, HVM/LVM \n--------------------------------------------------------------------------------------------------------------------------- \n* Designed next generation second level interconnects for Intel chips as part of path-finding research and successfully transferred Intel designs to sockets suppliers for manufacturing, including Land Grid Array, Pin Grid Array, re-workable Grid Array \n* Designed and delivered an augmented loading element IHS for LGA packages for enabling PoINT architecture at significantly reduced platform cost, savings over $80 million  \n* Developed elastic, plastic & visco-elastic physics based Finite element models of typical server stack for time zero, creep, component level shock, temperature cycling, single LGA contact across multiple product platforms \n* Developed finite element models of package assembly process to predict end of assembly line package warpage and its impact on thermal-structural integrity of bonded interfaces and board SMT \n* Developed, analyzed and improved BKM\u2019s of thermo-mechanical models of MCM packages under various sort test module conditions such as, in class test, burn-in and product platform validation \n* Developed a MATLAB based field risk assessment tool for correlating low level contact resistance of LGA processor sockets to contact force through statistical analysis such as boot-strapping and Monte-Carlo simulation \n* Established and facilitated cross-functional collaboration across multiple teams with key focus on HVM supplier management, quality and reliability, metrology Packaging R & D Engineer Intel Corporation May 2011  \u2013  April 2015  (4 years) Chandler AZ Highlights: Product Design, Finite Element Analysis, FMEA, Root Cause Analysis, HVM/LVM \n--------------------------------------------------------------------------------------------------------------------------- \n* Designed next generation second level interconnects for Intel chips as part of path-finding research and successfully transferred Intel designs to sockets suppliers for manufacturing, including Land Grid Array, Pin Grid Array, re-workable Grid Array \n* Designed and delivered an augmented loading element IHS for LGA packages for enabling PoINT architecture at significantly reduced platform cost, savings over $80 million  \n* Developed elastic, plastic & visco-elastic physics based Finite element models of typical server stack for time zero, creep, component level shock, temperature cycling, single LGA contact across multiple product platforms \n* Developed finite element models of package assembly process to predict end of assembly line package warpage and its impact on thermal-structural integrity of bonded interfaces and board SMT \n* Developed, analyzed and improved BKM\u2019s of thermo-mechanical models of MCM packages under various sort test module conditions such as, in class test, burn-in and product platform validation \n* Developed a MATLAB based field risk assessment tool for correlating low level contact resistance of LGA processor sockets to contact force through statistical analysis such as boot-strapping and Monte-Carlo simulation \n* Established and facilitated cross-functional collaboration across multiple teams with key focus on HVM supplier management, quality and reliability, metrology Research assistant Auburn University January 2005  \u2013  April 2011  (6 years 4 months) Auburn, Alabama Area Highlights: Smart Tire Sensor Suite Development & Sinusoidal Asperity Contact \n---------------------------------------------------------------------------------------------------------- \n* Developed a hyper-elastic tire deformation model to predict effects of slip angle, slip ratio and normal load using symmetric model generation techniques using ABAQUS \n* Developed a resistive strain gage based novel sensor suite capable of predicting normal load, slip angle and slip ratio and Collaborated with the GM tire and vehicle division to run DOE\u2019s on the FlatTrac test bed \n* Analyzed 3D elasto-plastic sinusoidal asperity contact and formulated the contact model using ANSYS \n* Developed an empirical model to predict the real contact area and average contact pressure under elasto-plastic deformation Research assistant Auburn University January 2005  \u2013  April 2011  (6 years 4 months) Auburn, Alabama Area Highlights: Smart Tire Sensor Suite Development & Sinusoidal Asperity Contact \n---------------------------------------------------------------------------------------------------------- \n* Developed a hyper-elastic tire deformation model to predict effects of slip angle, slip ratio and normal load using symmetric model generation techniques using ABAQUS \n* Developed a resistive strain gage based novel sensor suite capable of predicting normal load, slip angle and slip ratio and Collaborated with the GM tire and vehicle division to run DOE\u2019s on the FlatTrac test bed \n* Analyzed 3D elasto-plastic sinusoidal asperity contact and formulated the contact model using ANSYS \n* Developed an empirical model to predict the real contact area and average contact pressure under elasto-plastic deformation Technology transfer intern Auburn University- Thomas Walter Center for Technology Management May 2006  \u2013  December 2006  (8 months) Investigated the market potential of various Auburn University technology patents such as Fiber Extrusion Process, Low Cost Electro-Active Polymer, Protein Kinetics Chip, and Industrial Design Bicycle through technical and business analysis and prepared attractive flyers to market Auburn University\u2019s technology inventions to potential licensors Technology transfer intern Auburn University- Thomas Walter Center for Technology Management May 2006  \u2013  December 2006  (8 months) Investigated the market potential of various Auburn University technology patents such as Fiber Extrusion Process, Low Cost Electro-Active Polymer, Protein Kinetics Chip, and Industrial Design Bicycle through technical and business analysis and prepared attractive flyers to market Auburn University\u2019s technology inventions to potential licensors Graduate teaching assistant Auburn University January 2005  \u2013  December 2005  (1 year) * Instructed the graduate level lab \u201cDesign of Automation Systems\u201d \n* Led a group of ten students in designing the following: \n- Computer controlled robotic arm trainer using PicBasic Pro \n- PEM fuel cell powered vehicle using CarSim and RT-LAB for hardware in loop simulation Graduate teaching assistant Auburn University January 2005  \u2013  December 2005  (1 year) * Instructed the graduate level lab \u201cDesign of Automation Systems\u201d \n* Led a group of ten students in designing the following: \n- Computer controlled robotic arm trainer using PicBasic Pro \n- PEM fuel cell powered vehicle using CarSim and RT-LAB for hardware in loop simulation Product development intern Ford Motor Company August 2004  \u2013  December 2004  (5 months) * Worked on an advanced test project that involved design and testing of auto parts using composite CAD/CAM tools \n* Performed Failure mode effects analysis on auto parts such as head lamp breathers, mud flaps, fenders, etc Product development intern Ford Motor Company August 2004  \u2013  December 2004  (5 months) * Worked on an advanced test project that involved design and testing of auto parts using composite CAD/CAM tools \n* Performed Failure mode effects analysis on auto parts such as head lamp breathers, mud flaps, fenders, etc Languages   Skills Abaqus ANSYS Solidworks Pro Engineer Finite Element Analysis Geometric Dimensioning... Matlab Design of Experiments Simulations Solid Edge Mechanical Engineering Python AutoCAD Solid Mechanics Computational Mechanics Statistical Data... Product Design CAD DFMEA FMEA Supplier Quality... Sheet Metal Components FEM analysis Modal Analysis Non-linear Analysis Numerical Simulation Multiscale Modeling Electro-mechanical Electronics... Structural Dynamics Structural Analysis Hypermesh Viscoelasticity Wireless Sensor Networks Pressure Sensors Injection Molding 3D Printing Manufacturing Lean Operations Technology Management JMP Design MEMS Electro-Mechanical... Electronics Packaging Thermal Engineering DFA Microsoft Office Microsoft Excel VBA See 35+ \u00a0 \u00a0 See less Skills  Abaqus ANSYS Solidworks Pro Engineer Finite Element Analysis Geometric Dimensioning... Matlab Design of Experiments Simulations Solid Edge Mechanical Engineering Python AutoCAD Solid Mechanics Computational Mechanics Statistical Data... Product Design CAD DFMEA FMEA Supplier Quality... Sheet Metal Components FEM analysis Modal Analysis Non-linear Analysis Numerical Simulation Multiscale Modeling Electro-mechanical Electronics... Structural Dynamics Structural Analysis Hypermesh Viscoelasticity Wireless Sensor Networks Pressure Sensors Injection Molding 3D Printing Manufacturing Lean Operations Technology Management JMP Design MEMS Electro-Mechanical... Electronics Packaging Thermal Engineering DFA Microsoft Office Microsoft Excel VBA See 35+ \u00a0 \u00a0 See less Abaqus ANSYS Solidworks Pro Engineer Finite Element Analysis Geometric Dimensioning... Matlab Design of Experiments Simulations Solid Edge Mechanical Engineering Python AutoCAD Solid Mechanics Computational Mechanics Statistical Data... Product Design CAD DFMEA FMEA Supplier Quality... Sheet Metal Components FEM analysis Modal Analysis Non-linear Analysis Numerical Simulation Multiscale Modeling Electro-mechanical Electronics... Structural Dynamics Structural Analysis Hypermesh Viscoelasticity Wireless Sensor Networks Pressure Sensors Injection Molding 3D Printing Manufacturing Lean Operations Technology Management JMP Design MEMS Electro-Mechanical... Electronics Packaging Thermal Engineering DFA Microsoft Office Microsoft Excel VBA See 35+ \u00a0 \u00a0 See less Abaqus ANSYS Solidworks Pro Engineer Finite Element Analysis Geometric Dimensioning... Matlab Design of Experiments Simulations Solid Edge Mechanical Engineering Python AutoCAD Solid Mechanics Computational Mechanics Statistical Data... Product Design CAD DFMEA FMEA Supplier Quality... Sheet Metal Components FEM analysis Modal Analysis Non-linear Analysis Numerical Simulation Multiscale Modeling Electro-mechanical Electronics... Structural Dynamics Structural Analysis Hypermesh Viscoelasticity Wireless Sensor Networks Pressure Sensors Injection Molding 3D Printing Manufacturing Lean Operations Technology Management JMP Design MEMS Electro-Mechanical... Electronics Packaging Thermal Engineering DFA Microsoft Office Microsoft Excel VBA See 35+ \u00a0 \u00a0 See less Education Auburn University MS, PhD,  Mechanical engineering 2005  \u2013 2011 Activities and Societies:\u00a0 Indian Students Association ,  Office of International Education University of Madras Bachelor of Engineering,  Mechanical Engineering 1999  \u2013 2003 Auburn University MS, PhD,  Mechanical engineering 2005  \u2013 2011 Activities and Societies:\u00a0 Indian Students Association ,  Office of International Education Auburn University MS, PhD,  Mechanical engineering 2005  \u2013 2011 Activities and Societies:\u00a0 Indian Students Association ,  Office of International Education Auburn University MS, PhD,  Mechanical engineering 2005  \u2013 2011 Activities and Societies:\u00a0 Indian Students Association ,  Office of International Education University of Madras Bachelor of Engineering,  Mechanical Engineering 1999  \u2013 2003 University of Madras Bachelor of Engineering,  Mechanical Engineering 1999  \u2013 2003 University of Madras Bachelor of Engineering,  Mechanical Engineering 1999  \u2013 2003 Honors & Awards 2014 IEEE Erle Shobert Prize Paper Award IEEE September 2014 Prize paper award for IEEE Holm conference on electrical contacts. \n\"Fundamentals based approach to predict socket stack performance\" Intel TMG Excellence Award Intel Corporation 2013 For Enabling the PoINT Package Architecture for 14nm Server CPU\u2019s resulting in Lower Structural Cost Intel TMG Excellence Award Intel Corporation 2013 Advancing Intel\u2019s Leadership in Assembly & Test by Certifying the World\u2019s Thinnest and Highest Density Package in Support of 22nm Ultrabook Products Full Member - Sigma Xi The Scientific Research Society Sigma Xi The Scientific Research Society 2012 Full member of the Sigma Xi The Scientific Research Society 2014 IEEE Erle Shobert Prize Paper Award IEEE September 2014 Prize paper award for IEEE Holm conference on electrical contacts. \n\"Fundamentals based approach to predict socket stack performance\" 2014 IEEE Erle Shobert Prize Paper Award IEEE September 2014 Prize paper award for IEEE Holm conference on electrical contacts. \n\"Fundamentals based approach to predict socket stack performance\" 2014 IEEE Erle Shobert Prize Paper Award IEEE September 2014 Prize paper award for IEEE Holm conference on electrical contacts. \n\"Fundamentals based approach to predict socket stack performance\" Intel TMG Excellence Award Intel Corporation 2013 For Enabling the PoINT Package Architecture for 14nm Server CPU\u2019s resulting in Lower Structural Cost Intel TMG Excellence Award Intel Corporation 2013 For Enabling the PoINT Package Architecture for 14nm Server CPU\u2019s resulting in Lower Structural Cost Intel TMG Excellence Award Intel Corporation 2013 For Enabling the PoINT Package Architecture for 14nm Server CPU\u2019s resulting in Lower Structural Cost Intel TMG Excellence Award Intel Corporation 2013 Advancing Intel\u2019s Leadership in Assembly & Test by Certifying the World\u2019s Thinnest and Highest Density Package in Support of 22nm Ultrabook Products Intel TMG Excellence Award Intel Corporation 2013 Advancing Intel\u2019s Leadership in Assembly & Test by Certifying the World\u2019s Thinnest and Highest Density Package in Support of 22nm Ultrabook Products Intel TMG Excellence Award Intel Corporation 2013 Advancing Intel\u2019s Leadership in Assembly & Test by Certifying the World\u2019s Thinnest and Highest Density Package in Support of 22nm Ultrabook Products Full Member - Sigma Xi The Scientific Research Society Sigma Xi The Scientific Research Society 2012 Full member of the Sigma Xi The Scientific Research Society Full Member - Sigma Xi The Scientific Research Society Sigma Xi The Scientific Research Society 2012 Full member of the Sigma Xi The Scientific Research Society Full Member - Sigma Xi The Scientific Research Society Sigma Xi The Scientific Research Society 2012 Full member of the Sigma Xi The Scientific Research Society ", "Summary More than 20 years experience in semiconductor process technology development and manufacturing. Extensive background in interconnect technology and manufacturing process development and improvement. Strong analytical, technical problem solving, and team leadership skills. \n \nSpecialties: 150/200/300mm Semiconductor process development and manufacturing. \nExtensive team leadership and technical problem solving experience. \nProcess control methodology. \nProcess yield and reliability improvements. \nSupply Chain Management Summary More than 20 years experience in semiconductor process technology development and manufacturing. Extensive background in interconnect technology and manufacturing process development and improvement. Strong analytical, technical problem solving, and team leadership skills. \n \nSpecialties: 150/200/300mm Semiconductor process development and manufacturing. \nExtensive team leadership and technical problem solving experience. \nProcess control methodology. \nProcess yield and reliability improvements. \nSupply Chain Management More than 20 years experience in semiconductor process technology development and manufacturing. Extensive background in interconnect technology and manufacturing process development and improvement. Strong analytical, technical problem solving, and team leadership skills. \n \nSpecialties: 150/200/300mm Semiconductor process development and manufacturing. \nExtensive team leadership and technical problem solving experience. \nProcess control methodology. \nProcess yield and reliability improvements. \nSupply Chain Management More than 20 years experience in semiconductor process technology development and manufacturing. Extensive background in interconnect technology and manufacturing process development and improvement. Strong analytical, technical problem solving, and team leadership skills. \n \nSpecialties: 150/200/300mm Semiconductor process development and manufacturing. \nExtensive team leadership and technical problem solving experience. \nProcess control methodology. \nProcess yield and reliability improvements. \nSupply Chain Management Experience Supply Chain R & D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Hillsboro, OR Technical Supply Chain Management: Delivering technical capability at affordable cost to meet Intel's Future Technology nodes. Supplier relationship management, strategic sourcing, collaborations management, negotiations. Sr. Yield Engineer Intel Corporation January 2009  \u2013  June 2012  (3 years 6 months) Hillsboro, OR Improved Silicon logic technology front end process yields to enable high volume manufacturing success. Drove Yield debug efforts for multiple 12 inch wafer technology nodes focusing on FEOL yield modules. Sr. Process Integration Engineer & Group Leader Intel Corporation July 2000  \u2013  December 2008  (8 years 6 months) Hillsboro, OR Extensive experience in Back-end Metal Interconnect & C4 process integration for silicon logic technology. Led various cross functional engineering teams to solve process, yield, and, reliability problems to enable several technologies to ramp into high volume. Sr. CVD Process Engineer Intel Corporation July 1995  \u2013  June 2000  (5 years) Hillsboro, OR Process Engineer for AMAT 5000 CVD toolset for 6 inch and 8 inch wafer technology nodes. Owned Dielectric & Tungsten deposition process/ equipment sustaining and optimization. Co-managed 30 technicians and 2 direct reports and led numerous task forces to improve operations, process, maintenance, and cost of ownership. Supply Chain R & D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Hillsboro, OR Technical Supply Chain Management: Delivering technical capability at affordable cost to meet Intel's Future Technology nodes. Supplier relationship management, strategic sourcing, collaborations management, negotiations. Supply Chain R & D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Hillsboro, OR Technical Supply Chain Management: Delivering technical capability at affordable cost to meet Intel's Future Technology nodes. Supplier relationship management, strategic sourcing, collaborations management, negotiations. Sr. Yield Engineer Intel Corporation January 2009  \u2013  June 2012  (3 years 6 months) Hillsboro, OR Improved Silicon logic technology front end process yields to enable high volume manufacturing success. Drove Yield debug efforts for multiple 12 inch wafer technology nodes focusing on FEOL yield modules. Sr. Yield Engineer Intel Corporation January 2009  \u2013  June 2012  (3 years 6 months) Hillsboro, OR Improved Silicon logic technology front end process yields to enable high volume manufacturing success. Drove Yield debug efforts for multiple 12 inch wafer technology nodes focusing on FEOL yield modules. Sr. Process Integration Engineer & Group Leader Intel Corporation July 2000  \u2013  December 2008  (8 years 6 months) Hillsboro, OR Extensive experience in Back-end Metal Interconnect & C4 process integration for silicon logic technology. Led various cross functional engineering teams to solve process, yield, and, reliability problems to enable several technologies to ramp into high volume. Sr. Process Integration Engineer & Group Leader Intel Corporation July 2000  \u2013  December 2008  (8 years 6 months) Hillsboro, OR Extensive experience in Back-end Metal Interconnect & C4 process integration for silicon logic technology. Led various cross functional engineering teams to solve process, yield, and, reliability problems to enable several technologies to ramp into high volume. Sr. CVD Process Engineer Intel Corporation July 1995  \u2013  June 2000  (5 years) Hillsboro, OR Process Engineer for AMAT 5000 CVD toolset for 6 inch and 8 inch wafer technology nodes. Owned Dielectric & Tungsten deposition process/ equipment sustaining and optimization. Co-managed 30 technicians and 2 direct reports and led numerous task forces to improve operations, process, maintenance, and cost of ownership. Sr. CVD Process Engineer Intel Corporation July 1995  \u2013  June 2000  (5 years) Hillsboro, OR Process Engineer for AMAT 5000 CVD toolset for 6 inch and 8 inch wafer technology nodes. Owned Dielectric & Tungsten deposition process/ equipment sustaining and optimization. Co-managed 30 technicians and 2 direct reports and led numerous task forces to improve operations, process, maintenance, and cost of ownership. Skills Semiconductor... Process Development Process Control Team Leadership Problem Solving Microsoft Office Semiconductors JMP Process Integration Silicon Yield SPC Failure Analysis Data Analysis Process Simulation Supply Chain Management Cross-functional Team... Thin Films Manufacturing Design of Experiments See 5+ \u00a0 \u00a0 See less Skills  Semiconductor... Process Development Process Control Team Leadership Problem Solving Microsoft Office Semiconductors JMP Process Integration Silicon Yield SPC Failure Analysis Data Analysis Process Simulation Supply Chain Management Cross-functional Team... Thin Films Manufacturing Design of Experiments See 5+ \u00a0 \u00a0 See less Semiconductor... Process Development Process Control Team Leadership Problem Solving Microsoft Office Semiconductors JMP Process Integration Silicon Yield SPC Failure Analysis Data Analysis Process Simulation Supply Chain Management Cross-functional Team... Thin Films Manufacturing Design of Experiments See 5+ \u00a0 \u00a0 See less Semiconductor... Process Development Process Control Team Leadership Problem Solving Microsoft Office Semiconductors JMP Process Integration Silicon Yield SPC Failure Analysis Data Analysis Process Simulation Supply Chain Management Cross-functional Team... Thin Films Manufacturing Design of Experiments See 5+ \u00a0 \u00a0 See less Education Oregon Health and Science University MS,  Electrical Engineering 1997  \u2013 2000 Formerly known as Oregon Graduate Institute. \nCompleted degree while working at Intel. \nFocus in Semiconductor process technology Cornell University BS,  Chemical Engineering 1991  \u2013 1995 Activities and Societies:\u00a0 Cornell Tradition Fellow ,  Cornell Vietnamese Association Oregon Health and Science University MS,  Electrical Engineering 1997  \u2013 2000 Formerly known as Oregon Graduate Institute. \nCompleted degree while working at Intel. \nFocus in Semiconductor process technology Oregon Health and Science University MS,  Electrical Engineering 1997  \u2013 2000 Formerly known as Oregon Graduate Institute. \nCompleted degree while working at Intel. \nFocus in Semiconductor process technology Oregon Health and Science University MS,  Electrical Engineering 1997  \u2013 2000 Formerly known as Oregon Graduate Institute. \nCompleted degree while working at Intel. \nFocus in Semiconductor process technology Cornell University BS,  Chemical Engineering 1991  \u2013 1995 Activities and Societies:\u00a0 Cornell Tradition Fellow ,  Cornell Vietnamese Association Cornell University BS,  Chemical Engineering 1991  \u2013 1995 Activities and Societies:\u00a0 Cornell Tradition Fellow ,  Cornell Vietnamese Association Cornell University BS,  Chemical Engineering 1991  \u2013 1995 Activities and Societies:\u00a0 Cornell Tradition Fellow ,  Cornell Vietnamese Association ", "Experience Senior Test R & D Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Senior Packaging Thermal Engineer Intel Corporation November 2003  \u2013  June 2007  (3 years 8 months) Senior Test R & D Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Senior Test R & D Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) Senior Packaging Thermal Engineer Intel Corporation November 2003  \u2013  June 2007  (3 years 8 months) Senior Packaging Thermal Engineer Intel Corporation November 2003  \u2013  June 2007  (3 years 8 months) Skills Design of Experiments Semiconductors Failure Analysis IC Testing Engineering Simulations Labview R&D Matlab Engineering Management Skills  Design of Experiments Semiconductors Failure Analysis IC Testing Engineering Simulations Labview R&D Matlab Engineering Management Design of Experiments Semiconductors Failure Analysis IC Testing Engineering Simulations Labview R&D Matlab Engineering Management Design of Experiments Semiconductors Failure Analysis IC Testing Engineering Simulations Labview R&D Matlab Engineering Management Education University of California, Los Angeles Ph.D,  Mechanical Engineering 1997  \u2013 2003 Activities and Societies:\u00a0 Nano and microscale heat transfer. MEMS. University of California, Berkeley M.S.,  Mechanical Engineering 1995  \u2013 1997 Activities and Societies:\u00a0 Emphasis ,  mechanical design. Research areas: Robotics ,  mechanical design ,  haptic interface. University of California, Berkeley B.S.,  Mechanical Engineering 1991  \u2013 1995 University of California, Los Angeles Ph.D,  Mechanical Engineering 1997  \u2013 2003 Activities and Societies:\u00a0 Nano and microscale heat transfer. MEMS. University of California, Los Angeles Ph.D,  Mechanical Engineering 1997  \u2013 2003 Activities and Societies:\u00a0 Nano and microscale heat transfer. MEMS. University of California, Los Angeles Ph.D,  Mechanical Engineering 1997  \u2013 2003 Activities and Societies:\u00a0 Nano and microscale heat transfer. MEMS. University of California, Berkeley M.S.,  Mechanical Engineering 1995  \u2013 1997 Activities and Societies:\u00a0 Emphasis ,  mechanical design. Research areas: Robotics ,  mechanical design ,  haptic interface. University of California, Berkeley M.S.,  Mechanical Engineering 1995  \u2013 1997 Activities and Societies:\u00a0 Emphasis ,  mechanical design. Research areas: Robotics ,  mechanical design ,  haptic interface. University of California, Berkeley M.S.,  Mechanical Engineering 1995  \u2013 1997 Activities and Societies:\u00a0 Emphasis ,  mechanical design. Research areas: Robotics ,  mechanical design ,  haptic interface. University of California, Berkeley B.S.,  Mechanical Engineering 1991  \u2013 1995 University of California, Berkeley B.S.,  Mechanical Engineering 1991  \u2013 1995 University of California, Berkeley B.S.,  Mechanical Engineering 1991  \u2013 1995 "]}