$date
	Sat Oct 22 23:46:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#997196
b11100 !
1"
#997198
b11100 &
b11100 %
1$
#997199
0"
#997202
b1110 &
b1110 %
#997206
b111 &
b111 %
#997210
b10110 &
b10110 %
#997214
b1011 &
b1011 %
#997218
b100010 &
b100010 %
#997222
b10001 &
b10001 %
#997226
b110100 &
b110100 %
#997230
b11010 &
b11010 %
#997234
b1101 &
b1101 %
#997238
b101000 &
b101000 %
#997242
b10100 &
b10100 %
#997246
b1010 &
b1010 %
#997250
b101 &
b101 %
#997254
b10000 &
b10000 %
#997258
b1000 &
b1000 %
#997262
b100 &
b100 %
#997266
b10 &
b10 %
#997270
b1 &
1#
b1 %
#997274
b0 &
b0 %
0#
0$
#2030815
b1 !
1"
#2030818
b1 &
b1 %
1$
#2030819
0"
#2030822
1#
#2030826
b0 &
b0 %
0#
0$
#3013272
b11 !
1"
#3013274
b11 &
b11 %
1$
#3013275
0"
#3013278
b1010 &
b1010 %
#3013282
b101 &
b101 %
#3013286
b10000 &
b10000 %
#3013290
b1000 &
b1000 %
#3013294
b100 &
b100 %
#3013298
b10 &
b10 %
#3013302
b1 &
1#
b1 %
#3013306
b0 &
b0 %
0#
0$
#4500012
