//
// File created by:  irun
// Do not modify this file
//
+prog_path=/home/YuChengWang/Verilog_pratice/HW8/./sim/prog0
+incdir+/home/YuChengWang/Verilog_pratice/HW8/./src+/home/YuChengWang/Verilog_pratice/HW8/./src/AXI+/home/YuChengWang/Verilog_pratice/HW8/./include+/home/YuChengWang/Verilog_pratice/HW8/./sim
+define+prog0
+access+r
-ACCESS
+r
-MESSAGES
-XLMODE
./INCA_libs/irun.lnx86.15.20.nc
-RUNMODE
-CDSLIB
./INCA_libs/irun.lnx86.15.20.nc/cds.lib
-HDLVAR
./INCA_libs/irun.lnx86.15.20.nc/hdl.var
-WORK
worklib
-HASXLMODE
