/**
 * \file IfxCpu_reg.h
  
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 * Version: TC38XA_UM_V1.5.0.R0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *                                 IMPORTANT NOTICE
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 * \defgroup IfxSfr_Cpu_Registers_Cfg Cpu address
 * \ingroup IfxSfr_Cpu_Registers
 * 
 * \defgroup IfxSfr_Cpu_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Cpu_Registers_Cfg
 * \defgroup IfxSfr_Cpu_Registers_Cfg_Cpu0 2-CPU0
 * \ingroup IfxSfr_Cpu_Registers_Cfg
 * \defgroup IfxSfr_Cpu_Registers_Cfg_Cpu1 2-CPU1
 * \ingroup IfxSfr_Cpu_Registers_Cfg
 * \defgroup IfxSfr_Cpu_Registers_Cfg_Cpu2 2-CPU2
 * \ingroup IfxSfr_Cpu_Registers_Cfg
 * \defgroup IfxSfr_Cpu_Registers_Cfg_Cpu3 2-CPU3
 * \ingroup IfxSfr_Cpu_Registers_Cfg */
#ifndef IFXCPU_REG_H
#define IFXCPU_REG_H 1
/******************************************************************************/
#include "IfxCpu_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Cpu_Registers_Cfg_BaseAddress */

/* CPU object */
#define MODULE_CPU0  /*lint --e(923, 9078)*/ ((*(Ifx_CPU*)0xF8800000u))
#define MODULE_CPU1  /*lint --e(923, 9078)*/ ((*(Ifx_CPU*)0xF8820000u))
#define MODULE_CPU2  /*lint --e(923, 9078)*/ ((*(Ifx_CPU*)0xF8840000u))
#define MODULE_CPU3  /*lint --e(923, 9078)*/ ((*(Ifx_CPU*)0xF8860000u))

/* 1030, CPUx SRI Error Generation Register */
#define CPU_SEGEN 0x1030

/* 8004, CPUx Task Address Space Identifier Register */
#define CPU_TASK_ASI 0x8004

/* 8100, CPUx Data Access CacheabilityRegister */
#define CPU_PMA0 0x8100

/* 8104, CPUx Code Access CacheabilityRegister */
#define CPU_PMA1 0x8104

/* 8108, CPUx  Peripheral Space Identifier register */
#define CPU_PMA2 0x8108

/* 9000, CPUx Data Control Register 2 */
#define CPU_DCON2 0x9000

/* 900C, CPUx SIST Mode Access Control Register */
#define CPU_SMACON 0x900C

/* 9010, CPUx Data Synchronous Trap Register */
#define CPU_DSTR 0x9010

/* 9018, CPUx Data Asynchronous Trap Register */
#define CPU_DATR 0x9018

/* 901C, CPUx Data Error Address Register */
#define CPU_DEADD 0x901C

/* 9020, CPUx Data Integrity Error Address Register */
#define CPU_DIEAR 0x9020

/* 9024, CPUx Data Integrity Error Trap Register */
#define CPU_DIETR 0x9024

/* 9040, CPUx Data Memory Control Register */
#define CPU_DCON0 0x9040

/* 9200, CPUx Program Synchronous Trap Register */
#define CPU_PSTR 0x9200

/* 9204, CPUx Program Control 1 */
#define CPU_PCON1 0x9204

/* 9208, CPUx Program Control 2 */
#define CPU_PCON2 0x9208

/* 920C, CPUx Program Control 0 */
#define CPU_PCON0 0x920C

/* 9210, CPUx Program Integrity Error Address Register */
#define CPU_PIEAR 0x9210

/* 9214, CPUx Program Integrity Error Trap Register */
#define CPU_PIETR 0x9214

/* 9400, CPUx Compatibility Control Register */
#define CPU_COMPAT 0x9400

/* A000, CPUx Trap Control Register */
#define CPU_FPU_TRAP_CON 0xA000

/* A004, CPUx Trapping Instruction Program Counter Register */
#define CPU_FPU_TRAP_PC 0xA004

/* A008, CPUx Trapping Instruction Opcode Register */
#define CPU_FPU_TRAP_OPC 0xA008

/* A010, CPUx Trapping Instruction Operand Register */
#define CPU_FPU_TRAP_SRC1 0xA010

/* A014, CPUx Trapping Instruction Operand Register */
#define CPU_FPU_TRAP_SRC2 0xA014

/* A018, CPUx Trapping Instruction Operand Register */
#define CPU_FPU_TRAP_SRC3 0xA018

/* C000, CPUx Data Protection Range 0, Lower Bound Register */
#define CPU_DPR0_L 0xC000

/* C004, CPUx Data Protection Range 0, Upper Bound Register */
#define CPU_DPR0_U 0xC004

/* C008, CPUx Data Protection Range 1, Lower Bound Register */
#define CPU_DPR1_L 0xC008

/* C00C, CPUx Data Protection Range 1, Upper Bound Register */
#define CPU_DPR1_U 0xC00C

/* C010, CPUx Data Protection Range 2, Lower Bound Register */
#define CPU_DPR2_L 0xC010

/* C014, CPUx Data Protection Range 2, Upper Bound Register */
#define CPU_DPR2_U 0xC014

/* C018, CPUx Data Protection Range 3, Lower Bound Register */
#define CPU_DPR3_L 0xC018

/* C01C, CPUx Data Protection Range 3, Upper Bound Register */
#define CPU_DPR3_U 0xC01C

/* C020, CPUx Data Protection Range 4, Lower Bound Register */
#define CPU_DPR4_L 0xC020

/* C024, CPUx Data Protection Range 4, Upper Bound Register */
#define CPU_DPR4_U 0xC024

/* C028, CPUx Data Protection Range 5, Lower Bound Register */
#define CPU_DPR5_L 0xC028

/* C02C, CPUx Data Protection Range 5, Upper Bound Register */
#define CPU_DPR5_U 0xC02C

/* C030, CPUx Data Protection Range 6, Lower Bound Register */
#define CPU_DPR6_L 0xC030

/* C034, CPUx Data Protection Range 6, Upper Bound Register */
#define CPU_DPR6_U 0xC034

/* C038, CPUx Data Protection Range 7, Lower Bound Register */
#define CPU_DPR7_L 0xC038

/* C03C, CPUx Data Protection Range 7, Upper Bound Register */
#define CPU_DPR7_U 0xC03C

/* C040, CPUx Data Protection Range 8, Lower Bound Register */
#define CPU_DPR8_L 0xC040

/* C044, CPUx Data Protection Range 8, Upper Bound Register */
#define CPU_DPR8_U 0xC044

/* C048, CPUx Data Protection Range 9, Lower Bound Register */
#define CPU_DPR9_L 0xC048

/* C04C, CPUx Data Protection Range 9, Upper Bound Register */
#define CPU_DPR9_U 0xC04C

/* C050, CPUx Data Protection Range 10, Lower Bound Register */
#define CPU_DPR10_L 0xC050

/* C054, CPUx Data Protection Range 10, Upper Bound Register */
#define CPU_DPR10_U 0xC054

/* C058, CPUx Data Protection Range 11, Lower Bound Register */
#define CPU_DPR11_L 0xC058

/* C05C, CPUx Data Protection Range 11, Upper Bound Register */
#define CPU_DPR11_U 0xC05C

/* C060, CPUx Data Protection Range 12, Lower Bound Register */
#define CPU_DPR12_L 0xC060

/* C064, CPUx Data Protection Range 12, Upper Bound Register */
#define CPU_DPR12_U 0xC064

/* C068, CPUx Data Protection Range 13, Lower Bound Register */
#define CPU_DPR13_L 0xC068

/* C06C, CPUx Data Protection Range 13, Upper Bound Register */
#define CPU_DPR13_U 0xC06C

/* C070, CPUx Data Protection Range 14, Lower Bound Register */
#define CPU_DPR14_L 0xC070

/* C074, CPUx Data Protection Range 14, Upper Bound Register */
#define CPU_DPR14_U 0xC074

/* C078, CPUx Data Protection Range 15, Lower Bound Register */
#define CPU_DPR15_L 0xC078

/* C07C, CPUx Data Protection Range 15, Upper Bound Register */
#define CPU_DPR15_U 0xC07C

/* C080, CPUx Data Protection Range 16, Lower Bound Register */
#define CPU_DPR16_L 0xC080

/* C084, CPUx Data Protection Range 16, Upper Bound Register */
#define CPU_DPR16_U 0xC084

/* C088, CPUx Data Protection Range 17, Lower Bound Register */
#define CPU_DPR17_L 0xC088

/* C08C, CPUx Data Protection Range 17, Upper Bound Register */
#define CPU_DPR17_U 0xC08C

/* D000, CPUx Code Protection Range 0 Lower Bound Register */
#define CPU_CPR0_L 0xD000

/* D004, CPUx Code Protection Range 0 Upper Bound Register */
#define CPU_CPR0_U 0xD004

/* D008, CPUx Code Protection Range 1 Lower Bound Register */
#define CPU_CPR1_L 0xD008

/* D00C, CPUx Code Protection Range 1 Upper Bound Register */
#define CPU_CPR1_U 0xD00C

/* D010, CPUx Code Protection Range 2 Lower Bound Register */
#define CPU_CPR2_L 0xD010

/* D014, CPUx Code Protection Range 2 Upper Bound Register */
#define CPU_CPR2_U 0xD014

/* D018, CPUx Code Protection Range 3 Lower Bound Register */
#define CPU_CPR3_L 0xD018

/* D01C, CPUx Code Protection Range 3 Upper Bound Register */
#define CPU_CPR3_U 0xD01C

/* D020, CPUx Code Protection Range 4 Lower Bound Register */
#define CPU_CPR4_L 0xD020

/* D024, CPUx Code Protection Range 4 Upper Bound Register */
#define CPU_CPR4_U 0xD024

/* D028, CPUx Code Protection Range 5 Lower Bound Register */
#define CPU_CPR5_L 0xD028

/* D02C, CPUx Code Protection Range 5 Upper Bound Register */
#define CPU_CPR5_U 0xD02C

/* D030, CPUx Code Protection Range 6 Lower Bound Register */
#define CPU_CPR6_L 0xD030

/* D034, CPUx Code Protection Range 6 Upper Bound Register */
#define CPU_CPR6_U 0xD034

/* D038, CPUx Code Protection Range 7 Lower Bound Register */
#define CPU_CPR7_L 0xD038

/* D03C, CPUx Code Protection Range 7 Upper Bound Register */
#define CPU_CPR7_U 0xD03C

/* D040, CPUx Code Protection Range 8 Lower Bound Register */
#define CPU_CPR8_L 0xD040

/* D044, CPUx Code Protection Range 8 Upper Bound Register */
#define CPU_CPR8_U 0xD044

/* D048, CPUx Code Protection Range 9 Lower Bound Register */
#define CPU_CPR9_L 0xD048

/* D04C, CPUx Code Protection Range 9 Upper Bound Register */
#define CPU_CPR9_U 0xD04C

/* E000, CPUx Code Protection Execute Enable Register Set 0 */
#define CPU_CPXE_0 0xE000

/* E004, CPUx Code Protection Execute Enable Register Set 1 */
#define CPU_CPXE_1 0xE004

/* E008, CPUx Code Protection Execute Enable Register Set 2 */
#define CPU_CPXE_2 0xE008

/* E00C, CPUx Code Protection Execute Enable Register Set 3 */
#define CPU_CPXE_3 0xE00C

/* E010, CPUx Data Protection Read Enable Register Set 0 */
#define CPU_DPRE_0 0xE010

/* E014, CPUx Data Protection Read Enable Register Set 1 */
#define CPU_DPRE_1 0xE014

/* E018, CPUx Data Protection Read Enable Register Set 2 */
#define CPU_DPRE_2 0xE018

/* E01C, CPUx Data Protection Read Enable Register Set 3 */
#define CPU_DPRE_3 0xE01C

/* E020, CPUx Data Protection Write Enable Register Set 0 */
#define CPU_DPWE_0 0xE020

/* E024, CPUx Data Protection Write Enable Register Set 1 */
#define CPU_DPWE_1 0xE024

/* E028, CPUx Data Protection Write Enable Register Set 2 */
#define CPU_DPWE_2 0xE028

/* E02C, CPUx Data Protection Write Enable Register Set 3 */
#define CPU_DPWE_3 0xE02C

/* E040, CPUx Code Protection Execute Enable Register Set 4 */
#define CPU_CPXE_4 0xE040

/* E044, CPUx Code Protection Execute Enable Register Set 5 */
#define CPU_CPXE_5 0xE044

/* E050, CPUx Data Protection Read Enable Register Set 4 */
#define CPU_DPRE_4 0xE050

/* E054, CPUx Data Protection Read Enable Register Set 5 */
#define CPU_DPRE_5 0xE054

/* E060, CPUx Data Protection Write Enable Register Set 4 */
#define CPU_DPWE_4 0xE060

/* E064, CPUx Data Protection Write Enable Register Set 5 */
#define CPU_DPWE_5 0xE064

/* E400, CPUx Temporal Protection System Control Register */
#define CPU_TPS_CON 0xE400

/* E404, CPUx Temporal Protection System Timer Register 0 */
#define CPU_TPS_TIMER0 0xE404

/* E408, CPUx Temporal Protection System Timer Register 1 */
#define CPU_TPS_TIMER1 0xE408

/* E40C, CPUx Temporal Protection System Timer Register 2 */
#define CPU_TPS_TIMER2 0xE40C

/* E440, CPUx Exception Entry Timer Load Value */
#define CPU_TPS_EXTIM_ENTRY_LVAL 0xE440

/* E444, CPUx Exception Entry Timer Current Value */
#define CPU_TPS_EXTIM_ENTRY_CVAL 0xE444

/* E448, CPUx Exception Exit  Timer Load Value */
#define CPU_TPS_EXTIM_EXIT_LVAL 0xE448

/* E44C, CPUx Exception Exit Timer Current Value */
#define CPU_TPS_EXTIM_EXIT_CVAL 0xE44C

/* E450, CPUx Exception Timer Class Enable Register */
#define CPU_TPS_EXTIM_CLASS_EN 0xE450

/* E454, CPUx Exception Timer Status Register */
#define CPU_TPS_EXTIM_STAT 0xE454

/* E458, CPUx Exception Timer FCX Register */
#define CPU_TPS_EXTIM_FCX 0xE458

/* F000, CPUx Trigger Event 0 */
#define CPU_TR0_EVT 0xF000
#define CPU_TR0EVT (CPU_TR0_EVT)

/* F004, CPUx Trigger Address 0 */
#define CPU_TR0_ADR 0xF004
#define CPU_TR0ADR (CPU_TR0_ADR)

/* F008, CPUx Trigger Event 1 */
#define CPU_TR1_EVT 0xF008
#define CPU_TR1EVT (CPU_TR1_EVT)

/* F00C, CPUx Trigger Address 1 */
#define CPU_TR1_ADR 0xF00C
#define CPU_TR1ADR (CPU_TR1_ADR)

/* F010, CPUx Trigger Event 2 */
#define CPU_TR2_EVT 0xF010
#define CPU_TR2EVT (CPU_TR2_EVT)

/* F014, CPUx Trigger Address 2 */
#define CPU_TR2_ADR 0xF014
#define CPU_TR2ADR (CPU_TR2_ADR)

/* F018, CPUx Trigger Event 3 */
#define CPU_TR3_EVT 0xF018
#define CPU_TR3EVT (CPU_TR3_EVT)

/* F01C, CPUx Trigger Address 3 */
#define CPU_TR3_ADR 0xF01C
#define CPU_TR3ADR (CPU_TR3_ADR)

/* F020, CPUx Trigger Event 4 */
#define CPU_TR4_EVT 0xF020
#define CPU_TR4EVT (CPU_TR4_EVT)

/* F024, CPUx Trigger Address 4 */
#define CPU_TR4_ADR 0xF024
#define CPU_TR4ADR (CPU_TR4_ADR)

/* F028, CPUx Trigger Event 5 */
#define CPU_TR5_EVT 0xF028
#define CPU_TR5EVT (CPU_TR5_EVT)

/* F02C, CPUx Trigger Address 5 */
#define CPU_TR5_ADR 0xF02C
#define CPU_TR5ADR (CPU_TR5_ADR)

/* F030, CPUx Trigger Event 6 */
#define CPU_TR6_EVT 0xF030
#define CPU_TR6EVT (CPU_TR6_EVT)

/* F034, CPUx Trigger Address 6 */
#define CPU_TR6_ADR 0xF034
#define CPU_TR6ADR (CPU_TR6_ADR)

/* F038, CPUx Trigger Event 7 */
#define CPU_TR7_EVT 0xF038
#define CPU_TR7EVT (CPU_TR7_EVT)

/* F03C, CPUx Trigger Address 7 */
#define CPU_TR7_ADR 0xF03C
#define CPU_TR7ADR (CPU_TR7_ADR)

/* FC00, CPUx Counter Control */
#define CPU_CCTRL 0xFC00

/* FC04, CPUx CPU Clock Cycle Count */
#define CPU_CCNT 0xFC04

/* FC08, CPUx Instruction Count */
#define CPU_ICNT 0xFC08

/* FC0C, CPUx Multi-Count Register 1 */
#define CPU_M1CNT 0xFC0C

/* FC10, CPUx Multi-Count Register 2 */
#define CPU_M2CNT 0xFC10

/* FC14, CPUx Multi-Count Register 3 */
#define CPU_M3CNT 0xFC14

/* FD00, CPUx Debug Status Register */
#define CPU_DBGSR 0xFD00

/* FD08, CPUx External Event Register */
#define CPU_EXEVT 0xFD08

/* FD0C, CPUx Core Register Access Event */
#define CPU_CREVT 0xFD0C

/* FD10, CPUx Software Debug Event */
#define CPU_SWEVT 0xFD10

/* FD30, CPUx TriggerAddressx */
#define CPU_TRIG_ACC 0xFD30

/* FD40, CPUx Debug Monitor Start Address */
#define CPU_DMS 0xFD40

/* FD44, CPUx Debug Context Save Area Pointer */
#define CPU_DCX 0xFD44

/* FD48, CPUx Debug Trap Control Register */
#define CPU_DBGTCR 0xFD48

/* FE00, CPUx Previous Context Information Register */
#define CPU_PCXI 0xFE00

/* FE04, CPUx Program Status Word */
#define CPU_PSW 0xFE04

/* FE08, CPUx Program Counter */
#define CPU_PC 0xFE08

/* FE14, CPUx System Configuration Register */
#define CPU_SYSCON 0xFE14

/* FE18, CPUx Identification Register TC1.6.2P */
#define CPU_CPU_ID 0xFE18

/* FE1C, CPUx Core Identification Register */
#define CPU_CORE_ID 0xFE1C

/* FE20, CPUx Base Interrupt Vector Table Pointer */
#define CPU_BIV 0xFE20

/* FE24, CPUx Base Trap Vector Table Pointer */
#define CPU_BTV 0xFE24

/* FE28, CPUx Interrupt Stack Pointer */
#define CPU_ISP 0xFE28

/* FE2C, CPUx Interrupt Control Register */
#define CPU_ICR 0xFE2C

/* FE38, CPUx Free CSA List Head Pointer */
#define CPU_FCX 0xFE38

/* FE3C, CPUx Free CSA List Limit Pointer */
#define CPU_LCX 0xFE3C

/* FE50, CPUx Customer ID register */
#define CPU_CUS_ID 0xFE50

/* FF00, CPUx Data General Purpose Register 0 */
#define CPU_D0 0xFF00

/* FF04, CPUx Data General Purpose Register 1 */
#define CPU_D1 0xFF04

/* FF08, CPUx Data General Purpose Register 2 */
#define CPU_D2 0xFF08

/* FF0C, CPUx Data General Purpose Register 3 */
#define CPU_D3 0xFF0C

/* FF10, CPUx Data General Purpose Register 4 */
#define CPU_D4 0xFF10

/* FF14, CPUx Data General Purpose Register 5 */
#define CPU_D5 0xFF14

/* FF18, CPUx Data General Purpose Register 6 */
#define CPU_D6 0xFF18

/* FF1C, CPUx Data General Purpose Register 7 */
#define CPU_D7 0xFF1C

/* FF20, CPUx Data General Purpose Register 8 */
#define CPU_D8 0xFF20

/* FF24, CPUx Data General Purpose Register 9 */
#define CPU_D9 0xFF24

/* FF28, CPUx Data General Purpose Register 10 */
#define CPU_D10 0xFF28

/* FF2C, CPUx Data General Purpose Register 11 */
#define CPU_D11 0xFF2C

/* FF30, CPUx Data General Purpose Register 12 */
#define CPU_D12 0xFF30

/* FF34, CPUx Data General Purpose Register 13 */
#define CPU_D13 0xFF34

/* FF38, CPUx Data General Purpose Register 14 */
#define CPU_D14 0xFF38

/* FF3C, CPUx Data General Purpose Register 15 */
#define CPU_D15 0xFF3C

/* FF80, CPUx Address General Purpose Register 0 */
#define CPU_A0 0xFF80

/* FF84, CPUx Address General Purpose Register 1 */
#define CPU_A1 0xFF84

/* FF88, CPUx Address General Purpose Register 2 */
#define CPU_A2 0xFF88

/* FF8C, CPUx Address General Purpose Register 3 */
#define CPU_A3 0xFF8C

/* FF90, CPUx Address General Purpose Register 4 */
#define CPU_A4 0xFF90

/* FF94, CPUx Address General Purpose Register 5 */
#define CPU_A5 0xFF94

/* FF98, CPUx Address General Purpose Register 6 */
#define CPU_A6 0xFF98

/* FF9C, CPUx Address General Purpose Register 7 */
#define CPU_A7 0xFF9C

/* FFA0, CPUx Address General Purpose Register 8 */
#define CPU_A8 0xFFA0

/* FFA4, CPUx Address General Purpose Register 9 */
#define CPU_A9 0xFFA4

/* FFA8, CPUx Address General Purpose Register 10 */
#define CPU_A10 0xFFA8

/* FFAC, CPUx Address General Purpose Register 11 */
#define CPU_A11 0xFFAC

/* FFB0, CPUx Address General Purpose Register 12 */
#define CPU_A12 0xFFB0

/* FFB4, CPUx Address General Purpose Register 13 */
#define CPU_A13 0xFFB4

/* FFB8, CPUx Address General Purpose Register 14 */
#define CPU_A14 0xFFB8

/* FFBC, CPUx Address General Purpose Register 15 */
#define CPU_A15 0xFFBC


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpu_Registers_Cfg_Cpu0 */
/* 1100, CPUx Flash Configuration Register 0 */
#define CPU0_FLASHCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON0*)0xF8801100u)

/* 1104, CPUx Flash Configuration Register 1 */
#define CPU0_FLASHCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON1*)0xF8801104u)

/* 1108, CPUx Flash Configuration Register 2 */
#define CPU0_FLASHCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON2*)0xF8801108u)

/* 110C, CPUx Flash Configuration Register 3 */
#define CPU0_FLASHCON3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON3*)0xF880110Cu)

/* 1110, CPUx Flash Configuration Register 4 */
#define CPU0_FLASHCON4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON4*)0xF8801110u)

/* D000, CPUx  Reset Register 0 */
#define CPU0_KRST0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST0*)0xF880D000u)

/* D004, CPUx  Reset Register 1 */
#define CPU0_KRST1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST1*)0xF880D004u)

/* D008, CPUx Reset Clear Register */
#define CPU0_KRSTCLR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRSTCLR*)0xF880D008u)

/* E000, CPUx Safety Protection SPR Region Lower Address Register 0 */
#define CPU0_RGN0_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E000u)
#define CPU0_SPR_SPROT_RGNLA0 (CPU0_RGN0_LA)

/* E004, CPUx Safety Protection SPR Region Upper Address Register 0 */
#define CPU0_RGN0_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E004u)
#define CPU0_SPR_SPROT_RGNUA0 (CPU0_RGN0_UA)

/* E008, CPUx Safety Protection SPR Region Write Access Enable Register A0 */
#define CPU0_RGN0_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E008u)
#define CPU0_SPR_SPROT_RGNACCENA0_W (CPU0_RGN0_ACCENA)

/* E00C, CPUx Safety Protection SPR Region Write Access Enable Register B0 */
#define CPU0_RGN0_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E00Cu)
#define CPU0_SPR_SPROT_RGNACCENB0_W (CPU0_RGN0_ACCENB)

/* E010, CPUx Safety Protection SPR Region Lower Address Register 1 */
#define CPU0_RGN1_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E010u)
#define CPU0_SPR_SPROT_RGNLA1 (CPU0_RGN1_LA)

/* E014, CPUx Safety Protection SPR Region Upper Address Register 1 */
#define CPU0_RGN1_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E014u)
#define CPU0_SPR_SPROT_RGNUA1 (CPU0_RGN1_UA)

/* E018, CPUx Safety Protection SPR Region Write Access Enable Register A1 */
#define CPU0_RGN1_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E018u)
#define CPU0_SPR_SPROT_RGNACCENA1_W (CPU0_RGN1_ACCENA)

/* E01C, CPUx Safety Protection SPR Region Write Access Enable Register B1 */
#define CPU0_RGN1_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E01Cu)
#define CPU0_SPR_SPROT_RGNACCENB1_W (CPU0_RGN1_ACCENB)

/* E020, CPUx Safety Protection SPR Region Lower Address Register 2 */
#define CPU0_RGN2_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E020u)
#define CPU0_SPR_SPROT_RGNLA2 (CPU0_RGN2_LA)

/* E024, CPUx Safety Protection SPR Region Upper Address Register 2 */
#define CPU0_RGN2_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E024u)
#define CPU0_SPR_SPROT_RGNUA2 (CPU0_RGN2_UA)

/* E028, CPUx Safety Protection SPR Region Write Access Enable Register A2 */
#define CPU0_RGN2_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E028u)
#define CPU0_SPR_SPROT_RGNACCENA2_W (CPU0_RGN2_ACCENA)

/* E02C, CPUx Safety Protection SPR Region Write Access Enable Register B2 */
#define CPU0_RGN2_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E02Cu)
#define CPU0_SPR_SPROT_RGNACCENB2_W (CPU0_RGN2_ACCENB)

/* E030, CPUx Safety Protection SPR Region Lower Address Register 3 */
#define CPU0_RGN3_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E030u)
#define CPU0_SPR_SPROT_RGNLA3 (CPU0_RGN3_LA)

/* E034, CPUx Safety Protection SPR Region Upper Address Register 3 */
#define CPU0_RGN3_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E034u)
#define CPU0_SPR_SPROT_RGNUA3 (CPU0_RGN3_UA)

/* E038, CPUx Safety Protection SPR Region Write Access Enable Register A3 */
#define CPU0_RGN3_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E038u)
#define CPU0_SPR_SPROT_RGNACCENA3_W (CPU0_RGN3_ACCENA)

/* E03C, CPUx Safety Protection SPR Region Write Access Enable Register B3 */
#define CPU0_RGN3_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E03Cu)
#define CPU0_SPR_SPROT_RGNACCENB3_W (CPU0_RGN3_ACCENB)

/* E040, CPUx Safety Protection SPR Region Lower Address Register 4 */
#define CPU0_RGN4_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E040u)
#define CPU0_SPR_SPROT_RGNLA4 (CPU0_RGN4_LA)

/* E044, CPUx Safety Protection SPR Region Upper Address Register 4 */
#define CPU0_RGN4_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E044u)
#define CPU0_SPR_SPROT_RGNUA4 (CPU0_RGN4_UA)

/* E048, CPUx Safety Protection SPR Region Write Access Enable Register A4 */
#define CPU0_RGN4_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E048u)
#define CPU0_SPR_SPROT_RGNACCENA4_W (CPU0_RGN4_ACCENA)

/* E04C, CPUx Safety Protection SPR Region Write Access Enable Register B4 */
#define CPU0_RGN4_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E04Cu)
#define CPU0_SPR_SPROT_RGNACCENB4_W (CPU0_RGN4_ACCENB)

/* E050, CPUx Safety Protection SPR Region Lower Address Register 5 */
#define CPU0_RGN5_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E050u)
#define CPU0_SPR_SPROT_RGNLA5 (CPU0_RGN5_LA)

/* E054, CPUx Safety Protection SPR Region Upper Address Register 5 */
#define CPU0_RGN5_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E054u)
#define CPU0_SPR_SPROT_RGNUA5 (CPU0_RGN5_UA)

/* E058, CPUx Safety Protection SPR Region Write Access Enable Register A5 */
#define CPU0_RGN5_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E058u)
#define CPU0_SPR_SPROT_RGNACCENA5_W (CPU0_RGN5_ACCENA)

/* E05C, CPUx Safety Protection SPR Region Write Access Enable Register B5 */
#define CPU0_RGN5_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E05Cu)
#define CPU0_SPR_SPROT_RGNACCENB5_W (CPU0_RGN5_ACCENB)

/* E060, CPUx Safety Protection SPR Region Lower Address Register 6 */
#define CPU0_RGN6_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E060u)
#define CPU0_SPR_SPROT_RGNLA6 (CPU0_RGN6_LA)

/* E064, CPUx Safety Protection SPR Region Upper Address Register 6 */
#define CPU0_RGN6_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E064u)
#define CPU0_SPR_SPROT_RGNUA6 (CPU0_RGN6_UA)

/* E068, CPUx Safety Protection SPR Region Write Access Enable Register A6 */
#define CPU0_RGN6_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E068u)
#define CPU0_SPR_SPROT_RGNACCENA6_W (CPU0_RGN6_ACCENA)

/* E06C, CPUx Safety Protection SPR Region Write Access Enable Register B6 */
#define CPU0_RGN6_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E06Cu)
#define CPU0_SPR_SPROT_RGNACCENB6_W (CPU0_RGN6_ACCENB)

/* E070, CPUx Safety Protection SPR Region Lower Address Register 7 */
#define CPU0_RGN7_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF880E070u)
#define CPU0_SPR_SPROT_RGNLA7 (CPU0_RGN7_LA)

/* E074, CPUx Safety Protection SPR Region Upper Address Register 7 */
#define CPU0_RGN7_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF880E074u)
#define CPU0_SPR_SPROT_RGNUA7 (CPU0_RGN7_UA)

/* E078, CPUx Safety Protection SPR Region Write Access Enable Register A7 */
#define CPU0_RGN7_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF880E078u)
#define CPU0_SPR_SPROT_RGNACCENA7_W (CPU0_RGN7_ACCENA)

/* E07C, CPUx Safety Protection SPR Region Write Access Enable Register B7 */
#define CPU0_RGN7_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF880E07Cu)
#define CPU0_SPR_SPROT_RGNACCENB7_W (CPU0_RGN7_ACCENB)

/* E088, CPUx Safety Protection SPR Region Read Access Enable Register A0 */
#define CPU0_SPR_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E088u)
#define CPU0_SPR_SPROT_RGNACCENA0_R (CPU0_SPR_SPROT_RGNACCENA_R0)

/* E08C, CPUx Safety Protection SPR Region Read Access Enable Register B0 */
#define CPU0_SPR_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E08Cu)
#define CPU0_SPR_SPROT_RGNACCENB0_R (CPU0_SPR_SPROT_RGNACCENB_R0)

/* E098, CPUx Safety Protection SPR Region Read Access Enable Register A1 */
#define CPU0_SPR_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E098u)
#define CPU0_SPR_SPROT_RGNACCENA1_R (CPU0_SPR_SPROT_RGNACCENA_R1)

/* E09C, CPUx Safety Protection SPR Region Read Access Enable Register B1 */
#define CPU0_SPR_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E09Cu)
#define CPU0_SPR_SPROT_RGNACCENB1_R (CPU0_SPR_SPROT_RGNACCENB_R1)

/* E0A8, CPUx Safety Protection SPR Region Read Access Enable Register A2 */
#define CPU0_SPR_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0A8u)
#define CPU0_SPR_SPROT_RGNACCENA2_R (CPU0_SPR_SPROT_RGNACCENA_R2)

/* E0AC, CPUx Safety Protection SPR Region Read Access Enable Register B2 */
#define CPU0_SPR_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0ACu)
#define CPU0_SPR_SPROT_RGNACCENB2_R (CPU0_SPR_SPROT_RGNACCENB_R2)

/* E0B8, CPUx Safety Protection SPR Region Read Access Enable Register A3 */
#define CPU0_SPR_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0B8u)
#define CPU0_SPR_SPROT_RGNACCENA3_R (CPU0_SPR_SPROT_RGNACCENA_R3)

/* E0BC, CPUx Safety Protection SPR Region Read Access Enable Register B3 */
#define CPU0_SPR_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0BCu)
#define CPU0_SPR_SPROT_RGNACCENB3_R (CPU0_SPR_SPROT_RGNACCENB_R3)

/* E0C8, CPUx Safety Protection SPR Region Read Access Enable Register A4 */
#define CPU0_SPR_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0C8u)
#define CPU0_SPR_SPROT_RGNACCENA4_R (CPU0_SPR_SPROT_RGNACCENA_R4)

/* E0CC, CPUx Safety Protection SPR Region Read Access Enable Register B4 */
#define CPU0_SPR_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0CCu)
#define CPU0_SPR_SPROT_RGNACCENB4_R (CPU0_SPR_SPROT_RGNACCENB_R4)

/* E0D8, CPUx Safety Protection SPR Region Read Access Enable Register A5 */
#define CPU0_SPR_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0D8u)
#define CPU0_SPR_SPROT_RGNACCENA5_R (CPU0_SPR_SPROT_RGNACCENA_R5)

/* E0DC, CPUx Safety Protection SPR Region Read Access Enable Register B5 */
#define CPU0_SPR_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0DCu)
#define CPU0_SPR_SPROT_RGNACCENB5_R (CPU0_SPR_SPROT_RGNACCENB_R5)

/* E0E8, CPUx Safety Protection SPR Region Read Access Enable Register A6 */
#define CPU0_SPR_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0E8u)
#define CPU0_SPR_SPROT_RGNACCENA6_R (CPU0_SPR_SPROT_RGNACCENA_R6)

/* E0EC, CPUx Safety Protection SPR Region Read Access Enable Register B6 */
#define CPU0_SPR_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0ECu)
#define CPU0_SPR_SPROT_RGNACCENB6_R (CPU0_SPR_SPROT_RGNACCENB_R6)

/* E0F8, CPUx Safety Protection SPR Region Read Access Enable Register A7 */
#define CPU0_SPR_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF880E0F8u)
#define CPU0_SPR_SPROT_RGNACCENA7_R (CPU0_SPR_SPROT_RGNACCENA_R7)

/* E0FC, CPUx Safety Protection SPR Region Read Access Enable Register B7 */
#define CPU0_SPR_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF880E0FCu)
#define CPU0_SPR_SPROT_RGNACCENB7_R (CPU0_SPR_SPROT_RGNACCENB_R7)

/* E100, CPUx Safety Protection Register Access Enable Register A */
#define CPU0_SFR_SPROT_ACCENA_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF880E100u)

/* E104, CPUx Safety Protection Region Access Enable Register B */
#define CPU0_SFR_SPROT_ACCENB_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF880E104u)

/* E110, CPUx Safety Protection Region LPB Read Access Enable Register A */
#define CPU0_LPB_SPROT_ACCENA_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF880E110u)

/* E114, CPUx Safety Protection Region LPB Read Access Enable Register B */
#define CPU0_LPB_SPROT_ACCENB_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF880E114u)

/* E200, CPUx Safety Protection DLMU Region Lower Address Register 0 */
#define CPU0_DLMU_SPROT_RGNLA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E200u)

/* E204, CPUx Safety protection DLMU Region Upper Address Register 0 */
#define CPU0_DLMU_SPROT_RGNUA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E204u)

/* E208, CPUx Safety Protection Region DLMU Write Access Enable Register A0 */
#define CPU0_DLMU_SPROT_RGNACCENA_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E208u)
#define CPU0_DLMU_SPROT_RGNACCENA0_W (CPU0_DLMU_SPROT_RGNACCENA_W0)

/* E20C, CPUx Safety Protection Region DLMU Write Access Enable Register B0 */
#define CPU0_DLMU_SPROT_RGNACCENB_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E20Cu)
#define CPU0_DLMU_SPROT_RGNACCENB0_W (CPU0_DLMU_SPROT_RGNACCENB_W0)

/* E210, CPUx Safety Protection DLMU Region Lower Address Register 1 */
#define CPU0_DLMU_SPROT_RGNLA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E210u)

/* E214, CPUx Safety protection DLMU Region Upper Address Register 1 */
#define CPU0_DLMU_SPROT_RGNUA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E214u)

/* E218, CPUx Safety Protection Region DLMU Write Access Enable Register A1 */
#define CPU0_DLMU_SPROT_RGNACCENA_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E218u)
#define CPU0_DLMU_SPROT_RGNACCENA1_W (CPU0_DLMU_SPROT_RGNACCENA_W1)

/* E21C, CPUx Safety Protection Region DLMU Write Access Enable Register B1 */
#define CPU0_DLMU_SPROT_RGNACCENB_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E21Cu)
#define CPU0_DLMU_SPROT_RGNACCENB1_W (CPU0_DLMU_SPROT_RGNACCENB_W1)

/* E220, CPUx Safety Protection DLMU Region Lower Address Register 2 */
#define CPU0_DLMU_SPROT_RGNLA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E220u)

/* E224, CPUx Safety protection DLMU Region Upper Address Register 2 */
#define CPU0_DLMU_SPROT_RGNUA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E224u)

/* E228, CPUx Safety Protection Region DLMU Write Access Enable Register A2 */
#define CPU0_DLMU_SPROT_RGNACCENA_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E228u)
#define CPU0_DLMU_SPROT_RGNACCENA2_W (CPU0_DLMU_SPROT_RGNACCENA_W2)

/* E22C, CPUx Safety Protection Region DLMU Write Access Enable Register B2 */
#define CPU0_DLMU_SPROT_RGNACCENB_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E22Cu)
#define CPU0_DLMU_SPROT_RGNACCENB2_W (CPU0_DLMU_SPROT_RGNACCENB_W2)

/* E230, CPUx Safety Protection DLMU Region Lower Address Register 3 */
#define CPU0_DLMU_SPROT_RGNLA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E230u)

/* E234, CPUx Safety protection DLMU Region Upper Address Register 3 */
#define CPU0_DLMU_SPROT_RGNUA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E234u)

/* E238, CPUx Safety Protection Region DLMU Write Access Enable Register A3 */
#define CPU0_DLMU_SPROT_RGNACCENA_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E238u)
#define CPU0_DLMU_SPROT_RGNACCENA3_W (CPU0_DLMU_SPROT_RGNACCENA_W3)

/* E23C, CPUx Safety Protection Region DLMU Write Access Enable Register B3 */
#define CPU0_DLMU_SPROT_RGNACCENB_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E23Cu)
#define CPU0_DLMU_SPROT_RGNACCENB3_W (CPU0_DLMU_SPROT_RGNACCENB_W3)

/* E240, CPUx Safety Protection DLMU Region Lower Address Register 4 */
#define CPU0_DLMU_SPROT_RGNLA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E240u)

/* E244, CPUx Safety protection DLMU Region Upper Address Register 4 */
#define CPU0_DLMU_SPROT_RGNUA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E244u)

/* E248, CPUx Safety Protection Region DLMU Write Access Enable Register A4 */
#define CPU0_DLMU_SPROT_RGNACCENA_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E248u)
#define CPU0_DLMU_SPROT_RGNACCENA4_W (CPU0_DLMU_SPROT_RGNACCENA_W4)

/* E24C, CPUx Safety Protection Region DLMU Write Access Enable Register B4 */
#define CPU0_DLMU_SPROT_RGNACCENB_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E24Cu)
#define CPU0_DLMU_SPROT_RGNACCENB4_W (CPU0_DLMU_SPROT_RGNACCENB_W4)

/* E250, CPUx Safety Protection DLMU Region Lower Address Register 5 */
#define CPU0_DLMU_SPROT_RGNLA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E250u)

/* E254, CPUx Safety protection DLMU Region Upper Address Register 5 */
#define CPU0_DLMU_SPROT_RGNUA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E254u)

/* E258, CPUx Safety Protection Region DLMU Write Access Enable Register A5 */
#define CPU0_DLMU_SPROT_RGNACCENA_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E258u)
#define CPU0_DLMU_SPROT_RGNACCENA5_W (CPU0_DLMU_SPROT_RGNACCENA_W5)

/* E25C, CPUx Safety Protection Region DLMU Write Access Enable Register B5 */
#define CPU0_DLMU_SPROT_RGNACCENB_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E25Cu)
#define CPU0_DLMU_SPROT_RGNACCENB5_W (CPU0_DLMU_SPROT_RGNACCENB_W5)

/* E260, CPUx Safety Protection DLMU Region Lower Address Register 6 */
#define CPU0_DLMU_SPROT_RGNLA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E260u)

/* E264, CPUx Safety protection DLMU Region Upper Address Register 6 */
#define CPU0_DLMU_SPROT_RGNUA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E264u)

/* E268, CPUx Safety Protection Region DLMU Write Access Enable Register A6 */
#define CPU0_DLMU_SPROT_RGNACCENA_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E268u)
#define CPU0_DLMU_SPROT_RGNACCENA6_W (CPU0_DLMU_SPROT_RGNACCENA_W6)

/* E26C, CPUx Safety Protection Region DLMU Write Access Enable Register B6 */
#define CPU0_DLMU_SPROT_RGNACCENB_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E26Cu)
#define CPU0_DLMU_SPROT_RGNACCENB6_W (CPU0_DLMU_SPROT_RGNACCENB_W6)

/* E270, CPUx Safety Protection DLMU Region Lower Address Register 7 */
#define CPU0_DLMU_SPROT_RGNLA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF880E270u)

/* E274, CPUx Safety protection DLMU Region Upper Address Register 7 */
#define CPU0_DLMU_SPROT_RGNUA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF880E274u)

/* E278, CPUx Safety Protection Region DLMU Write Access Enable Register A7 */
#define CPU0_DLMU_SPROT_RGNACCENA_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF880E278u)
#define CPU0_DLMU_SPROT_RGNACCENA7_W (CPU0_DLMU_SPROT_RGNACCENA_W7)

/* E27C, CPUx Safety Protection Region DLMU Write Access Enable Register B7 */
#define CPU0_DLMU_SPROT_RGNACCENB_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF880E27Cu)
#define CPU0_DLMU_SPROT_RGNACCENB7_W (CPU0_DLMU_SPROT_RGNACCENB_W7)

/* E288, CPUx Safety Protection Region DLMU Read Access Enable Register A0 */
#define CPU0_DLMU_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E288u)
#define CPU0_DLMU_SPROT_RGNACCENA0_R (CPU0_DLMU_SPROT_RGNACCENA_R0)

/* E28C, CPUx Safety Protection Region DLMU Read Access Enable Register B0 */
#define CPU0_DLMU_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E28Cu)
#define CPU0_DLMU_SPROT_RGNACCENB0_R (CPU0_DLMU_SPROT_RGNACCENB_R0)

/* E298, CPUx Safety Protection Region DLMU Read Access Enable Register A1 */
#define CPU0_DLMU_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E298u)
#define CPU0_DLMU_SPROT_RGNACCENA1_R (CPU0_DLMU_SPROT_RGNACCENA_R1)

/* E29C, CPUx Safety Protection Region DLMU Read Access Enable Register B1 */
#define CPU0_DLMU_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E29Cu)
#define CPU0_DLMU_SPROT_RGNACCENB1_R (CPU0_DLMU_SPROT_RGNACCENB_R1)

/* E2A8, CPUx Safety Protection Region DLMU Read Access Enable Register A2 */
#define CPU0_DLMU_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2A8u)
#define CPU0_DLMU_SPROT_RGNACCENA2_R (CPU0_DLMU_SPROT_RGNACCENA_R2)

/* E2AC, CPUx Safety Protection Region DLMU Read Access Enable Register B2 */
#define CPU0_DLMU_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2ACu)
#define CPU0_DLMU_SPROT_RGNACCENB2_R (CPU0_DLMU_SPROT_RGNACCENB_R2)

/* E2B8, CPUx Safety Protection Region DLMU Read Access Enable Register A3 */
#define CPU0_DLMU_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2B8u)
#define CPU0_DLMU_SPROT_RGNACCENA3_R (CPU0_DLMU_SPROT_RGNACCENA_R3)

/* E2BC, CPUx Safety Protection Region DLMU Read Access Enable Register B3 */
#define CPU0_DLMU_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2BCu)
#define CPU0_DLMU_SPROT_RGNACCENB3_R (CPU0_DLMU_SPROT_RGNACCENB_R3)

/* E2C8, CPUx Safety Protection Region DLMU Read Access Enable Register A4 */
#define CPU0_DLMU_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2C8u)
#define CPU0_DLMU_SPROT_RGNACCENA4_R (CPU0_DLMU_SPROT_RGNACCENA_R4)

/* E2CC, CPUx Safety Protection Region DLMU Read Access Enable Register B4 */
#define CPU0_DLMU_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2CCu)
#define CPU0_DLMU_SPROT_RGNACCENB4_R (CPU0_DLMU_SPROT_RGNACCENB_R4)

/* E2D8, CPUx Safety Protection Region DLMU Read Access Enable Register A5 */
#define CPU0_DLMU_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2D8u)
#define CPU0_DLMU_SPROT_RGNACCENA5_R (CPU0_DLMU_SPROT_RGNACCENA_R5)

/* E2DC, CPUx Safety Protection Region DLMU Read Access Enable Register B5 */
#define CPU0_DLMU_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2DCu)
#define CPU0_DLMU_SPROT_RGNACCENB5_R (CPU0_DLMU_SPROT_RGNACCENB_R5)

/* E2E8, CPUx Safety Protection Region DLMU Read Access Enable Register A6 */
#define CPU0_DLMU_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2E8u)
#define CPU0_DLMU_SPROT_RGNACCENA6_R (CPU0_DLMU_SPROT_RGNACCENA_R6)

/* E2EC, CPUx Safety Protection Region DLMU Read Access Enable Register B6 */
#define CPU0_DLMU_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2ECu)
#define CPU0_DLMU_SPROT_RGNACCENB6_R (CPU0_DLMU_SPROT_RGNACCENB_R6)

/* E2F8, CPUx Safety Protection Region DLMU Read Access Enable Register A7 */
#define CPU0_DLMU_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF880E2F8u)
#define CPU0_DLMU_SPROT_RGNACCENA7_R (CPU0_DLMU_SPROT_RGNACCENA_R7)

/* E2FC, CPUx Safety Protection Region DLMU Read Access Enable Register B7 */
#define CPU0_DLMU_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF880E2FCu)
#define CPU0_DLMU_SPROT_RGNACCENB7_R (CPU0_DLMU_SPROT_RGNACCENB_R7)

/* FB00, CPUx  Overlay Range Select Register */
#define CPU0_OSEL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_OSEL*)0xF880FB00u)

/* FB10, CPUx Redirected Address Base Register 0 */
#define CPU0_BLK0_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB10u)
#define CPU0_RABR0 (CPU0_BLK0_RABR)

/* FB14, CPUx Overlay Target Address Register 0 */
#define CPU0_BLK0_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB14u)
#define CPU0_OTAR0 (CPU0_BLK0_OTAR)

/* FB18, CPUx Overlay Mask Register 0 */
#define CPU0_BLK0_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB18u)
#define CPU0_OMASK0 (CPU0_BLK0_OMASK)

/* FB1C, CPUx Redirected Address Base Register 1 */
#define CPU0_BLK1_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB1Cu)
#define CPU0_RABR1 (CPU0_BLK1_RABR)

/* FB20, CPUx Overlay Target Address Register 1 */
#define CPU0_BLK1_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB20u)
#define CPU0_OTAR1 (CPU0_BLK1_OTAR)

/* FB24, CPUx Overlay Mask Register 1 */
#define CPU0_BLK1_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB24u)
#define CPU0_OMASK1 (CPU0_BLK1_OMASK)

/* FB28, CPUx Redirected Address Base Register 2 */
#define CPU0_BLK2_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB28u)
#define CPU0_RABR2 (CPU0_BLK2_RABR)

/* FB2C, CPUx Overlay Target Address Register 2 */
#define CPU0_BLK2_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB2Cu)
#define CPU0_OTAR2 (CPU0_BLK2_OTAR)

/* FB30, CPUx Overlay Mask Register 2 */
#define CPU0_BLK2_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB30u)
#define CPU0_OMASK2 (CPU0_BLK2_OMASK)

/* FB34, CPUx Redirected Address Base Register 3 */
#define CPU0_BLK3_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB34u)
#define CPU0_RABR3 (CPU0_BLK3_RABR)

/* FB38, CPUx Overlay Target Address Register 3 */
#define CPU0_BLK3_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB38u)
#define CPU0_OTAR3 (CPU0_BLK3_OTAR)

/* FB3C, CPUx Overlay Mask Register 3 */
#define CPU0_BLK3_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB3Cu)
#define CPU0_OMASK3 (CPU0_BLK3_OMASK)

/* FB40, CPUx Redirected Address Base Register 4 */
#define CPU0_BLK4_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB40u)
#define CPU0_RABR4 (CPU0_BLK4_RABR)

/* FB44, CPUx Overlay Target Address Register 4 */
#define CPU0_BLK4_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB44u)
#define CPU0_OTAR4 (CPU0_BLK4_OTAR)

/* FB48, CPUx Overlay Mask Register 4 */
#define CPU0_BLK4_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB48u)
#define CPU0_OMASK4 (CPU0_BLK4_OMASK)

/* FB4C, CPUx Redirected Address Base Register 5 */
#define CPU0_BLK5_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB4Cu)
#define CPU0_RABR5 (CPU0_BLK5_RABR)

/* FB50, CPUx Overlay Target Address Register 5 */
#define CPU0_BLK5_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB50u)
#define CPU0_OTAR5 (CPU0_BLK5_OTAR)

/* FB54, CPUx Overlay Mask Register 5 */
#define CPU0_BLK5_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB54u)
#define CPU0_OMASK5 (CPU0_BLK5_OMASK)

/* FB58, CPUx Redirected Address Base Register 6 */
#define CPU0_BLK6_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB58u)
#define CPU0_RABR6 (CPU0_BLK6_RABR)

/* FB5C, CPUx Overlay Target Address Register 6 */
#define CPU0_BLK6_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB5Cu)
#define CPU0_OTAR6 (CPU0_BLK6_OTAR)

/* FB60, CPUx Overlay Mask Register 6 */
#define CPU0_BLK6_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB60u)
#define CPU0_OMASK6 (CPU0_BLK6_OMASK)

/* FB64, CPUx Redirected Address Base Register 7 */
#define CPU0_BLK7_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB64u)
#define CPU0_RABR7 (CPU0_BLK7_RABR)

/* FB68, CPUx Overlay Target Address Register 7 */
#define CPU0_BLK7_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB68u)
#define CPU0_OTAR7 (CPU0_BLK7_OTAR)

/* FB6C, CPUx Overlay Mask Register 7 */
#define CPU0_BLK7_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB6Cu)
#define CPU0_OMASK7 (CPU0_BLK7_OMASK)

/* FB70, CPUx Redirected Address Base Register 8 */
#define CPU0_BLK8_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB70u)
#define CPU0_RABR8 (CPU0_BLK8_RABR)

/* FB74, CPUx Overlay Target Address Register 8 */
#define CPU0_BLK8_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB74u)
#define CPU0_OTAR8 (CPU0_BLK8_OTAR)

/* FB78, CPUx Overlay Mask Register 8 */
#define CPU0_BLK8_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB78u)
#define CPU0_OMASK8 (CPU0_BLK8_OMASK)

/* FB7C, CPUx Redirected Address Base Register 9 */
#define CPU0_BLK9_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB7Cu)
#define CPU0_RABR9 (CPU0_BLK9_RABR)

/* FB80, CPUx Overlay Target Address Register 9 */
#define CPU0_BLK9_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB80u)
#define CPU0_OTAR9 (CPU0_BLK9_OTAR)

/* FB84, CPUx Overlay Mask Register 9 */
#define CPU0_BLK9_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB84u)
#define CPU0_OMASK9 (CPU0_BLK9_OMASK)

/* FB88, CPUx Redirected Address Base Register 10 */
#define CPU0_BLK10_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB88u)
#define CPU0_RABR10 (CPU0_BLK10_RABR)

/* FB8C, CPUx Overlay Target Address Register 10 */
#define CPU0_BLK10_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB8Cu)
#define CPU0_OTAR10 (CPU0_BLK10_OTAR)

/* FB90, CPUx Overlay Mask Register 10 */
#define CPU0_BLK10_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB90u)
#define CPU0_OMASK10 (CPU0_BLK10_OMASK)

/* FB94, CPUx Redirected Address Base Register 11 */
#define CPU0_BLK11_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FB94u)
#define CPU0_RABR11 (CPU0_BLK11_RABR)

/* FB98, CPUx Overlay Target Address Register 11 */
#define CPU0_BLK11_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FB98u)
#define CPU0_OTAR11 (CPU0_BLK11_OTAR)

/* FB9C, CPUx Overlay Mask Register 11 */
#define CPU0_BLK11_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FB9Cu)
#define CPU0_OMASK11 (CPU0_BLK11_OMASK)

/* FBA0, CPUx Redirected Address Base Register 12 */
#define CPU0_BLK12_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBA0u)
#define CPU0_RABR12 (CPU0_BLK12_RABR)

/* FBA4, CPUx Overlay Target Address Register 12 */
#define CPU0_BLK12_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBA4u)
#define CPU0_OTAR12 (CPU0_BLK12_OTAR)

/* FBA8, CPUx Overlay Mask Register 12 */
#define CPU0_BLK12_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBA8u)
#define CPU0_OMASK12 (CPU0_BLK12_OMASK)

/* FBAC, CPUx Redirected Address Base Register 13 */
#define CPU0_BLK13_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBACu)
#define CPU0_RABR13 (CPU0_BLK13_RABR)

/* FBB0, CPUx Overlay Target Address Register 13 */
#define CPU0_BLK13_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBB0u)
#define CPU0_OTAR13 (CPU0_BLK13_OTAR)

/* FBB4, CPUx Overlay Mask Register 13 */
#define CPU0_BLK13_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBB4u)
#define CPU0_OMASK13 (CPU0_BLK13_OMASK)

/* FBB8, CPUx Redirected Address Base Register 14 */
#define CPU0_BLK14_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBB8u)
#define CPU0_RABR14 (CPU0_BLK14_RABR)

/* FBBC, CPUx Overlay Target Address Register 14 */
#define CPU0_BLK14_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBBCu)
#define CPU0_OTAR14 (CPU0_BLK14_OTAR)

/* FBC0, CPUx Overlay Mask Register 14 */
#define CPU0_BLK14_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBC0u)
#define CPU0_OMASK14 (CPU0_BLK14_OMASK)

/* FBC4, CPUx Redirected Address Base Register 15 */
#define CPU0_BLK15_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBC4u)
#define CPU0_RABR15 (CPU0_BLK15_RABR)

/* FBC8, CPUx Overlay Target Address Register 15 */
#define CPU0_BLK15_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBC8u)
#define CPU0_OTAR15 (CPU0_BLK15_OTAR)

/* FBCC, CPUx Overlay Mask Register 15 */
#define CPU0_BLK15_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBCCu)
#define CPU0_OMASK15 (CPU0_BLK15_OMASK)

/* FBD0, CPUx Redirected Address Base Register 16 */
#define CPU0_BLK16_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBD0u)
#define CPU0_RABR16 (CPU0_BLK16_RABR)

/* FBD4, CPUx Overlay Target Address Register 16 */
#define CPU0_BLK16_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBD4u)
#define CPU0_OTAR16 (CPU0_BLK16_OTAR)

/* FBD8, CPUx Overlay Mask Register 16 */
#define CPU0_BLK16_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBD8u)
#define CPU0_OMASK16 (CPU0_BLK16_OMASK)

/* FBDC, CPUx Redirected Address Base Register 17 */
#define CPU0_BLK17_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBDCu)
#define CPU0_RABR17 (CPU0_BLK17_RABR)

/* FBE0, CPUx Overlay Target Address Register 17 */
#define CPU0_BLK17_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBE0u)
#define CPU0_OTAR17 (CPU0_BLK17_OTAR)

/* FBE4, CPUx Overlay Mask Register 17 */
#define CPU0_BLK17_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBE4u)
#define CPU0_OMASK17 (CPU0_BLK17_OMASK)

/* FBE8, CPUx Redirected Address Base Register 18 */
#define CPU0_BLK18_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBE8u)
#define CPU0_RABR18 (CPU0_BLK18_RABR)

/* FBEC, CPUx Overlay Target Address Register 18 */
#define CPU0_BLK18_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBECu)
#define CPU0_OTAR18 (CPU0_BLK18_OTAR)

/* FBF0, CPUx Overlay Mask Register 18 */
#define CPU0_BLK18_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBF0u)
#define CPU0_OMASK18 (CPU0_BLK18_OMASK)

/* FBF4, CPUx Redirected Address Base Register 19 */
#define CPU0_BLK19_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FBF4u)
#define CPU0_RABR19 (CPU0_BLK19_RABR)

/* FBF8, CPUx Overlay Target Address Register 19 */
#define CPU0_BLK19_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FBF8u)
#define CPU0_OTAR19 (CPU0_BLK19_OTAR)

/* FBFC, CPUx Overlay Mask Register 19 */
#define CPU0_BLK19_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FBFCu)
#define CPU0_OMASK19 (CPU0_BLK19_OMASK)

/* FC00, CPUx Redirected Address Base Register 20 */
#define CPU0_BLK20_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC00u)
#define CPU0_RABR20 (CPU0_BLK20_RABR)

/* FC04, CPUx Overlay Target Address Register 20 */
#define CPU0_BLK20_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC04u)
#define CPU0_OTAR20 (CPU0_BLK20_OTAR)

/* FC08, CPUx Overlay Mask Register 20 */
#define CPU0_BLK20_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC08u)
#define CPU0_OMASK20 (CPU0_BLK20_OMASK)

/* FC0C, CPUx Redirected Address Base Register 21 */
#define CPU0_BLK21_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC0Cu)
#define CPU0_RABR21 (CPU0_BLK21_RABR)

/* FC10, CPUx Overlay Target Address Register 21 */
#define CPU0_BLK21_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC10u)
#define CPU0_OTAR21 (CPU0_BLK21_OTAR)

/* FC14, CPUx Overlay Mask Register 21 */
#define CPU0_BLK21_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC14u)
#define CPU0_OMASK21 (CPU0_BLK21_OMASK)

/* FC18, CPUx Redirected Address Base Register 22 */
#define CPU0_BLK22_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC18u)
#define CPU0_RABR22 (CPU0_BLK22_RABR)

/* FC1C, CPUx Overlay Target Address Register 22 */
#define CPU0_BLK22_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC1Cu)
#define CPU0_OTAR22 (CPU0_BLK22_OTAR)

/* FC20, CPUx Overlay Mask Register 22 */
#define CPU0_BLK22_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC20u)
#define CPU0_OMASK22 (CPU0_BLK22_OMASK)

/* FC24, CPUx Redirected Address Base Register 23 */
#define CPU0_BLK23_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC24u)
#define CPU0_RABR23 (CPU0_BLK23_RABR)

/* FC28, CPUx Overlay Target Address Register 23 */
#define CPU0_BLK23_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC28u)
#define CPU0_OTAR23 (CPU0_BLK23_OTAR)

/* FC2C, CPUx Overlay Mask Register 23 */
#define CPU0_BLK23_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC2Cu)
#define CPU0_OMASK23 (CPU0_BLK23_OMASK)

/* FC30, CPUx Redirected Address Base Register 24 */
#define CPU0_BLK24_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC30u)
#define CPU0_RABR24 (CPU0_BLK24_RABR)

/* FC34, CPUx Overlay Target Address Register 24 */
#define CPU0_BLK24_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC34u)
#define CPU0_OTAR24 (CPU0_BLK24_OTAR)

/* FC38, CPUx Overlay Mask Register 24 */
#define CPU0_BLK24_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC38u)
#define CPU0_OMASK24 (CPU0_BLK24_OMASK)

/* FC3C, CPUx Redirected Address Base Register 25 */
#define CPU0_BLK25_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC3Cu)
#define CPU0_RABR25 (CPU0_BLK25_RABR)

/* FC40, CPUx Overlay Target Address Register 25 */
#define CPU0_BLK25_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC40u)
#define CPU0_OTAR25 (CPU0_BLK25_OTAR)

/* FC44, CPUx Overlay Mask Register 25 */
#define CPU0_BLK25_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC44u)
#define CPU0_OMASK25 (CPU0_BLK25_OMASK)

/* FC48, CPUx Redirected Address Base Register 26 */
#define CPU0_BLK26_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC48u)
#define CPU0_RABR26 (CPU0_BLK26_RABR)

/* FC4C, CPUx Overlay Target Address Register 26 */
#define CPU0_BLK26_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC4Cu)
#define CPU0_OTAR26 (CPU0_BLK26_OTAR)

/* FC50, CPUx Overlay Mask Register 26 */
#define CPU0_BLK26_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC50u)
#define CPU0_OMASK26 (CPU0_BLK26_OMASK)

/* FC54, CPUx Redirected Address Base Register 27 */
#define CPU0_BLK27_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC54u)
#define CPU0_RABR27 (CPU0_BLK27_RABR)

/* FC58, CPUx Overlay Target Address Register 27 */
#define CPU0_BLK27_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC58u)
#define CPU0_OTAR27 (CPU0_BLK27_OTAR)

/* FC5C, CPUx Overlay Mask Register 27 */
#define CPU0_BLK27_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC5Cu)
#define CPU0_OMASK27 (CPU0_BLK27_OMASK)

/* FC60, CPUx Redirected Address Base Register 28 */
#define CPU0_BLK28_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC60u)
#define CPU0_RABR28 (CPU0_BLK28_RABR)

/* FC64, CPUx Overlay Target Address Register 28 */
#define CPU0_BLK28_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC64u)
#define CPU0_OTAR28 (CPU0_BLK28_OTAR)

/* FC68, CPUx Overlay Mask Register 28 */
#define CPU0_BLK28_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC68u)
#define CPU0_OMASK28 (CPU0_BLK28_OMASK)

/* FC6C, CPUx Redirected Address Base Register 29 */
#define CPU0_BLK29_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC6Cu)
#define CPU0_RABR29 (CPU0_BLK29_RABR)

/* FC70, CPUx Overlay Target Address Register 29 */
#define CPU0_BLK29_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC70u)
#define CPU0_OTAR29 (CPU0_BLK29_OTAR)

/* FC74, CPUx Overlay Mask Register 29 */
#define CPU0_BLK29_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC74u)
#define CPU0_OMASK29 (CPU0_BLK29_OMASK)

/* FC78, CPUx Redirected Address Base Register 30 */
#define CPU0_BLK30_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC78u)
#define CPU0_RABR30 (CPU0_BLK30_RABR)

/* FC7C, CPUx Overlay Target Address Register 30 */
#define CPU0_BLK30_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC7Cu)
#define CPU0_OTAR30 (CPU0_BLK30_OTAR)

/* FC80, CPUx Overlay Mask Register 30 */
#define CPU0_BLK30_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC80u)
#define CPU0_OMASK30 (CPU0_BLK30_OMASK)

/* FC84, CPUx Redirected Address Base Register 31 */
#define CPU0_BLK31_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF880FC84u)
#define CPU0_RABR31 (CPU0_BLK31_RABR)

/* FC88, CPUx Overlay Target Address Register 31 */
#define CPU0_BLK31_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF880FC88u)
#define CPU0_OTAR31 (CPU0_BLK31_OTAR)

/* FC8C, CPUx Overlay Mask Register 31 */
#define CPU0_BLK31_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF880FC8Cu)
#define CPU0_OMASK31 (CPU0_BLK31_OMASK)

/* 1030, CPUx SRI Error Generation Register */
#define CPU0_SEGEN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SEGEN*)0xF8811030u)

/* 8004, CPUx Task Address Space Identifier Register */
#define CPU0_TASK_ASI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TASK_ASI*)0xF8818004u)

/* 8100, CPUx Data Access CacheabilityRegister */
#define CPU0_PMA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA0*)0xF8818100u)

/* 8104, CPUx Code Access CacheabilityRegister */
#define CPU0_PMA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA1*)0xF8818104u)

/* 8108, CPUx  Peripheral Space Identifier register */
#define CPU0_PMA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA2*)0xF8818108u)

/* 9000, CPUx Data Control Register 2 */
#define CPU0_DCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON2*)0xF8819000u)

/* 900C, CPUx SIST Mode Access Control Register */
#define CPU0_SMACON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SMACON*)0xF881900Cu)

/* 9010, CPUx Data Synchronous Trap Register */
#define CPU0_DSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DSTR*)0xF8819010u)

/* 9018, CPUx Data Asynchronous Trap Register */
#define CPU0_DATR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DATR*)0xF8819018u)

/* 901C, CPUx Data Error Address Register */
#define CPU0_DEADD  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DEADD*)0xF881901Cu)

/* 9020, CPUx Data Integrity Error Address Register */
#define CPU0_DIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIEAR*)0xF8819020u)

/* 9024, CPUx Data Integrity Error Trap Register */
#define CPU0_DIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIETR*)0xF8819024u)

/* 9040, CPUx Data Memory Control Register */
#define CPU0_DCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON0*)0xF8819040u)

/* 9200, CPUx Program Synchronous Trap Register */
#define CPU0_PSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSTR*)0xF8819200u)

/* 9204, CPUx Program Control 1 */
#define CPU0_PCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON1*)0xF8819204u)

/* 9208, CPUx Program Control 2 */
#define CPU0_PCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON2*)0xF8819208u)

/* 920C, CPUx Program Control 0 */
#define CPU0_PCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON0*)0xF881920Cu)

/* 9210, CPUx Program Integrity Error Address Register */
#define CPU0_PIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIEAR*)0xF8819210u)

/* 9214, CPUx Program Integrity Error Trap Register */
#define CPU0_PIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIETR*)0xF8819214u)

/* 9400, CPUx Compatibility Control Register */
#define CPU0_COMPAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_COMPAT*)0xF8819400u)

/* A000, CPUx Trap Control Register */
#define CPU0_FPU_TRAP_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF881A000u)

/* A004, CPUx Trapping Instruction Program Counter Register */
#define CPU0_FPU_TRAP_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF881A004u)

/* A008, CPUx Trapping Instruction Opcode Register */
#define CPU0_FPU_TRAP_OPC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF881A008u)

/* A010, CPUx Trapping Instruction Operand Register */
#define CPU0_FPU_TRAP_SRC1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF881A010u)

/* A014, CPUx Trapping Instruction Operand Register */
#define CPU0_FPU_TRAP_SRC2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF881A014u)

/* A018, CPUx Trapping Instruction Operand Register */
#define CPU0_FPU_TRAP_SRC3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF881A018u)

/* C000, CPUx Data Protection Range 0, Lower Bound Register */
#define CPU0_DPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C000u)

/* C004, CPUx Data Protection Range 0, Upper Bound Register */
#define CPU0_DPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C004u)

/* C008, CPUx Data Protection Range 1, Lower Bound Register */
#define CPU0_DPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C008u)

/* C00C, CPUx Data Protection Range 1, Upper Bound Register */
#define CPU0_DPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C00Cu)

/* C010, CPUx Data Protection Range 2, Lower Bound Register */
#define CPU0_DPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C010u)

/* C014, CPUx Data Protection Range 2, Upper Bound Register */
#define CPU0_DPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C014u)

/* C018, CPUx Data Protection Range 3, Lower Bound Register */
#define CPU0_DPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C018u)

/* C01C, CPUx Data Protection Range 3, Upper Bound Register */
#define CPU0_DPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C01Cu)

/* C020, CPUx Data Protection Range 4, Lower Bound Register */
#define CPU0_DPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C020u)

/* C024, CPUx Data Protection Range 4, Upper Bound Register */
#define CPU0_DPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C024u)

/* C028, CPUx Data Protection Range 5, Lower Bound Register */
#define CPU0_DPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C028u)

/* C02C, CPUx Data Protection Range 5, Upper Bound Register */
#define CPU0_DPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C02Cu)

/* C030, CPUx Data Protection Range 6, Lower Bound Register */
#define CPU0_DPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C030u)

/* C034, CPUx Data Protection Range 6, Upper Bound Register */
#define CPU0_DPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C034u)

/* C038, CPUx Data Protection Range 7, Lower Bound Register */
#define CPU0_DPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C038u)

/* C03C, CPUx Data Protection Range 7, Upper Bound Register */
#define CPU0_DPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C03Cu)

/* C040, CPUx Data Protection Range 8, Lower Bound Register */
#define CPU0_DPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C040u)

/* C044, CPUx Data Protection Range 8, Upper Bound Register */
#define CPU0_DPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C044u)

/* C048, CPUx Data Protection Range 9, Lower Bound Register */
#define CPU0_DPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C048u)

/* C04C, CPUx Data Protection Range 9, Upper Bound Register */
#define CPU0_DPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C04Cu)

/* C050, CPUx Data Protection Range 10, Lower Bound Register */
#define CPU0_DPR10_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C050u)

/* C054, CPUx Data Protection Range 10, Upper Bound Register */
#define CPU0_DPR10_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C054u)

/* C058, CPUx Data Protection Range 11, Lower Bound Register */
#define CPU0_DPR11_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C058u)

/* C05C, CPUx Data Protection Range 11, Upper Bound Register */
#define CPU0_DPR11_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C05Cu)

/* C060, CPUx Data Protection Range 12, Lower Bound Register */
#define CPU0_DPR12_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C060u)

/* C064, CPUx Data Protection Range 12, Upper Bound Register */
#define CPU0_DPR12_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C064u)

/* C068, CPUx Data Protection Range 13, Lower Bound Register */
#define CPU0_DPR13_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C068u)

/* C06C, CPUx Data Protection Range 13, Upper Bound Register */
#define CPU0_DPR13_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C06Cu)

/* C070, CPUx Data Protection Range 14, Lower Bound Register */
#define CPU0_DPR14_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C070u)

/* C074, CPUx Data Protection Range 14, Upper Bound Register */
#define CPU0_DPR14_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C074u)

/* C078, CPUx Data Protection Range 15, Lower Bound Register */
#define CPU0_DPR15_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C078u)

/* C07C, CPUx Data Protection Range 15, Upper Bound Register */
#define CPU0_DPR15_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C07Cu)

/* C080, CPUx Data Protection Range 16, Lower Bound Register */
#define CPU0_DPR16_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C080u)

/* C084, CPUx Data Protection Range 16, Upper Bound Register */
#define CPU0_DPR16_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C084u)

/* C088, CPUx Data Protection Range 17, Lower Bound Register */
#define CPU0_DPR17_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF881C088u)

/* C08C, CPUx Data Protection Range 17, Upper Bound Register */
#define CPU0_DPR17_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF881C08Cu)

/* D000, CPUx Code Protection Range 0 Lower Bound Register */
#define CPU0_CPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D000u)

/* D004, CPUx Code Protection Range 0 Upper Bound Register */
#define CPU0_CPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D004u)

/* D008, CPUx Code Protection Range 1 Lower Bound Register */
#define CPU0_CPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D008u)

/* D00C, CPUx Code Protection Range 1 Upper Bound Register */
#define CPU0_CPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D00Cu)

/* D010, CPUx Code Protection Range 2 Lower Bound Register */
#define CPU0_CPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D010u)

/* D014, CPUx Code Protection Range 2 Upper Bound Register */
#define CPU0_CPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D014u)

/* D018, CPUx Code Protection Range 3 Lower Bound Register */
#define CPU0_CPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D018u)

/* D01C, CPUx Code Protection Range 3 Upper Bound Register */
#define CPU0_CPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D01Cu)

/* D020, CPUx Code Protection Range 4 Lower Bound Register */
#define CPU0_CPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D020u)

/* D024, CPUx Code Protection Range 4 Upper Bound Register */
#define CPU0_CPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D024u)

/* D028, CPUx Code Protection Range 5 Lower Bound Register */
#define CPU0_CPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D028u)

/* D02C, CPUx Code Protection Range 5 Upper Bound Register */
#define CPU0_CPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D02Cu)

/* D030, CPUx Code Protection Range 6 Lower Bound Register */
#define CPU0_CPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D030u)

/* D034, CPUx Code Protection Range 6 Upper Bound Register */
#define CPU0_CPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D034u)

/* D038, CPUx Code Protection Range 7 Lower Bound Register */
#define CPU0_CPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D038u)

/* D03C, CPUx Code Protection Range 7 Upper Bound Register */
#define CPU0_CPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D03Cu)

/* D040, CPUx Code Protection Range 8 Lower Bound Register */
#define CPU0_CPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D040u)

/* D044, CPUx Code Protection Range 8 Upper Bound Register */
#define CPU0_CPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D044u)

/* D048, CPUx Code Protection Range 9 Lower Bound Register */
#define CPU0_CPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF881D048u)

/* D04C, CPUx Code Protection Range 9 Upper Bound Register */
#define CPU0_CPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF881D04Cu)

/* E000, CPUx Code Protection Execute Enable Register Set 0 */
#define CPU0_CPXE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF881E000u)

/* E004, CPUx Code Protection Execute Enable Register Set 1 */
#define CPU0_CPXE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF881E004u)

/* E008, CPUx Code Protection Execute Enable Register Set 2 */
#define CPU0_CPXE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF881E008u)

/* E00C, CPUx Code Protection Execute Enable Register Set 3 */
#define CPU0_CPXE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF881E00Cu)

/* E010, CPUx Data Protection Read Enable Register Set 0 */
#define CPU0_DPRE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF881E010u)

/* E014, CPUx Data Protection Read Enable Register Set 1 */
#define CPU0_DPRE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF881E014u)

/* E018, CPUx Data Protection Read Enable Register Set 2 */
#define CPU0_DPRE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF881E018u)

/* E01C, CPUx Data Protection Read Enable Register Set 3 */
#define CPU0_DPRE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF881E01Cu)

/* E020, CPUx Data Protection Write Enable Register Set 0 */
#define CPU0_DPWE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF881E020u)

/* E024, CPUx Data Protection Write Enable Register Set 1 */
#define CPU0_DPWE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF881E024u)

/* E028, CPUx Data Protection Write Enable Register Set 2 */
#define CPU0_DPWE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF881E028u)

/* E02C, CPUx Data Protection Write Enable Register Set 3 */
#define CPU0_DPWE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF881E02Cu)

/* E040, CPUx Code Protection Execute Enable Register Set 4 */
#define CPU0_CPXE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF881E040u)

/* E044, CPUx Code Protection Execute Enable Register Set 5 */
#define CPU0_CPXE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF881E044u)

/* E050, CPUx Data Protection Read Enable Register Set 4 */
#define CPU0_DPRE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF881E050u)

/* E054, CPUx Data Protection Read Enable Register Set 5 */
#define CPU0_DPRE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF881E054u)

/* E060, CPUx Data Protection Write Enable Register Set 4 */
#define CPU0_DPWE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF881E060u)

/* E064, CPUx Data Protection Write Enable Register Set 5 */
#define CPU0_DPWE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF881E064u)

/* E400, CPUx Temporal Protection System Control Register */
#define CPU0_TPS_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_CON*)0xF881E400u)

/* E404, CPUx Temporal Protection System Timer Register 0 */
#define CPU0_TPS_TIMER0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E404u)

/* E408, CPUx Temporal Protection System Timer Register 1 */
#define CPU0_TPS_TIMER1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E408u)

/* E40C, CPUx Temporal Protection System Timer Register 2 */
#define CPU0_TPS_TIMER2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E40Cu)

/* E440, CPUx Exception Entry Timer Load Value */
#define CPU0_TPS_EXTIM_ENTRY_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF881E440u)

/* E444, CPUx Exception Entry Timer Current Value */
#define CPU0_TPS_EXTIM_ENTRY_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF881E444u)

/* E448, CPUx Exception Exit  Timer Load Value */
#define CPU0_TPS_EXTIM_EXIT_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF881E448u)

/* E44C, CPUx Exception Exit Timer Current Value */
#define CPU0_TPS_EXTIM_EXIT_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF881E44Cu)

/* E450, CPUx Exception Timer Class Enable Register */
#define CPU0_TPS_EXTIM_CLASS_EN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF881E450u)

/* E454, CPUx Exception Timer Status Register */
#define CPU0_TPS_EXTIM_STAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF881E454u)

/* E458, CPUx Exception Timer FCX Register */
#define CPU0_TPS_EXTIM_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF881E458u)

/* F000, CPUx Trigger Event 0 */
#define CPU0_TR0_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F000u)
#define CPU0_TR0EVT (CPU0_TR0_EVT)

/* F004, CPUx Trigger Address 0 */
#define CPU0_TR0_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F004u)
#define CPU0_TR0ADR (CPU0_TR0_ADR)

/* F008, CPUx Trigger Event 1 */
#define CPU0_TR1_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F008u)
#define CPU0_TR1EVT (CPU0_TR1_EVT)

/* F00C, CPUx Trigger Address 1 */
#define CPU0_TR1_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F00Cu)
#define CPU0_TR1ADR (CPU0_TR1_ADR)

/* F010, CPUx Trigger Event 2 */
#define CPU0_TR2_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F010u)
#define CPU0_TR2EVT (CPU0_TR2_EVT)

/* F014, CPUx Trigger Address 2 */
#define CPU0_TR2_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F014u)
#define CPU0_TR2ADR (CPU0_TR2_ADR)

/* F018, CPUx Trigger Event 3 */
#define CPU0_TR3_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F018u)
#define CPU0_TR3EVT (CPU0_TR3_EVT)

/* F01C, CPUx Trigger Address 3 */
#define CPU0_TR3_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F01Cu)
#define CPU0_TR3ADR (CPU0_TR3_ADR)

/* F020, CPUx Trigger Event 4 */
#define CPU0_TR4_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F020u)
#define CPU0_TR4EVT (CPU0_TR4_EVT)

/* F024, CPUx Trigger Address 4 */
#define CPU0_TR4_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F024u)
#define CPU0_TR4ADR (CPU0_TR4_ADR)

/* F028, CPUx Trigger Event 5 */
#define CPU0_TR5_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F028u)
#define CPU0_TR5EVT (CPU0_TR5_EVT)

/* F02C, CPUx Trigger Address 5 */
#define CPU0_TR5_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F02Cu)
#define CPU0_TR5ADR (CPU0_TR5_ADR)

/* F030, CPUx Trigger Event 6 */
#define CPU0_TR6_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F030u)
#define CPU0_TR6EVT (CPU0_TR6_EVT)

/* F034, CPUx Trigger Address 6 */
#define CPU0_TR6_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F034u)
#define CPU0_TR6ADR (CPU0_TR6_ADR)

/* F038, CPUx Trigger Event 7 */
#define CPU0_TR7_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF881F038u)
#define CPU0_TR7EVT (CPU0_TR7_EVT)

/* F03C, CPUx Trigger Address 7 */
#define CPU0_TR7_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF881F03Cu)
#define CPU0_TR7ADR (CPU0_TR7_ADR)

/* FC00, CPUx Counter Control */
#define CPU0_CCTRL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCTRL*)0xF881FC00u)

/* FC04, CPUx CPU Clock Cycle Count */
#define CPU0_CCNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCNT*)0xF881FC04u)

/* FC08, CPUx Instruction Count */
#define CPU0_ICNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICNT*)0xF881FC08u)

/* FC0C, CPUx Multi-Count Register 1 */
#define CPU0_M1CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M1CNT*)0xF881FC0Cu)

/* FC10, CPUx Multi-Count Register 2 */
#define CPU0_M2CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M2CNT*)0xF881FC10u)

/* FC14, CPUx Multi-Count Register 3 */
#define CPU0_M3CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M3CNT*)0xF881FC14u)

/* FD00, CPUx Debug Status Register */
#define CPU0_DBGSR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGSR*)0xF881FD00u)

/* FD08, CPUx External Event Register */
#define CPU0_EXEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_EXEVT*)0xF881FD08u)

/* FD0C, CPUx Core Register Access Event */
#define CPU0_CREVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CREVT*)0xF881FD0Cu)

/* FD10, CPUx Software Debug Event */
#define CPU0_SWEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SWEVT*)0xF881FD10u)

/* FD30, CPUx TriggerAddressx */
#define CPU0_TRIG_ACC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TRIG_ACC*)0xF881FD30u)

/* FD40, CPUx Debug Monitor Start Address */
#define CPU0_DMS  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DMS*)0xF881FD40u)

/* FD44, CPUx Debug Context Save Area Pointer */
#define CPU0_DCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCX*)0xF881FD44u)

/* FD48, CPUx Debug Trap Control Register */
#define CPU0_DBGTCR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGTCR*)0xF881FD48u)

/* FE00, CPUx Previous Context Information Register */
#define CPU0_PCXI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCXI*)0xF881FE00u)

/* FE04, CPUx Program Status Word */
#define CPU0_PSW  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSW*)0xF881FE04u)

/* FE08, CPUx Program Counter */
#define CPU0_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PC*)0xF881FE08u)

/* FE14, CPUx System Configuration Register */
#define CPU0_SYSCON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SYSCON*)0xF881FE14u)

/* FE18, CPUx Identification Register TC1.6.2P */
#define CPU0_CPU_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPU_ID*)0xF881FE18u)

/* FE1C, CPUx Core Identification Register */
#define CPU0_CORE_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CORE_ID*)0xF881FE1Cu)

/* FE20, CPUx Base Interrupt Vector Table Pointer */
#define CPU0_BIV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BIV*)0xF881FE20u)

/* FE24, CPUx Base Trap Vector Table Pointer */
#define CPU0_BTV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BTV*)0xF881FE24u)

/* FE28, CPUx Interrupt Stack Pointer */
#define CPU0_ISP  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ISP*)0xF881FE28u)

/* FE2C, CPUx Interrupt Control Register */
#define CPU0_ICR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICR*)0xF881FE2Cu)

/* FE38, CPUx Free CSA List Head Pointer */
#define CPU0_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FCX*)0xF881FE38u)

/* FE3C, CPUx Free CSA List Limit Pointer */
#define CPU0_LCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LCX*)0xF881FE3Cu)

/* FE50, CPUx Customer ID register */
#define CPU0_CUS_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CUS_ID*)0xF881FE50u)

/* FF00, CPUx Data General Purpose Register 0 */
#define CPU0_D0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF00u)

/* FF04, CPUx Data General Purpose Register 1 */
#define CPU0_D1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF04u)

/* FF08, CPUx Data General Purpose Register 2 */
#define CPU0_D2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF08u)

/* FF0C, CPUx Data General Purpose Register 3 */
#define CPU0_D3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF0Cu)

/* FF10, CPUx Data General Purpose Register 4 */
#define CPU0_D4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF10u)

/* FF14, CPUx Data General Purpose Register 5 */
#define CPU0_D5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF14u)

/* FF18, CPUx Data General Purpose Register 6 */
#define CPU0_D6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF18u)

/* FF1C, CPUx Data General Purpose Register 7 */
#define CPU0_D7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF1Cu)

/* FF20, CPUx Data General Purpose Register 8 */
#define CPU0_D8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF20u)

/* FF24, CPUx Data General Purpose Register 9 */
#define CPU0_D9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF24u)

/* FF28, CPUx Data General Purpose Register 10 */
#define CPU0_D10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF28u)

/* FF2C, CPUx Data General Purpose Register 11 */
#define CPU0_D11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF2Cu)

/* FF30, CPUx Data General Purpose Register 12 */
#define CPU0_D12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF30u)

/* FF34, CPUx Data General Purpose Register 13 */
#define CPU0_D13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF34u)

/* FF38, CPUx Data General Purpose Register 14 */
#define CPU0_D14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF38u)

/* FF3C, CPUx Data General Purpose Register 15 */
#define CPU0_D15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF881FF3Cu)

/* FF80, CPUx Address General Purpose Register 0 */
#define CPU0_A0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF80u)

/* FF84, CPUx Address General Purpose Register 1 */
#define CPU0_A1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF84u)

/* FF88, CPUx Address General Purpose Register 2 */
#define CPU0_A2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF88u)

/* FF8C, CPUx Address General Purpose Register 3 */
#define CPU0_A3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF8Cu)

/* FF90, CPUx Address General Purpose Register 4 */
#define CPU0_A4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF90u)

/* FF94, CPUx Address General Purpose Register 5 */
#define CPU0_A5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF94u)

/* FF98, CPUx Address General Purpose Register 6 */
#define CPU0_A6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF98u)

/* FF9C, CPUx Address General Purpose Register 7 */
#define CPU0_A7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FF9Cu)

/* FFA0, CPUx Address General Purpose Register 8 */
#define CPU0_A8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFA0u)

/* FFA4, CPUx Address General Purpose Register 9 */
#define CPU0_A9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFA4u)

/* FFA8, CPUx Address General Purpose Register 10 */
#define CPU0_A10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFA8u)

/* FFAC, CPUx Address General Purpose Register 11 */
#define CPU0_A11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFACu)

/* FFB0, CPUx Address General Purpose Register 12 */
#define CPU0_A12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFB0u)

/* FFB4, CPUx Address General Purpose Register 13 */
#define CPU0_A13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFB4u)

/* FFB8, CPUx Address General Purpose Register 14 */
#define CPU0_A14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFB8u)

/* FFBC, CPUx Address General Purpose Register 15 */
#define CPU0_A15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF881FFBCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpu_Registers_Cfg_Cpu1 */
/* 1100, CPUx Flash Configuration Register 0 */
#define CPU1_FLASHCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON0*)0xF8821100u)

/* 1104, CPUx Flash Configuration Register 1 */
#define CPU1_FLASHCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON1*)0xF8821104u)

/* 1108, CPUx Flash Configuration Register 2 */
#define CPU1_FLASHCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON2*)0xF8821108u)

/* 110C, CPUx Flash Configuration Register 3 */
#define CPU1_FLASHCON3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON3*)0xF882110Cu)

/* 1110, CPUx Flash Configuration Register 4 */
#define CPU1_FLASHCON4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON4*)0xF8821110u)

/* D000, CPUx  Reset Register 0 */
#define CPU1_KRST0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST0*)0xF882D000u)

/* D004, CPUx  Reset Register 1 */
#define CPU1_KRST1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST1*)0xF882D004u)

/* D008, CPUx Reset Clear Register */
#define CPU1_KRSTCLR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRSTCLR*)0xF882D008u)

/* E000, CPUx Safety Protection SPR Region Lower Address Register 0 */
#define CPU1_RGN0_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E000u)
#define CPU1_SPR_SPROT_RGNLA0 (CPU1_RGN0_LA)

/* E004, CPUx Safety Protection SPR Region Upper Address Register 0 */
#define CPU1_RGN0_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E004u)
#define CPU1_SPR_SPROT_RGNUA0 (CPU1_RGN0_UA)

/* E008, CPUx Safety Protection SPR Region Write Access Enable Register A0 */
#define CPU1_RGN0_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E008u)
#define CPU1_SPR_SPROT_RGNACCENA0_W (CPU1_RGN0_ACCENA)

/* E00C, CPUx Safety Protection SPR Region Write Access Enable Register B0 */
#define CPU1_RGN0_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E00Cu)
#define CPU1_SPR_SPROT_RGNACCENB0_W (CPU1_RGN0_ACCENB)

/* E010, CPUx Safety Protection SPR Region Lower Address Register 1 */
#define CPU1_RGN1_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E010u)
#define CPU1_SPR_SPROT_RGNLA1 (CPU1_RGN1_LA)

/* E014, CPUx Safety Protection SPR Region Upper Address Register 1 */
#define CPU1_RGN1_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E014u)
#define CPU1_SPR_SPROT_RGNUA1 (CPU1_RGN1_UA)

/* E018, CPUx Safety Protection SPR Region Write Access Enable Register A1 */
#define CPU1_RGN1_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E018u)
#define CPU1_SPR_SPROT_RGNACCENA1_W (CPU1_RGN1_ACCENA)

/* E01C, CPUx Safety Protection SPR Region Write Access Enable Register B1 */
#define CPU1_RGN1_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E01Cu)
#define CPU1_SPR_SPROT_RGNACCENB1_W (CPU1_RGN1_ACCENB)

/* E020, CPUx Safety Protection SPR Region Lower Address Register 2 */
#define CPU1_RGN2_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E020u)
#define CPU1_SPR_SPROT_RGNLA2 (CPU1_RGN2_LA)

/* E024, CPUx Safety Protection SPR Region Upper Address Register 2 */
#define CPU1_RGN2_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E024u)
#define CPU1_SPR_SPROT_RGNUA2 (CPU1_RGN2_UA)

/* E028, CPUx Safety Protection SPR Region Write Access Enable Register A2 */
#define CPU1_RGN2_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E028u)
#define CPU1_SPR_SPROT_RGNACCENA2_W (CPU1_RGN2_ACCENA)

/* E02C, CPUx Safety Protection SPR Region Write Access Enable Register B2 */
#define CPU1_RGN2_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E02Cu)
#define CPU1_SPR_SPROT_RGNACCENB2_W (CPU1_RGN2_ACCENB)

/* E030, CPUx Safety Protection SPR Region Lower Address Register 3 */
#define CPU1_RGN3_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E030u)
#define CPU1_SPR_SPROT_RGNLA3 (CPU1_RGN3_LA)

/* E034, CPUx Safety Protection SPR Region Upper Address Register 3 */
#define CPU1_RGN3_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E034u)
#define CPU1_SPR_SPROT_RGNUA3 (CPU1_RGN3_UA)

/* E038, CPUx Safety Protection SPR Region Write Access Enable Register A3 */
#define CPU1_RGN3_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E038u)
#define CPU1_SPR_SPROT_RGNACCENA3_W (CPU1_RGN3_ACCENA)

/* E03C, CPUx Safety Protection SPR Region Write Access Enable Register B3 */
#define CPU1_RGN3_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E03Cu)
#define CPU1_SPR_SPROT_RGNACCENB3_W (CPU1_RGN3_ACCENB)

/* E040, CPUx Safety Protection SPR Region Lower Address Register 4 */
#define CPU1_RGN4_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E040u)
#define CPU1_SPR_SPROT_RGNLA4 (CPU1_RGN4_LA)

/* E044, CPUx Safety Protection SPR Region Upper Address Register 4 */
#define CPU1_RGN4_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E044u)
#define CPU1_SPR_SPROT_RGNUA4 (CPU1_RGN4_UA)

/* E048, CPUx Safety Protection SPR Region Write Access Enable Register A4 */
#define CPU1_RGN4_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E048u)
#define CPU1_SPR_SPROT_RGNACCENA4_W (CPU1_RGN4_ACCENA)

/* E04C, CPUx Safety Protection SPR Region Write Access Enable Register B4 */
#define CPU1_RGN4_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E04Cu)
#define CPU1_SPR_SPROT_RGNACCENB4_W (CPU1_RGN4_ACCENB)

/* E050, CPUx Safety Protection SPR Region Lower Address Register 5 */
#define CPU1_RGN5_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E050u)
#define CPU1_SPR_SPROT_RGNLA5 (CPU1_RGN5_LA)

/* E054, CPUx Safety Protection SPR Region Upper Address Register 5 */
#define CPU1_RGN5_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E054u)
#define CPU1_SPR_SPROT_RGNUA5 (CPU1_RGN5_UA)

/* E058, CPUx Safety Protection SPR Region Write Access Enable Register A5 */
#define CPU1_RGN5_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E058u)
#define CPU1_SPR_SPROT_RGNACCENA5_W (CPU1_RGN5_ACCENA)

/* E05C, CPUx Safety Protection SPR Region Write Access Enable Register B5 */
#define CPU1_RGN5_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E05Cu)
#define CPU1_SPR_SPROT_RGNACCENB5_W (CPU1_RGN5_ACCENB)

/* E060, CPUx Safety Protection SPR Region Lower Address Register 6 */
#define CPU1_RGN6_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E060u)
#define CPU1_SPR_SPROT_RGNLA6 (CPU1_RGN6_LA)

/* E064, CPUx Safety Protection SPR Region Upper Address Register 6 */
#define CPU1_RGN6_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E064u)
#define CPU1_SPR_SPROT_RGNUA6 (CPU1_RGN6_UA)

/* E068, CPUx Safety Protection SPR Region Write Access Enable Register A6 */
#define CPU1_RGN6_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E068u)
#define CPU1_SPR_SPROT_RGNACCENA6_W (CPU1_RGN6_ACCENA)

/* E06C, CPUx Safety Protection SPR Region Write Access Enable Register B6 */
#define CPU1_RGN6_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E06Cu)
#define CPU1_SPR_SPROT_RGNACCENB6_W (CPU1_RGN6_ACCENB)

/* E070, CPUx Safety Protection SPR Region Lower Address Register 7 */
#define CPU1_RGN7_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF882E070u)
#define CPU1_SPR_SPROT_RGNLA7 (CPU1_RGN7_LA)

/* E074, CPUx Safety Protection SPR Region Upper Address Register 7 */
#define CPU1_RGN7_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF882E074u)
#define CPU1_SPR_SPROT_RGNUA7 (CPU1_RGN7_UA)

/* E078, CPUx Safety Protection SPR Region Write Access Enable Register A7 */
#define CPU1_RGN7_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF882E078u)
#define CPU1_SPR_SPROT_RGNACCENA7_W (CPU1_RGN7_ACCENA)

/* E07C, CPUx Safety Protection SPR Region Write Access Enable Register B7 */
#define CPU1_RGN7_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF882E07Cu)
#define CPU1_SPR_SPROT_RGNACCENB7_W (CPU1_RGN7_ACCENB)

/* E088, CPUx Safety Protection SPR Region Read Access Enable Register A0 */
#define CPU1_SPR_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E088u)
#define CPU1_SPR_SPROT_RGNACCENA0_R (CPU1_SPR_SPROT_RGNACCENA_R0)

/* E08C, CPUx Safety Protection SPR Region Read Access Enable Register B0 */
#define CPU1_SPR_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E08Cu)
#define CPU1_SPR_SPROT_RGNACCENB0_R (CPU1_SPR_SPROT_RGNACCENB_R0)

/* E098, CPUx Safety Protection SPR Region Read Access Enable Register A1 */
#define CPU1_SPR_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E098u)
#define CPU1_SPR_SPROT_RGNACCENA1_R (CPU1_SPR_SPROT_RGNACCENA_R1)

/* E09C, CPUx Safety Protection SPR Region Read Access Enable Register B1 */
#define CPU1_SPR_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E09Cu)
#define CPU1_SPR_SPROT_RGNACCENB1_R (CPU1_SPR_SPROT_RGNACCENB_R1)

/* E0A8, CPUx Safety Protection SPR Region Read Access Enable Register A2 */
#define CPU1_SPR_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0A8u)
#define CPU1_SPR_SPROT_RGNACCENA2_R (CPU1_SPR_SPROT_RGNACCENA_R2)

/* E0AC, CPUx Safety Protection SPR Region Read Access Enable Register B2 */
#define CPU1_SPR_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0ACu)
#define CPU1_SPR_SPROT_RGNACCENB2_R (CPU1_SPR_SPROT_RGNACCENB_R2)

/* E0B8, CPUx Safety Protection SPR Region Read Access Enable Register A3 */
#define CPU1_SPR_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0B8u)
#define CPU1_SPR_SPROT_RGNACCENA3_R (CPU1_SPR_SPROT_RGNACCENA_R3)

/* E0BC, CPUx Safety Protection SPR Region Read Access Enable Register B3 */
#define CPU1_SPR_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0BCu)
#define CPU1_SPR_SPROT_RGNACCENB3_R (CPU1_SPR_SPROT_RGNACCENB_R3)

/* E0C8, CPUx Safety Protection SPR Region Read Access Enable Register A4 */
#define CPU1_SPR_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0C8u)
#define CPU1_SPR_SPROT_RGNACCENA4_R (CPU1_SPR_SPROT_RGNACCENA_R4)

/* E0CC, CPUx Safety Protection SPR Region Read Access Enable Register B4 */
#define CPU1_SPR_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0CCu)
#define CPU1_SPR_SPROT_RGNACCENB4_R (CPU1_SPR_SPROT_RGNACCENB_R4)

/* E0D8, CPUx Safety Protection SPR Region Read Access Enable Register A5 */
#define CPU1_SPR_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0D8u)
#define CPU1_SPR_SPROT_RGNACCENA5_R (CPU1_SPR_SPROT_RGNACCENA_R5)

/* E0DC, CPUx Safety Protection SPR Region Read Access Enable Register B5 */
#define CPU1_SPR_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0DCu)
#define CPU1_SPR_SPROT_RGNACCENB5_R (CPU1_SPR_SPROT_RGNACCENB_R5)

/* E0E8, CPUx Safety Protection SPR Region Read Access Enable Register A6 */
#define CPU1_SPR_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0E8u)
#define CPU1_SPR_SPROT_RGNACCENA6_R (CPU1_SPR_SPROT_RGNACCENA_R6)

/* E0EC, CPUx Safety Protection SPR Region Read Access Enable Register B6 */
#define CPU1_SPR_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0ECu)
#define CPU1_SPR_SPROT_RGNACCENB6_R (CPU1_SPR_SPROT_RGNACCENB_R6)

/* E0F8, CPUx Safety Protection SPR Region Read Access Enable Register A7 */
#define CPU1_SPR_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF882E0F8u)
#define CPU1_SPR_SPROT_RGNACCENA7_R (CPU1_SPR_SPROT_RGNACCENA_R7)

/* E0FC, CPUx Safety Protection SPR Region Read Access Enable Register B7 */
#define CPU1_SPR_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF882E0FCu)
#define CPU1_SPR_SPROT_RGNACCENB7_R (CPU1_SPR_SPROT_RGNACCENB_R7)

/* E100, CPUx Safety Protection Register Access Enable Register A */
#define CPU1_SFR_SPROT_ACCENA_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF882E100u)

/* E104, CPUx Safety Protection Region Access Enable Register B */
#define CPU1_SFR_SPROT_ACCENB_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF882E104u)

/* E110, CPUx Safety Protection Region LPB Read Access Enable Register A */
#define CPU1_LPB_SPROT_ACCENA_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF882E110u)

/* E114, CPUx Safety Protection Region LPB Read Access Enable Register B */
#define CPU1_LPB_SPROT_ACCENB_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF882E114u)

/* E200, CPUx Safety Protection DLMU Region Lower Address Register 0 */
#define CPU1_DLMU_SPROT_RGNLA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E200u)

/* E204, CPUx Safety protection DLMU Region Upper Address Register 0 */
#define CPU1_DLMU_SPROT_RGNUA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E204u)

/* E208, CPUx Safety Protection Region DLMU Write Access Enable Register A0 */
#define CPU1_DLMU_SPROT_RGNACCENA_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E208u)
#define CPU1_DLMU_SPROT_RGNACCENA0_W (CPU1_DLMU_SPROT_RGNACCENA_W0)

/* E20C, CPUx Safety Protection Region DLMU Write Access Enable Register B0 */
#define CPU1_DLMU_SPROT_RGNACCENB_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E20Cu)
#define CPU1_DLMU_SPROT_RGNACCENB0_W (CPU1_DLMU_SPROT_RGNACCENB_W0)

/* E210, CPUx Safety Protection DLMU Region Lower Address Register 1 */
#define CPU1_DLMU_SPROT_RGNLA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E210u)

/* E214, CPUx Safety protection DLMU Region Upper Address Register 1 */
#define CPU1_DLMU_SPROT_RGNUA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E214u)

/* E218, CPUx Safety Protection Region DLMU Write Access Enable Register A1 */
#define CPU1_DLMU_SPROT_RGNACCENA_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E218u)
#define CPU1_DLMU_SPROT_RGNACCENA1_W (CPU1_DLMU_SPROT_RGNACCENA_W1)

/* E21C, CPUx Safety Protection Region DLMU Write Access Enable Register B1 */
#define CPU1_DLMU_SPROT_RGNACCENB_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E21Cu)
#define CPU1_DLMU_SPROT_RGNACCENB1_W (CPU1_DLMU_SPROT_RGNACCENB_W1)

/* E220, CPUx Safety Protection DLMU Region Lower Address Register 2 */
#define CPU1_DLMU_SPROT_RGNLA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E220u)

/* E224, CPUx Safety protection DLMU Region Upper Address Register 2 */
#define CPU1_DLMU_SPROT_RGNUA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E224u)

/* E228, CPUx Safety Protection Region DLMU Write Access Enable Register A2 */
#define CPU1_DLMU_SPROT_RGNACCENA_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E228u)
#define CPU1_DLMU_SPROT_RGNACCENA2_W (CPU1_DLMU_SPROT_RGNACCENA_W2)

/* E22C, CPUx Safety Protection Region DLMU Write Access Enable Register B2 */
#define CPU1_DLMU_SPROT_RGNACCENB_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E22Cu)
#define CPU1_DLMU_SPROT_RGNACCENB2_W (CPU1_DLMU_SPROT_RGNACCENB_W2)

/* E230, CPUx Safety Protection DLMU Region Lower Address Register 3 */
#define CPU1_DLMU_SPROT_RGNLA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E230u)

/* E234, CPUx Safety protection DLMU Region Upper Address Register 3 */
#define CPU1_DLMU_SPROT_RGNUA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E234u)

/* E238, CPUx Safety Protection Region DLMU Write Access Enable Register A3 */
#define CPU1_DLMU_SPROT_RGNACCENA_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E238u)
#define CPU1_DLMU_SPROT_RGNACCENA3_W (CPU1_DLMU_SPROT_RGNACCENA_W3)

/* E23C, CPUx Safety Protection Region DLMU Write Access Enable Register B3 */
#define CPU1_DLMU_SPROT_RGNACCENB_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E23Cu)
#define CPU1_DLMU_SPROT_RGNACCENB3_W (CPU1_DLMU_SPROT_RGNACCENB_W3)

/* E240, CPUx Safety Protection DLMU Region Lower Address Register 4 */
#define CPU1_DLMU_SPROT_RGNLA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E240u)

/* E244, CPUx Safety protection DLMU Region Upper Address Register 4 */
#define CPU1_DLMU_SPROT_RGNUA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E244u)

/* E248, CPUx Safety Protection Region DLMU Write Access Enable Register A4 */
#define CPU1_DLMU_SPROT_RGNACCENA_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E248u)
#define CPU1_DLMU_SPROT_RGNACCENA4_W (CPU1_DLMU_SPROT_RGNACCENA_W4)

/* E24C, CPUx Safety Protection Region DLMU Write Access Enable Register B4 */
#define CPU1_DLMU_SPROT_RGNACCENB_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E24Cu)
#define CPU1_DLMU_SPROT_RGNACCENB4_W (CPU1_DLMU_SPROT_RGNACCENB_W4)

/* E250, CPUx Safety Protection DLMU Region Lower Address Register 5 */
#define CPU1_DLMU_SPROT_RGNLA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E250u)

/* E254, CPUx Safety protection DLMU Region Upper Address Register 5 */
#define CPU1_DLMU_SPROT_RGNUA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E254u)

/* E258, CPUx Safety Protection Region DLMU Write Access Enable Register A5 */
#define CPU1_DLMU_SPROT_RGNACCENA_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E258u)
#define CPU1_DLMU_SPROT_RGNACCENA5_W (CPU1_DLMU_SPROT_RGNACCENA_W5)

/* E25C, CPUx Safety Protection Region DLMU Write Access Enable Register B5 */
#define CPU1_DLMU_SPROT_RGNACCENB_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E25Cu)
#define CPU1_DLMU_SPROT_RGNACCENB5_W (CPU1_DLMU_SPROT_RGNACCENB_W5)

/* E260, CPUx Safety Protection DLMU Region Lower Address Register 6 */
#define CPU1_DLMU_SPROT_RGNLA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E260u)

/* E264, CPUx Safety protection DLMU Region Upper Address Register 6 */
#define CPU1_DLMU_SPROT_RGNUA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E264u)

/* E268, CPUx Safety Protection Region DLMU Write Access Enable Register A6 */
#define CPU1_DLMU_SPROT_RGNACCENA_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E268u)
#define CPU1_DLMU_SPROT_RGNACCENA6_W (CPU1_DLMU_SPROT_RGNACCENA_W6)

/* E26C, CPUx Safety Protection Region DLMU Write Access Enable Register B6 */
#define CPU1_DLMU_SPROT_RGNACCENB_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E26Cu)
#define CPU1_DLMU_SPROT_RGNACCENB6_W (CPU1_DLMU_SPROT_RGNACCENB_W6)

/* E270, CPUx Safety Protection DLMU Region Lower Address Register 7 */
#define CPU1_DLMU_SPROT_RGNLA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF882E270u)

/* E274, CPUx Safety protection DLMU Region Upper Address Register 7 */
#define CPU1_DLMU_SPROT_RGNUA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF882E274u)

/* E278, CPUx Safety Protection Region DLMU Write Access Enable Register A7 */
#define CPU1_DLMU_SPROT_RGNACCENA_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF882E278u)
#define CPU1_DLMU_SPROT_RGNACCENA7_W (CPU1_DLMU_SPROT_RGNACCENA_W7)

/* E27C, CPUx Safety Protection Region DLMU Write Access Enable Register B7 */
#define CPU1_DLMU_SPROT_RGNACCENB_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF882E27Cu)
#define CPU1_DLMU_SPROT_RGNACCENB7_W (CPU1_DLMU_SPROT_RGNACCENB_W7)

/* E288, CPUx Safety Protection Region DLMU Read Access Enable Register A0 */
#define CPU1_DLMU_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E288u)
#define CPU1_DLMU_SPROT_RGNACCENA0_R (CPU1_DLMU_SPROT_RGNACCENA_R0)

/* E28C, CPUx Safety Protection Region DLMU Read Access Enable Register B0 */
#define CPU1_DLMU_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E28Cu)
#define CPU1_DLMU_SPROT_RGNACCENB0_R (CPU1_DLMU_SPROT_RGNACCENB_R0)

/* E298, CPUx Safety Protection Region DLMU Read Access Enable Register A1 */
#define CPU1_DLMU_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E298u)
#define CPU1_DLMU_SPROT_RGNACCENA1_R (CPU1_DLMU_SPROT_RGNACCENA_R1)

/* E29C, CPUx Safety Protection Region DLMU Read Access Enable Register B1 */
#define CPU1_DLMU_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E29Cu)
#define CPU1_DLMU_SPROT_RGNACCENB1_R (CPU1_DLMU_SPROT_RGNACCENB_R1)

/* E2A8, CPUx Safety Protection Region DLMU Read Access Enable Register A2 */
#define CPU1_DLMU_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2A8u)
#define CPU1_DLMU_SPROT_RGNACCENA2_R (CPU1_DLMU_SPROT_RGNACCENA_R2)

/* E2AC, CPUx Safety Protection Region DLMU Read Access Enable Register B2 */
#define CPU1_DLMU_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2ACu)
#define CPU1_DLMU_SPROT_RGNACCENB2_R (CPU1_DLMU_SPROT_RGNACCENB_R2)

/* E2B8, CPUx Safety Protection Region DLMU Read Access Enable Register A3 */
#define CPU1_DLMU_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2B8u)
#define CPU1_DLMU_SPROT_RGNACCENA3_R (CPU1_DLMU_SPROT_RGNACCENA_R3)

/* E2BC, CPUx Safety Protection Region DLMU Read Access Enable Register B3 */
#define CPU1_DLMU_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2BCu)
#define CPU1_DLMU_SPROT_RGNACCENB3_R (CPU1_DLMU_SPROT_RGNACCENB_R3)

/* E2C8, CPUx Safety Protection Region DLMU Read Access Enable Register A4 */
#define CPU1_DLMU_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2C8u)
#define CPU1_DLMU_SPROT_RGNACCENA4_R (CPU1_DLMU_SPROT_RGNACCENA_R4)

/* E2CC, CPUx Safety Protection Region DLMU Read Access Enable Register B4 */
#define CPU1_DLMU_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2CCu)
#define CPU1_DLMU_SPROT_RGNACCENB4_R (CPU1_DLMU_SPROT_RGNACCENB_R4)

/* E2D8, CPUx Safety Protection Region DLMU Read Access Enable Register A5 */
#define CPU1_DLMU_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2D8u)
#define CPU1_DLMU_SPROT_RGNACCENA5_R (CPU1_DLMU_SPROT_RGNACCENA_R5)

/* E2DC, CPUx Safety Protection Region DLMU Read Access Enable Register B5 */
#define CPU1_DLMU_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2DCu)
#define CPU1_DLMU_SPROT_RGNACCENB5_R (CPU1_DLMU_SPROT_RGNACCENB_R5)

/* E2E8, CPUx Safety Protection Region DLMU Read Access Enable Register A6 */
#define CPU1_DLMU_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2E8u)
#define CPU1_DLMU_SPROT_RGNACCENA6_R (CPU1_DLMU_SPROT_RGNACCENA_R6)

/* E2EC, CPUx Safety Protection Region DLMU Read Access Enable Register B6 */
#define CPU1_DLMU_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2ECu)
#define CPU1_DLMU_SPROT_RGNACCENB6_R (CPU1_DLMU_SPROT_RGNACCENB_R6)

/* E2F8, CPUx Safety Protection Region DLMU Read Access Enable Register A7 */
#define CPU1_DLMU_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF882E2F8u)
#define CPU1_DLMU_SPROT_RGNACCENA7_R (CPU1_DLMU_SPROT_RGNACCENA_R7)

/* E2FC, CPUx Safety Protection Region DLMU Read Access Enable Register B7 */
#define CPU1_DLMU_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF882E2FCu)
#define CPU1_DLMU_SPROT_RGNACCENB7_R (CPU1_DLMU_SPROT_RGNACCENB_R7)

/* FB00, CPUx  Overlay Range Select Register */
#define CPU1_OSEL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_OSEL*)0xF882FB00u)

/* FB10, CPUx Redirected Address Base Register 0 */
#define CPU1_BLK0_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB10u)
#define CPU1_RABR0 (CPU1_BLK0_RABR)

/* FB14, CPUx Overlay Target Address Register 0 */
#define CPU1_BLK0_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB14u)
#define CPU1_OTAR0 (CPU1_BLK0_OTAR)

/* FB18, CPUx Overlay Mask Register 0 */
#define CPU1_BLK0_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB18u)
#define CPU1_OMASK0 (CPU1_BLK0_OMASK)

/* FB1C, CPUx Redirected Address Base Register 1 */
#define CPU1_BLK1_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB1Cu)
#define CPU1_RABR1 (CPU1_BLK1_RABR)

/* FB20, CPUx Overlay Target Address Register 1 */
#define CPU1_BLK1_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB20u)
#define CPU1_OTAR1 (CPU1_BLK1_OTAR)

/* FB24, CPUx Overlay Mask Register 1 */
#define CPU1_BLK1_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB24u)
#define CPU1_OMASK1 (CPU1_BLK1_OMASK)

/* FB28, CPUx Redirected Address Base Register 2 */
#define CPU1_BLK2_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB28u)
#define CPU1_RABR2 (CPU1_BLK2_RABR)

/* FB2C, CPUx Overlay Target Address Register 2 */
#define CPU1_BLK2_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB2Cu)
#define CPU1_OTAR2 (CPU1_BLK2_OTAR)

/* FB30, CPUx Overlay Mask Register 2 */
#define CPU1_BLK2_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB30u)
#define CPU1_OMASK2 (CPU1_BLK2_OMASK)

/* FB34, CPUx Redirected Address Base Register 3 */
#define CPU1_BLK3_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB34u)
#define CPU1_RABR3 (CPU1_BLK3_RABR)

/* FB38, CPUx Overlay Target Address Register 3 */
#define CPU1_BLK3_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB38u)
#define CPU1_OTAR3 (CPU1_BLK3_OTAR)

/* FB3C, CPUx Overlay Mask Register 3 */
#define CPU1_BLK3_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB3Cu)
#define CPU1_OMASK3 (CPU1_BLK3_OMASK)

/* FB40, CPUx Redirected Address Base Register 4 */
#define CPU1_BLK4_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB40u)
#define CPU1_RABR4 (CPU1_BLK4_RABR)

/* FB44, CPUx Overlay Target Address Register 4 */
#define CPU1_BLK4_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB44u)
#define CPU1_OTAR4 (CPU1_BLK4_OTAR)

/* FB48, CPUx Overlay Mask Register 4 */
#define CPU1_BLK4_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB48u)
#define CPU1_OMASK4 (CPU1_BLK4_OMASK)

/* FB4C, CPUx Redirected Address Base Register 5 */
#define CPU1_BLK5_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB4Cu)
#define CPU1_RABR5 (CPU1_BLK5_RABR)

/* FB50, CPUx Overlay Target Address Register 5 */
#define CPU1_BLK5_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB50u)
#define CPU1_OTAR5 (CPU1_BLK5_OTAR)

/* FB54, CPUx Overlay Mask Register 5 */
#define CPU1_BLK5_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB54u)
#define CPU1_OMASK5 (CPU1_BLK5_OMASK)

/* FB58, CPUx Redirected Address Base Register 6 */
#define CPU1_BLK6_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB58u)
#define CPU1_RABR6 (CPU1_BLK6_RABR)

/* FB5C, CPUx Overlay Target Address Register 6 */
#define CPU1_BLK6_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB5Cu)
#define CPU1_OTAR6 (CPU1_BLK6_OTAR)

/* FB60, CPUx Overlay Mask Register 6 */
#define CPU1_BLK6_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB60u)
#define CPU1_OMASK6 (CPU1_BLK6_OMASK)

/* FB64, CPUx Redirected Address Base Register 7 */
#define CPU1_BLK7_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB64u)
#define CPU1_RABR7 (CPU1_BLK7_RABR)

/* FB68, CPUx Overlay Target Address Register 7 */
#define CPU1_BLK7_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB68u)
#define CPU1_OTAR7 (CPU1_BLK7_OTAR)

/* FB6C, CPUx Overlay Mask Register 7 */
#define CPU1_BLK7_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB6Cu)
#define CPU1_OMASK7 (CPU1_BLK7_OMASK)

/* FB70, CPUx Redirected Address Base Register 8 */
#define CPU1_BLK8_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB70u)
#define CPU1_RABR8 (CPU1_BLK8_RABR)

/* FB74, CPUx Overlay Target Address Register 8 */
#define CPU1_BLK8_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB74u)
#define CPU1_OTAR8 (CPU1_BLK8_OTAR)

/* FB78, CPUx Overlay Mask Register 8 */
#define CPU1_BLK8_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB78u)
#define CPU1_OMASK8 (CPU1_BLK8_OMASK)

/* FB7C, CPUx Redirected Address Base Register 9 */
#define CPU1_BLK9_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB7Cu)
#define CPU1_RABR9 (CPU1_BLK9_RABR)

/* FB80, CPUx Overlay Target Address Register 9 */
#define CPU1_BLK9_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB80u)
#define CPU1_OTAR9 (CPU1_BLK9_OTAR)

/* FB84, CPUx Overlay Mask Register 9 */
#define CPU1_BLK9_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB84u)
#define CPU1_OMASK9 (CPU1_BLK9_OMASK)

/* FB88, CPUx Redirected Address Base Register 10 */
#define CPU1_BLK10_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB88u)
#define CPU1_RABR10 (CPU1_BLK10_RABR)

/* FB8C, CPUx Overlay Target Address Register 10 */
#define CPU1_BLK10_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB8Cu)
#define CPU1_OTAR10 (CPU1_BLK10_OTAR)

/* FB90, CPUx Overlay Mask Register 10 */
#define CPU1_BLK10_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB90u)
#define CPU1_OMASK10 (CPU1_BLK10_OMASK)

/* FB94, CPUx Redirected Address Base Register 11 */
#define CPU1_BLK11_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FB94u)
#define CPU1_RABR11 (CPU1_BLK11_RABR)

/* FB98, CPUx Overlay Target Address Register 11 */
#define CPU1_BLK11_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FB98u)
#define CPU1_OTAR11 (CPU1_BLK11_OTAR)

/* FB9C, CPUx Overlay Mask Register 11 */
#define CPU1_BLK11_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FB9Cu)
#define CPU1_OMASK11 (CPU1_BLK11_OMASK)

/* FBA0, CPUx Redirected Address Base Register 12 */
#define CPU1_BLK12_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBA0u)
#define CPU1_RABR12 (CPU1_BLK12_RABR)

/* FBA4, CPUx Overlay Target Address Register 12 */
#define CPU1_BLK12_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBA4u)
#define CPU1_OTAR12 (CPU1_BLK12_OTAR)

/* FBA8, CPUx Overlay Mask Register 12 */
#define CPU1_BLK12_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBA8u)
#define CPU1_OMASK12 (CPU1_BLK12_OMASK)

/* FBAC, CPUx Redirected Address Base Register 13 */
#define CPU1_BLK13_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBACu)
#define CPU1_RABR13 (CPU1_BLK13_RABR)

/* FBB0, CPUx Overlay Target Address Register 13 */
#define CPU1_BLK13_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBB0u)
#define CPU1_OTAR13 (CPU1_BLK13_OTAR)

/* FBB4, CPUx Overlay Mask Register 13 */
#define CPU1_BLK13_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBB4u)
#define CPU1_OMASK13 (CPU1_BLK13_OMASK)

/* FBB8, CPUx Redirected Address Base Register 14 */
#define CPU1_BLK14_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBB8u)
#define CPU1_RABR14 (CPU1_BLK14_RABR)

/* FBBC, CPUx Overlay Target Address Register 14 */
#define CPU1_BLK14_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBBCu)
#define CPU1_OTAR14 (CPU1_BLK14_OTAR)

/* FBC0, CPUx Overlay Mask Register 14 */
#define CPU1_BLK14_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBC0u)
#define CPU1_OMASK14 (CPU1_BLK14_OMASK)

/* FBC4, CPUx Redirected Address Base Register 15 */
#define CPU1_BLK15_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBC4u)
#define CPU1_RABR15 (CPU1_BLK15_RABR)

/* FBC8, CPUx Overlay Target Address Register 15 */
#define CPU1_BLK15_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBC8u)
#define CPU1_OTAR15 (CPU1_BLK15_OTAR)

/* FBCC, CPUx Overlay Mask Register 15 */
#define CPU1_BLK15_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBCCu)
#define CPU1_OMASK15 (CPU1_BLK15_OMASK)

/* FBD0, CPUx Redirected Address Base Register 16 */
#define CPU1_BLK16_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBD0u)
#define CPU1_RABR16 (CPU1_BLK16_RABR)

/* FBD4, CPUx Overlay Target Address Register 16 */
#define CPU1_BLK16_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBD4u)
#define CPU1_OTAR16 (CPU1_BLK16_OTAR)

/* FBD8, CPUx Overlay Mask Register 16 */
#define CPU1_BLK16_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBD8u)
#define CPU1_OMASK16 (CPU1_BLK16_OMASK)

/* FBDC, CPUx Redirected Address Base Register 17 */
#define CPU1_BLK17_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBDCu)
#define CPU1_RABR17 (CPU1_BLK17_RABR)

/* FBE0, CPUx Overlay Target Address Register 17 */
#define CPU1_BLK17_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBE0u)
#define CPU1_OTAR17 (CPU1_BLK17_OTAR)

/* FBE4, CPUx Overlay Mask Register 17 */
#define CPU1_BLK17_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBE4u)
#define CPU1_OMASK17 (CPU1_BLK17_OMASK)

/* FBE8, CPUx Redirected Address Base Register 18 */
#define CPU1_BLK18_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBE8u)
#define CPU1_RABR18 (CPU1_BLK18_RABR)

/* FBEC, CPUx Overlay Target Address Register 18 */
#define CPU1_BLK18_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBECu)
#define CPU1_OTAR18 (CPU1_BLK18_OTAR)

/* FBF0, CPUx Overlay Mask Register 18 */
#define CPU1_BLK18_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBF0u)
#define CPU1_OMASK18 (CPU1_BLK18_OMASK)

/* FBF4, CPUx Redirected Address Base Register 19 */
#define CPU1_BLK19_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FBF4u)
#define CPU1_RABR19 (CPU1_BLK19_RABR)

/* FBF8, CPUx Overlay Target Address Register 19 */
#define CPU1_BLK19_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FBF8u)
#define CPU1_OTAR19 (CPU1_BLK19_OTAR)

/* FBFC, CPUx Overlay Mask Register 19 */
#define CPU1_BLK19_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FBFCu)
#define CPU1_OMASK19 (CPU1_BLK19_OMASK)

/* FC00, CPUx Redirected Address Base Register 20 */
#define CPU1_BLK20_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC00u)
#define CPU1_RABR20 (CPU1_BLK20_RABR)

/* FC04, CPUx Overlay Target Address Register 20 */
#define CPU1_BLK20_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC04u)
#define CPU1_OTAR20 (CPU1_BLK20_OTAR)

/* FC08, CPUx Overlay Mask Register 20 */
#define CPU1_BLK20_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC08u)
#define CPU1_OMASK20 (CPU1_BLK20_OMASK)

/* FC0C, CPUx Redirected Address Base Register 21 */
#define CPU1_BLK21_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC0Cu)
#define CPU1_RABR21 (CPU1_BLK21_RABR)

/* FC10, CPUx Overlay Target Address Register 21 */
#define CPU1_BLK21_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC10u)
#define CPU1_OTAR21 (CPU1_BLK21_OTAR)

/* FC14, CPUx Overlay Mask Register 21 */
#define CPU1_BLK21_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC14u)
#define CPU1_OMASK21 (CPU1_BLK21_OMASK)

/* FC18, CPUx Redirected Address Base Register 22 */
#define CPU1_BLK22_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC18u)
#define CPU1_RABR22 (CPU1_BLK22_RABR)

/* FC1C, CPUx Overlay Target Address Register 22 */
#define CPU1_BLK22_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC1Cu)
#define CPU1_OTAR22 (CPU1_BLK22_OTAR)

/* FC20, CPUx Overlay Mask Register 22 */
#define CPU1_BLK22_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC20u)
#define CPU1_OMASK22 (CPU1_BLK22_OMASK)

/* FC24, CPUx Redirected Address Base Register 23 */
#define CPU1_BLK23_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC24u)
#define CPU1_RABR23 (CPU1_BLK23_RABR)

/* FC28, CPUx Overlay Target Address Register 23 */
#define CPU1_BLK23_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC28u)
#define CPU1_OTAR23 (CPU1_BLK23_OTAR)

/* FC2C, CPUx Overlay Mask Register 23 */
#define CPU1_BLK23_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC2Cu)
#define CPU1_OMASK23 (CPU1_BLK23_OMASK)

/* FC30, CPUx Redirected Address Base Register 24 */
#define CPU1_BLK24_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC30u)
#define CPU1_RABR24 (CPU1_BLK24_RABR)

/* FC34, CPUx Overlay Target Address Register 24 */
#define CPU1_BLK24_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC34u)
#define CPU1_OTAR24 (CPU1_BLK24_OTAR)

/* FC38, CPUx Overlay Mask Register 24 */
#define CPU1_BLK24_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC38u)
#define CPU1_OMASK24 (CPU1_BLK24_OMASK)

/* FC3C, CPUx Redirected Address Base Register 25 */
#define CPU1_BLK25_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC3Cu)
#define CPU1_RABR25 (CPU1_BLK25_RABR)

/* FC40, CPUx Overlay Target Address Register 25 */
#define CPU1_BLK25_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC40u)
#define CPU1_OTAR25 (CPU1_BLK25_OTAR)

/* FC44, CPUx Overlay Mask Register 25 */
#define CPU1_BLK25_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC44u)
#define CPU1_OMASK25 (CPU1_BLK25_OMASK)

/* FC48, CPUx Redirected Address Base Register 26 */
#define CPU1_BLK26_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC48u)
#define CPU1_RABR26 (CPU1_BLK26_RABR)

/* FC4C, CPUx Overlay Target Address Register 26 */
#define CPU1_BLK26_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC4Cu)
#define CPU1_OTAR26 (CPU1_BLK26_OTAR)

/* FC50, CPUx Overlay Mask Register 26 */
#define CPU1_BLK26_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC50u)
#define CPU1_OMASK26 (CPU1_BLK26_OMASK)

/* FC54, CPUx Redirected Address Base Register 27 */
#define CPU1_BLK27_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC54u)
#define CPU1_RABR27 (CPU1_BLK27_RABR)

/* FC58, CPUx Overlay Target Address Register 27 */
#define CPU1_BLK27_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC58u)
#define CPU1_OTAR27 (CPU1_BLK27_OTAR)

/* FC5C, CPUx Overlay Mask Register 27 */
#define CPU1_BLK27_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC5Cu)
#define CPU1_OMASK27 (CPU1_BLK27_OMASK)

/* FC60, CPUx Redirected Address Base Register 28 */
#define CPU1_BLK28_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC60u)
#define CPU1_RABR28 (CPU1_BLK28_RABR)

/* FC64, CPUx Overlay Target Address Register 28 */
#define CPU1_BLK28_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC64u)
#define CPU1_OTAR28 (CPU1_BLK28_OTAR)

/* FC68, CPUx Overlay Mask Register 28 */
#define CPU1_BLK28_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC68u)
#define CPU1_OMASK28 (CPU1_BLK28_OMASK)

/* FC6C, CPUx Redirected Address Base Register 29 */
#define CPU1_BLK29_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC6Cu)
#define CPU1_RABR29 (CPU1_BLK29_RABR)

/* FC70, CPUx Overlay Target Address Register 29 */
#define CPU1_BLK29_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC70u)
#define CPU1_OTAR29 (CPU1_BLK29_OTAR)

/* FC74, CPUx Overlay Mask Register 29 */
#define CPU1_BLK29_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC74u)
#define CPU1_OMASK29 (CPU1_BLK29_OMASK)

/* FC78, CPUx Redirected Address Base Register 30 */
#define CPU1_BLK30_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC78u)
#define CPU1_RABR30 (CPU1_BLK30_RABR)

/* FC7C, CPUx Overlay Target Address Register 30 */
#define CPU1_BLK30_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC7Cu)
#define CPU1_OTAR30 (CPU1_BLK30_OTAR)

/* FC80, CPUx Overlay Mask Register 30 */
#define CPU1_BLK30_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC80u)
#define CPU1_OMASK30 (CPU1_BLK30_OMASK)

/* FC84, CPUx Redirected Address Base Register 31 */
#define CPU1_BLK31_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF882FC84u)
#define CPU1_RABR31 (CPU1_BLK31_RABR)

/* FC88, CPUx Overlay Target Address Register 31 */
#define CPU1_BLK31_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF882FC88u)
#define CPU1_OTAR31 (CPU1_BLK31_OTAR)

/* FC8C, CPUx Overlay Mask Register 31 */
#define CPU1_BLK31_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF882FC8Cu)
#define CPU1_OMASK31 (CPU1_BLK31_OMASK)

/* 1030, CPUx SRI Error Generation Register */
#define CPU1_SEGEN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SEGEN*)0xF8831030u)

/* 8004, CPUx Task Address Space Identifier Register */
#define CPU1_TASK_ASI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TASK_ASI*)0xF8838004u)

/* 8100, CPUx Data Access CacheabilityRegister */
#define CPU1_PMA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA0*)0xF8838100u)

/* 8104, CPUx Code Access CacheabilityRegister */
#define CPU1_PMA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA1*)0xF8838104u)

/* 8108, CPUx  Peripheral Space Identifier register */
#define CPU1_PMA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA2*)0xF8838108u)

/* 9000, CPUx Data Control Register 2 */
#define CPU1_DCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON2*)0xF8839000u)

/* 900C, CPUx SIST Mode Access Control Register */
#define CPU1_SMACON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SMACON*)0xF883900Cu)

/* 9010, CPUx Data Synchronous Trap Register */
#define CPU1_DSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DSTR*)0xF8839010u)

/* 9018, CPUx Data Asynchronous Trap Register */
#define CPU1_DATR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DATR*)0xF8839018u)

/* 901C, CPUx Data Error Address Register */
#define CPU1_DEADD  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DEADD*)0xF883901Cu)

/* 9020, CPUx Data Integrity Error Address Register */
#define CPU1_DIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIEAR*)0xF8839020u)

/* 9024, CPUx Data Integrity Error Trap Register */
#define CPU1_DIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIETR*)0xF8839024u)

/* 9040, CPUx Data Memory Control Register */
#define CPU1_DCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON0*)0xF8839040u)

/* 9200, CPUx Program Synchronous Trap Register */
#define CPU1_PSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSTR*)0xF8839200u)

/* 9204, CPUx Program Control 1 */
#define CPU1_PCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON1*)0xF8839204u)

/* 9208, CPUx Program Control 2 */
#define CPU1_PCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON2*)0xF8839208u)

/* 920C, CPUx Program Control 0 */
#define CPU1_PCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON0*)0xF883920Cu)

/* 9210, CPUx Program Integrity Error Address Register */
#define CPU1_PIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIEAR*)0xF8839210u)

/* 9214, CPUx Program Integrity Error Trap Register */
#define CPU1_PIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIETR*)0xF8839214u)

/* 9400, CPUx Compatibility Control Register */
#define CPU1_COMPAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_COMPAT*)0xF8839400u)

/* A000, CPUx Trap Control Register */
#define CPU1_FPU_TRAP_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF883A000u)

/* A004, CPUx Trapping Instruction Program Counter Register */
#define CPU1_FPU_TRAP_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF883A004u)

/* A008, CPUx Trapping Instruction Opcode Register */
#define CPU1_FPU_TRAP_OPC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF883A008u)

/* A010, CPUx Trapping Instruction Operand Register */
#define CPU1_FPU_TRAP_SRC1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF883A010u)

/* A014, CPUx Trapping Instruction Operand Register */
#define CPU1_FPU_TRAP_SRC2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF883A014u)

/* A018, CPUx Trapping Instruction Operand Register */
#define CPU1_FPU_TRAP_SRC3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF883A018u)

/* C000, CPUx Data Protection Range 0, Lower Bound Register */
#define CPU1_DPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C000u)

/* C004, CPUx Data Protection Range 0, Upper Bound Register */
#define CPU1_DPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C004u)

/* C008, CPUx Data Protection Range 1, Lower Bound Register */
#define CPU1_DPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C008u)

/* C00C, CPUx Data Protection Range 1, Upper Bound Register */
#define CPU1_DPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C00Cu)

/* C010, CPUx Data Protection Range 2, Lower Bound Register */
#define CPU1_DPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C010u)

/* C014, CPUx Data Protection Range 2, Upper Bound Register */
#define CPU1_DPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C014u)

/* C018, CPUx Data Protection Range 3, Lower Bound Register */
#define CPU1_DPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C018u)

/* C01C, CPUx Data Protection Range 3, Upper Bound Register */
#define CPU1_DPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C01Cu)

/* C020, CPUx Data Protection Range 4, Lower Bound Register */
#define CPU1_DPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C020u)

/* C024, CPUx Data Protection Range 4, Upper Bound Register */
#define CPU1_DPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C024u)

/* C028, CPUx Data Protection Range 5, Lower Bound Register */
#define CPU1_DPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C028u)

/* C02C, CPUx Data Protection Range 5, Upper Bound Register */
#define CPU1_DPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C02Cu)

/* C030, CPUx Data Protection Range 6, Lower Bound Register */
#define CPU1_DPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C030u)

/* C034, CPUx Data Protection Range 6, Upper Bound Register */
#define CPU1_DPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C034u)

/* C038, CPUx Data Protection Range 7, Lower Bound Register */
#define CPU1_DPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C038u)

/* C03C, CPUx Data Protection Range 7, Upper Bound Register */
#define CPU1_DPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C03Cu)

/* C040, CPUx Data Protection Range 8, Lower Bound Register */
#define CPU1_DPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C040u)

/* C044, CPUx Data Protection Range 8, Upper Bound Register */
#define CPU1_DPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C044u)

/* C048, CPUx Data Protection Range 9, Lower Bound Register */
#define CPU1_DPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C048u)

/* C04C, CPUx Data Protection Range 9, Upper Bound Register */
#define CPU1_DPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C04Cu)

/* C050, CPUx Data Protection Range 10, Lower Bound Register */
#define CPU1_DPR10_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C050u)

/* C054, CPUx Data Protection Range 10, Upper Bound Register */
#define CPU1_DPR10_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C054u)

/* C058, CPUx Data Protection Range 11, Lower Bound Register */
#define CPU1_DPR11_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C058u)

/* C05C, CPUx Data Protection Range 11, Upper Bound Register */
#define CPU1_DPR11_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C05Cu)

/* C060, CPUx Data Protection Range 12, Lower Bound Register */
#define CPU1_DPR12_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C060u)

/* C064, CPUx Data Protection Range 12, Upper Bound Register */
#define CPU1_DPR12_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C064u)

/* C068, CPUx Data Protection Range 13, Lower Bound Register */
#define CPU1_DPR13_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C068u)

/* C06C, CPUx Data Protection Range 13, Upper Bound Register */
#define CPU1_DPR13_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C06Cu)

/* C070, CPUx Data Protection Range 14, Lower Bound Register */
#define CPU1_DPR14_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C070u)

/* C074, CPUx Data Protection Range 14, Upper Bound Register */
#define CPU1_DPR14_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C074u)

/* C078, CPUx Data Protection Range 15, Lower Bound Register */
#define CPU1_DPR15_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C078u)

/* C07C, CPUx Data Protection Range 15, Upper Bound Register */
#define CPU1_DPR15_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C07Cu)

/* C080, CPUx Data Protection Range 16, Lower Bound Register */
#define CPU1_DPR16_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C080u)

/* C084, CPUx Data Protection Range 16, Upper Bound Register */
#define CPU1_DPR16_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C084u)

/* C088, CPUx Data Protection Range 17, Lower Bound Register */
#define CPU1_DPR17_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF883C088u)

/* C08C, CPUx Data Protection Range 17, Upper Bound Register */
#define CPU1_DPR17_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF883C08Cu)

/* D000, CPUx Code Protection Range 0 Lower Bound Register */
#define CPU1_CPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D000u)

/* D004, CPUx Code Protection Range 0 Upper Bound Register */
#define CPU1_CPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D004u)

/* D008, CPUx Code Protection Range 1 Lower Bound Register */
#define CPU1_CPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D008u)

/* D00C, CPUx Code Protection Range 1 Upper Bound Register */
#define CPU1_CPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D00Cu)

/* D010, CPUx Code Protection Range 2 Lower Bound Register */
#define CPU1_CPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D010u)

/* D014, CPUx Code Protection Range 2 Upper Bound Register */
#define CPU1_CPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D014u)

/* D018, CPUx Code Protection Range 3 Lower Bound Register */
#define CPU1_CPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D018u)

/* D01C, CPUx Code Protection Range 3 Upper Bound Register */
#define CPU1_CPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D01Cu)

/* D020, CPUx Code Protection Range 4 Lower Bound Register */
#define CPU1_CPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D020u)

/* D024, CPUx Code Protection Range 4 Upper Bound Register */
#define CPU1_CPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D024u)

/* D028, CPUx Code Protection Range 5 Lower Bound Register */
#define CPU1_CPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D028u)

/* D02C, CPUx Code Protection Range 5 Upper Bound Register */
#define CPU1_CPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D02Cu)

/* D030, CPUx Code Protection Range 6 Lower Bound Register */
#define CPU1_CPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D030u)

/* D034, CPUx Code Protection Range 6 Upper Bound Register */
#define CPU1_CPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D034u)

/* D038, CPUx Code Protection Range 7 Lower Bound Register */
#define CPU1_CPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D038u)

/* D03C, CPUx Code Protection Range 7 Upper Bound Register */
#define CPU1_CPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D03Cu)

/* D040, CPUx Code Protection Range 8 Lower Bound Register */
#define CPU1_CPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D040u)

/* D044, CPUx Code Protection Range 8 Upper Bound Register */
#define CPU1_CPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D044u)

/* D048, CPUx Code Protection Range 9 Lower Bound Register */
#define CPU1_CPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF883D048u)

/* D04C, CPUx Code Protection Range 9 Upper Bound Register */
#define CPU1_CPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF883D04Cu)

/* E000, CPUx Code Protection Execute Enable Register Set 0 */
#define CPU1_CPXE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF883E000u)

/* E004, CPUx Code Protection Execute Enable Register Set 1 */
#define CPU1_CPXE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF883E004u)

/* E008, CPUx Code Protection Execute Enable Register Set 2 */
#define CPU1_CPXE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF883E008u)

/* E00C, CPUx Code Protection Execute Enable Register Set 3 */
#define CPU1_CPXE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF883E00Cu)

/* E010, CPUx Data Protection Read Enable Register Set 0 */
#define CPU1_DPRE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF883E010u)

/* E014, CPUx Data Protection Read Enable Register Set 1 */
#define CPU1_DPRE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF883E014u)

/* E018, CPUx Data Protection Read Enable Register Set 2 */
#define CPU1_DPRE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF883E018u)

/* E01C, CPUx Data Protection Read Enable Register Set 3 */
#define CPU1_DPRE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF883E01Cu)

/* E020, CPUx Data Protection Write Enable Register Set 0 */
#define CPU1_DPWE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF883E020u)

/* E024, CPUx Data Protection Write Enable Register Set 1 */
#define CPU1_DPWE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF883E024u)

/* E028, CPUx Data Protection Write Enable Register Set 2 */
#define CPU1_DPWE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF883E028u)

/* E02C, CPUx Data Protection Write Enable Register Set 3 */
#define CPU1_DPWE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF883E02Cu)

/* E040, CPUx Code Protection Execute Enable Register Set 4 */
#define CPU1_CPXE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF883E040u)

/* E044, CPUx Code Protection Execute Enable Register Set 5 */
#define CPU1_CPXE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF883E044u)

/* E050, CPUx Data Protection Read Enable Register Set 4 */
#define CPU1_DPRE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF883E050u)

/* E054, CPUx Data Protection Read Enable Register Set 5 */
#define CPU1_DPRE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF883E054u)

/* E060, CPUx Data Protection Write Enable Register Set 4 */
#define CPU1_DPWE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF883E060u)

/* E064, CPUx Data Protection Write Enable Register Set 5 */
#define CPU1_DPWE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF883E064u)

/* E400, CPUx Temporal Protection System Control Register */
#define CPU1_TPS_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_CON*)0xF883E400u)

/* E404, CPUx Temporal Protection System Timer Register 0 */
#define CPU1_TPS_TIMER0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E404u)

/* E408, CPUx Temporal Protection System Timer Register 1 */
#define CPU1_TPS_TIMER1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E408u)

/* E40C, CPUx Temporal Protection System Timer Register 2 */
#define CPU1_TPS_TIMER2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E40Cu)

/* E440, CPUx Exception Entry Timer Load Value */
#define CPU1_TPS_EXTIM_ENTRY_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF883E440u)

/* E444, CPUx Exception Entry Timer Current Value */
#define CPU1_TPS_EXTIM_ENTRY_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF883E444u)

/* E448, CPUx Exception Exit  Timer Load Value */
#define CPU1_TPS_EXTIM_EXIT_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF883E448u)

/* E44C, CPUx Exception Exit Timer Current Value */
#define CPU1_TPS_EXTIM_EXIT_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF883E44Cu)

/* E450, CPUx Exception Timer Class Enable Register */
#define CPU1_TPS_EXTIM_CLASS_EN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF883E450u)

/* E454, CPUx Exception Timer Status Register */
#define CPU1_TPS_EXTIM_STAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF883E454u)

/* E458, CPUx Exception Timer FCX Register */
#define CPU1_TPS_EXTIM_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF883E458u)

/* F000, CPUx Trigger Event 0 */
#define CPU1_TR0_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F000u)
#define CPU1_TR0EVT (CPU1_TR0_EVT)

/* F004, CPUx Trigger Address 0 */
#define CPU1_TR0_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F004u)
#define CPU1_TR0ADR (CPU1_TR0_ADR)

/* F008, CPUx Trigger Event 1 */
#define CPU1_TR1_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F008u)
#define CPU1_TR1EVT (CPU1_TR1_EVT)

/* F00C, CPUx Trigger Address 1 */
#define CPU1_TR1_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F00Cu)
#define CPU1_TR1ADR (CPU1_TR1_ADR)

/* F010, CPUx Trigger Event 2 */
#define CPU1_TR2_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F010u)
#define CPU1_TR2EVT (CPU1_TR2_EVT)

/* F014, CPUx Trigger Address 2 */
#define CPU1_TR2_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F014u)
#define CPU1_TR2ADR (CPU1_TR2_ADR)

/* F018, CPUx Trigger Event 3 */
#define CPU1_TR3_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F018u)
#define CPU1_TR3EVT (CPU1_TR3_EVT)

/* F01C, CPUx Trigger Address 3 */
#define CPU1_TR3_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F01Cu)
#define CPU1_TR3ADR (CPU1_TR3_ADR)

/* F020, CPUx Trigger Event 4 */
#define CPU1_TR4_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F020u)
#define CPU1_TR4EVT (CPU1_TR4_EVT)

/* F024, CPUx Trigger Address 4 */
#define CPU1_TR4_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F024u)
#define CPU1_TR4ADR (CPU1_TR4_ADR)

/* F028, CPUx Trigger Event 5 */
#define CPU1_TR5_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F028u)
#define CPU1_TR5EVT (CPU1_TR5_EVT)

/* F02C, CPUx Trigger Address 5 */
#define CPU1_TR5_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F02Cu)
#define CPU1_TR5ADR (CPU1_TR5_ADR)

/* F030, CPUx Trigger Event 6 */
#define CPU1_TR6_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F030u)
#define CPU1_TR6EVT (CPU1_TR6_EVT)

/* F034, CPUx Trigger Address 6 */
#define CPU1_TR6_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F034u)
#define CPU1_TR6ADR (CPU1_TR6_ADR)

/* F038, CPUx Trigger Event 7 */
#define CPU1_TR7_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF883F038u)
#define CPU1_TR7EVT (CPU1_TR7_EVT)

/* F03C, CPUx Trigger Address 7 */
#define CPU1_TR7_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF883F03Cu)
#define CPU1_TR7ADR (CPU1_TR7_ADR)

/* FC00, CPUx Counter Control */
#define CPU1_CCTRL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCTRL*)0xF883FC00u)

/* FC04, CPUx CPU Clock Cycle Count */
#define CPU1_CCNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCNT*)0xF883FC04u)

/* FC08, CPUx Instruction Count */
#define CPU1_ICNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICNT*)0xF883FC08u)

/* FC0C, CPUx Multi-Count Register 1 */
#define CPU1_M1CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M1CNT*)0xF883FC0Cu)

/* FC10, CPUx Multi-Count Register 2 */
#define CPU1_M2CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M2CNT*)0xF883FC10u)

/* FC14, CPUx Multi-Count Register 3 */
#define CPU1_M3CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M3CNT*)0xF883FC14u)

/* FD00, CPUx Debug Status Register */
#define CPU1_DBGSR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGSR*)0xF883FD00u)

/* FD08, CPUx External Event Register */
#define CPU1_EXEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_EXEVT*)0xF883FD08u)

/* FD0C, CPUx Core Register Access Event */
#define CPU1_CREVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CREVT*)0xF883FD0Cu)

/* FD10, CPUx Software Debug Event */
#define CPU1_SWEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SWEVT*)0xF883FD10u)

/* FD30, CPUx TriggerAddressx */
#define CPU1_TRIG_ACC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TRIG_ACC*)0xF883FD30u)

/* FD40, CPUx Debug Monitor Start Address */
#define CPU1_DMS  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DMS*)0xF883FD40u)

/* FD44, CPUx Debug Context Save Area Pointer */
#define CPU1_DCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCX*)0xF883FD44u)

/* FD48, CPUx Debug Trap Control Register */
#define CPU1_DBGTCR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGTCR*)0xF883FD48u)

/* FE00, CPUx Previous Context Information Register */
#define CPU1_PCXI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCXI*)0xF883FE00u)

/* FE04, CPUx Program Status Word */
#define CPU1_PSW  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSW*)0xF883FE04u)

/* FE08, CPUx Program Counter */
#define CPU1_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PC*)0xF883FE08u)

/* FE14, CPUx System Configuration Register */
#define CPU1_SYSCON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SYSCON*)0xF883FE14u)

/* FE18, CPUx Identification Register TC1.6.2P */
#define CPU1_CPU_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPU_ID*)0xF883FE18u)

/* FE1C, CPUx Core Identification Register */
#define CPU1_CORE_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CORE_ID*)0xF883FE1Cu)

/* FE20, CPUx Base Interrupt Vector Table Pointer */
#define CPU1_BIV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BIV*)0xF883FE20u)

/* FE24, CPUx Base Trap Vector Table Pointer */
#define CPU1_BTV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BTV*)0xF883FE24u)

/* FE28, CPUx Interrupt Stack Pointer */
#define CPU1_ISP  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ISP*)0xF883FE28u)

/* FE2C, CPUx Interrupt Control Register */
#define CPU1_ICR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICR*)0xF883FE2Cu)

/* FE38, CPUx Free CSA List Head Pointer */
#define CPU1_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FCX*)0xF883FE38u)

/* FE3C, CPUx Free CSA List Limit Pointer */
#define CPU1_LCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LCX*)0xF883FE3Cu)

/* FE50, CPUx Customer ID register */
#define CPU1_CUS_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CUS_ID*)0xF883FE50u)

/* FF00, CPUx Data General Purpose Register 0 */
#define CPU1_D0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF00u)

/* FF04, CPUx Data General Purpose Register 1 */
#define CPU1_D1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF04u)

/* FF08, CPUx Data General Purpose Register 2 */
#define CPU1_D2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF08u)

/* FF0C, CPUx Data General Purpose Register 3 */
#define CPU1_D3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF0Cu)

/* FF10, CPUx Data General Purpose Register 4 */
#define CPU1_D4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF10u)

/* FF14, CPUx Data General Purpose Register 5 */
#define CPU1_D5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF14u)

/* FF18, CPUx Data General Purpose Register 6 */
#define CPU1_D6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF18u)

/* FF1C, CPUx Data General Purpose Register 7 */
#define CPU1_D7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF1Cu)

/* FF20, CPUx Data General Purpose Register 8 */
#define CPU1_D8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF20u)

/* FF24, CPUx Data General Purpose Register 9 */
#define CPU1_D9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF24u)

/* FF28, CPUx Data General Purpose Register 10 */
#define CPU1_D10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF28u)

/* FF2C, CPUx Data General Purpose Register 11 */
#define CPU1_D11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF2Cu)

/* FF30, CPUx Data General Purpose Register 12 */
#define CPU1_D12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF30u)

/* FF34, CPUx Data General Purpose Register 13 */
#define CPU1_D13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF34u)

/* FF38, CPUx Data General Purpose Register 14 */
#define CPU1_D14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF38u)

/* FF3C, CPUx Data General Purpose Register 15 */
#define CPU1_D15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF883FF3Cu)

/* FF80, CPUx Address General Purpose Register 0 */
#define CPU1_A0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF80u)

/* FF84, CPUx Address General Purpose Register 1 */
#define CPU1_A1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF84u)

/* FF88, CPUx Address General Purpose Register 2 */
#define CPU1_A2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF88u)

/* FF8C, CPUx Address General Purpose Register 3 */
#define CPU1_A3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF8Cu)

/* FF90, CPUx Address General Purpose Register 4 */
#define CPU1_A4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF90u)

/* FF94, CPUx Address General Purpose Register 5 */
#define CPU1_A5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF94u)

/* FF98, CPUx Address General Purpose Register 6 */
#define CPU1_A6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF98u)

/* FF9C, CPUx Address General Purpose Register 7 */
#define CPU1_A7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FF9Cu)

/* FFA0, CPUx Address General Purpose Register 8 */
#define CPU1_A8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFA0u)

/* FFA4, CPUx Address General Purpose Register 9 */
#define CPU1_A9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFA4u)

/* FFA8, CPUx Address General Purpose Register 10 */
#define CPU1_A10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFA8u)

/* FFAC, CPUx Address General Purpose Register 11 */
#define CPU1_A11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFACu)

/* FFB0, CPUx Address General Purpose Register 12 */
#define CPU1_A12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFB0u)

/* FFB4, CPUx Address General Purpose Register 13 */
#define CPU1_A13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFB4u)

/* FFB8, CPUx Address General Purpose Register 14 */
#define CPU1_A14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFB8u)

/* FFBC, CPUx Address General Purpose Register 15 */
#define CPU1_A15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF883FFBCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpu_Registers_Cfg_Cpu2 */
/* 1100, CPUx Flash Configuration Register 0 */
#define CPU2_FLASHCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON0*)0xF8841100u)

/* 1104, CPUx Flash Configuration Register 1 */
#define CPU2_FLASHCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON1*)0xF8841104u)

/* 1108, CPUx Flash Configuration Register 2 */
#define CPU2_FLASHCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON2*)0xF8841108u)

/* 110C, CPUx Flash Configuration Register 3 */
#define CPU2_FLASHCON3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON3*)0xF884110Cu)

/* 1110, CPUx Flash Configuration Register 4 */
#define CPU2_FLASHCON4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON4*)0xF8841110u)

/* D000, CPUx  Reset Register 0 */
#define CPU2_KRST0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST0*)0xF884D000u)

/* D004, CPUx  Reset Register 1 */
#define CPU2_KRST1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST1*)0xF884D004u)

/* D008, CPUx Reset Clear Register */
#define CPU2_KRSTCLR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRSTCLR*)0xF884D008u)

/* E000, CPUx Safety Protection SPR Region Lower Address Register 0 */
#define CPU2_RGN0_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E000u)
#define CPU2_SPR_SPROT_RGNLA0 (CPU2_RGN0_LA)

/* E004, CPUx Safety Protection SPR Region Upper Address Register 0 */
#define CPU2_RGN0_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E004u)
#define CPU2_SPR_SPROT_RGNUA0 (CPU2_RGN0_UA)

/* E008, CPUx Safety Protection SPR Region Write Access Enable Register A0 */
#define CPU2_RGN0_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E008u)
#define CPU2_SPR_SPROT_RGNACCENA0_W (CPU2_RGN0_ACCENA)

/* E00C, CPUx Safety Protection SPR Region Write Access Enable Register B0 */
#define CPU2_RGN0_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E00Cu)
#define CPU2_SPR_SPROT_RGNACCENB0_W (CPU2_RGN0_ACCENB)

/* E010, CPUx Safety Protection SPR Region Lower Address Register 1 */
#define CPU2_RGN1_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E010u)
#define CPU2_SPR_SPROT_RGNLA1 (CPU2_RGN1_LA)

/* E014, CPUx Safety Protection SPR Region Upper Address Register 1 */
#define CPU2_RGN1_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E014u)
#define CPU2_SPR_SPROT_RGNUA1 (CPU2_RGN1_UA)

/* E018, CPUx Safety Protection SPR Region Write Access Enable Register A1 */
#define CPU2_RGN1_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E018u)
#define CPU2_SPR_SPROT_RGNACCENA1_W (CPU2_RGN1_ACCENA)

/* E01C, CPUx Safety Protection SPR Region Write Access Enable Register B1 */
#define CPU2_RGN1_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E01Cu)
#define CPU2_SPR_SPROT_RGNACCENB1_W (CPU2_RGN1_ACCENB)

/* E020, CPUx Safety Protection SPR Region Lower Address Register 2 */
#define CPU2_RGN2_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E020u)
#define CPU2_SPR_SPROT_RGNLA2 (CPU2_RGN2_LA)

/* E024, CPUx Safety Protection SPR Region Upper Address Register 2 */
#define CPU2_RGN2_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E024u)
#define CPU2_SPR_SPROT_RGNUA2 (CPU2_RGN2_UA)

/* E028, CPUx Safety Protection SPR Region Write Access Enable Register A2 */
#define CPU2_RGN2_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E028u)
#define CPU2_SPR_SPROT_RGNACCENA2_W (CPU2_RGN2_ACCENA)

/* E02C, CPUx Safety Protection SPR Region Write Access Enable Register B2 */
#define CPU2_RGN2_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E02Cu)
#define CPU2_SPR_SPROT_RGNACCENB2_W (CPU2_RGN2_ACCENB)

/* E030, CPUx Safety Protection SPR Region Lower Address Register 3 */
#define CPU2_RGN3_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E030u)
#define CPU2_SPR_SPROT_RGNLA3 (CPU2_RGN3_LA)

/* E034, CPUx Safety Protection SPR Region Upper Address Register 3 */
#define CPU2_RGN3_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E034u)
#define CPU2_SPR_SPROT_RGNUA3 (CPU2_RGN3_UA)

/* E038, CPUx Safety Protection SPR Region Write Access Enable Register A3 */
#define CPU2_RGN3_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E038u)
#define CPU2_SPR_SPROT_RGNACCENA3_W (CPU2_RGN3_ACCENA)

/* E03C, CPUx Safety Protection SPR Region Write Access Enable Register B3 */
#define CPU2_RGN3_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E03Cu)
#define CPU2_SPR_SPROT_RGNACCENB3_W (CPU2_RGN3_ACCENB)

/* E040, CPUx Safety Protection SPR Region Lower Address Register 4 */
#define CPU2_RGN4_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E040u)
#define CPU2_SPR_SPROT_RGNLA4 (CPU2_RGN4_LA)

/* E044, CPUx Safety Protection SPR Region Upper Address Register 4 */
#define CPU2_RGN4_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E044u)
#define CPU2_SPR_SPROT_RGNUA4 (CPU2_RGN4_UA)

/* E048, CPUx Safety Protection SPR Region Write Access Enable Register A4 */
#define CPU2_RGN4_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E048u)
#define CPU2_SPR_SPROT_RGNACCENA4_W (CPU2_RGN4_ACCENA)

/* E04C, CPUx Safety Protection SPR Region Write Access Enable Register B4 */
#define CPU2_RGN4_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E04Cu)
#define CPU2_SPR_SPROT_RGNACCENB4_W (CPU2_RGN4_ACCENB)

/* E050, CPUx Safety Protection SPR Region Lower Address Register 5 */
#define CPU2_RGN5_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E050u)
#define CPU2_SPR_SPROT_RGNLA5 (CPU2_RGN5_LA)

/* E054, CPUx Safety Protection SPR Region Upper Address Register 5 */
#define CPU2_RGN5_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E054u)
#define CPU2_SPR_SPROT_RGNUA5 (CPU2_RGN5_UA)

/* E058, CPUx Safety Protection SPR Region Write Access Enable Register A5 */
#define CPU2_RGN5_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E058u)
#define CPU2_SPR_SPROT_RGNACCENA5_W (CPU2_RGN5_ACCENA)

/* E05C, CPUx Safety Protection SPR Region Write Access Enable Register B5 */
#define CPU2_RGN5_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E05Cu)
#define CPU2_SPR_SPROT_RGNACCENB5_W (CPU2_RGN5_ACCENB)

/* E060, CPUx Safety Protection SPR Region Lower Address Register 6 */
#define CPU2_RGN6_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E060u)
#define CPU2_SPR_SPROT_RGNLA6 (CPU2_RGN6_LA)

/* E064, CPUx Safety Protection SPR Region Upper Address Register 6 */
#define CPU2_RGN6_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E064u)
#define CPU2_SPR_SPROT_RGNUA6 (CPU2_RGN6_UA)

/* E068, CPUx Safety Protection SPR Region Write Access Enable Register A6 */
#define CPU2_RGN6_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E068u)
#define CPU2_SPR_SPROT_RGNACCENA6_W (CPU2_RGN6_ACCENA)

/* E06C, CPUx Safety Protection SPR Region Write Access Enable Register B6 */
#define CPU2_RGN6_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E06Cu)
#define CPU2_SPR_SPROT_RGNACCENB6_W (CPU2_RGN6_ACCENB)

/* E070, CPUx Safety Protection SPR Region Lower Address Register 7 */
#define CPU2_RGN7_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF884E070u)
#define CPU2_SPR_SPROT_RGNLA7 (CPU2_RGN7_LA)

/* E074, CPUx Safety Protection SPR Region Upper Address Register 7 */
#define CPU2_RGN7_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF884E074u)
#define CPU2_SPR_SPROT_RGNUA7 (CPU2_RGN7_UA)

/* E078, CPUx Safety Protection SPR Region Write Access Enable Register A7 */
#define CPU2_RGN7_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF884E078u)
#define CPU2_SPR_SPROT_RGNACCENA7_W (CPU2_RGN7_ACCENA)

/* E07C, CPUx Safety Protection SPR Region Write Access Enable Register B7 */
#define CPU2_RGN7_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF884E07Cu)
#define CPU2_SPR_SPROT_RGNACCENB7_W (CPU2_RGN7_ACCENB)

/* E088, CPUx Safety Protection SPR Region Read Access Enable Register A0 */
#define CPU2_SPR_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E088u)
#define CPU2_SPR_SPROT_RGNACCENA0_R (CPU2_SPR_SPROT_RGNACCENA_R0)

/* E08C, CPUx Safety Protection SPR Region Read Access Enable Register B0 */
#define CPU2_SPR_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E08Cu)
#define CPU2_SPR_SPROT_RGNACCENB0_R (CPU2_SPR_SPROT_RGNACCENB_R0)

/* E098, CPUx Safety Protection SPR Region Read Access Enable Register A1 */
#define CPU2_SPR_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E098u)
#define CPU2_SPR_SPROT_RGNACCENA1_R (CPU2_SPR_SPROT_RGNACCENA_R1)

/* E09C, CPUx Safety Protection SPR Region Read Access Enable Register B1 */
#define CPU2_SPR_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E09Cu)
#define CPU2_SPR_SPROT_RGNACCENB1_R (CPU2_SPR_SPROT_RGNACCENB_R1)

/* E0A8, CPUx Safety Protection SPR Region Read Access Enable Register A2 */
#define CPU2_SPR_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E0A8u)
#define CPU2_SPR_SPROT_RGNACCENA2_R (CPU2_SPR_SPROT_RGNACCENA_R2)

/* E0AC, CPUx Safety Protection SPR Region Read Access Enable Register B2 */
#define CPU2_SPR_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E0ACu)
#define CPU2_SPR_SPROT_RGNACCENB2_R (CPU2_SPR_SPROT_RGNACCENB_R2)

/* E0B8, CPUx Safety Protection SPR Region Read Access Enable Register A3 */
#define CPU2_SPR_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E0B8u)
#define CPU2_SPR_SPROT_RGNACCENA3_R (CPU2_SPR_SPROT_RGNACCENA_R3)

/* E0BC, CPUx Safety Protection SPR Region Read Access Enable Register B3 */
#define CPU2_SPR_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E0BCu)
#define CPU2_SPR_SPROT_RGNACCENB3_R (CPU2_SPR_SPROT_RGNACCENB_R3)

/* E0C8, CPUx Safety Protection SPR Region Read Access Enable Register A4 */
#define CPU2_SPR_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E0C8u)
#define CPU2_SPR_SPROT_RGNACCENA4_R (CPU2_SPR_SPROT_RGNACCENA_R4)

/* E0CC, CPUx Safety Protection SPR Region Read Access Enable Register B4 */
#define CPU2_SPR_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E0CCu)
#define CPU2_SPR_SPROT_RGNACCENB4_R (CPU2_SPR_SPROT_RGNACCENB_R4)

/* E0D8, CPUx Safety Protection SPR Region Read Access Enable Register A5 */
#define CPU2_SPR_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E0D8u)
#define CPU2_SPR_SPROT_RGNACCENA5_R (CPU2_SPR_SPROT_RGNACCENA_R5)

/* E0DC, CPUx Safety Protection SPR Region Read Access Enable Register B5 */
#define CPU2_SPR_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E0DCu)
#define CPU2_SPR_SPROT_RGNACCENB5_R (CPU2_SPR_SPROT_RGNACCENB_R5)

/* E0E8, CPUx Safety Protection SPR Region Read Access Enable Register A6 */
#define CPU2_SPR_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E0E8u)
#define CPU2_SPR_SPROT_RGNACCENA6_R (CPU2_SPR_SPROT_RGNACCENA_R6)

/* E0EC, CPUx Safety Protection SPR Region Read Access Enable Register B6 */
#define CPU2_SPR_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E0ECu)
#define CPU2_SPR_SPROT_RGNACCENB6_R (CPU2_SPR_SPROT_RGNACCENB_R6)

/* E0F8, CPUx Safety Protection SPR Region Read Access Enable Register A7 */
#define CPU2_SPR_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF884E0F8u)
#define CPU2_SPR_SPROT_RGNACCENA7_R (CPU2_SPR_SPROT_RGNACCENA_R7)

/* E0FC, CPUx Safety Protection SPR Region Read Access Enable Register B7 */
#define CPU2_SPR_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF884E0FCu)
#define CPU2_SPR_SPROT_RGNACCENB7_R (CPU2_SPR_SPROT_RGNACCENB_R7)

/* E100, CPUx Safety Protection Register Access Enable Register A */
#define CPU2_SFR_SPROT_ACCENA_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF884E100u)

/* E104, CPUx Safety Protection Region Access Enable Register B */
#define CPU2_SFR_SPROT_ACCENB_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF884E104u)

/* E110, CPUx Safety Protection Region LPB Read Access Enable Register A */
#define CPU2_LPB_SPROT_ACCENA_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF884E110u)

/* E114, CPUx Safety Protection Region LPB Read Access Enable Register B */
#define CPU2_LPB_SPROT_ACCENB_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF884E114u)

/* E200, CPUx Safety Protection DLMU Region Lower Address Register 0 */
#define CPU2_DLMU_SPROT_RGNLA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E200u)

/* E204, CPUx Safety protection DLMU Region Upper Address Register 0 */
#define CPU2_DLMU_SPROT_RGNUA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E204u)

/* E208, CPUx Safety Protection Region DLMU Write Access Enable Register A0 */
#define CPU2_DLMU_SPROT_RGNACCENA_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E208u)
#define CPU2_DLMU_SPROT_RGNACCENA0_W (CPU2_DLMU_SPROT_RGNACCENA_W0)

/* E20C, CPUx Safety Protection Region DLMU Write Access Enable Register B0 */
#define CPU2_DLMU_SPROT_RGNACCENB_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E20Cu)
#define CPU2_DLMU_SPROT_RGNACCENB0_W (CPU2_DLMU_SPROT_RGNACCENB_W0)

/* E210, CPUx Safety Protection DLMU Region Lower Address Register 1 */
#define CPU2_DLMU_SPROT_RGNLA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E210u)

/* E214, CPUx Safety protection DLMU Region Upper Address Register 1 */
#define CPU2_DLMU_SPROT_RGNUA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E214u)

/* E218, CPUx Safety Protection Region DLMU Write Access Enable Register A1 */
#define CPU2_DLMU_SPROT_RGNACCENA_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E218u)
#define CPU2_DLMU_SPROT_RGNACCENA1_W (CPU2_DLMU_SPROT_RGNACCENA_W1)

/* E21C, CPUx Safety Protection Region DLMU Write Access Enable Register B1 */
#define CPU2_DLMU_SPROT_RGNACCENB_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E21Cu)
#define CPU2_DLMU_SPROT_RGNACCENB1_W (CPU2_DLMU_SPROT_RGNACCENB_W1)

/* E220, CPUx Safety Protection DLMU Region Lower Address Register 2 */
#define CPU2_DLMU_SPROT_RGNLA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E220u)

/* E224, CPUx Safety protection DLMU Region Upper Address Register 2 */
#define CPU2_DLMU_SPROT_RGNUA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E224u)

/* E228, CPUx Safety Protection Region DLMU Write Access Enable Register A2 */
#define CPU2_DLMU_SPROT_RGNACCENA_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E228u)
#define CPU2_DLMU_SPROT_RGNACCENA2_W (CPU2_DLMU_SPROT_RGNACCENA_W2)

/* E22C, CPUx Safety Protection Region DLMU Write Access Enable Register B2 */
#define CPU2_DLMU_SPROT_RGNACCENB_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E22Cu)
#define CPU2_DLMU_SPROT_RGNACCENB2_W (CPU2_DLMU_SPROT_RGNACCENB_W2)

/* E230, CPUx Safety Protection DLMU Region Lower Address Register 3 */
#define CPU2_DLMU_SPROT_RGNLA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E230u)

/* E234, CPUx Safety protection DLMU Region Upper Address Register 3 */
#define CPU2_DLMU_SPROT_RGNUA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E234u)

/* E238, CPUx Safety Protection Region DLMU Write Access Enable Register A3 */
#define CPU2_DLMU_SPROT_RGNACCENA_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E238u)
#define CPU2_DLMU_SPROT_RGNACCENA3_W (CPU2_DLMU_SPROT_RGNACCENA_W3)

/* E23C, CPUx Safety Protection Region DLMU Write Access Enable Register B3 */
#define CPU2_DLMU_SPROT_RGNACCENB_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E23Cu)
#define CPU2_DLMU_SPROT_RGNACCENB3_W (CPU2_DLMU_SPROT_RGNACCENB_W3)

/* E240, CPUx Safety Protection DLMU Region Lower Address Register 4 */
#define CPU2_DLMU_SPROT_RGNLA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E240u)

/* E244, CPUx Safety protection DLMU Region Upper Address Register 4 */
#define CPU2_DLMU_SPROT_RGNUA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E244u)

/* E248, CPUx Safety Protection Region DLMU Write Access Enable Register A4 */
#define CPU2_DLMU_SPROT_RGNACCENA_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E248u)
#define CPU2_DLMU_SPROT_RGNACCENA4_W (CPU2_DLMU_SPROT_RGNACCENA_W4)

/* E24C, CPUx Safety Protection Region DLMU Write Access Enable Register B4 */
#define CPU2_DLMU_SPROT_RGNACCENB_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E24Cu)
#define CPU2_DLMU_SPROT_RGNACCENB4_W (CPU2_DLMU_SPROT_RGNACCENB_W4)

/* E250, CPUx Safety Protection DLMU Region Lower Address Register 5 */
#define CPU2_DLMU_SPROT_RGNLA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E250u)

/* E254, CPUx Safety protection DLMU Region Upper Address Register 5 */
#define CPU2_DLMU_SPROT_RGNUA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E254u)

/* E258, CPUx Safety Protection Region DLMU Write Access Enable Register A5 */
#define CPU2_DLMU_SPROT_RGNACCENA_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E258u)
#define CPU2_DLMU_SPROT_RGNACCENA5_W (CPU2_DLMU_SPROT_RGNACCENA_W5)

/* E25C, CPUx Safety Protection Region DLMU Write Access Enable Register B5 */
#define CPU2_DLMU_SPROT_RGNACCENB_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E25Cu)
#define CPU2_DLMU_SPROT_RGNACCENB5_W (CPU2_DLMU_SPROT_RGNACCENB_W5)

/* E260, CPUx Safety Protection DLMU Region Lower Address Register 6 */
#define CPU2_DLMU_SPROT_RGNLA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E260u)

/* E264, CPUx Safety protection DLMU Region Upper Address Register 6 */
#define CPU2_DLMU_SPROT_RGNUA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E264u)

/* E268, CPUx Safety Protection Region DLMU Write Access Enable Register A6 */
#define CPU2_DLMU_SPROT_RGNACCENA_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E268u)
#define CPU2_DLMU_SPROT_RGNACCENA6_W (CPU2_DLMU_SPROT_RGNACCENA_W6)

/* E26C, CPUx Safety Protection Region DLMU Write Access Enable Register B6 */
#define CPU2_DLMU_SPROT_RGNACCENB_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E26Cu)
#define CPU2_DLMU_SPROT_RGNACCENB6_W (CPU2_DLMU_SPROT_RGNACCENB_W6)

/* E270, CPUx Safety Protection DLMU Region Lower Address Register 7 */
#define CPU2_DLMU_SPROT_RGNLA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF884E270u)

/* E274, CPUx Safety protection DLMU Region Upper Address Register 7 */
#define CPU2_DLMU_SPROT_RGNUA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF884E274u)

/* E278, CPUx Safety Protection Region DLMU Write Access Enable Register A7 */
#define CPU2_DLMU_SPROT_RGNACCENA_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF884E278u)
#define CPU2_DLMU_SPROT_RGNACCENA7_W (CPU2_DLMU_SPROT_RGNACCENA_W7)

/* E27C, CPUx Safety Protection Region DLMU Write Access Enable Register B7 */
#define CPU2_DLMU_SPROT_RGNACCENB_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF884E27Cu)
#define CPU2_DLMU_SPROT_RGNACCENB7_W (CPU2_DLMU_SPROT_RGNACCENB_W7)

/* E288, CPUx Safety Protection Region DLMU Read Access Enable Register A0 */
#define CPU2_DLMU_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E288u)
#define CPU2_DLMU_SPROT_RGNACCENA0_R (CPU2_DLMU_SPROT_RGNACCENA_R0)

/* E28C, CPUx Safety Protection Region DLMU Read Access Enable Register B0 */
#define CPU2_DLMU_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E28Cu)
#define CPU2_DLMU_SPROT_RGNACCENB0_R (CPU2_DLMU_SPROT_RGNACCENB_R0)

/* E298, CPUx Safety Protection Region DLMU Read Access Enable Register A1 */
#define CPU2_DLMU_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E298u)
#define CPU2_DLMU_SPROT_RGNACCENA1_R (CPU2_DLMU_SPROT_RGNACCENA_R1)

/* E29C, CPUx Safety Protection Region DLMU Read Access Enable Register B1 */
#define CPU2_DLMU_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E29Cu)
#define CPU2_DLMU_SPROT_RGNACCENB1_R (CPU2_DLMU_SPROT_RGNACCENB_R1)

/* E2A8, CPUx Safety Protection Region DLMU Read Access Enable Register A2 */
#define CPU2_DLMU_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E2A8u)
#define CPU2_DLMU_SPROT_RGNACCENA2_R (CPU2_DLMU_SPROT_RGNACCENA_R2)

/* E2AC, CPUx Safety Protection Region DLMU Read Access Enable Register B2 */
#define CPU2_DLMU_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E2ACu)
#define CPU2_DLMU_SPROT_RGNACCENB2_R (CPU2_DLMU_SPROT_RGNACCENB_R2)

/* E2B8, CPUx Safety Protection Region DLMU Read Access Enable Register A3 */
#define CPU2_DLMU_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E2B8u)
#define CPU2_DLMU_SPROT_RGNACCENA3_R (CPU2_DLMU_SPROT_RGNACCENA_R3)

/* E2BC, CPUx Safety Protection Region DLMU Read Access Enable Register B3 */
#define CPU2_DLMU_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E2BCu)
#define CPU2_DLMU_SPROT_RGNACCENB3_R (CPU2_DLMU_SPROT_RGNACCENB_R3)

/* E2C8, CPUx Safety Protection Region DLMU Read Access Enable Register A4 */
#define CPU2_DLMU_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E2C8u)
#define CPU2_DLMU_SPROT_RGNACCENA4_R (CPU2_DLMU_SPROT_RGNACCENA_R4)

/* E2CC, CPUx Safety Protection Region DLMU Read Access Enable Register B4 */
#define CPU2_DLMU_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E2CCu)
#define CPU2_DLMU_SPROT_RGNACCENB4_R (CPU2_DLMU_SPROT_RGNACCENB_R4)

/* E2D8, CPUx Safety Protection Region DLMU Read Access Enable Register A5 */
#define CPU2_DLMU_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E2D8u)
#define CPU2_DLMU_SPROT_RGNACCENA5_R (CPU2_DLMU_SPROT_RGNACCENA_R5)

/* E2DC, CPUx Safety Protection Region DLMU Read Access Enable Register B5 */
#define CPU2_DLMU_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E2DCu)
#define CPU2_DLMU_SPROT_RGNACCENB5_R (CPU2_DLMU_SPROT_RGNACCENB_R5)

/* E2E8, CPUx Safety Protection Region DLMU Read Access Enable Register A6 */
#define CPU2_DLMU_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E2E8u)
#define CPU2_DLMU_SPROT_RGNACCENA6_R (CPU2_DLMU_SPROT_RGNACCENA_R6)

/* E2EC, CPUx Safety Protection Region DLMU Read Access Enable Register B6 */
#define CPU2_DLMU_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E2ECu)
#define CPU2_DLMU_SPROT_RGNACCENB6_R (CPU2_DLMU_SPROT_RGNACCENB_R6)

/* E2F8, CPUx Safety Protection Region DLMU Read Access Enable Register A7 */
#define CPU2_DLMU_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF884E2F8u)
#define CPU2_DLMU_SPROT_RGNACCENA7_R (CPU2_DLMU_SPROT_RGNACCENA_R7)

/* E2FC, CPUx Safety Protection Region DLMU Read Access Enable Register B7 */
#define CPU2_DLMU_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF884E2FCu)
#define CPU2_DLMU_SPROT_RGNACCENB7_R (CPU2_DLMU_SPROT_RGNACCENB_R7)

/* FB00, CPUx  Overlay Range Select Register */
#define CPU2_OSEL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_OSEL*)0xF884FB00u)

/* FB10, CPUx Redirected Address Base Register 0 */
#define CPU2_BLK0_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB10u)
#define CPU2_RABR0 (CPU2_BLK0_RABR)

/* FB14, CPUx Overlay Target Address Register 0 */
#define CPU2_BLK0_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB14u)
#define CPU2_OTAR0 (CPU2_BLK0_OTAR)

/* FB18, CPUx Overlay Mask Register 0 */
#define CPU2_BLK0_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB18u)
#define CPU2_OMASK0 (CPU2_BLK0_OMASK)

/* FB1C, CPUx Redirected Address Base Register 1 */
#define CPU2_BLK1_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB1Cu)
#define CPU2_RABR1 (CPU2_BLK1_RABR)

/* FB20, CPUx Overlay Target Address Register 1 */
#define CPU2_BLK1_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB20u)
#define CPU2_OTAR1 (CPU2_BLK1_OTAR)

/* FB24, CPUx Overlay Mask Register 1 */
#define CPU2_BLK1_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB24u)
#define CPU2_OMASK1 (CPU2_BLK1_OMASK)

/* FB28, CPUx Redirected Address Base Register 2 */
#define CPU2_BLK2_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB28u)
#define CPU2_RABR2 (CPU2_BLK2_RABR)

/* FB2C, CPUx Overlay Target Address Register 2 */
#define CPU2_BLK2_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB2Cu)
#define CPU2_OTAR2 (CPU2_BLK2_OTAR)

/* FB30, CPUx Overlay Mask Register 2 */
#define CPU2_BLK2_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB30u)
#define CPU2_OMASK2 (CPU2_BLK2_OMASK)

/* FB34, CPUx Redirected Address Base Register 3 */
#define CPU2_BLK3_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB34u)
#define CPU2_RABR3 (CPU2_BLK3_RABR)

/* FB38, CPUx Overlay Target Address Register 3 */
#define CPU2_BLK3_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB38u)
#define CPU2_OTAR3 (CPU2_BLK3_OTAR)

/* FB3C, CPUx Overlay Mask Register 3 */
#define CPU2_BLK3_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB3Cu)
#define CPU2_OMASK3 (CPU2_BLK3_OMASK)

/* FB40, CPUx Redirected Address Base Register 4 */
#define CPU2_BLK4_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB40u)
#define CPU2_RABR4 (CPU2_BLK4_RABR)

/* FB44, CPUx Overlay Target Address Register 4 */
#define CPU2_BLK4_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB44u)
#define CPU2_OTAR4 (CPU2_BLK4_OTAR)

/* FB48, CPUx Overlay Mask Register 4 */
#define CPU2_BLK4_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB48u)
#define CPU2_OMASK4 (CPU2_BLK4_OMASK)

/* FB4C, CPUx Redirected Address Base Register 5 */
#define CPU2_BLK5_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB4Cu)
#define CPU2_RABR5 (CPU2_BLK5_RABR)

/* FB50, CPUx Overlay Target Address Register 5 */
#define CPU2_BLK5_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB50u)
#define CPU2_OTAR5 (CPU2_BLK5_OTAR)

/* FB54, CPUx Overlay Mask Register 5 */
#define CPU2_BLK5_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB54u)
#define CPU2_OMASK5 (CPU2_BLK5_OMASK)

/* FB58, CPUx Redirected Address Base Register 6 */
#define CPU2_BLK6_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB58u)
#define CPU2_RABR6 (CPU2_BLK6_RABR)

/* FB5C, CPUx Overlay Target Address Register 6 */
#define CPU2_BLK6_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB5Cu)
#define CPU2_OTAR6 (CPU2_BLK6_OTAR)

/* FB60, CPUx Overlay Mask Register 6 */
#define CPU2_BLK6_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB60u)
#define CPU2_OMASK6 (CPU2_BLK6_OMASK)

/* FB64, CPUx Redirected Address Base Register 7 */
#define CPU2_BLK7_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB64u)
#define CPU2_RABR7 (CPU2_BLK7_RABR)

/* FB68, CPUx Overlay Target Address Register 7 */
#define CPU2_BLK7_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB68u)
#define CPU2_OTAR7 (CPU2_BLK7_OTAR)

/* FB6C, CPUx Overlay Mask Register 7 */
#define CPU2_BLK7_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB6Cu)
#define CPU2_OMASK7 (CPU2_BLK7_OMASK)

/* FB70, CPUx Redirected Address Base Register 8 */
#define CPU2_BLK8_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB70u)
#define CPU2_RABR8 (CPU2_BLK8_RABR)

/* FB74, CPUx Overlay Target Address Register 8 */
#define CPU2_BLK8_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB74u)
#define CPU2_OTAR8 (CPU2_BLK8_OTAR)

/* FB78, CPUx Overlay Mask Register 8 */
#define CPU2_BLK8_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB78u)
#define CPU2_OMASK8 (CPU2_BLK8_OMASK)

/* FB7C, CPUx Redirected Address Base Register 9 */
#define CPU2_BLK9_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB7Cu)
#define CPU2_RABR9 (CPU2_BLK9_RABR)

/* FB80, CPUx Overlay Target Address Register 9 */
#define CPU2_BLK9_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB80u)
#define CPU2_OTAR9 (CPU2_BLK9_OTAR)

/* FB84, CPUx Overlay Mask Register 9 */
#define CPU2_BLK9_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB84u)
#define CPU2_OMASK9 (CPU2_BLK9_OMASK)

/* FB88, CPUx Redirected Address Base Register 10 */
#define CPU2_BLK10_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB88u)
#define CPU2_RABR10 (CPU2_BLK10_RABR)

/* FB8C, CPUx Overlay Target Address Register 10 */
#define CPU2_BLK10_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB8Cu)
#define CPU2_OTAR10 (CPU2_BLK10_OTAR)

/* FB90, CPUx Overlay Mask Register 10 */
#define CPU2_BLK10_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB90u)
#define CPU2_OMASK10 (CPU2_BLK10_OMASK)

/* FB94, CPUx Redirected Address Base Register 11 */
#define CPU2_BLK11_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FB94u)
#define CPU2_RABR11 (CPU2_BLK11_RABR)

/* FB98, CPUx Overlay Target Address Register 11 */
#define CPU2_BLK11_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FB98u)
#define CPU2_OTAR11 (CPU2_BLK11_OTAR)

/* FB9C, CPUx Overlay Mask Register 11 */
#define CPU2_BLK11_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FB9Cu)
#define CPU2_OMASK11 (CPU2_BLK11_OMASK)

/* FBA0, CPUx Redirected Address Base Register 12 */
#define CPU2_BLK12_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBA0u)
#define CPU2_RABR12 (CPU2_BLK12_RABR)

/* FBA4, CPUx Overlay Target Address Register 12 */
#define CPU2_BLK12_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBA4u)
#define CPU2_OTAR12 (CPU2_BLK12_OTAR)

/* FBA8, CPUx Overlay Mask Register 12 */
#define CPU2_BLK12_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBA8u)
#define CPU2_OMASK12 (CPU2_BLK12_OMASK)

/* FBAC, CPUx Redirected Address Base Register 13 */
#define CPU2_BLK13_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBACu)
#define CPU2_RABR13 (CPU2_BLK13_RABR)

/* FBB0, CPUx Overlay Target Address Register 13 */
#define CPU2_BLK13_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBB0u)
#define CPU2_OTAR13 (CPU2_BLK13_OTAR)

/* FBB4, CPUx Overlay Mask Register 13 */
#define CPU2_BLK13_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBB4u)
#define CPU2_OMASK13 (CPU2_BLK13_OMASK)

/* FBB8, CPUx Redirected Address Base Register 14 */
#define CPU2_BLK14_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBB8u)
#define CPU2_RABR14 (CPU2_BLK14_RABR)

/* FBBC, CPUx Overlay Target Address Register 14 */
#define CPU2_BLK14_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBBCu)
#define CPU2_OTAR14 (CPU2_BLK14_OTAR)

/* FBC0, CPUx Overlay Mask Register 14 */
#define CPU2_BLK14_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBC0u)
#define CPU2_OMASK14 (CPU2_BLK14_OMASK)

/* FBC4, CPUx Redirected Address Base Register 15 */
#define CPU2_BLK15_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBC4u)
#define CPU2_RABR15 (CPU2_BLK15_RABR)

/* FBC8, CPUx Overlay Target Address Register 15 */
#define CPU2_BLK15_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBC8u)
#define CPU2_OTAR15 (CPU2_BLK15_OTAR)

/* FBCC, CPUx Overlay Mask Register 15 */
#define CPU2_BLK15_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBCCu)
#define CPU2_OMASK15 (CPU2_BLK15_OMASK)

/* FBD0, CPUx Redirected Address Base Register 16 */
#define CPU2_BLK16_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBD0u)
#define CPU2_RABR16 (CPU2_BLK16_RABR)

/* FBD4, CPUx Overlay Target Address Register 16 */
#define CPU2_BLK16_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBD4u)
#define CPU2_OTAR16 (CPU2_BLK16_OTAR)

/* FBD8, CPUx Overlay Mask Register 16 */
#define CPU2_BLK16_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBD8u)
#define CPU2_OMASK16 (CPU2_BLK16_OMASK)

/* FBDC, CPUx Redirected Address Base Register 17 */
#define CPU2_BLK17_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBDCu)
#define CPU2_RABR17 (CPU2_BLK17_RABR)

/* FBE0, CPUx Overlay Target Address Register 17 */
#define CPU2_BLK17_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBE0u)
#define CPU2_OTAR17 (CPU2_BLK17_OTAR)

/* FBE4, CPUx Overlay Mask Register 17 */
#define CPU2_BLK17_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBE4u)
#define CPU2_OMASK17 (CPU2_BLK17_OMASK)

/* FBE8, CPUx Redirected Address Base Register 18 */
#define CPU2_BLK18_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBE8u)
#define CPU2_RABR18 (CPU2_BLK18_RABR)

/* FBEC, CPUx Overlay Target Address Register 18 */
#define CPU2_BLK18_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBECu)
#define CPU2_OTAR18 (CPU2_BLK18_OTAR)

/* FBF0, CPUx Overlay Mask Register 18 */
#define CPU2_BLK18_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBF0u)
#define CPU2_OMASK18 (CPU2_BLK18_OMASK)

/* FBF4, CPUx Redirected Address Base Register 19 */
#define CPU2_BLK19_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FBF4u)
#define CPU2_RABR19 (CPU2_BLK19_RABR)

/* FBF8, CPUx Overlay Target Address Register 19 */
#define CPU2_BLK19_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FBF8u)
#define CPU2_OTAR19 (CPU2_BLK19_OTAR)

/* FBFC, CPUx Overlay Mask Register 19 */
#define CPU2_BLK19_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FBFCu)
#define CPU2_OMASK19 (CPU2_BLK19_OMASK)

/* FC00, CPUx Redirected Address Base Register 20 */
#define CPU2_BLK20_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC00u)
#define CPU2_RABR20 (CPU2_BLK20_RABR)

/* FC04, CPUx Overlay Target Address Register 20 */
#define CPU2_BLK20_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC04u)
#define CPU2_OTAR20 (CPU2_BLK20_OTAR)

/* FC08, CPUx Overlay Mask Register 20 */
#define CPU2_BLK20_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC08u)
#define CPU2_OMASK20 (CPU2_BLK20_OMASK)

/* FC0C, CPUx Redirected Address Base Register 21 */
#define CPU2_BLK21_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC0Cu)
#define CPU2_RABR21 (CPU2_BLK21_RABR)

/* FC10, CPUx Overlay Target Address Register 21 */
#define CPU2_BLK21_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC10u)
#define CPU2_OTAR21 (CPU2_BLK21_OTAR)

/* FC14, CPUx Overlay Mask Register 21 */
#define CPU2_BLK21_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC14u)
#define CPU2_OMASK21 (CPU2_BLK21_OMASK)

/* FC18, CPUx Redirected Address Base Register 22 */
#define CPU2_BLK22_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC18u)
#define CPU2_RABR22 (CPU2_BLK22_RABR)

/* FC1C, CPUx Overlay Target Address Register 22 */
#define CPU2_BLK22_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC1Cu)
#define CPU2_OTAR22 (CPU2_BLK22_OTAR)

/* FC20, CPUx Overlay Mask Register 22 */
#define CPU2_BLK22_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC20u)
#define CPU2_OMASK22 (CPU2_BLK22_OMASK)

/* FC24, CPUx Redirected Address Base Register 23 */
#define CPU2_BLK23_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC24u)
#define CPU2_RABR23 (CPU2_BLK23_RABR)

/* FC28, CPUx Overlay Target Address Register 23 */
#define CPU2_BLK23_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC28u)
#define CPU2_OTAR23 (CPU2_BLK23_OTAR)

/* FC2C, CPUx Overlay Mask Register 23 */
#define CPU2_BLK23_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC2Cu)
#define CPU2_OMASK23 (CPU2_BLK23_OMASK)

/* FC30, CPUx Redirected Address Base Register 24 */
#define CPU2_BLK24_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC30u)
#define CPU2_RABR24 (CPU2_BLK24_RABR)

/* FC34, CPUx Overlay Target Address Register 24 */
#define CPU2_BLK24_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC34u)
#define CPU2_OTAR24 (CPU2_BLK24_OTAR)

/* FC38, CPUx Overlay Mask Register 24 */
#define CPU2_BLK24_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC38u)
#define CPU2_OMASK24 (CPU2_BLK24_OMASK)

/* FC3C, CPUx Redirected Address Base Register 25 */
#define CPU2_BLK25_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC3Cu)
#define CPU2_RABR25 (CPU2_BLK25_RABR)

/* FC40, CPUx Overlay Target Address Register 25 */
#define CPU2_BLK25_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC40u)
#define CPU2_OTAR25 (CPU2_BLK25_OTAR)

/* FC44, CPUx Overlay Mask Register 25 */
#define CPU2_BLK25_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC44u)
#define CPU2_OMASK25 (CPU2_BLK25_OMASK)

/* FC48, CPUx Redirected Address Base Register 26 */
#define CPU2_BLK26_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC48u)
#define CPU2_RABR26 (CPU2_BLK26_RABR)

/* FC4C, CPUx Overlay Target Address Register 26 */
#define CPU2_BLK26_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC4Cu)
#define CPU2_OTAR26 (CPU2_BLK26_OTAR)

/* FC50, CPUx Overlay Mask Register 26 */
#define CPU2_BLK26_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC50u)
#define CPU2_OMASK26 (CPU2_BLK26_OMASK)

/* FC54, CPUx Redirected Address Base Register 27 */
#define CPU2_BLK27_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC54u)
#define CPU2_RABR27 (CPU2_BLK27_RABR)

/* FC58, CPUx Overlay Target Address Register 27 */
#define CPU2_BLK27_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC58u)
#define CPU2_OTAR27 (CPU2_BLK27_OTAR)

/* FC5C, CPUx Overlay Mask Register 27 */
#define CPU2_BLK27_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC5Cu)
#define CPU2_OMASK27 (CPU2_BLK27_OMASK)

/* FC60, CPUx Redirected Address Base Register 28 */
#define CPU2_BLK28_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC60u)
#define CPU2_RABR28 (CPU2_BLK28_RABR)

/* FC64, CPUx Overlay Target Address Register 28 */
#define CPU2_BLK28_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC64u)
#define CPU2_OTAR28 (CPU2_BLK28_OTAR)

/* FC68, CPUx Overlay Mask Register 28 */
#define CPU2_BLK28_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC68u)
#define CPU2_OMASK28 (CPU2_BLK28_OMASK)

/* FC6C, CPUx Redirected Address Base Register 29 */
#define CPU2_BLK29_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC6Cu)
#define CPU2_RABR29 (CPU2_BLK29_RABR)

/* FC70, CPUx Overlay Target Address Register 29 */
#define CPU2_BLK29_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC70u)
#define CPU2_OTAR29 (CPU2_BLK29_OTAR)

/* FC74, CPUx Overlay Mask Register 29 */
#define CPU2_BLK29_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC74u)
#define CPU2_OMASK29 (CPU2_BLK29_OMASK)

/* FC78, CPUx Redirected Address Base Register 30 */
#define CPU2_BLK30_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC78u)
#define CPU2_RABR30 (CPU2_BLK30_RABR)

/* FC7C, CPUx Overlay Target Address Register 30 */
#define CPU2_BLK30_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC7Cu)
#define CPU2_OTAR30 (CPU2_BLK30_OTAR)

/* FC80, CPUx Overlay Mask Register 30 */
#define CPU2_BLK30_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC80u)
#define CPU2_OMASK30 (CPU2_BLK30_OMASK)

/* FC84, CPUx Redirected Address Base Register 31 */
#define CPU2_BLK31_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF884FC84u)
#define CPU2_RABR31 (CPU2_BLK31_RABR)

/* FC88, CPUx Overlay Target Address Register 31 */
#define CPU2_BLK31_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF884FC88u)
#define CPU2_OTAR31 (CPU2_BLK31_OTAR)

/* FC8C, CPUx Overlay Mask Register 31 */
#define CPU2_BLK31_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF884FC8Cu)
#define CPU2_OMASK31 (CPU2_BLK31_OMASK)

/* 1030, CPUx SRI Error Generation Register */
#define CPU2_SEGEN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SEGEN*)0xF8851030u)

/* 8004, CPUx Task Address Space Identifier Register */
#define CPU2_TASK_ASI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TASK_ASI*)0xF8858004u)

/* 8100, CPUx Data Access CacheabilityRegister */
#define CPU2_PMA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA0*)0xF8858100u)

/* 8104, CPUx Code Access CacheabilityRegister */
#define CPU2_PMA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA1*)0xF8858104u)

/* 8108, CPUx  Peripheral Space Identifier register */
#define CPU2_PMA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA2*)0xF8858108u)

/* 9000, CPUx Data Control Register 2 */
#define CPU2_DCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON2*)0xF8859000u)

/* 900C, CPUx SIST Mode Access Control Register */
#define CPU2_SMACON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SMACON*)0xF885900Cu)

/* 9010, CPUx Data Synchronous Trap Register */
#define CPU2_DSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DSTR*)0xF8859010u)

/* 9018, CPUx Data Asynchronous Trap Register */
#define CPU2_DATR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DATR*)0xF8859018u)

/* 901C, CPUx Data Error Address Register */
#define CPU2_DEADD  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DEADD*)0xF885901Cu)

/* 9020, CPUx Data Integrity Error Address Register */
#define CPU2_DIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIEAR*)0xF8859020u)

/* 9024, CPUx Data Integrity Error Trap Register */
#define CPU2_DIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIETR*)0xF8859024u)

/* 9040, CPUx Data Memory Control Register */
#define CPU2_DCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON0*)0xF8859040u)

/* 9200, CPUx Program Synchronous Trap Register */
#define CPU2_PSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSTR*)0xF8859200u)

/* 9204, CPUx Program Control 1 */
#define CPU2_PCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON1*)0xF8859204u)

/* 9208, CPUx Program Control 2 */
#define CPU2_PCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON2*)0xF8859208u)

/* 920C, CPUx Program Control 0 */
#define CPU2_PCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON0*)0xF885920Cu)

/* 9210, CPUx Program Integrity Error Address Register */
#define CPU2_PIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIEAR*)0xF8859210u)

/* 9214, CPUx Program Integrity Error Trap Register */
#define CPU2_PIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIETR*)0xF8859214u)

/* 9400, CPUx Compatibility Control Register */
#define CPU2_COMPAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_COMPAT*)0xF8859400u)

/* A000, CPUx Trap Control Register */
#define CPU2_FPU_TRAP_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF885A000u)

/* A004, CPUx Trapping Instruction Program Counter Register */
#define CPU2_FPU_TRAP_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF885A004u)

/* A008, CPUx Trapping Instruction Opcode Register */
#define CPU2_FPU_TRAP_OPC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF885A008u)

/* A010, CPUx Trapping Instruction Operand Register */
#define CPU2_FPU_TRAP_SRC1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF885A010u)

/* A014, CPUx Trapping Instruction Operand Register */
#define CPU2_FPU_TRAP_SRC2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF885A014u)

/* A018, CPUx Trapping Instruction Operand Register */
#define CPU2_FPU_TRAP_SRC3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF885A018u)

/* C000, CPUx Data Protection Range 0, Lower Bound Register */
#define CPU2_DPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C000u)

/* C004, CPUx Data Protection Range 0, Upper Bound Register */
#define CPU2_DPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C004u)

/* C008, CPUx Data Protection Range 1, Lower Bound Register */
#define CPU2_DPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C008u)

/* C00C, CPUx Data Protection Range 1, Upper Bound Register */
#define CPU2_DPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C00Cu)

/* C010, CPUx Data Protection Range 2, Lower Bound Register */
#define CPU2_DPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C010u)

/* C014, CPUx Data Protection Range 2, Upper Bound Register */
#define CPU2_DPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C014u)

/* C018, CPUx Data Protection Range 3, Lower Bound Register */
#define CPU2_DPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C018u)

/* C01C, CPUx Data Protection Range 3, Upper Bound Register */
#define CPU2_DPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C01Cu)

/* C020, CPUx Data Protection Range 4, Lower Bound Register */
#define CPU2_DPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C020u)

/* C024, CPUx Data Protection Range 4, Upper Bound Register */
#define CPU2_DPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C024u)

/* C028, CPUx Data Protection Range 5, Lower Bound Register */
#define CPU2_DPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C028u)

/* C02C, CPUx Data Protection Range 5, Upper Bound Register */
#define CPU2_DPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C02Cu)

/* C030, CPUx Data Protection Range 6, Lower Bound Register */
#define CPU2_DPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C030u)

/* C034, CPUx Data Protection Range 6, Upper Bound Register */
#define CPU2_DPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C034u)

/* C038, CPUx Data Protection Range 7, Lower Bound Register */
#define CPU2_DPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C038u)

/* C03C, CPUx Data Protection Range 7, Upper Bound Register */
#define CPU2_DPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C03Cu)

/* C040, CPUx Data Protection Range 8, Lower Bound Register */
#define CPU2_DPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C040u)

/* C044, CPUx Data Protection Range 8, Upper Bound Register */
#define CPU2_DPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C044u)

/* C048, CPUx Data Protection Range 9, Lower Bound Register */
#define CPU2_DPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C048u)

/* C04C, CPUx Data Protection Range 9, Upper Bound Register */
#define CPU2_DPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C04Cu)

/* C050, CPUx Data Protection Range 10, Lower Bound Register */
#define CPU2_DPR10_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C050u)

/* C054, CPUx Data Protection Range 10, Upper Bound Register */
#define CPU2_DPR10_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C054u)

/* C058, CPUx Data Protection Range 11, Lower Bound Register */
#define CPU2_DPR11_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C058u)

/* C05C, CPUx Data Protection Range 11, Upper Bound Register */
#define CPU2_DPR11_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C05Cu)

/* C060, CPUx Data Protection Range 12, Lower Bound Register */
#define CPU2_DPR12_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C060u)

/* C064, CPUx Data Protection Range 12, Upper Bound Register */
#define CPU2_DPR12_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C064u)

/* C068, CPUx Data Protection Range 13, Lower Bound Register */
#define CPU2_DPR13_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C068u)

/* C06C, CPUx Data Protection Range 13, Upper Bound Register */
#define CPU2_DPR13_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C06Cu)

/* C070, CPUx Data Protection Range 14, Lower Bound Register */
#define CPU2_DPR14_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C070u)

/* C074, CPUx Data Protection Range 14, Upper Bound Register */
#define CPU2_DPR14_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C074u)

/* C078, CPUx Data Protection Range 15, Lower Bound Register */
#define CPU2_DPR15_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C078u)

/* C07C, CPUx Data Protection Range 15, Upper Bound Register */
#define CPU2_DPR15_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C07Cu)

/* C080, CPUx Data Protection Range 16, Lower Bound Register */
#define CPU2_DPR16_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C080u)

/* C084, CPUx Data Protection Range 16, Upper Bound Register */
#define CPU2_DPR16_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C084u)

/* C088, CPUx Data Protection Range 17, Lower Bound Register */
#define CPU2_DPR17_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF885C088u)

/* C08C, CPUx Data Protection Range 17, Upper Bound Register */
#define CPU2_DPR17_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF885C08Cu)

/* D000, CPUx Code Protection Range 0 Lower Bound Register */
#define CPU2_CPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D000u)

/* D004, CPUx Code Protection Range 0 Upper Bound Register */
#define CPU2_CPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D004u)

/* D008, CPUx Code Protection Range 1 Lower Bound Register */
#define CPU2_CPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D008u)

/* D00C, CPUx Code Protection Range 1 Upper Bound Register */
#define CPU2_CPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D00Cu)

/* D010, CPUx Code Protection Range 2 Lower Bound Register */
#define CPU2_CPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D010u)

/* D014, CPUx Code Protection Range 2 Upper Bound Register */
#define CPU2_CPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D014u)

/* D018, CPUx Code Protection Range 3 Lower Bound Register */
#define CPU2_CPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D018u)

/* D01C, CPUx Code Protection Range 3 Upper Bound Register */
#define CPU2_CPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D01Cu)

/* D020, CPUx Code Protection Range 4 Lower Bound Register */
#define CPU2_CPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D020u)

/* D024, CPUx Code Protection Range 4 Upper Bound Register */
#define CPU2_CPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D024u)

/* D028, CPUx Code Protection Range 5 Lower Bound Register */
#define CPU2_CPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D028u)

/* D02C, CPUx Code Protection Range 5 Upper Bound Register */
#define CPU2_CPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D02Cu)

/* D030, CPUx Code Protection Range 6 Lower Bound Register */
#define CPU2_CPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D030u)

/* D034, CPUx Code Protection Range 6 Upper Bound Register */
#define CPU2_CPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D034u)

/* D038, CPUx Code Protection Range 7 Lower Bound Register */
#define CPU2_CPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D038u)

/* D03C, CPUx Code Protection Range 7 Upper Bound Register */
#define CPU2_CPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D03Cu)

/* D040, CPUx Code Protection Range 8 Lower Bound Register */
#define CPU2_CPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D040u)

/* D044, CPUx Code Protection Range 8 Upper Bound Register */
#define CPU2_CPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D044u)

/* D048, CPUx Code Protection Range 9 Lower Bound Register */
#define CPU2_CPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF885D048u)

/* D04C, CPUx Code Protection Range 9 Upper Bound Register */
#define CPU2_CPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF885D04Cu)

/* E000, CPUx Code Protection Execute Enable Register Set 0 */
#define CPU2_CPXE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF885E000u)

/* E004, CPUx Code Protection Execute Enable Register Set 1 */
#define CPU2_CPXE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF885E004u)

/* E008, CPUx Code Protection Execute Enable Register Set 2 */
#define CPU2_CPXE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF885E008u)

/* E00C, CPUx Code Protection Execute Enable Register Set 3 */
#define CPU2_CPXE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF885E00Cu)

/* E010, CPUx Data Protection Read Enable Register Set 0 */
#define CPU2_DPRE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF885E010u)

/* E014, CPUx Data Protection Read Enable Register Set 1 */
#define CPU2_DPRE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF885E014u)

/* E018, CPUx Data Protection Read Enable Register Set 2 */
#define CPU2_DPRE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF885E018u)

/* E01C, CPUx Data Protection Read Enable Register Set 3 */
#define CPU2_DPRE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF885E01Cu)

/* E020, CPUx Data Protection Write Enable Register Set 0 */
#define CPU2_DPWE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF885E020u)

/* E024, CPUx Data Protection Write Enable Register Set 1 */
#define CPU2_DPWE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF885E024u)

/* E028, CPUx Data Protection Write Enable Register Set 2 */
#define CPU2_DPWE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF885E028u)

/* E02C, CPUx Data Protection Write Enable Register Set 3 */
#define CPU2_DPWE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF885E02Cu)

/* E040, CPUx Code Protection Execute Enable Register Set 4 */
#define CPU2_CPXE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF885E040u)

/* E044, CPUx Code Protection Execute Enable Register Set 5 */
#define CPU2_CPXE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF885E044u)

/* E050, CPUx Data Protection Read Enable Register Set 4 */
#define CPU2_DPRE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF885E050u)

/* E054, CPUx Data Protection Read Enable Register Set 5 */
#define CPU2_DPRE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF885E054u)

/* E060, CPUx Data Protection Write Enable Register Set 4 */
#define CPU2_DPWE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF885E060u)

/* E064, CPUx Data Protection Write Enable Register Set 5 */
#define CPU2_DPWE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF885E064u)

/* E400, CPUx Temporal Protection System Control Register */
#define CPU2_TPS_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_CON*)0xF885E400u)

/* E404, CPUx Temporal Protection System Timer Register 0 */
#define CPU2_TPS_TIMER0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E404u)

/* E408, CPUx Temporal Protection System Timer Register 1 */
#define CPU2_TPS_TIMER1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E408u)

/* E40C, CPUx Temporal Protection System Timer Register 2 */
#define CPU2_TPS_TIMER2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E40Cu)

/* E440, CPUx Exception Entry Timer Load Value */
#define CPU2_TPS_EXTIM_ENTRY_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF885E440u)

/* E444, CPUx Exception Entry Timer Current Value */
#define CPU2_TPS_EXTIM_ENTRY_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF885E444u)

/* E448, CPUx Exception Exit  Timer Load Value */
#define CPU2_TPS_EXTIM_EXIT_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF885E448u)

/* E44C, CPUx Exception Exit Timer Current Value */
#define CPU2_TPS_EXTIM_EXIT_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF885E44Cu)

/* E450, CPUx Exception Timer Class Enable Register */
#define CPU2_TPS_EXTIM_CLASS_EN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF885E450u)

/* E454, CPUx Exception Timer Status Register */
#define CPU2_TPS_EXTIM_STAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF885E454u)

/* E458, CPUx Exception Timer FCX Register */
#define CPU2_TPS_EXTIM_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF885E458u)

/* F000, CPUx Trigger Event 0 */
#define CPU2_TR0_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F000u)
#define CPU2_TR0EVT (CPU2_TR0_EVT)

/* F004, CPUx Trigger Address 0 */
#define CPU2_TR0_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F004u)
#define CPU2_TR0ADR (CPU2_TR0_ADR)

/* F008, CPUx Trigger Event 1 */
#define CPU2_TR1_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F008u)
#define CPU2_TR1EVT (CPU2_TR1_EVT)

/* F00C, CPUx Trigger Address 1 */
#define CPU2_TR1_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F00Cu)
#define CPU2_TR1ADR (CPU2_TR1_ADR)

/* F010, CPUx Trigger Event 2 */
#define CPU2_TR2_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F010u)
#define CPU2_TR2EVT (CPU2_TR2_EVT)

/* F014, CPUx Trigger Address 2 */
#define CPU2_TR2_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F014u)
#define CPU2_TR2ADR (CPU2_TR2_ADR)

/* F018, CPUx Trigger Event 3 */
#define CPU2_TR3_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F018u)
#define CPU2_TR3EVT (CPU2_TR3_EVT)

/* F01C, CPUx Trigger Address 3 */
#define CPU2_TR3_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F01Cu)
#define CPU2_TR3ADR (CPU2_TR3_ADR)

/* F020, CPUx Trigger Event 4 */
#define CPU2_TR4_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F020u)
#define CPU2_TR4EVT (CPU2_TR4_EVT)

/* F024, CPUx Trigger Address 4 */
#define CPU2_TR4_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F024u)
#define CPU2_TR4ADR (CPU2_TR4_ADR)

/* F028, CPUx Trigger Event 5 */
#define CPU2_TR5_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F028u)
#define CPU2_TR5EVT (CPU2_TR5_EVT)

/* F02C, CPUx Trigger Address 5 */
#define CPU2_TR5_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F02Cu)
#define CPU2_TR5ADR (CPU2_TR5_ADR)

/* F030, CPUx Trigger Event 6 */
#define CPU2_TR6_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F030u)
#define CPU2_TR6EVT (CPU2_TR6_EVT)

/* F034, CPUx Trigger Address 6 */
#define CPU2_TR6_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F034u)
#define CPU2_TR6ADR (CPU2_TR6_ADR)

/* F038, CPUx Trigger Event 7 */
#define CPU2_TR7_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF885F038u)
#define CPU2_TR7EVT (CPU2_TR7_EVT)

/* F03C, CPUx Trigger Address 7 */
#define CPU2_TR7_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF885F03Cu)
#define CPU2_TR7ADR (CPU2_TR7_ADR)

/* FC00, CPUx Counter Control */
#define CPU2_CCTRL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCTRL*)0xF885FC00u)

/* FC04, CPUx CPU Clock Cycle Count */
#define CPU2_CCNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCNT*)0xF885FC04u)

/* FC08, CPUx Instruction Count */
#define CPU2_ICNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICNT*)0xF885FC08u)

/* FC0C, CPUx Multi-Count Register 1 */
#define CPU2_M1CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M1CNT*)0xF885FC0Cu)

/* FC10, CPUx Multi-Count Register 2 */
#define CPU2_M2CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M2CNT*)0xF885FC10u)

/* FC14, CPUx Multi-Count Register 3 */
#define CPU2_M3CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M3CNT*)0xF885FC14u)

/* FD00, CPUx Debug Status Register */
#define CPU2_DBGSR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGSR*)0xF885FD00u)

/* FD08, CPUx External Event Register */
#define CPU2_EXEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_EXEVT*)0xF885FD08u)

/* FD0C, CPUx Core Register Access Event */
#define CPU2_CREVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CREVT*)0xF885FD0Cu)

/* FD10, CPUx Software Debug Event */
#define CPU2_SWEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SWEVT*)0xF885FD10u)

/* FD30, CPUx TriggerAddressx */
#define CPU2_TRIG_ACC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TRIG_ACC*)0xF885FD30u)

/* FD40, CPUx Debug Monitor Start Address */
#define CPU2_DMS  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DMS*)0xF885FD40u)

/* FD44, CPUx Debug Context Save Area Pointer */
#define CPU2_DCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCX*)0xF885FD44u)

/* FD48, CPUx Debug Trap Control Register */
#define CPU2_DBGTCR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGTCR*)0xF885FD48u)

/* FE00, CPUx Previous Context Information Register */
#define CPU2_PCXI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCXI*)0xF885FE00u)

/* FE04, CPUx Program Status Word */
#define CPU2_PSW  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSW*)0xF885FE04u)

/* FE08, CPUx Program Counter */
#define CPU2_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PC*)0xF885FE08u)

/* FE14, CPUx System Configuration Register */
#define CPU2_SYSCON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SYSCON*)0xF885FE14u)

/* FE18, CPUx Identification Register TC1.6.2P */
#define CPU2_CPU_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPU_ID*)0xF885FE18u)

/* FE1C, CPUx Core Identification Register */
#define CPU2_CORE_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CORE_ID*)0xF885FE1Cu)

/* FE20, CPUx Base Interrupt Vector Table Pointer */
#define CPU2_BIV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BIV*)0xF885FE20u)

/* FE24, CPUx Base Trap Vector Table Pointer */
#define CPU2_BTV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BTV*)0xF885FE24u)

/* FE28, CPUx Interrupt Stack Pointer */
#define CPU2_ISP  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ISP*)0xF885FE28u)

/* FE2C, CPUx Interrupt Control Register */
#define CPU2_ICR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICR*)0xF885FE2Cu)

/* FE38, CPUx Free CSA List Head Pointer */
#define CPU2_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FCX*)0xF885FE38u)

/* FE3C, CPUx Free CSA List Limit Pointer */
#define CPU2_LCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LCX*)0xF885FE3Cu)

/* FE50, CPUx Customer ID register */
#define CPU2_CUS_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CUS_ID*)0xF885FE50u)

/* FF00, CPUx Data General Purpose Register 0 */
#define CPU2_D0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF00u)

/* FF04, CPUx Data General Purpose Register 1 */
#define CPU2_D1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF04u)

/* FF08, CPUx Data General Purpose Register 2 */
#define CPU2_D2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF08u)

/* FF0C, CPUx Data General Purpose Register 3 */
#define CPU2_D3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF0Cu)

/* FF10, CPUx Data General Purpose Register 4 */
#define CPU2_D4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF10u)

/* FF14, CPUx Data General Purpose Register 5 */
#define CPU2_D5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF14u)

/* FF18, CPUx Data General Purpose Register 6 */
#define CPU2_D6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF18u)

/* FF1C, CPUx Data General Purpose Register 7 */
#define CPU2_D7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF1Cu)

/* FF20, CPUx Data General Purpose Register 8 */
#define CPU2_D8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF20u)

/* FF24, CPUx Data General Purpose Register 9 */
#define CPU2_D9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF24u)

/* FF28, CPUx Data General Purpose Register 10 */
#define CPU2_D10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF28u)

/* FF2C, CPUx Data General Purpose Register 11 */
#define CPU2_D11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF2Cu)

/* FF30, CPUx Data General Purpose Register 12 */
#define CPU2_D12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF30u)

/* FF34, CPUx Data General Purpose Register 13 */
#define CPU2_D13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF34u)

/* FF38, CPUx Data General Purpose Register 14 */
#define CPU2_D14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF38u)

/* FF3C, CPUx Data General Purpose Register 15 */
#define CPU2_D15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF885FF3Cu)

/* FF80, CPUx Address General Purpose Register 0 */
#define CPU2_A0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF80u)

/* FF84, CPUx Address General Purpose Register 1 */
#define CPU2_A1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF84u)

/* FF88, CPUx Address General Purpose Register 2 */
#define CPU2_A2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF88u)

/* FF8C, CPUx Address General Purpose Register 3 */
#define CPU2_A3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF8Cu)

/* FF90, CPUx Address General Purpose Register 4 */
#define CPU2_A4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF90u)

/* FF94, CPUx Address General Purpose Register 5 */
#define CPU2_A5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF94u)

/* FF98, CPUx Address General Purpose Register 6 */
#define CPU2_A6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF98u)

/* FF9C, CPUx Address General Purpose Register 7 */
#define CPU2_A7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FF9Cu)

/* FFA0, CPUx Address General Purpose Register 8 */
#define CPU2_A8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFA0u)

/* FFA4, CPUx Address General Purpose Register 9 */
#define CPU2_A9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFA4u)

/* FFA8, CPUx Address General Purpose Register 10 */
#define CPU2_A10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFA8u)

/* FFAC, CPUx Address General Purpose Register 11 */
#define CPU2_A11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFACu)

/* FFB0, CPUx Address General Purpose Register 12 */
#define CPU2_A12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFB0u)

/* FFB4, CPUx Address General Purpose Register 13 */
#define CPU2_A13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFB4u)

/* FFB8, CPUx Address General Purpose Register 14 */
#define CPU2_A14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFB8u)

/* FFBC, CPUx Address General Purpose Register 15 */
#define CPU2_A15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF885FFBCu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Cpu_Registers_Cfg_Cpu3 */
/* 1100, CPUx Flash Configuration Register 0 */
#define CPU3_FLASHCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON0*)0xF8861100u)

/* 1104, CPUx Flash Configuration Register 1 */
#define CPU3_FLASHCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON1*)0xF8861104u)

/* 1108, CPUx Flash Configuration Register 2 */
#define CPU3_FLASHCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON2*)0xF8861108u)

/* 110C, CPUx Flash Configuration Register 3 */
#define CPU3_FLASHCON3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON3*)0xF886110Cu)

/* 1110, CPUx Flash Configuration Register 4 */
#define CPU3_FLASHCON4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FLASHCON4*)0xF8861110u)

/* D000, CPUx  Reset Register 0 */
#define CPU3_KRST0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST0*)0xF886D000u)

/* D004, CPUx  Reset Register 1 */
#define CPU3_KRST1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRST1*)0xF886D004u)

/* D008, CPUx Reset Clear Register */
#define CPU3_KRSTCLR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_KRSTCLR*)0xF886D008u)

/* E000, CPUx Safety Protection SPR Region Lower Address Register 0 */
#define CPU3_RGN0_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E000u)
#define CPU3_SPR_SPROT_RGNLA0 (CPU3_RGN0_LA)

/* E004, CPUx Safety Protection SPR Region Upper Address Register 0 */
#define CPU3_RGN0_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E004u)
#define CPU3_SPR_SPROT_RGNUA0 (CPU3_RGN0_UA)

/* E008, CPUx Safety Protection SPR Region Write Access Enable Register A0 */
#define CPU3_RGN0_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E008u)
#define CPU3_SPR_SPROT_RGNACCENA0_W (CPU3_RGN0_ACCENA)

/* E00C, CPUx Safety Protection SPR Region Write Access Enable Register B0 */
#define CPU3_RGN0_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E00Cu)
#define CPU3_SPR_SPROT_RGNACCENB0_W (CPU3_RGN0_ACCENB)

/* E010, CPUx Safety Protection SPR Region Lower Address Register 1 */
#define CPU3_RGN1_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E010u)
#define CPU3_SPR_SPROT_RGNLA1 (CPU3_RGN1_LA)

/* E014, CPUx Safety Protection SPR Region Upper Address Register 1 */
#define CPU3_RGN1_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E014u)
#define CPU3_SPR_SPROT_RGNUA1 (CPU3_RGN1_UA)

/* E018, CPUx Safety Protection SPR Region Write Access Enable Register A1 */
#define CPU3_RGN1_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E018u)
#define CPU3_SPR_SPROT_RGNACCENA1_W (CPU3_RGN1_ACCENA)

/* E01C, CPUx Safety Protection SPR Region Write Access Enable Register B1 */
#define CPU3_RGN1_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E01Cu)
#define CPU3_SPR_SPROT_RGNACCENB1_W (CPU3_RGN1_ACCENB)

/* E020, CPUx Safety Protection SPR Region Lower Address Register 2 */
#define CPU3_RGN2_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E020u)
#define CPU3_SPR_SPROT_RGNLA2 (CPU3_RGN2_LA)

/* E024, CPUx Safety Protection SPR Region Upper Address Register 2 */
#define CPU3_RGN2_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E024u)
#define CPU3_SPR_SPROT_RGNUA2 (CPU3_RGN2_UA)

/* E028, CPUx Safety Protection SPR Region Write Access Enable Register A2 */
#define CPU3_RGN2_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E028u)
#define CPU3_SPR_SPROT_RGNACCENA2_W (CPU3_RGN2_ACCENA)

/* E02C, CPUx Safety Protection SPR Region Write Access Enable Register B2 */
#define CPU3_RGN2_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E02Cu)
#define CPU3_SPR_SPROT_RGNACCENB2_W (CPU3_RGN2_ACCENB)

/* E030, CPUx Safety Protection SPR Region Lower Address Register 3 */
#define CPU3_RGN3_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E030u)
#define CPU3_SPR_SPROT_RGNLA3 (CPU3_RGN3_LA)

/* E034, CPUx Safety Protection SPR Region Upper Address Register 3 */
#define CPU3_RGN3_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E034u)
#define CPU3_SPR_SPROT_RGNUA3 (CPU3_RGN3_UA)

/* E038, CPUx Safety Protection SPR Region Write Access Enable Register A3 */
#define CPU3_RGN3_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E038u)
#define CPU3_SPR_SPROT_RGNACCENA3_W (CPU3_RGN3_ACCENA)

/* E03C, CPUx Safety Protection SPR Region Write Access Enable Register B3 */
#define CPU3_RGN3_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E03Cu)
#define CPU3_SPR_SPROT_RGNACCENB3_W (CPU3_RGN3_ACCENB)

/* E040, CPUx Safety Protection SPR Region Lower Address Register 4 */
#define CPU3_RGN4_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E040u)
#define CPU3_SPR_SPROT_RGNLA4 (CPU3_RGN4_LA)

/* E044, CPUx Safety Protection SPR Region Upper Address Register 4 */
#define CPU3_RGN4_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E044u)
#define CPU3_SPR_SPROT_RGNUA4 (CPU3_RGN4_UA)

/* E048, CPUx Safety Protection SPR Region Write Access Enable Register A4 */
#define CPU3_RGN4_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E048u)
#define CPU3_SPR_SPROT_RGNACCENA4_W (CPU3_RGN4_ACCENA)

/* E04C, CPUx Safety Protection SPR Region Write Access Enable Register B4 */
#define CPU3_RGN4_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E04Cu)
#define CPU3_SPR_SPROT_RGNACCENB4_W (CPU3_RGN4_ACCENB)

/* E050, CPUx Safety Protection SPR Region Lower Address Register 5 */
#define CPU3_RGN5_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E050u)
#define CPU3_SPR_SPROT_RGNLA5 (CPU3_RGN5_LA)

/* E054, CPUx Safety Protection SPR Region Upper Address Register 5 */
#define CPU3_RGN5_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E054u)
#define CPU3_SPR_SPROT_RGNUA5 (CPU3_RGN5_UA)

/* E058, CPUx Safety Protection SPR Region Write Access Enable Register A5 */
#define CPU3_RGN5_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E058u)
#define CPU3_SPR_SPROT_RGNACCENA5_W (CPU3_RGN5_ACCENA)

/* E05C, CPUx Safety Protection SPR Region Write Access Enable Register B5 */
#define CPU3_RGN5_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E05Cu)
#define CPU3_SPR_SPROT_RGNACCENB5_W (CPU3_RGN5_ACCENB)

/* E060, CPUx Safety Protection SPR Region Lower Address Register 6 */
#define CPU3_RGN6_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E060u)
#define CPU3_SPR_SPROT_RGNLA6 (CPU3_RGN6_LA)

/* E064, CPUx Safety Protection SPR Region Upper Address Register 6 */
#define CPU3_RGN6_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E064u)
#define CPU3_SPR_SPROT_RGNUA6 (CPU3_RGN6_UA)

/* E068, CPUx Safety Protection SPR Region Write Access Enable Register A6 */
#define CPU3_RGN6_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E068u)
#define CPU3_SPR_SPROT_RGNACCENA6_W (CPU3_RGN6_ACCENA)

/* E06C, CPUx Safety Protection SPR Region Write Access Enable Register B6 */
#define CPU3_RGN6_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E06Cu)
#define CPU3_SPR_SPROT_RGNACCENB6_W (CPU3_RGN6_ACCENB)

/* E070, CPUx Safety Protection SPR Region Lower Address Register 7 */
#define CPU3_RGN7_LA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_LA*)0xF886E070u)
#define CPU3_SPR_SPROT_RGNLA7 (CPU3_RGN7_LA)

/* E074, CPUx Safety Protection SPR Region Upper Address Register 7 */
#define CPU3_RGN7_UA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_UA*)0xF886E074u)
#define CPU3_SPR_SPROT_RGNUA7 (CPU3_RGN7_UA)

/* E078, CPUx Safety Protection SPR Region Write Access Enable Register A7 */
#define CPU3_RGN7_ACCENA  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENA*)0xF886E078u)
#define CPU3_SPR_SPROT_RGNACCENA7_W (CPU3_RGN7_ACCENA)

/* E07C, CPUx Safety Protection SPR Region Write Access Enable Register B7 */
#define CPU3_RGN7_ACCENB  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_RGN_ACCENB*)0xF886E07Cu)
#define CPU3_SPR_SPROT_RGNACCENB7_W (CPU3_RGN7_ACCENB)

/* E088, CPUx Safety Protection SPR Region Read Access Enable Register A0 */
#define CPU3_SPR_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E088u)
#define CPU3_SPR_SPROT_RGNACCENA0_R (CPU3_SPR_SPROT_RGNACCENA_R0)

/* E08C, CPUx Safety Protection SPR Region Read Access Enable Register B0 */
#define CPU3_SPR_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E08Cu)
#define CPU3_SPR_SPROT_RGNACCENB0_R (CPU3_SPR_SPROT_RGNACCENB_R0)

/* E098, CPUx Safety Protection SPR Region Read Access Enable Register A1 */
#define CPU3_SPR_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E098u)
#define CPU3_SPR_SPROT_RGNACCENA1_R (CPU3_SPR_SPROT_RGNACCENA_R1)

/* E09C, CPUx Safety Protection SPR Region Read Access Enable Register B1 */
#define CPU3_SPR_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E09Cu)
#define CPU3_SPR_SPROT_RGNACCENB1_R (CPU3_SPR_SPROT_RGNACCENB_R1)

/* E0A8, CPUx Safety Protection SPR Region Read Access Enable Register A2 */
#define CPU3_SPR_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E0A8u)
#define CPU3_SPR_SPROT_RGNACCENA2_R (CPU3_SPR_SPROT_RGNACCENA_R2)

/* E0AC, CPUx Safety Protection SPR Region Read Access Enable Register B2 */
#define CPU3_SPR_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E0ACu)
#define CPU3_SPR_SPROT_RGNACCENB2_R (CPU3_SPR_SPROT_RGNACCENB_R2)

/* E0B8, CPUx Safety Protection SPR Region Read Access Enable Register A3 */
#define CPU3_SPR_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E0B8u)
#define CPU3_SPR_SPROT_RGNACCENA3_R (CPU3_SPR_SPROT_RGNACCENA_R3)

/* E0BC, CPUx Safety Protection SPR Region Read Access Enable Register B3 */
#define CPU3_SPR_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E0BCu)
#define CPU3_SPR_SPROT_RGNACCENB3_R (CPU3_SPR_SPROT_RGNACCENB_R3)

/* E0C8, CPUx Safety Protection SPR Region Read Access Enable Register A4 */
#define CPU3_SPR_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E0C8u)
#define CPU3_SPR_SPROT_RGNACCENA4_R (CPU3_SPR_SPROT_RGNACCENA_R4)

/* E0CC, CPUx Safety Protection SPR Region Read Access Enable Register B4 */
#define CPU3_SPR_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E0CCu)
#define CPU3_SPR_SPROT_RGNACCENB4_R (CPU3_SPR_SPROT_RGNACCENB_R4)

/* E0D8, CPUx Safety Protection SPR Region Read Access Enable Register A5 */
#define CPU3_SPR_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E0D8u)
#define CPU3_SPR_SPROT_RGNACCENA5_R (CPU3_SPR_SPROT_RGNACCENA_R5)

/* E0DC, CPUx Safety Protection SPR Region Read Access Enable Register B5 */
#define CPU3_SPR_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E0DCu)
#define CPU3_SPR_SPROT_RGNACCENB5_R (CPU3_SPR_SPROT_RGNACCENB_R5)

/* E0E8, CPUx Safety Protection SPR Region Read Access Enable Register A6 */
#define CPU3_SPR_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E0E8u)
#define CPU3_SPR_SPROT_RGNACCENA6_R (CPU3_SPR_SPROT_RGNACCENA_R6)

/* E0EC, CPUx Safety Protection SPR Region Read Access Enable Register B6 */
#define CPU3_SPR_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E0ECu)
#define CPU3_SPR_SPROT_RGNACCENB6_R (CPU3_SPR_SPROT_RGNACCENB_R6)

/* E0F8, CPUx Safety Protection SPR Region Read Access Enable Register A7 */
#define CPU3_SPR_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENA_R*)0xF886E0F8u)
#define CPU3_SPR_SPROT_RGNACCENA7_R (CPU3_SPR_SPROT_RGNACCENA_R7)

/* E0FC, CPUx Safety Protection SPR Region Read Access Enable Register B7 */
#define CPU3_SPR_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SPR_SPROT_RGNACCENB_R*)0xF886E0FCu)
#define CPU3_SPR_SPROT_RGNACCENB7_R (CPU3_SPR_SPROT_RGNACCENB_R7)

/* E100, CPUx Safety Protection Register Access Enable Register A */
#define CPU3_SFR_SPROT_ACCENA_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENA_W*)0xF886E100u)

/* E104, CPUx Safety Protection Region Access Enable Register B */
#define CPU3_SFR_SPROT_ACCENB_W  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SFR_SPROT_ACCENB_W*)0xF886E104u)

/* E110, CPUx Safety Protection Region LPB Read Access Enable Register A */
#define CPU3_LPB_SPROT_ACCENA_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENA_R*)0xF886E110u)

/* E114, CPUx Safety Protection Region LPB Read Access Enable Register B */
#define CPU3_LPB_SPROT_ACCENB_R  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LPB_SPROT_ACCENB_R*)0xF886E114u)

/* E200, CPUx Safety Protection DLMU Region Lower Address Register 0 */
#define CPU3_DLMU_SPROT_RGNLA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E200u)

/* E204, CPUx Safety protection DLMU Region Upper Address Register 0 */
#define CPU3_DLMU_SPROT_RGNUA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E204u)

/* E208, CPUx Safety Protection Region DLMU Write Access Enable Register A0 */
#define CPU3_DLMU_SPROT_RGNACCENA_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E208u)
#define CPU3_DLMU_SPROT_RGNACCENA0_W (CPU3_DLMU_SPROT_RGNACCENA_W0)

/* E20C, CPUx Safety Protection Region DLMU Write Access Enable Register B0 */
#define CPU3_DLMU_SPROT_RGNACCENB_W0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E20Cu)
#define CPU3_DLMU_SPROT_RGNACCENB0_W (CPU3_DLMU_SPROT_RGNACCENB_W0)

/* E210, CPUx Safety Protection DLMU Region Lower Address Register 1 */
#define CPU3_DLMU_SPROT_RGNLA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E210u)

/* E214, CPUx Safety protection DLMU Region Upper Address Register 1 */
#define CPU3_DLMU_SPROT_RGNUA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E214u)

/* E218, CPUx Safety Protection Region DLMU Write Access Enable Register A1 */
#define CPU3_DLMU_SPROT_RGNACCENA_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E218u)
#define CPU3_DLMU_SPROT_RGNACCENA1_W (CPU3_DLMU_SPROT_RGNACCENA_W1)

/* E21C, CPUx Safety Protection Region DLMU Write Access Enable Register B1 */
#define CPU3_DLMU_SPROT_RGNACCENB_W1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E21Cu)
#define CPU3_DLMU_SPROT_RGNACCENB1_W (CPU3_DLMU_SPROT_RGNACCENB_W1)

/* E220, CPUx Safety Protection DLMU Region Lower Address Register 2 */
#define CPU3_DLMU_SPROT_RGNLA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E220u)

/* E224, CPUx Safety protection DLMU Region Upper Address Register 2 */
#define CPU3_DLMU_SPROT_RGNUA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E224u)

/* E228, CPUx Safety Protection Region DLMU Write Access Enable Register A2 */
#define CPU3_DLMU_SPROT_RGNACCENA_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E228u)
#define CPU3_DLMU_SPROT_RGNACCENA2_W (CPU3_DLMU_SPROT_RGNACCENA_W2)

/* E22C, CPUx Safety Protection Region DLMU Write Access Enable Register B2 */
#define CPU3_DLMU_SPROT_RGNACCENB_W2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E22Cu)
#define CPU3_DLMU_SPROT_RGNACCENB2_W (CPU3_DLMU_SPROT_RGNACCENB_W2)

/* E230, CPUx Safety Protection DLMU Region Lower Address Register 3 */
#define CPU3_DLMU_SPROT_RGNLA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E230u)

/* E234, CPUx Safety protection DLMU Region Upper Address Register 3 */
#define CPU3_DLMU_SPROT_RGNUA3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E234u)

/* E238, CPUx Safety Protection Region DLMU Write Access Enable Register A3 */
#define CPU3_DLMU_SPROT_RGNACCENA_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E238u)
#define CPU3_DLMU_SPROT_RGNACCENA3_W (CPU3_DLMU_SPROT_RGNACCENA_W3)

/* E23C, CPUx Safety Protection Region DLMU Write Access Enable Register B3 */
#define CPU3_DLMU_SPROT_RGNACCENB_W3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E23Cu)
#define CPU3_DLMU_SPROT_RGNACCENB3_W (CPU3_DLMU_SPROT_RGNACCENB_W3)

/* E240, CPUx Safety Protection DLMU Region Lower Address Register 4 */
#define CPU3_DLMU_SPROT_RGNLA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E240u)

/* E244, CPUx Safety protection DLMU Region Upper Address Register 4 */
#define CPU3_DLMU_SPROT_RGNUA4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E244u)

/* E248, CPUx Safety Protection Region DLMU Write Access Enable Register A4 */
#define CPU3_DLMU_SPROT_RGNACCENA_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E248u)
#define CPU3_DLMU_SPROT_RGNACCENA4_W (CPU3_DLMU_SPROT_RGNACCENA_W4)

/* E24C, CPUx Safety Protection Region DLMU Write Access Enable Register B4 */
#define CPU3_DLMU_SPROT_RGNACCENB_W4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E24Cu)
#define CPU3_DLMU_SPROT_RGNACCENB4_W (CPU3_DLMU_SPROT_RGNACCENB_W4)

/* E250, CPUx Safety Protection DLMU Region Lower Address Register 5 */
#define CPU3_DLMU_SPROT_RGNLA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E250u)

/* E254, CPUx Safety protection DLMU Region Upper Address Register 5 */
#define CPU3_DLMU_SPROT_RGNUA5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E254u)

/* E258, CPUx Safety Protection Region DLMU Write Access Enable Register A5 */
#define CPU3_DLMU_SPROT_RGNACCENA_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E258u)
#define CPU3_DLMU_SPROT_RGNACCENA5_W (CPU3_DLMU_SPROT_RGNACCENA_W5)

/* E25C, CPUx Safety Protection Region DLMU Write Access Enable Register B5 */
#define CPU3_DLMU_SPROT_RGNACCENB_W5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E25Cu)
#define CPU3_DLMU_SPROT_RGNACCENB5_W (CPU3_DLMU_SPROT_RGNACCENB_W5)

/* E260, CPUx Safety Protection DLMU Region Lower Address Register 6 */
#define CPU3_DLMU_SPROT_RGNLA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E260u)

/* E264, CPUx Safety protection DLMU Region Upper Address Register 6 */
#define CPU3_DLMU_SPROT_RGNUA6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E264u)

/* E268, CPUx Safety Protection Region DLMU Write Access Enable Register A6 */
#define CPU3_DLMU_SPROT_RGNACCENA_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E268u)
#define CPU3_DLMU_SPROT_RGNACCENA6_W (CPU3_DLMU_SPROT_RGNACCENA_W6)

/* E26C, CPUx Safety Protection Region DLMU Write Access Enable Register B6 */
#define CPU3_DLMU_SPROT_RGNACCENB_W6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E26Cu)
#define CPU3_DLMU_SPROT_RGNACCENB6_W (CPU3_DLMU_SPROT_RGNACCENB_W6)

/* E270, CPUx Safety Protection DLMU Region Lower Address Register 7 */
#define CPU3_DLMU_SPROT_RGNLA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNLA*)0xF886E270u)

/* E274, CPUx Safety protection DLMU Region Upper Address Register 7 */
#define CPU3_DLMU_SPROT_RGNUA7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNUA*)0xF886E274u)

/* E278, CPUx Safety Protection Region DLMU Write Access Enable Register A7 */
#define CPU3_DLMU_SPROT_RGNACCENA_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_W*)0xF886E278u)
#define CPU3_DLMU_SPROT_RGNACCENA7_W (CPU3_DLMU_SPROT_RGNACCENA_W7)

/* E27C, CPUx Safety Protection Region DLMU Write Access Enable Register B7 */
#define CPU3_DLMU_SPROT_RGNACCENB_W7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_W*)0xF886E27Cu)
#define CPU3_DLMU_SPROT_RGNACCENB7_W (CPU3_DLMU_SPROT_RGNACCENB_W7)

/* E288, CPUx Safety Protection Region DLMU Read Access Enable Register A0 */
#define CPU3_DLMU_SPROT_RGNACCENA_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E288u)
#define CPU3_DLMU_SPROT_RGNACCENA0_R (CPU3_DLMU_SPROT_RGNACCENA_R0)

/* E28C, CPUx Safety Protection Region DLMU Read Access Enable Register B0 */
#define CPU3_DLMU_SPROT_RGNACCENB_R0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E28Cu)
#define CPU3_DLMU_SPROT_RGNACCENB0_R (CPU3_DLMU_SPROT_RGNACCENB_R0)

/* E298, CPUx Safety Protection Region DLMU Read Access Enable Register A1 */
#define CPU3_DLMU_SPROT_RGNACCENA_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E298u)
#define CPU3_DLMU_SPROT_RGNACCENA1_R (CPU3_DLMU_SPROT_RGNACCENA_R1)

/* E29C, CPUx Safety Protection Region DLMU Read Access Enable Register B1 */
#define CPU3_DLMU_SPROT_RGNACCENB_R1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E29Cu)
#define CPU3_DLMU_SPROT_RGNACCENB1_R (CPU3_DLMU_SPROT_RGNACCENB_R1)

/* E2A8, CPUx Safety Protection Region DLMU Read Access Enable Register A2 */
#define CPU3_DLMU_SPROT_RGNACCENA_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E2A8u)
#define CPU3_DLMU_SPROT_RGNACCENA2_R (CPU3_DLMU_SPROT_RGNACCENA_R2)

/* E2AC, CPUx Safety Protection Region DLMU Read Access Enable Register B2 */
#define CPU3_DLMU_SPROT_RGNACCENB_R2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E2ACu)
#define CPU3_DLMU_SPROT_RGNACCENB2_R (CPU3_DLMU_SPROT_RGNACCENB_R2)

/* E2B8, CPUx Safety Protection Region DLMU Read Access Enable Register A3 */
#define CPU3_DLMU_SPROT_RGNACCENA_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E2B8u)
#define CPU3_DLMU_SPROT_RGNACCENA3_R (CPU3_DLMU_SPROT_RGNACCENA_R3)

/* E2BC, CPUx Safety Protection Region DLMU Read Access Enable Register B3 */
#define CPU3_DLMU_SPROT_RGNACCENB_R3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E2BCu)
#define CPU3_DLMU_SPROT_RGNACCENB3_R (CPU3_DLMU_SPROT_RGNACCENB_R3)

/* E2C8, CPUx Safety Protection Region DLMU Read Access Enable Register A4 */
#define CPU3_DLMU_SPROT_RGNACCENA_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E2C8u)
#define CPU3_DLMU_SPROT_RGNACCENA4_R (CPU3_DLMU_SPROT_RGNACCENA_R4)

/* E2CC, CPUx Safety Protection Region DLMU Read Access Enable Register B4 */
#define CPU3_DLMU_SPROT_RGNACCENB_R4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E2CCu)
#define CPU3_DLMU_SPROT_RGNACCENB4_R (CPU3_DLMU_SPROT_RGNACCENB_R4)

/* E2D8, CPUx Safety Protection Region DLMU Read Access Enable Register A5 */
#define CPU3_DLMU_SPROT_RGNACCENA_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E2D8u)
#define CPU3_DLMU_SPROT_RGNACCENA5_R (CPU3_DLMU_SPROT_RGNACCENA_R5)

/* E2DC, CPUx Safety Protection Region DLMU Read Access Enable Register B5 */
#define CPU3_DLMU_SPROT_RGNACCENB_R5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E2DCu)
#define CPU3_DLMU_SPROT_RGNACCENB5_R (CPU3_DLMU_SPROT_RGNACCENB_R5)

/* E2E8, CPUx Safety Protection Region DLMU Read Access Enable Register A6 */
#define CPU3_DLMU_SPROT_RGNACCENA_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E2E8u)
#define CPU3_DLMU_SPROT_RGNACCENA6_R (CPU3_DLMU_SPROT_RGNACCENA_R6)

/* E2EC, CPUx Safety Protection Region DLMU Read Access Enable Register B6 */
#define CPU3_DLMU_SPROT_RGNACCENB_R6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E2ECu)
#define CPU3_DLMU_SPROT_RGNACCENB6_R (CPU3_DLMU_SPROT_RGNACCENB_R6)

/* E2F8, CPUx Safety Protection Region DLMU Read Access Enable Register A7 */
#define CPU3_DLMU_SPROT_RGNACCENA_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENA_R*)0xF886E2F8u)
#define CPU3_DLMU_SPROT_RGNACCENA7_R (CPU3_DLMU_SPROT_RGNACCENA_R7)

/* E2FC, CPUx Safety Protection Region DLMU Read Access Enable Register B7 */
#define CPU3_DLMU_SPROT_RGNACCENB_R7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DLMU_SPROT_RGNACCENB_R*)0xF886E2FCu)
#define CPU3_DLMU_SPROT_RGNACCENB7_R (CPU3_DLMU_SPROT_RGNACCENB_R7)

/* FB00, CPUx  Overlay Range Select Register */
#define CPU3_OSEL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_OSEL*)0xF886FB00u)

/* FB10, CPUx Redirected Address Base Register 0 */
#define CPU3_BLK0_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB10u)
#define CPU3_RABR0 (CPU3_BLK0_RABR)

/* FB14, CPUx Overlay Target Address Register 0 */
#define CPU3_BLK0_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB14u)
#define CPU3_OTAR0 (CPU3_BLK0_OTAR)

/* FB18, CPUx Overlay Mask Register 0 */
#define CPU3_BLK0_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB18u)
#define CPU3_OMASK0 (CPU3_BLK0_OMASK)

/* FB1C, CPUx Redirected Address Base Register 1 */
#define CPU3_BLK1_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB1Cu)
#define CPU3_RABR1 (CPU3_BLK1_RABR)

/* FB20, CPUx Overlay Target Address Register 1 */
#define CPU3_BLK1_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB20u)
#define CPU3_OTAR1 (CPU3_BLK1_OTAR)

/* FB24, CPUx Overlay Mask Register 1 */
#define CPU3_BLK1_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB24u)
#define CPU3_OMASK1 (CPU3_BLK1_OMASK)

/* FB28, CPUx Redirected Address Base Register 2 */
#define CPU3_BLK2_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB28u)
#define CPU3_RABR2 (CPU3_BLK2_RABR)

/* FB2C, CPUx Overlay Target Address Register 2 */
#define CPU3_BLK2_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB2Cu)
#define CPU3_OTAR2 (CPU3_BLK2_OTAR)

/* FB30, CPUx Overlay Mask Register 2 */
#define CPU3_BLK2_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB30u)
#define CPU3_OMASK2 (CPU3_BLK2_OMASK)

/* FB34, CPUx Redirected Address Base Register 3 */
#define CPU3_BLK3_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB34u)
#define CPU3_RABR3 (CPU3_BLK3_RABR)

/* FB38, CPUx Overlay Target Address Register 3 */
#define CPU3_BLK3_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB38u)
#define CPU3_OTAR3 (CPU3_BLK3_OTAR)

/* FB3C, CPUx Overlay Mask Register 3 */
#define CPU3_BLK3_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB3Cu)
#define CPU3_OMASK3 (CPU3_BLK3_OMASK)

/* FB40, CPUx Redirected Address Base Register 4 */
#define CPU3_BLK4_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB40u)
#define CPU3_RABR4 (CPU3_BLK4_RABR)

/* FB44, CPUx Overlay Target Address Register 4 */
#define CPU3_BLK4_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB44u)
#define CPU3_OTAR4 (CPU3_BLK4_OTAR)

/* FB48, CPUx Overlay Mask Register 4 */
#define CPU3_BLK4_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB48u)
#define CPU3_OMASK4 (CPU3_BLK4_OMASK)

/* FB4C, CPUx Redirected Address Base Register 5 */
#define CPU3_BLK5_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB4Cu)
#define CPU3_RABR5 (CPU3_BLK5_RABR)

/* FB50, CPUx Overlay Target Address Register 5 */
#define CPU3_BLK5_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB50u)
#define CPU3_OTAR5 (CPU3_BLK5_OTAR)

/* FB54, CPUx Overlay Mask Register 5 */
#define CPU3_BLK5_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB54u)
#define CPU3_OMASK5 (CPU3_BLK5_OMASK)

/* FB58, CPUx Redirected Address Base Register 6 */
#define CPU3_BLK6_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB58u)
#define CPU3_RABR6 (CPU3_BLK6_RABR)

/* FB5C, CPUx Overlay Target Address Register 6 */
#define CPU3_BLK6_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB5Cu)
#define CPU3_OTAR6 (CPU3_BLK6_OTAR)

/* FB60, CPUx Overlay Mask Register 6 */
#define CPU3_BLK6_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB60u)
#define CPU3_OMASK6 (CPU3_BLK6_OMASK)

/* FB64, CPUx Redirected Address Base Register 7 */
#define CPU3_BLK7_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB64u)
#define CPU3_RABR7 (CPU3_BLK7_RABR)

/* FB68, CPUx Overlay Target Address Register 7 */
#define CPU3_BLK7_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB68u)
#define CPU3_OTAR7 (CPU3_BLK7_OTAR)

/* FB6C, CPUx Overlay Mask Register 7 */
#define CPU3_BLK7_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB6Cu)
#define CPU3_OMASK7 (CPU3_BLK7_OMASK)

/* FB70, CPUx Redirected Address Base Register 8 */
#define CPU3_BLK8_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB70u)
#define CPU3_RABR8 (CPU3_BLK8_RABR)

/* FB74, CPUx Overlay Target Address Register 8 */
#define CPU3_BLK8_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB74u)
#define CPU3_OTAR8 (CPU3_BLK8_OTAR)

/* FB78, CPUx Overlay Mask Register 8 */
#define CPU3_BLK8_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB78u)
#define CPU3_OMASK8 (CPU3_BLK8_OMASK)

/* FB7C, CPUx Redirected Address Base Register 9 */
#define CPU3_BLK9_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB7Cu)
#define CPU3_RABR9 (CPU3_BLK9_RABR)

/* FB80, CPUx Overlay Target Address Register 9 */
#define CPU3_BLK9_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB80u)
#define CPU3_OTAR9 (CPU3_BLK9_OTAR)

/* FB84, CPUx Overlay Mask Register 9 */
#define CPU3_BLK9_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB84u)
#define CPU3_OMASK9 (CPU3_BLK9_OMASK)

/* FB88, CPUx Redirected Address Base Register 10 */
#define CPU3_BLK10_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB88u)
#define CPU3_RABR10 (CPU3_BLK10_RABR)

/* FB8C, CPUx Overlay Target Address Register 10 */
#define CPU3_BLK10_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB8Cu)
#define CPU3_OTAR10 (CPU3_BLK10_OTAR)

/* FB90, CPUx Overlay Mask Register 10 */
#define CPU3_BLK10_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB90u)
#define CPU3_OMASK10 (CPU3_BLK10_OMASK)

/* FB94, CPUx Redirected Address Base Register 11 */
#define CPU3_BLK11_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FB94u)
#define CPU3_RABR11 (CPU3_BLK11_RABR)

/* FB98, CPUx Overlay Target Address Register 11 */
#define CPU3_BLK11_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FB98u)
#define CPU3_OTAR11 (CPU3_BLK11_OTAR)

/* FB9C, CPUx Overlay Mask Register 11 */
#define CPU3_BLK11_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FB9Cu)
#define CPU3_OMASK11 (CPU3_BLK11_OMASK)

/* FBA0, CPUx Redirected Address Base Register 12 */
#define CPU3_BLK12_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBA0u)
#define CPU3_RABR12 (CPU3_BLK12_RABR)

/* FBA4, CPUx Overlay Target Address Register 12 */
#define CPU3_BLK12_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBA4u)
#define CPU3_OTAR12 (CPU3_BLK12_OTAR)

/* FBA8, CPUx Overlay Mask Register 12 */
#define CPU3_BLK12_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBA8u)
#define CPU3_OMASK12 (CPU3_BLK12_OMASK)

/* FBAC, CPUx Redirected Address Base Register 13 */
#define CPU3_BLK13_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBACu)
#define CPU3_RABR13 (CPU3_BLK13_RABR)

/* FBB0, CPUx Overlay Target Address Register 13 */
#define CPU3_BLK13_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBB0u)
#define CPU3_OTAR13 (CPU3_BLK13_OTAR)

/* FBB4, CPUx Overlay Mask Register 13 */
#define CPU3_BLK13_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBB4u)
#define CPU3_OMASK13 (CPU3_BLK13_OMASK)

/* FBB8, CPUx Redirected Address Base Register 14 */
#define CPU3_BLK14_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBB8u)
#define CPU3_RABR14 (CPU3_BLK14_RABR)

/* FBBC, CPUx Overlay Target Address Register 14 */
#define CPU3_BLK14_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBBCu)
#define CPU3_OTAR14 (CPU3_BLK14_OTAR)

/* FBC0, CPUx Overlay Mask Register 14 */
#define CPU3_BLK14_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBC0u)
#define CPU3_OMASK14 (CPU3_BLK14_OMASK)

/* FBC4, CPUx Redirected Address Base Register 15 */
#define CPU3_BLK15_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBC4u)
#define CPU3_RABR15 (CPU3_BLK15_RABR)

/* FBC8, CPUx Overlay Target Address Register 15 */
#define CPU3_BLK15_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBC8u)
#define CPU3_OTAR15 (CPU3_BLK15_OTAR)

/* FBCC, CPUx Overlay Mask Register 15 */
#define CPU3_BLK15_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBCCu)
#define CPU3_OMASK15 (CPU3_BLK15_OMASK)

/* FBD0, CPUx Redirected Address Base Register 16 */
#define CPU3_BLK16_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBD0u)
#define CPU3_RABR16 (CPU3_BLK16_RABR)

/* FBD4, CPUx Overlay Target Address Register 16 */
#define CPU3_BLK16_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBD4u)
#define CPU3_OTAR16 (CPU3_BLK16_OTAR)

/* FBD8, CPUx Overlay Mask Register 16 */
#define CPU3_BLK16_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBD8u)
#define CPU3_OMASK16 (CPU3_BLK16_OMASK)

/* FBDC, CPUx Redirected Address Base Register 17 */
#define CPU3_BLK17_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBDCu)
#define CPU3_RABR17 (CPU3_BLK17_RABR)

/* FBE0, CPUx Overlay Target Address Register 17 */
#define CPU3_BLK17_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBE0u)
#define CPU3_OTAR17 (CPU3_BLK17_OTAR)

/* FBE4, CPUx Overlay Mask Register 17 */
#define CPU3_BLK17_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBE4u)
#define CPU3_OMASK17 (CPU3_BLK17_OMASK)

/* FBE8, CPUx Redirected Address Base Register 18 */
#define CPU3_BLK18_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBE8u)
#define CPU3_RABR18 (CPU3_BLK18_RABR)

/* FBEC, CPUx Overlay Target Address Register 18 */
#define CPU3_BLK18_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBECu)
#define CPU3_OTAR18 (CPU3_BLK18_OTAR)

/* FBF0, CPUx Overlay Mask Register 18 */
#define CPU3_BLK18_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBF0u)
#define CPU3_OMASK18 (CPU3_BLK18_OMASK)

/* FBF4, CPUx Redirected Address Base Register 19 */
#define CPU3_BLK19_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FBF4u)
#define CPU3_RABR19 (CPU3_BLK19_RABR)

/* FBF8, CPUx Overlay Target Address Register 19 */
#define CPU3_BLK19_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FBF8u)
#define CPU3_OTAR19 (CPU3_BLK19_OTAR)

/* FBFC, CPUx Overlay Mask Register 19 */
#define CPU3_BLK19_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FBFCu)
#define CPU3_OMASK19 (CPU3_BLK19_OMASK)

/* FC00, CPUx Redirected Address Base Register 20 */
#define CPU3_BLK20_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC00u)
#define CPU3_RABR20 (CPU3_BLK20_RABR)

/* FC04, CPUx Overlay Target Address Register 20 */
#define CPU3_BLK20_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC04u)
#define CPU3_OTAR20 (CPU3_BLK20_OTAR)

/* FC08, CPUx Overlay Mask Register 20 */
#define CPU3_BLK20_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC08u)
#define CPU3_OMASK20 (CPU3_BLK20_OMASK)

/* FC0C, CPUx Redirected Address Base Register 21 */
#define CPU3_BLK21_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC0Cu)
#define CPU3_RABR21 (CPU3_BLK21_RABR)

/* FC10, CPUx Overlay Target Address Register 21 */
#define CPU3_BLK21_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC10u)
#define CPU3_OTAR21 (CPU3_BLK21_OTAR)

/* FC14, CPUx Overlay Mask Register 21 */
#define CPU3_BLK21_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC14u)
#define CPU3_OMASK21 (CPU3_BLK21_OMASK)

/* FC18, CPUx Redirected Address Base Register 22 */
#define CPU3_BLK22_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC18u)
#define CPU3_RABR22 (CPU3_BLK22_RABR)

/* FC1C, CPUx Overlay Target Address Register 22 */
#define CPU3_BLK22_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC1Cu)
#define CPU3_OTAR22 (CPU3_BLK22_OTAR)

/* FC20, CPUx Overlay Mask Register 22 */
#define CPU3_BLK22_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC20u)
#define CPU3_OMASK22 (CPU3_BLK22_OMASK)

/* FC24, CPUx Redirected Address Base Register 23 */
#define CPU3_BLK23_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC24u)
#define CPU3_RABR23 (CPU3_BLK23_RABR)

/* FC28, CPUx Overlay Target Address Register 23 */
#define CPU3_BLK23_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC28u)
#define CPU3_OTAR23 (CPU3_BLK23_OTAR)

/* FC2C, CPUx Overlay Mask Register 23 */
#define CPU3_BLK23_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC2Cu)
#define CPU3_OMASK23 (CPU3_BLK23_OMASK)

/* FC30, CPUx Redirected Address Base Register 24 */
#define CPU3_BLK24_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC30u)
#define CPU3_RABR24 (CPU3_BLK24_RABR)

/* FC34, CPUx Overlay Target Address Register 24 */
#define CPU3_BLK24_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC34u)
#define CPU3_OTAR24 (CPU3_BLK24_OTAR)

/* FC38, CPUx Overlay Mask Register 24 */
#define CPU3_BLK24_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC38u)
#define CPU3_OMASK24 (CPU3_BLK24_OMASK)

/* FC3C, CPUx Redirected Address Base Register 25 */
#define CPU3_BLK25_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC3Cu)
#define CPU3_RABR25 (CPU3_BLK25_RABR)

/* FC40, CPUx Overlay Target Address Register 25 */
#define CPU3_BLK25_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC40u)
#define CPU3_OTAR25 (CPU3_BLK25_OTAR)

/* FC44, CPUx Overlay Mask Register 25 */
#define CPU3_BLK25_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC44u)
#define CPU3_OMASK25 (CPU3_BLK25_OMASK)

/* FC48, CPUx Redirected Address Base Register 26 */
#define CPU3_BLK26_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC48u)
#define CPU3_RABR26 (CPU3_BLK26_RABR)

/* FC4C, CPUx Overlay Target Address Register 26 */
#define CPU3_BLK26_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC4Cu)
#define CPU3_OTAR26 (CPU3_BLK26_OTAR)

/* FC50, CPUx Overlay Mask Register 26 */
#define CPU3_BLK26_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC50u)
#define CPU3_OMASK26 (CPU3_BLK26_OMASK)

/* FC54, CPUx Redirected Address Base Register 27 */
#define CPU3_BLK27_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC54u)
#define CPU3_RABR27 (CPU3_BLK27_RABR)

/* FC58, CPUx Overlay Target Address Register 27 */
#define CPU3_BLK27_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC58u)
#define CPU3_OTAR27 (CPU3_BLK27_OTAR)

/* FC5C, CPUx Overlay Mask Register 27 */
#define CPU3_BLK27_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC5Cu)
#define CPU3_OMASK27 (CPU3_BLK27_OMASK)

/* FC60, CPUx Redirected Address Base Register 28 */
#define CPU3_BLK28_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC60u)
#define CPU3_RABR28 (CPU3_BLK28_RABR)

/* FC64, CPUx Overlay Target Address Register 28 */
#define CPU3_BLK28_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC64u)
#define CPU3_OTAR28 (CPU3_BLK28_OTAR)

/* FC68, CPUx Overlay Mask Register 28 */
#define CPU3_BLK28_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC68u)
#define CPU3_OMASK28 (CPU3_BLK28_OMASK)

/* FC6C, CPUx Redirected Address Base Register 29 */
#define CPU3_BLK29_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC6Cu)
#define CPU3_RABR29 (CPU3_BLK29_RABR)

/* FC70, CPUx Overlay Target Address Register 29 */
#define CPU3_BLK29_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC70u)
#define CPU3_OTAR29 (CPU3_BLK29_OTAR)

/* FC74, CPUx Overlay Mask Register 29 */
#define CPU3_BLK29_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC74u)
#define CPU3_OMASK29 (CPU3_BLK29_OMASK)

/* FC78, CPUx Redirected Address Base Register 30 */
#define CPU3_BLK30_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC78u)
#define CPU3_RABR30 (CPU3_BLK30_RABR)

/* FC7C, CPUx Overlay Target Address Register 30 */
#define CPU3_BLK30_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC7Cu)
#define CPU3_OTAR30 (CPU3_BLK30_OTAR)

/* FC80, CPUx Overlay Mask Register 30 */
#define CPU3_BLK30_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC80u)
#define CPU3_OMASK30 (CPU3_BLK30_OMASK)

/* FC84, CPUx Redirected Address Base Register 31 */
#define CPU3_BLK31_RABR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_RABR*)0xF886FC84u)
#define CPU3_RABR31 (CPU3_BLK31_RABR)

/* FC88, CPUx Overlay Target Address Register 31 */
#define CPU3_BLK31_OTAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OTAR*)0xF886FC88u)
#define CPU3_OTAR31 (CPU3_BLK31_OTAR)

/* FC8C, CPUx Overlay Mask Register 31 */
#define CPU3_BLK31_OMASK  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BLK_OMASK*)0xF886FC8Cu)
#define CPU3_OMASK31 (CPU3_BLK31_OMASK)

/* 1030, CPUx SRI Error Generation Register */
#define CPU3_SEGEN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SEGEN*)0xF8871030u)

/* 8004, CPUx Task Address Space Identifier Register */
#define CPU3_TASK_ASI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TASK_ASI*)0xF8878004u)

/* 8100, CPUx Data Access CacheabilityRegister */
#define CPU3_PMA0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA0*)0xF8878100u)

/* 8104, CPUx Code Access CacheabilityRegister */
#define CPU3_PMA1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA1*)0xF8878104u)

/* 8108, CPUx  Peripheral Space Identifier register */
#define CPU3_PMA2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PMA2*)0xF8878108u)

/* 9000, CPUx Data Control Register 2 */
#define CPU3_DCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON2*)0xF8879000u)

/* 900C, CPUx SIST Mode Access Control Register */
#define CPU3_SMACON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SMACON*)0xF887900Cu)

/* 9010, CPUx Data Synchronous Trap Register */
#define CPU3_DSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DSTR*)0xF8879010u)

/* 9018, CPUx Data Asynchronous Trap Register */
#define CPU3_DATR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DATR*)0xF8879018u)

/* 901C, CPUx Data Error Address Register */
#define CPU3_DEADD  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DEADD*)0xF887901Cu)

/* 9020, CPUx Data Integrity Error Address Register */
#define CPU3_DIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIEAR*)0xF8879020u)

/* 9024, CPUx Data Integrity Error Trap Register */
#define CPU3_DIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DIETR*)0xF8879024u)

/* 9040, CPUx Data Memory Control Register */
#define CPU3_DCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCON0*)0xF8879040u)

/* 9200, CPUx Program Synchronous Trap Register */
#define CPU3_PSTR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSTR*)0xF8879200u)

/* 9204, CPUx Program Control 1 */
#define CPU3_PCON1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON1*)0xF8879204u)

/* 9208, CPUx Program Control 2 */
#define CPU3_PCON2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON2*)0xF8879208u)

/* 920C, CPUx Program Control 0 */
#define CPU3_PCON0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCON0*)0xF887920Cu)

/* 9210, CPUx Program Integrity Error Address Register */
#define CPU3_PIEAR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIEAR*)0xF8879210u)

/* 9214, CPUx Program Integrity Error Trap Register */
#define CPU3_PIETR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PIETR*)0xF8879214u)

/* 9400, CPUx Compatibility Control Register */
#define CPU3_COMPAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_COMPAT*)0xF8879400u)

/* A000, CPUx Trap Control Register */
#define CPU3_FPU_TRAP_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF887A000u)

/* A004, CPUx Trapping Instruction Program Counter Register */
#define CPU3_FPU_TRAP_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF887A004u)

/* A008, CPUx Trapping Instruction Opcode Register */
#define CPU3_FPU_TRAP_OPC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF887A008u)

/* A010, CPUx Trapping Instruction Operand Register */
#define CPU3_FPU_TRAP_SRC1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF887A010u)

/* A014, CPUx Trapping Instruction Operand Register */
#define CPU3_FPU_TRAP_SRC2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF887A014u)

/* A018, CPUx Trapping Instruction Operand Register */
#define CPU3_FPU_TRAP_SRC3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF887A018u)

/* C000, CPUx Data Protection Range 0, Lower Bound Register */
#define CPU3_DPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C000u)

/* C004, CPUx Data Protection Range 0, Upper Bound Register */
#define CPU3_DPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C004u)

/* C008, CPUx Data Protection Range 1, Lower Bound Register */
#define CPU3_DPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C008u)

/* C00C, CPUx Data Protection Range 1, Upper Bound Register */
#define CPU3_DPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C00Cu)

/* C010, CPUx Data Protection Range 2, Lower Bound Register */
#define CPU3_DPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C010u)

/* C014, CPUx Data Protection Range 2, Upper Bound Register */
#define CPU3_DPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C014u)

/* C018, CPUx Data Protection Range 3, Lower Bound Register */
#define CPU3_DPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C018u)

/* C01C, CPUx Data Protection Range 3, Upper Bound Register */
#define CPU3_DPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C01Cu)

/* C020, CPUx Data Protection Range 4, Lower Bound Register */
#define CPU3_DPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C020u)

/* C024, CPUx Data Protection Range 4, Upper Bound Register */
#define CPU3_DPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C024u)

/* C028, CPUx Data Protection Range 5, Lower Bound Register */
#define CPU3_DPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C028u)

/* C02C, CPUx Data Protection Range 5, Upper Bound Register */
#define CPU3_DPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C02Cu)

/* C030, CPUx Data Protection Range 6, Lower Bound Register */
#define CPU3_DPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C030u)

/* C034, CPUx Data Protection Range 6, Upper Bound Register */
#define CPU3_DPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C034u)

/* C038, CPUx Data Protection Range 7, Lower Bound Register */
#define CPU3_DPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C038u)

/* C03C, CPUx Data Protection Range 7, Upper Bound Register */
#define CPU3_DPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C03Cu)

/* C040, CPUx Data Protection Range 8, Lower Bound Register */
#define CPU3_DPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C040u)

/* C044, CPUx Data Protection Range 8, Upper Bound Register */
#define CPU3_DPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C044u)

/* C048, CPUx Data Protection Range 9, Lower Bound Register */
#define CPU3_DPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C048u)

/* C04C, CPUx Data Protection Range 9, Upper Bound Register */
#define CPU3_DPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C04Cu)

/* C050, CPUx Data Protection Range 10, Lower Bound Register */
#define CPU3_DPR10_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C050u)

/* C054, CPUx Data Protection Range 10, Upper Bound Register */
#define CPU3_DPR10_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C054u)

/* C058, CPUx Data Protection Range 11, Lower Bound Register */
#define CPU3_DPR11_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C058u)

/* C05C, CPUx Data Protection Range 11, Upper Bound Register */
#define CPU3_DPR11_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C05Cu)

/* C060, CPUx Data Protection Range 12, Lower Bound Register */
#define CPU3_DPR12_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C060u)

/* C064, CPUx Data Protection Range 12, Upper Bound Register */
#define CPU3_DPR12_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C064u)

/* C068, CPUx Data Protection Range 13, Lower Bound Register */
#define CPU3_DPR13_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C068u)

/* C06C, CPUx Data Protection Range 13, Upper Bound Register */
#define CPU3_DPR13_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C06Cu)

/* C070, CPUx Data Protection Range 14, Lower Bound Register */
#define CPU3_DPR14_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C070u)

/* C074, CPUx Data Protection Range 14, Upper Bound Register */
#define CPU3_DPR14_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C074u)

/* C078, CPUx Data Protection Range 15, Lower Bound Register */
#define CPU3_DPR15_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C078u)

/* C07C, CPUx Data Protection Range 15, Upper Bound Register */
#define CPU3_DPR15_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C07Cu)

/* C080, CPUx Data Protection Range 16, Lower Bound Register */
#define CPU3_DPR16_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C080u)

/* C084, CPUx Data Protection Range 16, Upper Bound Register */
#define CPU3_DPR16_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C084u)

/* C088, CPUx Data Protection Range 17, Lower Bound Register */
#define CPU3_DPR17_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_L*)0xF887C088u)

/* C08C, CPUx Data Protection Range 17, Upper Bound Register */
#define CPU3_DPR17_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPR_U*)0xF887C08Cu)

/* D000, CPUx Code Protection Range 0 Lower Bound Register */
#define CPU3_CPR0_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D000u)

/* D004, CPUx Code Protection Range 0 Upper Bound Register */
#define CPU3_CPR0_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D004u)

/* D008, CPUx Code Protection Range 1 Lower Bound Register */
#define CPU3_CPR1_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D008u)

/* D00C, CPUx Code Protection Range 1 Upper Bound Register */
#define CPU3_CPR1_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D00Cu)

/* D010, CPUx Code Protection Range 2 Lower Bound Register */
#define CPU3_CPR2_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D010u)

/* D014, CPUx Code Protection Range 2 Upper Bound Register */
#define CPU3_CPR2_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D014u)

/* D018, CPUx Code Protection Range 3 Lower Bound Register */
#define CPU3_CPR3_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D018u)

/* D01C, CPUx Code Protection Range 3 Upper Bound Register */
#define CPU3_CPR3_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D01Cu)

/* D020, CPUx Code Protection Range 4 Lower Bound Register */
#define CPU3_CPR4_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D020u)

/* D024, CPUx Code Protection Range 4 Upper Bound Register */
#define CPU3_CPR4_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D024u)

/* D028, CPUx Code Protection Range 5 Lower Bound Register */
#define CPU3_CPR5_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D028u)

/* D02C, CPUx Code Protection Range 5 Upper Bound Register */
#define CPU3_CPR5_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D02Cu)

/* D030, CPUx Code Protection Range 6 Lower Bound Register */
#define CPU3_CPR6_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D030u)

/* D034, CPUx Code Protection Range 6 Upper Bound Register */
#define CPU3_CPR6_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D034u)

/* D038, CPUx Code Protection Range 7 Lower Bound Register */
#define CPU3_CPR7_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D038u)

/* D03C, CPUx Code Protection Range 7 Upper Bound Register */
#define CPU3_CPR7_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D03Cu)

/* D040, CPUx Code Protection Range 8 Lower Bound Register */
#define CPU3_CPR8_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D040u)

/* D044, CPUx Code Protection Range 8 Upper Bound Register */
#define CPU3_CPR8_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D044u)

/* D048, CPUx Code Protection Range 9 Lower Bound Register */
#define CPU3_CPR9_L  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_L*)0xF887D048u)

/* D04C, CPUx Code Protection Range 9 Upper Bound Register */
#define CPU3_CPR9_U  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPR_U*)0xF887D04Cu)

/* E000, CPUx Code Protection Execute Enable Register Set 0 */
#define CPU3_CPXE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF887E000u)

/* E004, CPUx Code Protection Execute Enable Register Set 1 */
#define CPU3_CPXE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF887E004u)

/* E008, CPUx Code Protection Execute Enable Register Set 2 */
#define CPU3_CPXE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF887E008u)

/* E00C, CPUx Code Protection Execute Enable Register Set 3 */
#define CPU3_CPXE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF887E00Cu)

/* E010, CPUx Data Protection Read Enable Register Set 0 */
#define CPU3_DPRE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF887E010u)

/* E014, CPUx Data Protection Read Enable Register Set 1 */
#define CPU3_DPRE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF887E014u)

/* E018, CPUx Data Protection Read Enable Register Set 2 */
#define CPU3_DPRE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF887E018u)

/* E01C, CPUx Data Protection Read Enable Register Set 3 */
#define CPU3_DPRE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF887E01Cu)

/* E020, CPUx Data Protection Write Enable Register Set 0 */
#define CPU3_DPWE_0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF887E020u)

/* E024, CPUx Data Protection Write Enable Register Set 1 */
#define CPU3_DPWE_1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF887E024u)

/* E028, CPUx Data Protection Write Enable Register Set 2 */
#define CPU3_DPWE_2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF887E028u)

/* E02C, CPUx Data Protection Write Enable Register Set 3 */
#define CPU3_DPWE_3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF887E02Cu)

/* E040, CPUx Code Protection Execute Enable Register Set 4 */
#define CPU3_CPXE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF887E040u)

/* E044, CPUx Code Protection Execute Enable Register Set 5 */
#define CPU3_CPXE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPXE*)0xF887E044u)

/* E050, CPUx Data Protection Read Enable Register Set 4 */
#define CPU3_DPRE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF887E050u)

/* E054, CPUx Data Protection Read Enable Register Set 5 */
#define CPU3_DPRE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPRE*)0xF887E054u)

/* E060, CPUx Data Protection Write Enable Register Set 4 */
#define CPU3_DPWE_4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF887E060u)

/* E064, CPUx Data Protection Write Enable Register Set 5 */
#define CPU3_DPWE_5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DPWE*)0xF887E064u)

/* E400, CPUx Temporal Protection System Control Register */
#define CPU3_TPS_CON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_CON*)0xF887E400u)

/* E404, CPUx Temporal Protection System Timer Register 0 */
#define CPU3_TPS_TIMER0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF887E404u)

/* E408, CPUx Temporal Protection System Timer Register 1 */
#define CPU3_TPS_TIMER1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF887E408u)

/* E40C, CPUx Temporal Protection System Timer Register 2 */
#define CPU3_TPS_TIMER2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_TIMER*)0xF887E40Cu)

/* E440, CPUx Exception Entry Timer Load Value */
#define CPU3_TPS_EXTIM_ENTRY_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_LVAL*)0xF887E440u)

/* E444, CPUx Exception Entry Timer Current Value */
#define CPU3_TPS_EXTIM_ENTRY_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_ENTRY_CVAL*)0xF887E444u)

/* E448, CPUx Exception Exit  Timer Load Value */
#define CPU3_TPS_EXTIM_EXIT_LVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_LVAL*)0xF887E448u)

/* E44C, CPUx Exception Exit Timer Current Value */
#define CPU3_TPS_EXTIM_EXIT_CVAL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_EXIT_CVAL*)0xF887E44Cu)

/* E450, CPUx Exception Timer Class Enable Register */
#define CPU3_TPS_EXTIM_CLASS_EN  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_CLASS_EN*)0xF887E450u)

/* E454, CPUx Exception Timer Status Register */
#define CPU3_TPS_EXTIM_STAT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_STAT*)0xF887E454u)

/* E458, CPUx Exception Timer FCX Register */
#define CPU3_TPS_EXTIM_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TPS_EXTIM_FCX*)0xF887E458u)

/* F000, CPUx Trigger Event 0 */
#define CPU3_TR0_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F000u)
#define CPU3_TR0EVT (CPU3_TR0_EVT)

/* F004, CPUx Trigger Address 0 */
#define CPU3_TR0_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F004u)
#define CPU3_TR0ADR (CPU3_TR0_ADR)

/* F008, CPUx Trigger Event 1 */
#define CPU3_TR1_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F008u)
#define CPU3_TR1EVT (CPU3_TR1_EVT)

/* F00C, CPUx Trigger Address 1 */
#define CPU3_TR1_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F00Cu)
#define CPU3_TR1ADR (CPU3_TR1_ADR)

/* F010, CPUx Trigger Event 2 */
#define CPU3_TR2_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F010u)
#define CPU3_TR2EVT (CPU3_TR2_EVT)

/* F014, CPUx Trigger Address 2 */
#define CPU3_TR2_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F014u)
#define CPU3_TR2ADR (CPU3_TR2_ADR)

/* F018, CPUx Trigger Event 3 */
#define CPU3_TR3_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F018u)
#define CPU3_TR3EVT (CPU3_TR3_EVT)

/* F01C, CPUx Trigger Address 3 */
#define CPU3_TR3_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F01Cu)
#define CPU3_TR3ADR (CPU3_TR3_ADR)

/* F020, CPUx Trigger Event 4 */
#define CPU3_TR4_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F020u)
#define CPU3_TR4EVT (CPU3_TR4_EVT)

/* F024, CPUx Trigger Address 4 */
#define CPU3_TR4_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F024u)
#define CPU3_TR4ADR (CPU3_TR4_ADR)

/* F028, CPUx Trigger Event 5 */
#define CPU3_TR5_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F028u)
#define CPU3_TR5EVT (CPU3_TR5_EVT)

/* F02C, CPUx Trigger Address 5 */
#define CPU3_TR5_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F02Cu)
#define CPU3_TR5ADR (CPU3_TR5_ADR)

/* F030, CPUx Trigger Event 6 */
#define CPU3_TR6_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F030u)
#define CPU3_TR6EVT (CPU3_TR6_EVT)

/* F034, CPUx Trigger Address 6 */
#define CPU3_TR6_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F034u)
#define CPU3_TR6ADR (CPU3_TR6_ADR)

/* F038, CPUx Trigger Event 7 */
#define CPU3_TR7_EVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_EVT*)0xF887F038u)
#define CPU3_TR7EVT (CPU3_TR7_EVT)

/* F03C, CPUx Trigger Address 7 */
#define CPU3_TR7_ADR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TR_ADR*)0xF887F03Cu)
#define CPU3_TR7ADR (CPU3_TR7_ADR)

/* FC00, CPUx Counter Control */
#define CPU3_CCTRL  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCTRL*)0xF887FC00u)

/* FC04, CPUx CPU Clock Cycle Count */
#define CPU3_CCNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CCNT*)0xF887FC04u)

/* FC08, CPUx Instruction Count */
#define CPU3_ICNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICNT*)0xF887FC08u)

/* FC0C, CPUx Multi-Count Register 1 */
#define CPU3_M1CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M1CNT*)0xF887FC0Cu)

/* FC10, CPUx Multi-Count Register 2 */
#define CPU3_M2CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M2CNT*)0xF887FC10u)

/* FC14, CPUx Multi-Count Register 3 */
#define CPU3_M3CNT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_M3CNT*)0xF887FC14u)

/* FD00, CPUx Debug Status Register */
#define CPU3_DBGSR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGSR*)0xF887FD00u)

/* FD08, CPUx External Event Register */
#define CPU3_EXEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_EXEVT*)0xF887FD08u)

/* FD0C, CPUx Core Register Access Event */
#define CPU3_CREVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CREVT*)0xF887FD0Cu)

/* FD10, CPUx Software Debug Event */
#define CPU3_SWEVT  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SWEVT*)0xF887FD10u)

/* FD30, CPUx TriggerAddressx */
#define CPU3_TRIG_ACC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_TRIG_ACC*)0xF887FD30u)

/* FD40, CPUx Debug Monitor Start Address */
#define CPU3_DMS  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DMS*)0xF887FD40u)

/* FD44, CPUx Debug Context Save Area Pointer */
#define CPU3_DCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DCX*)0xF887FD44u)

/* FD48, CPUx Debug Trap Control Register */
#define CPU3_DBGTCR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_DBGTCR*)0xF887FD48u)

/* FE00, CPUx Previous Context Information Register */
#define CPU3_PCXI  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PCXI*)0xF887FE00u)

/* FE04, CPUx Program Status Word */
#define CPU3_PSW  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PSW*)0xF887FE04u)

/* FE08, CPUx Program Counter */
#define CPU3_PC  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_PC*)0xF887FE08u)

/* FE14, CPUx System Configuration Register */
#define CPU3_SYSCON  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_SYSCON*)0xF887FE14u)

/* FE18, CPUx Identification Register TC1.6.2P */
#define CPU3_CPU_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CPU_ID*)0xF887FE18u)

/* FE1C, CPUx Core Identification Register */
#define CPU3_CORE_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CORE_ID*)0xF887FE1Cu)

/* FE20, CPUx Base Interrupt Vector Table Pointer */
#define CPU3_BIV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BIV*)0xF887FE20u)

/* FE24, CPUx Base Trap Vector Table Pointer */
#define CPU3_BTV  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_BTV*)0xF887FE24u)

/* FE28, CPUx Interrupt Stack Pointer */
#define CPU3_ISP  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ISP*)0xF887FE28u)

/* FE2C, CPUx Interrupt Control Register */
#define CPU3_ICR  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_ICR*)0xF887FE2Cu)

/* FE38, CPUx Free CSA List Head Pointer */
#define CPU3_FCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_FCX*)0xF887FE38u)

/* FE3C, CPUx Free CSA List Limit Pointer */
#define CPU3_LCX  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_LCX*)0xF887FE3Cu)

/* FE50, CPUx Customer ID register */
#define CPU3_CUS_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_CUS_ID*)0xF887FE50u)

/* FF00, CPUx Data General Purpose Register 0 */
#define CPU3_D0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF00u)

/* FF04, CPUx Data General Purpose Register 1 */
#define CPU3_D1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF04u)

/* FF08, CPUx Data General Purpose Register 2 */
#define CPU3_D2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF08u)

/* FF0C, CPUx Data General Purpose Register 3 */
#define CPU3_D3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF0Cu)

/* FF10, CPUx Data General Purpose Register 4 */
#define CPU3_D4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF10u)

/* FF14, CPUx Data General Purpose Register 5 */
#define CPU3_D5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF14u)

/* FF18, CPUx Data General Purpose Register 6 */
#define CPU3_D6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF18u)

/* FF1C, CPUx Data General Purpose Register 7 */
#define CPU3_D7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF1Cu)

/* FF20, CPUx Data General Purpose Register 8 */
#define CPU3_D8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF20u)

/* FF24, CPUx Data General Purpose Register 9 */
#define CPU3_D9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF24u)

/* FF28, CPUx Data General Purpose Register 10 */
#define CPU3_D10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF28u)

/* FF2C, CPUx Data General Purpose Register 11 */
#define CPU3_D11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF2Cu)

/* FF30, CPUx Data General Purpose Register 12 */
#define CPU3_D12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF30u)

/* FF34, CPUx Data General Purpose Register 13 */
#define CPU3_D13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF34u)

/* FF38, CPUx Data General Purpose Register 14 */
#define CPU3_D14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF38u)

/* FF3C, CPUx Data General Purpose Register 15 */
#define CPU3_D15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_D*)0xF887FF3Cu)

/* FF80, CPUx Address General Purpose Register 0 */
#define CPU3_A0  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF80u)

/* FF84, CPUx Address General Purpose Register 1 */
#define CPU3_A1  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF84u)

/* FF88, CPUx Address General Purpose Register 2 */
#define CPU3_A2  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF88u)

/* FF8C, CPUx Address General Purpose Register 3 */
#define CPU3_A3  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF8Cu)

/* FF90, CPUx Address General Purpose Register 4 */
#define CPU3_A4  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF90u)

/* FF94, CPUx Address General Purpose Register 5 */
#define CPU3_A5  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF94u)

/* FF98, CPUx Address General Purpose Register 6 */
#define CPU3_A6  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF98u)

/* FF9C, CPUx Address General Purpose Register 7 */
#define CPU3_A7  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FF9Cu)

/* FFA0, CPUx Address General Purpose Register 8 */
#define CPU3_A8  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFA0u)

/* FFA4, CPUx Address General Purpose Register 9 */
#define CPU3_A9  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFA4u)

/* FFA8, CPUx Address General Purpose Register 10 */
#define CPU3_A10  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFA8u)

/* FFAC, CPUx Address General Purpose Register 11 */
#define CPU3_A11  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFACu)

/* FFB0, CPUx Address General Purpose Register 12 */
#define CPU3_A12  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFB0u)

/* FFB4, CPUx Address General Purpose Register 13 */
#define CPU3_A13  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFB4u)

/* FFB8, CPUx Address General Purpose Register 14 */
#define CPU3_A14  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFB8u)

/* FFBC, CPUx Address General Purpose Register 15 */
#define CPU3_A15  /*lint --e(923, 9078)*/ (*(volatile Ifx_CPU_A*)0xF887FFBCu)

/******************************************************************************/

/******************************************************************************/

#endif  /* IFXCPU_REG_H */
