
FFT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003724  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08003724  0c003724  0000b724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00026d68  08003734  0c003734  0000b734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000400  20000000  20000000  00040000  2**0
                  ALLOC
  4 .bss          00001014  20000400  20000400  00040000  2**2
                  ALLOC
  5 .data         00002444  20001420  0c02a4a0  00039420  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000218  00000000  00000000  0003b868  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002cf7  00000000  00000000  0003ba80  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000009a5  00000000  00000000  0003e777  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002d41  00000000  00000000  0003f11c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000568  00000000  00000000  00041e60  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00093325  00000000  00000000  000423c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003ae9  00000000  00000000  000d56ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00005ad0  00000000  00000000  000d91d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000238  00000000  00000000  000deca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 00000485  00000000  00000000  000deee0  2**0
                  CONTENTS, READONLY
 16 .debug_macro  00018362  00000000  00000000  000df365  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 04 00 20 01 02 00 08 8b 03 00 08 9b 03 00 08     ... ............
 8000010:	ab 03 00 08 bb 03 00 08 cb 03 00 08 00 00 00 00     ................
	...
 800002c:	db 03 00 08 eb 03 00 08 00 00 00 00 fb 03 00 08     ................
 800003c:	0b 04 00 08 1b 04 00 08 2b 04 00 08 3b 04 00 08     ........+...;...
 800004c:	4b 04 00 08 5b 04 00 08 6b 04 00 08 7b 04 00 08     K...[...k...{...
 800005c:	8b 04 00 08 9b 04 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 ab 04 00 08 00 00 00 00 bb 04 00 08     ................
 800007c:	cb 04 00 08 db 04 00 08 eb 04 00 08 fb 04 00 08     ................
 800008c:	0b 05 00 08 1b 05 00 08 2b 05 00 08 3b 05 00 08     ........+...;...
 800009c:	4b 05 00 08 5b 05 00 08 6b 05 00 08 7b 05 00 08     K...[...k...{...
 80000ac:	8b 05 00 08 9b 05 00 08 ab 05 00 08 bb 05 00 08     ................
 80000bc:	cb 05 00 08 db 05 00 08 eb 05 00 08 fb 05 00 08     ................
 80000cc:	0b 06 00 08 1b 06 00 08 2b 06 00 08 3b 06 00 08     ........+...;...
 80000dc:	4b 06 00 08 5b 06 00 08 6b 06 00 08 7b 06 00 08     K...[...k...{...
 80000ec:	8b 06 00 08 9b 06 00 08 ab 06 00 08 bb 06 00 08     ................
 80000fc:	cb 06 00 08 db 06 00 08 e9 06 00 08 f7 06 00 08     ................
 800010c:	05 07 00 08 13 07 00 08 21 07 00 08 2f 07 00 08     ........!.../...
 800011c:	3d 07 00 08 4b 07 00 08 59 07 00 08 67 07 00 08     =...K...Y...g...
 800012c:	75 07 00 08 83 07 00 08 91 07 00 08 9f 07 00 08     u...............
 800013c:	ad 07 00 08 bb 07 00 08 c9 07 00 08 d7 07 00 08     ................
 800014c:	e5 07 00 08 f3 07 00 08 01 08 00 08 0f 08 00 08     ................
 800015c:	1d 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 2b 08 00 08 39 08 00 08 47 08 00 08     ....+...9...G...
 800017c:	55 08 00 08 63 08 00 08 71 08 00 08 7f 08 00 08     U...c...q.......
 800018c:	8d 08 00 08 9b 08 00 08 a9 08 00 08 b7 08 00 08     ................
 800019c:	c5 08 00 08 d3 08 00 08 e1 08 00 08 ef 08 00 08     ................
 80001ac:	fd 08 00 08 0b 09 00 08 19 09 00 08 27 09 00 08     ............'...
 80001bc:	35 09 00 08 43 09 00 08 51 09 00 08 5f 09 00 08     5...C...Q..._...
 80001cc:	6d 09 00 08 7b 09 00 08 89 09 00 08 97 09 00 08     m...{...........
 80001dc:	00 00 00 00 a5 09 00 08 b3 09 00 08 c1 09 00 08     ................
 80001ec:	cf 09 00 08 dd 09 00 08 00 00 00 00 eb 09 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000400 	.word	0x20000400

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000bb5 	.word	0x08000bb5

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c02a4a0 	.word	0x0c02a4a0
   LDR R1, =__Xmc4500_sData
 800029c:	20001420 	.word	0x20001420
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	00002444 	.word	0x00002444
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000400 	.word	0x20000400
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	00001014 	.word	0x00001014
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000c51 	.word	0x08000c51
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	0800346d 	.word	0x0800346d
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000400 	.word	0x20000400
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
/* ---------------------------------------------------------------------- 
* Max magnitude FFT Bin test 
* ------------------------------------------------------------------- */ 
 
int main(void)
{ 
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
   
	arm_status status; 
	arm_cfft_radix4_instance_f32 S; 
	float32_t maxValue; 
	 
	status = ARM_MATH_SUCCESS; 
 80002ce:	f04f 0300 	mov.w	r3, #0
 80002d2:	77fb      	strb	r3, [r7, #31]
	 
	/* Initialize the CFFT/CIFFT module */  
	status = arm_cfft_radix4_init_f32(&S, fftSize,  
 80002d4:	f243 4320 	movw	r3, #13344	; 0x3420
 80002d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	b299      	uxth	r1, r3
 80002e0:	f241 4300 	movw	r3, #5120	; 0x1400
 80002e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	b2da      	uxtb	r2, r3
 80002ec:	f243 4324 	movw	r3, #13348	; 0x3424
 80002f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	f107 0008 	add.w	r0, r7, #8
 80002fc:	f001 fc22 	bl	8001b44 <arm_cfft_radix4_init_f32>
 8000300:	4603      	mov	r3, r0
 8000302:	77fb      	strb	r3, [r7, #31]
	  								ifftFlag, doBitReverse); 
	 
	/* Process the data through the CFFT/CIFFT module */ 
	arm_cfft_radix4_f32(&S, testInput_f32_10khz); 
 8000304:	f107 0308 	add.w	r3, r7, #8
 8000308:	4618      	mov	r0, r3
 800030a:	f241 4120 	movw	r1, #5152	; 0x1420
 800030e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000312:	f001 fbf1 	bl	8001af8 <arm_cfft_radix4_f32>
	 
	 
	/* Process the data through the Complex Magnitude Module for  
	calculating the magnitude at each bin */ 
	arm_cmplx_mag_f32(testInput_f32_10khz, testOutput,  
 8000316:	f243 4320 	movw	r3, #13344	; 0x3420
 800031a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f241 4020 	movw	r0, #5152	; 0x1420
 8000324:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000328:	f240 4100 	movw	r1, #1024	; 0x400
 800032c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000330:	461a      	mov	r2, r3
 8000332:	f001 fd9f 	bl	8001e74 <arm_cmplx_mag_f32>
	  				fftSize);  
	 
	/* Calculates maxValue and returns corresponding BIN value */ 
	arm_max_f32(testOutput, fftSize, &maxValue, &testIndex); 
 8000336:	f243 4320 	movw	r3, #13344	; 0x3420
 800033a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800033e:	681a      	ldr	r2, [r3, #0]
 8000340:	f107 0304 	add.w	r3, r7, #4
 8000344:	f240 4000 	movw	r0, #1024	; 0x400
 8000348:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800034c:	4611      	mov	r1, r2
 800034e:	461a      	mov	r2, r3
 8000350:	f241 4304 	movw	r3, #5124	; 0x1404
 8000354:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000358:	f001 fc4e 	bl	8001bf8 <arm_max_f32>
	 
	if(testIndex !=  refIndex) 
 800035c:	f241 4304 	movw	r3, #5124	; 0x1404
 8000360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000364:	681a      	ldr	r2, [r3, #0]
 8000366:	f243 4328 	movw	r3, #13352	; 0x3428
 800036a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	429a      	cmp	r2, r3
 8000372:	d002      	beq.n	800037a <main+0xb2>
	{ 
		status = ARM_MATH_TEST_FAILURE; 
 8000374:	f04f 03fa 	mov.w	r3, #250	; 0xfa
 8000378:	77fb      	strb	r3, [r7, #31]
	/* ---------------------------------------------------------------------- 
	** Loop here if the signals fail the PASS check. 
	** This denotes a test failure 
	** ------------------------------------------------------------------- */ 
	 
	if( status != ARM_MATH_SUCCESS) 
 800037a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d000      	beq.n	8000384 <main+0xbc>
	{ 
		while(1); 
 8000382:	e7fe      	b.n	8000382 <main+0xba>
	} 

    while(1);                             /* main function does not return */
 8000384:	e7fe      	b.n	8000384 <main+0xbc>
 8000386:	bf00      	nop

08000388 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000388:	e7fe      	b.n	8000388 <NMI_Handler>

0800038a <NMI_Handler_Veneer>:
 800038a:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 80009fc <AllowPLLInitByStartup+0x6>
 800038e:	b500      	push	{lr}
 8000390:	b081      	sub	sp, #4
 8000392:	4780      	blx	r0
 8000394:	b001      	add	sp, #4
 8000396:	bd00      	pop	{pc}

08000398 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000398:	e7fe      	b.n	8000398 <HardFault_Handler>

0800039a <HardFault_Handler_Veneer>:
 800039a:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000a00 <AllowPLLInitByStartup+0xa>
 800039e:	b500      	push	{lr}
 80003a0:	b081      	sub	sp, #4
 80003a2:	4780      	blx	r0
 80003a4:	b001      	add	sp, #4
 80003a6:	bd00      	pop	{pc}

080003a8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80003a8:	e7fe      	b.n	80003a8 <MemManage_Handler>

080003aa <MemManage_Handler_Veneer>:
 80003aa:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000a04 <AllowPLLInitByStartup+0xe>
 80003ae:	b500      	push	{lr}
 80003b0:	b081      	sub	sp, #4
 80003b2:	4780      	blx	r0
 80003b4:	b001      	add	sp, #4
 80003b6:	bd00      	pop	{pc}

080003b8 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80003b8:	e7fe      	b.n	80003b8 <BusFault_Handler>

080003ba <BusFault_Handler_Veneer>:
 80003ba:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000a08 <AllowPLLInitByStartup+0x12>
 80003be:	b500      	push	{lr}
 80003c0:	b081      	sub	sp, #4
 80003c2:	4780      	blx	r0
 80003c4:	b001      	add	sp, #4
 80003c6:	bd00      	pop	{pc}

080003c8 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80003c8:	e7fe      	b.n	80003c8 <UsageFault_Handler>

080003ca <UsageFault_Handler_Veneer>:
 80003ca:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000a0c <AllowPLLInitByStartup+0x16>
 80003ce:	b500      	push	{lr}
 80003d0:	b081      	sub	sp, #4
 80003d2:	4780      	blx	r0
 80003d4:	b001      	add	sp, #4
 80003d6:	bd00      	pop	{pc}

080003d8 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80003d8:	e7fe      	b.n	80003d8 <SVC_Handler>

080003da <SVC_Handler_Veneer>:
 80003da:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000a10 <AllowPLLInitByStartup+0x1a>
 80003de:	b500      	push	{lr}
 80003e0:	b081      	sub	sp, #4
 80003e2:	4780      	blx	r0
 80003e4:	b001      	add	sp, #4
 80003e6:	bd00      	pop	{pc}

080003e8 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80003e8:	e7fe      	b.n	80003e8 <DebugMon_Handler>

080003ea <DebugMon_Handler_Veneer>:
 80003ea:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000a14 <AllowPLLInitByStartup+0x1e>
 80003ee:	b500      	push	{lr}
 80003f0:	b081      	sub	sp, #4
 80003f2:	4780      	blx	r0
 80003f4:	b001      	add	sp, #4
 80003f6:	bd00      	pop	{pc}

080003f8 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80003f8:	e7fe      	b.n	80003f8 <PendSV_Handler>

080003fa <PendSV_Handler_Veneer>:
 80003fa:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000a18 <AllowPLLInitByStartup+0x22>
 80003fe:	b500      	push	{lr}
 8000400:	b081      	sub	sp, #4
 8000402:	4780      	blx	r0
 8000404:	b001      	add	sp, #4
 8000406:	bd00      	pop	{pc}

08000408 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000408:	e7fe      	b.n	8000408 <SysTick_Handler>

0800040a <SysTick_Handler_Veneer>:
 800040a:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000a1c <AllowPLLInitByStartup+0x26>
 800040e:	b500      	push	{lr}
 8000410:	b081      	sub	sp, #4
 8000412:	4780      	blx	r0
 8000414:	b001      	add	sp, #4
 8000416:	bd00      	pop	{pc}

08000418 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000418:	e7fe      	b.n	8000418 <SCU_0_IRQHandler>

0800041a <SCU_0_IRQHandler_Veneer>:
 800041a:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000a20 <AllowPLLInitByStartup+0x2a>
 800041e:	b500      	push	{lr}
 8000420:	b081      	sub	sp, #4
 8000422:	4780      	blx	r0
 8000424:	b001      	add	sp, #4
 8000426:	bd00      	pop	{pc}

08000428 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000428:	e7fe      	b.n	8000428 <ERU0_0_IRQHandler>

0800042a <ERU0_0_IRQHandler_Veneer>:
 800042a:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000a24 <AllowPLLInitByStartup+0x2e>
 800042e:	b500      	push	{lr}
 8000430:	b081      	sub	sp, #4
 8000432:	4780      	blx	r0
 8000434:	b001      	add	sp, #4
 8000436:	bd00      	pop	{pc}

08000438 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000438:	e7fe      	b.n	8000438 <ERU0_1_IRQHandler>

0800043a <ERU0_1_IRQHandler_Veneer>:
 800043a:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000a28 <AllowPLLInitByStartup+0x32>
 800043e:	b500      	push	{lr}
 8000440:	b081      	sub	sp, #4
 8000442:	4780      	blx	r0
 8000444:	b001      	add	sp, #4
 8000446:	bd00      	pop	{pc}

08000448 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000448:	e7fe      	b.n	8000448 <ERU0_2_IRQHandler>

0800044a <ERU0_2_IRQHandler_Veneer>:
 800044a:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000a2c <AllowPLLInitByStartup+0x36>
 800044e:	b500      	push	{lr}
 8000450:	b081      	sub	sp, #4
 8000452:	4780      	blx	r0
 8000454:	b001      	add	sp, #4
 8000456:	bd00      	pop	{pc}

08000458 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000458:	e7fe      	b.n	8000458 <ERU0_3_IRQHandler>

0800045a <ERU0_3_IRQHandler_Veneer>:
 800045a:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000a30 <AllowPLLInitByStartup+0x3a>
 800045e:	b500      	push	{lr}
 8000460:	b081      	sub	sp, #4
 8000462:	4780      	blx	r0
 8000464:	b001      	add	sp, #4
 8000466:	bd00      	pop	{pc}

08000468 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000468:	e7fe      	b.n	8000468 <ERU1_0_IRQHandler>

0800046a <ERU1_0_IRQHandler_Veneer>:
 800046a:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000a34 <AllowPLLInitByStartup+0x3e>
 800046e:	b500      	push	{lr}
 8000470:	b081      	sub	sp, #4
 8000472:	4780      	blx	r0
 8000474:	b001      	add	sp, #4
 8000476:	bd00      	pop	{pc}

08000478 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000478:	e7fe      	b.n	8000478 <ERU1_1_IRQHandler>

0800047a <ERU1_1_IRQHandler_Veneer>:
 800047a:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000a38 <AllowPLLInitByStartup+0x42>
 800047e:	b500      	push	{lr}
 8000480:	b081      	sub	sp, #4
 8000482:	4780      	blx	r0
 8000484:	b001      	add	sp, #4
 8000486:	bd00      	pop	{pc}

08000488 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000488:	e7fe      	b.n	8000488 <ERU1_2_IRQHandler>

0800048a <ERU1_2_IRQHandler_Veneer>:
 800048a:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000a3c <AllowPLLInitByStartup+0x46>
 800048e:	b500      	push	{lr}
 8000490:	b081      	sub	sp, #4
 8000492:	4780      	blx	r0
 8000494:	b001      	add	sp, #4
 8000496:	bd00      	pop	{pc}

08000498 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000498:	e7fe      	b.n	8000498 <ERU1_3_IRQHandler>

0800049a <ERU1_3_IRQHandler_Veneer>:
 800049a:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000a40 <AllowPLLInitByStartup+0x4a>
 800049e:	b500      	push	{lr}
 80004a0:	b081      	sub	sp, #4
 80004a2:	4780      	blx	r0
 80004a4:	b001      	add	sp, #4
 80004a6:	bd00      	pop	{pc}

080004a8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80004a8:	e7fe      	b.n	80004a8 <PMU0_0_IRQHandler>

080004aa <PMU0_0_IRQHandler_Veneer>:
 80004aa:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000a44 <AllowPLLInitByStartup+0x4e>
 80004ae:	b500      	push	{lr}
 80004b0:	b081      	sub	sp, #4
 80004b2:	4780      	blx	r0
 80004b4:	b001      	add	sp, #4
 80004b6:	bd00      	pop	{pc}

080004b8 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80004b8:	e7fe      	b.n	80004b8 <VADC0_C0_0_IRQHandler>

080004ba <VADC0_C0_0_IRQHandler_Veneer>:
 80004ba:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000a48 <AllowPLLInitByStartup+0x52>
 80004be:	b500      	push	{lr}
 80004c0:	b081      	sub	sp, #4
 80004c2:	4780      	blx	r0
 80004c4:	b001      	add	sp, #4
 80004c6:	bd00      	pop	{pc}

080004c8 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80004c8:	e7fe      	b.n	80004c8 <VADC0_C0_1_IRQHandler>

080004ca <VADC0_C0_1_IRQHandler_Veneer>:
 80004ca:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000a4c <AllowPLLInitByStartup+0x56>
 80004ce:	b500      	push	{lr}
 80004d0:	b081      	sub	sp, #4
 80004d2:	4780      	blx	r0
 80004d4:	b001      	add	sp, #4
 80004d6:	bd00      	pop	{pc}

080004d8 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80004d8:	e7fe      	b.n	80004d8 <VADC0_C0_2_IRQHandler>

080004da <VADC0_C0_2_IRQHandler_Veneer>:
 80004da:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000a50 <AllowPLLInitByStartup+0x5a>
 80004de:	b500      	push	{lr}
 80004e0:	b081      	sub	sp, #4
 80004e2:	4780      	blx	r0
 80004e4:	b001      	add	sp, #4
 80004e6:	bd00      	pop	{pc}

080004e8 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80004e8:	e7fe      	b.n	80004e8 <VADC0_C0_3_IRQHandler>

080004ea <VADC0_C0_3_IRQHandler_Veneer>:
 80004ea:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000a54 <AllowPLLInitByStartup+0x5e>
 80004ee:	b500      	push	{lr}
 80004f0:	b081      	sub	sp, #4
 80004f2:	4780      	blx	r0
 80004f4:	b001      	add	sp, #4
 80004f6:	bd00      	pop	{pc}

080004f8 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80004f8:	e7fe      	b.n	80004f8 <VADC0_G0_0_IRQHandler>

080004fa <VADC0_G0_0_IRQHandler_Veneer>:
 80004fa:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000a58 <AllowPLLInitByStartup+0x62>
 80004fe:	b500      	push	{lr}
 8000500:	b081      	sub	sp, #4
 8000502:	4780      	blx	r0
 8000504:	b001      	add	sp, #4
 8000506:	bd00      	pop	{pc}

08000508 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000508:	e7fe      	b.n	8000508 <VADC0_G0_1_IRQHandler>

0800050a <VADC0_G0_1_IRQHandler_Veneer>:
 800050a:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000a5c <AllowPLLInitByStartup+0x66>
 800050e:	b500      	push	{lr}
 8000510:	b081      	sub	sp, #4
 8000512:	4780      	blx	r0
 8000514:	b001      	add	sp, #4
 8000516:	bd00      	pop	{pc}

08000518 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000518:	e7fe      	b.n	8000518 <VADC0_G0_2_IRQHandler>

0800051a <VADC0_G0_2_IRQHandler_Veneer>:
 800051a:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000a60 <AllowPLLInitByStartup+0x6a>
 800051e:	b500      	push	{lr}
 8000520:	b081      	sub	sp, #4
 8000522:	4780      	blx	r0
 8000524:	b001      	add	sp, #4
 8000526:	bd00      	pop	{pc}

08000528 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000528:	e7fe      	b.n	8000528 <VADC0_G0_3_IRQHandler>

0800052a <VADC0_G0_3_IRQHandler_Veneer>:
 800052a:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000a64 <AllowPLLInitByStartup+0x6e>
 800052e:	b500      	push	{lr}
 8000530:	b081      	sub	sp, #4
 8000532:	4780      	blx	r0
 8000534:	b001      	add	sp, #4
 8000536:	bd00      	pop	{pc}

08000538 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000538:	e7fe      	b.n	8000538 <VADC0_G1_0_IRQHandler>

0800053a <VADC0_G1_0_IRQHandler_Veneer>:
 800053a:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000a68 <AllowPLLInitByStartup+0x72>
 800053e:	b500      	push	{lr}
 8000540:	b081      	sub	sp, #4
 8000542:	4780      	blx	r0
 8000544:	b001      	add	sp, #4
 8000546:	bd00      	pop	{pc}

08000548 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000548:	e7fe      	b.n	8000548 <VADC0_G1_1_IRQHandler>

0800054a <VADC0_G1_1_IRQHandler_Veneer>:
 800054a:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000a6c <AllowPLLInitByStartup+0x76>
 800054e:	b500      	push	{lr}
 8000550:	b081      	sub	sp, #4
 8000552:	4780      	blx	r0
 8000554:	b001      	add	sp, #4
 8000556:	bd00      	pop	{pc}

08000558 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000558:	e7fe      	b.n	8000558 <VADC0_G1_2_IRQHandler>

0800055a <VADC0_G1_2_IRQHandler_Veneer>:
 800055a:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000a70 <AllowPLLInitByStartup+0x7a>
 800055e:	b500      	push	{lr}
 8000560:	b081      	sub	sp, #4
 8000562:	4780      	blx	r0
 8000564:	b001      	add	sp, #4
 8000566:	bd00      	pop	{pc}

08000568 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000568:	e7fe      	b.n	8000568 <VADC0_G1_3_IRQHandler>

0800056a <VADC0_G1_3_IRQHandler_Veneer>:
 800056a:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000a74 <AllowPLLInitByStartup+0x7e>
 800056e:	b500      	push	{lr}
 8000570:	b081      	sub	sp, #4
 8000572:	4780      	blx	r0
 8000574:	b001      	add	sp, #4
 8000576:	bd00      	pop	{pc}

08000578 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000578:	e7fe      	b.n	8000578 <VADC0_G2_0_IRQHandler>

0800057a <VADC0_G2_0_IRQHandler_Veneer>:
 800057a:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000a78 <AllowPLLInitByStartup+0x82>
 800057e:	b500      	push	{lr}
 8000580:	b081      	sub	sp, #4
 8000582:	4780      	blx	r0
 8000584:	b001      	add	sp, #4
 8000586:	bd00      	pop	{pc}

08000588 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000588:	e7fe      	b.n	8000588 <VADC0_G2_1_IRQHandler>

0800058a <VADC0_G2_1_IRQHandler_Veneer>:
 800058a:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000a7c <AllowPLLInitByStartup+0x86>
 800058e:	b500      	push	{lr}
 8000590:	b081      	sub	sp, #4
 8000592:	4780      	blx	r0
 8000594:	b001      	add	sp, #4
 8000596:	bd00      	pop	{pc}

08000598 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000598:	e7fe      	b.n	8000598 <VADC0_G2_2_IRQHandler>

0800059a <VADC0_G2_2_IRQHandler_Veneer>:
 800059a:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000a80 <AllowPLLInitByStartup+0x8a>
 800059e:	b500      	push	{lr}
 80005a0:	b081      	sub	sp, #4
 80005a2:	4780      	blx	r0
 80005a4:	b001      	add	sp, #4
 80005a6:	bd00      	pop	{pc}

080005a8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80005a8:	e7fe      	b.n	80005a8 <VADC0_G2_3_IRQHandler>

080005aa <VADC0_G2_3_IRQHandler_Veneer>:
 80005aa:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000a84 <AllowPLLInitByStartup+0x8e>
 80005ae:	b500      	push	{lr}
 80005b0:	b081      	sub	sp, #4
 80005b2:	4780      	blx	r0
 80005b4:	b001      	add	sp, #4
 80005b6:	bd00      	pop	{pc}

080005b8 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80005b8:	e7fe      	b.n	80005b8 <VADC0_G3_0_IRQHandler>

080005ba <VADC0_G3_0_IRQHandler_Veneer>:
 80005ba:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000a88 <AllowPLLInitByStartup+0x92>
 80005be:	b500      	push	{lr}
 80005c0:	b081      	sub	sp, #4
 80005c2:	4780      	blx	r0
 80005c4:	b001      	add	sp, #4
 80005c6:	bd00      	pop	{pc}

080005c8 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80005c8:	e7fe      	b.n	80005c8 <VADC0_G3_1_IRQHandler>

080005ca <VADC0_G3_1_IRQHandler_Veneer>:
 80005ca:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000a8c <AllowPLLInitByStartup+0x96>
 80005ce:	b500      	push	{lr}
 80005d0:	b081      	sub	sp, #4
 80005d2:	4780      	blx	r0
 80005d4:	b001      	add	sp, #4
 80005d6:	bd00      	pop	{pc}

080005d8 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80005d8:	e7fe      	b.n	80005d8 <VADC0_G3_2_IRQHandler>

080005da <VADC0_G3_2_IRQHandler_Veneer>:
 80005da:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000a90 <AllowPLLInitByStartup+0x9a>
 80005de:	b500      	push	{lr}
 80005e0:	b081      	sub	sp, #4
 80005e2:	4780      	blx	r0
 80005e4:	b001      	add	sp, #4
 80005e6:	bd00      	pop	{pc}

080005e8 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80005e8:	e7fe      	b.n	80005e8 <VADC0_G3_3_IRQHandler>

080005ea <VADC0_G3_3_IRQHandler_Veneer>:
 80005ea:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000a94 <AllowPLLInitByStartup+0x9e>
 80005ee:	b500      	push	{lr}
 80005f0:	b081      	sub	sp, #4
 80005f2:	4780      	blx	r0
 80005f4:	b001      	add	sp, #4
 80005f6:	bd00      	pop	{pc}

080005f8 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80005f8:	e7fe      	b.n	80005f8 <DSD0_0_IRQHandler>

080005fa <DSD0_0_IRQHandler_Veneer>:
 80005fa:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000a98 <AllowPLLInitByStartup+0xa2>
 80005fe:	b500      	push	{lr}
 8000600:	b081      	sub	sp, #4
 8000602:	4780      	blx	r0
 8000604:	b001      	add	sp, #4
 8000606:	bd00      	pop	{pc}

08000608 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000608:	e7fe      	b.n	8000608 <DSD0_1_IRQHandler>

0800060a <DSD0_1_IRQHandler_Veneer>:
 800060a:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000a9c <AllowPLLInitByStartup+0xa6>
 800060e:	b500      	push	{lr}
 8000610:	b081      	sub	sp, #4
 8000612:	4780      	blx	r0
 8000614:	b001      	add	sp, #4
 8000616:	bd00      	pop	{pc}

08000618 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000618:	e7fe      	b.n	8000618 <DSD0_2_IRQHandler>

0800061a <DSD0_2_IRQHandler_Veneer>:
 800061a:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000aa0 <AllowPLLInitByStartup+0xaa>
 800061e:	b500      	push	{lr}
 8000620:	b081      	sub	sp, #4
 8000622:	4780      	blx	r0
 8000624:	b001      	add	sp, #4
 8000626:	bd00      	pop	{pc}

08000628 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000628:	e7fe      	b.n	8000628 <DSD0_3_IRQHandler>

0800062a <DSD0_3_IRQHandler_Veneer>:
 800062a:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000aa4 <AllowPLLInitByStartup+0xae>
 800062e:	b500      	push	{lr}
 8000630:	b081      	sub	sp, #4
 8000632:	4780      	blx	r0
 8000634:	b001      	add	sp, #4
 8000636:	bd00      	pop	{pc}

08000638 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000638:	e7fe      	b.n	8000638 <DSD0_4_IRQHandler>

0800063a <DSD0_4_IRQHandler_Veneer>:
 800063a:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000aa8 <AllowPLLInitByStartup+0xb2>
 800063e:	b500      	push	{lr}
 8000640:	b081      	sub	sp, #4
 8000642:	4780      	blx	r0
 8000644:	b001      	add	sp, #4
 8000646:	bd00      	pop	{pc}

08000648 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000648:	e7fe      	b.n	8000648 <DSD0_5_IRQHandler>

0800064a <DSD0_5_IRQHandler_Veneer>:
 800064a:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000aac <AllowPLLInitByStartup+0xb6>
 800064e:	b500      	push	{lr}
 8000650:	b081      	sub	sp, #4
 8000652:	4780      	blx	r0
 8000654:	b001      	add	sp, #4
 8000656:	bd00      	pop	{pc}

08000658 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000658:	e7fe      	b.n	8000658 <DSD0_6_IRQHandler>

0800065a <DSD0_6_IRQHandler_Veneer>:
 800065a:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000ab0 <AllowPLLInitByStartup+0xba>
 800065e:	b500      	push	{lr}
 8000660:	b081      	sub	sp, #4
 8000662:	4780      	blx	r0
 8000664:	b001      	add	sp, #4
 8000666:	bd00      	pop	{pc}

08000668 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000668:	e7fe      	b.n	8000668 <DSD0_7_IRQHandler>

0800066a <DSD0_7_IRQHandler_Veneer>:
 800066a:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000ab4 <AllowPLLInitByStartup+0xbe>
 800066e:	b500      	push	{lr}
 8000670:	b081      	sub	sp, #4
 8000672:	4780      	blx	r0
 8000674:	b001      	add	sp, #4
 8000676:	bd00      	pop	{pc}

08000678 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000678:	e7fe      	b.n	8000678 <DAC0_0_IRQHandler>

0800067a <DAC0_0_IRQHandler_Veneer>:
 800067a:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000ab8 <AllowPLLInitByStartup+0xc2>
 800067e:	b500      	push	{lr}
 8000680:	b081      	sub	sp, #4
 8000682:	4780      	blx	r0
 8000684:	b001      	add	sp, #4
 8000686:	bd00      	pop	{pc}

08000688 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000688:	e7fe      	b.n	8000688 <DAC0_1_IRQHandler>

0800068a <DAC0_1_IRQHandler_Veneer>:
 800068a:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000abc <AllowPLLInitByStartup+0xc6>
 800068e:	b500      	push	{lr}
 8000690:	b081      	sub	sp, #4
 8000692:	4780      	blx	r0
 8000694:	b001      	add	sp, #4
 8000696:	bd00      	pop	{pc}

08000698 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000698:	e7fe      	b.n	8000698 <CCU40_0_IRQHandler>

0800069a <CCU40_0_IRQHandler_Veneer>:
 800069a:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000ac0 <AllowPLLInitByStartup+0xca>
 800069e:	b500      	push	{lr}
 80006a0:	b081      	sub	sp, #4
 80006a2:	4780      	blx	r0
 80006a4:	b001      	add	sp, #4
 80006a6:	bd00      	pop	{pc}

080006a8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80006a8:	e7fe      	b.n	80006a8 <CCU40_1_IRQHandler>

080006aa <CCU40_1_IRQHandler_Veneer>:
 80006aa:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000ac4 <AllowPLLInitByStartup+0xce>
 80006ae:	b500      	push	{lr}
 80006b0:	b081      	sub	sp, #4
 80006b2:	4780      	blx	r0
 80006b4:	b001      	add	sp, #4
 80006b6:	bd00      	pop	{pc}

080006b8 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80006b8:	e7fe      	b.n	80006b8 <CCU40_2_IRQHandler>

080006ba <CCU40_2_IRQHandler_Veneer>:
 80006ba:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000ac8 <AllowPLLInitByStartup+0xd2>
 80006be:	b500      	push	{lr}
 80006c0:	b081      	sub	sp, #4
 80006c2:	4780      	blx	r0
 80006c4:	b001      	add	sp, #4
 80006c6:	bd00      	pop	{pc}

080006c8 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80006c8:	e7fe      	b.n	80006c8 <CCU40_3_IRQHandler>

080006ca <CCU40_3_IRQHandler_Veneer>:
 80006ca:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000acc <AllowPLLInitByStartup+0xd6>
 80006ce:	b500      	push	{lr}
 80006d0:	b081      	sub	sp, #4
 80006d2:	4780      	blx	r0
 80006d4:	b001      	add	sp, #4
 80006d6:	bd00      	pop	{pc}

080006d8 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80006d8:	e7fe      	b.n	80006d8 <CCU41_0_IRQHandler>

080006da <CCU41_0_IRQHandler_Veneer>:
 80006da:	48fd      	ldr	r0, [pc, #1012]	; (8000ad0 <AllowPLLInitByStartup+0xda>)
 80006dc:	b500      	push	{lr}
 80006de:	b081      	sub	sp, #4
 80006e0:	4780      	blx	r0
 80006e2:	b001      	add	sp, #4
 80006e4:	bd00      	pop	{pc}

080006e6 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 80006e6:	e7fe      	b.n	80006e6 <CCU41_1_IRQHandler>

080006e8 <CCU41_1_IRQHandler_Veneer>:
 80006e8:	48fa      	ldr	r0, [pc, #1000]	; (8000ad4 <AllowPLLInitByStartup+0xde>)
 80006ea:	b500      	push	{lr}
 80006ec:	b081      	sub	sp, #4
 80006ee:	4780      	blx	r0
 80006f0:	b001      	add	sp, #4
 80006f2:	bd00      	pop	{pc}

080006f4 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 80006f4:	e7fe      	b.n	80006f4 <CCU41_2_IRQHandler>

080006f6 <CCU41_2_IRQHandler_Veneer>:
 80006f6:	48f8      	ldr	r0, [pc, #992]	; (8000ad8 <AllowPLLInitByStartup+0xe2>)
 80006f8:	b500      	push	{lr}
 80006fa:	b081      	sub	sp, #4
 80006fc:	4780      	blx	r0
 80006fe:	b001      	add	sp, #4
 8000700:	bd00      	pop	{pc}

08000702 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000702:	e7fe      	b.n	8000702 <CCU41_3_IRQHandler>

08000704 <CCU41_3_IRQHandler_Veneer>:
 8000704:	48f5      	ldr	r0, [pc, #980]	; (8000adc <AllowPLLInitByStartup+0xe6>)
 8000706:	b500      	push	{lr}
 8000708:	b081      	sub	sp, #4
 800070a:	4780      	blx	r0
 800070c:	b001      	add	sp, #4
 800070e:	bd00      	pop	{pc}

08000710 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000710:	e7fe      	b.n	8000710 <CCU42_0_IRQHandler>

08000712 <CCU42_0_IRQHandler_Veneer>:
 8000712:	48f3      	ldr	r0, [pc, #972]	; (8000ae0 <AllowPLLInitByStartup+0xea>)
 8000714:	b500      	push	{lr}
 8000716:	b081      	sub	sp, #4
 8000718:	4780      	blx	r0
 800071a:	b001      	add	sp, #4
 800071c:	bd00      	pop	{pc}

0800071e <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800071e:	e7fe      	b.n	800071e <CCU42_1_IRQHandler>

08000720 <CCU42_1_IRQHandler_Veneer>:
 8000720:	48f0      	ldr	r0, [pc, #960]	; (8000ae4 <AllowPLLInitByStartup+0xee>)
 8000722:	b500      	push	{lr}
 8000724:	b081      	sub	sp, #4
 8000726:	4780      	blx	r0
 8000728:	b001      	add	sp, #4
 800072a:	bd00      	pop	{pc}

0800072c <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800072c:	e7fe      	b.n	800072c <CCU42_2_IRQHandler>

0800072e <CCU42_2_IRQHandler_Veneer>:
 800072e:	48ee      	ldr	r0, [pc, #952]	; (8000ae8 <AllowPLLInitByStartup+0xf2>)
 8000730:	b500      	push	{lr}
 8000732:	b081      	sub	sp, #4
 8000734:	4780      	blx	r0
 8000736:	b001      	add	sp, #4
 8000738:	bd00      	pop	{pc}

0800073a <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800073a:	e7fe      	b.n	800073a <CCU42_3_IRQHandler>

0800073c <CCU42_3_IRQHandler_Veneer>:
 800073c:	48eb      	ldr	r0, [pc, #940]	; (8000aec <AllowPLLInitByStartup+0xf6>)
 800073e:	b500      	push	{lr}
 8000740:	b081      	sub	sp, #4
 8000742:	4780      	blx	r0
 8000744:	b001      	add	sp, #4
 8000746:	bd00      	pop	{pc}

08000748 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000748:	e7fe      	b.n	8000748 <CCU43_0_IRQHandler>

0800074a <CCU43_0_IRQHandler_Veneer>:
 800074a:	48e9      	ldr	r0, [pc, #932]	; (8000af0 <AllowPLLInitByStartup+0xfa>)
 800074c:	b500      	push	{lr}
 800074e:	b081      	sub	sp, #4
 8000750:	4780      	blx	r0
 8000752:	b001      	add	sp, #4
 8000754:	bd00      	pop	{pc}

08000756 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000756:	e7fe      	b.n	8000756 <CCU43_1_IRQHandler>

08000758 <CCU43_1_IRQHandler_Veneer>:
 8000758:	48e6      	ldr	r0, [pc, #920]	; (8000af4 <AllowPLLInitByStartup+0xfe>)
 800075a:	b500      	push	{lr}
 800075c:	b081      	sub	sp, #4
 800075e:	4780      	blx	r0
 8000760:	b001      	add	sp, #4
 8000762:	bd00      	pop	{pc}

08000764 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000764:	e7fe      	b.n	8000764 <CCU43_2_IRQHandler>

08000766 <CCU43_2_IRQHandler_Veneer>:
 8000766:	48e4      	ldr	r0, [pc, #912]	; (8000af8 <AllowPLLInitByStartup+0x102>)
 8000768:	b500      	push	{lr}
 800076a:	b081      	sub	sp, #4
 800076c:	4780      	blx	r0
 800076e:	b001      	add	sp, #4
 8000770:	bd00      	pop	{pc}

08000772 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000772:	e7fe      	b.n	8000772 <CCU43_3_IRQHandler>

08000774 <CCU43_3_IRQHandler_Veneer>:
 8000774:	48e1      	ldr	r0, [pc, #900]	; (8000afc <AllowPLLInitByStartup+0x106>)
 8000776:	b500      	push	{lr}
 8000778:	b081      	sub	sp, #4
 800077a:	4780      	blx	r0
 800077c:	b001      	add	sp, #4
 800077e:	bd00      	pop	{pc}

08000780 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000780:	e7fe      	b.n	8000780 <CCU80_0_IRQHandler>

08000782 <CCU80_0_IRQHandler_Veneer>:
 8000782:	48df      	ldr	r0, [pc, #892]	; (8000b00 <AllowPLLInitByStartup+0x10a>)
 8000784:	b500      	push	{lr}
 8000786:	b081      	sub	sp, #4
 8000788:	4780      	blx	r0
 800078a:	b001      	add	sp, #4
 800078c:	bd00      	pop	{pc}

0800078e <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 800078e:	e7fe      	b.n	800078e <CCU80_1_IRQHandler>

08000790 <CCU80_1_IRQHandler_Veneer>:
 8000790:	48dc      	ldr	r0, [pc, #880]	; (8000b04 <AllowPLLInitByStartup+0x10e>)
 8000792:	b500      	push	{lr}
 8000794:	b081      	sub	sp, #4
 8000796:	4780      	blx	r0
 8000798:	b001      	add	sp, #4
 800079a:	bd00      	pop	{pc}

0800079c <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 800079c:	e7fe      	b.n	800079c <CCU80_2_IRQHandler>

0800079e <CCU80_2_IRQHandler_Veneer>:
 800079e:	48da      	ldr	r0, [pc, #872]	; (8000b08 <AllowPLLInitByStartup+0x112>)
 80007a0:	b500      	push	{lr}
 80007a2:	b081      	sub	sp, #4
 80007a4:	4780      	blx	r0
 80007a6:	b001      	add	sp, #4
 80007a8:	bd00      	pop	{pc}

080007aa <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80007aa:	e7fe      	b.n	80007aa <CCU80_3_IRQHandler>

080007ac <CCU80_3_IRQHandler_Veneer>:
 80007ac:	48d7      	ldr	r0, [pc, #860]	; (8000b0c <AllowPLLInitByStartup+0x116>)
 80007ae:	b500      	push	{lr}
 80007b0:	b081      	sub	sp, #4
 80007b2:	4780      	blx	r0
 80007b4:	b001      	add	sp, #4
 80007b6:	bd00      	pop	{pc}

080007b8 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80007b8:	e7fe      	b.n	80007b8 <CCU81_0_IRQHandler>

080007ba <CCU81_0_IRQHandler_Veneer>:
 80007ba:	48d5      	ldr	r0, [pc, #852]	; (8000b10 <AllowPLLInitByStartup+0x11a>)
 80007bc:	b500      	push	{lr}
 80007be:	b081      	sub	sp, #4
 80007c0:	4780      	blx	r0
 80007c2:	b001      	add	sp, #4
 80007c4:	bd00      	pop	{pc}

080007c6 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80007c6:	e7fe      	b.n	80007c6 <CCU81_1_IRQHandler>

080007c8 <CCU81_1_IRQHandler_Veneer>:
 80007c8:	48d2      	ldr	r0, [pc, #840]	; (8000b14 <AllowPLLInitByStartup+0x11e>)
 80007ca:	b500      	push	{lr}
 80007cc:	b081      	sub	sp, #4
 80007ce:	4780      	blx	r0
 80007d0:	b001      	add	sp, #4
 80007d2:	bd00      	pop	{pc}

080007d4 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 80007d4:	e7fe      	b.n	80007d4 <CCU81_2_IRQHandler>

080007d6 <CCU81_2_IRQHandler_Veneer>:
 80007d6:	48d0      	ldr	r0, [pc, #832]	; (8000b18 <AllowPLLInitByStartup+0x122>)
 80007d8:	b500      	push	{lr}
 80007da:	b081      	sub	sp, #4
 80007dc:	4780      	blx	r0
 80007de:	b001      	add	sp, #4
 80007e0:	bd00      	pop	{pc}

080007e2 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 80007e2:	e7fe      	b.n	80007e2 <CCU81_3_IRQHandler>

080007e4 <CCU81_3_IRQHandler_Veneer>:
 80007e4:	48cd      	ldr	r0, [pc, #820]	; (8000b1c <AllowPLLInitByStartup+0x126>)
 80007e6:	b500      	push	{lr}
 80007e8:	b081      	sub	sp, #4
 80007ea:	4780      	blx	r0
 80007ec:	b001      	add	sp, #4
 80007ee:	bd00      	pop	{pc}

080007f0 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 80007f0:	e7fe      	b.n	80007f0 <POSIF0_0_IRQHandler>

080007f2 <POSIF0_0_IRQHandler_Veneer>:
 80007f2:	48cb      	ldr	r0, [pc, #812]	; (8000b20 <AllowPLLInitByStartup+0x12a>)
 80007f4:	b500      	push	{lr}
 80007f6:	b081      	sub	sp, #4
 80007f8:	4780      	blx	r0
 80007fa:	b001      	add	sp, #4
 80007fc:	bd00      	pop	{pc}

080007fe <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 80007fe:	e7fe      	b.n	80007fe <POSIF0_1_IRQHandler>

08000800 <POSIF0_1_IRQHandler_Veneer>:
 8000800:	48c8      	ldr	r0, [pc, #800]	; (8000b24 <AllowPLLInitByStartup+0x12e>)
 8000802:	b500      	push	{lr}
 8000804:	b081      	sub	sp, #4
 8000806:	4780      	blx	r0
 8000808:	b001      	add	sp, #4
 800080a:	bd00      	pop	{pc}

0800080c <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800080c:	e7fe      	b.n	800080c <POSIF1_0_IRQHandler>

0800080e <POSIF1_0_IRQHandler_Veneer>:
 800080e:	48c6      	ldr	r0, [pc, #792]	; (8000b28 <AllowPLLInitByStartup+0x132>)
 8000810:	b500      	push	{lr}
 8000812:	b081      	sub	sp, #4
 8000814:	4780      	blx	r0
 8000816:	b001      	add	sp, #4
 8000818:	bd00      	pop	{pc}

0800081a <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800081a:	e7fe      	b.n	800081a <POSIF1_1_IRQHandler>

0800081c <POSIF1_1_IRQHandler_Veneer>:
 800081c:	48c3      	ldr	r0, [pc, #780]	; (8000b2c <AllowPLLInitByStartup+0x136>)
 800081e:	b500      	push	{lr}
 8000820:	b081      	sub	sp, #4
 8000822:	4780      	blx	r0
 8000824:	b001      	add	sp, #4
 8000826:	bd00      	pop	{pc}

08000828 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000828:	e7fe      	b.n	8000828 <CAN0_0_IRQHandler>

0800082a <CAN0_0_IRQHandler_Veneer>:
 800082a:	48c1      	ldr	r0, [pc, #772]	; (8000b30 <AllowPLLInitByStartup+0x13a>)
 800082c:	b500      	push	{lr}
 800082e:	b081      	sub	sp, #4
 8000830:	4780      	blx	r0
 8000832:	b001      	add	sp, #4
 8000834:	bd00      	pop	{pc}

08000836 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000836:	e7fe      	b.n	8000836 <CAN0_1_IRQHandler>

08000838 <CAN0_1_IRQHandler_Veneer>:
 8000838:	48be      	ldr	r0, [pc, #760]	; (8000b34 <AllowPLLInitByStartup+0x13e>)
 800083a:	b500      	push	{lr}
 800083c:	b081      	sub	sp, #4
 800083e:	4780      	blx	r0
 8000840:	b001      	add	sp, #4
 8000842:	bd00      	pop	{pc}

08000844 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000844:	e7fe      	b.n	8000844 <CAN0_2_IRQHandler>

08000846 <CAN0_2_IRQHandler_Veneer>:
 8000846:	48bc      	ldr	r0, [pc, #752]	; (8000b38 <AllowPLLInitByStartup+0x142>)
 8000848:	b500      	push	{lr}
 800084a:	b081      	sub	sp, #4
 800084c:	4780      	blx	r0
 800084e:	b001      	add	sp, #4
 8000850:	bd00      	pop	{pc}

08000852 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000852:	e7fe      	b.n	8000852 <CAN0_3_IRQHandler>

08000854 <CAN0_3_IRQHandler_Veneer>:
 8000854:	48b9      	ldr	r0, [pc, #740]	; (8000b3c <AllowPLLInitByStartup+0x146>)
 8000856:	b500      	push	{lr}
 8000858:	b081      	sub	sp, #4
 800085a:	4780      	blx	r0
 800085c:	b001      	add	sp, #4
 800085e:	bd00      	pop	{pc}

08000860 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000860:	e7fe      	b.n	8000860 <CAN0_4_IRQHandler>

08000862 <CAN0_4_IRQHandler_Veneer>:
 8000862:	48b7      	ldr	r0, [pc, #732]	; (8000b40 <AllowPLLInitByStartup+0x14a>)
 8000864:	b500      	push	{lr}
 8000866:	b081      	sub	sp, #4
 8000868:	4780      	blx	r0
 800086a:	b001      	add	sp, #4
 800086c:	bd00      	pop	{pc}

0800086e <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800086e:	e7fe      	b.n	800086e <CAN0_5_IRQHandler>

08000870 <CAN0_5_IRQHandler_Veneer>:
 8000870:	48b4      	ldr	r0, [pc, #720]	; (8000b44 <AllowPLLInitByStartup+0x14e>)
 8000872:	b500      	push	{lr}
 8000874:	b081      	sub	sp, #4
 8000876:	4780      	blx	r0
 8000878:	b001      	add	sp, #4
 800087a:	bd00      	pop	{pc}

0800087c <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 800087c:	e7fe      	b.n	800087c <CAN0_6_IRQHandler>

0800087e <CAN0_6_IRQHandler_Veneer>:
 800087e:	48b2      	ldr	r0, [pc, #712]	; (8000b48 <AllowPLLInitByStartup+0x152>)
 8000880:	b500      	push	{lr}
 8000882:	b081      	sub	sp, #4
 8000884:	4780      	blx	r0
 8000886:	b001      	add	sp, #4
 8000888:	bd00      	pop	{pc}

0800088a <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 800088a:	e7fe      	b.n	800088a <CAN0_7_IRQHandler>

0800088c <CAN0_7_IRQHandler_Veneer>:
 800088c:	48af      	ldr	r0, [pc, #700]	; (8000b4c <AllowPLLInitByStartup+0x156>)
 800088e:	b500      	push	{lr}
 8000890:	b081      	sub	sp, #4
 8000892:	4780      	blx	r0
 8000894:	b001      	add	sp, #4
 8000896:	bd00      	pop	{pc}

08000898 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000898:	e7fe      	b.n	8000898 <USIC0_0_IRQHandler>

0800089a <USIC0_0_IRQHandler_Veneer>:
 800089a:	48ad      	ldr	r0, [pc, #692]	; (8000b50 <AllowPLLInitByStartup+0x15a>)
 800089c:	b500      	push	{lr}
 800089e:	b081      	sub	sp, #4
 80008a0:	4780      	blx	r0
 80008a2:	b001      	add	sp, #4
 80008a4:	bd00      	pop	{pc}

080008a6 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80008a6:	e7fe      	b.n	80008a6 <USIC0_1_IRQHandler>

080008a8 <USIC0_1_IRQHandler_Veneer>:
 80008a8:	48aa      	ldr	r0, [pc, #680]	; (8000b54 <AllowPLLInitByStartup+0x15e>)
 80008aa:	b500      	push	{lr}
 80008ac:	b081      	sub	sp, #4
 80008ae:	4780      	blx	r0
 80008b0:	b001      	add	sp, #4
 80008b2:	bd00      	pop	{pc}

080008b4 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80008b4:	e7fe      	b.n	80008b4 <USIC0_2_IRQHandler>

080008b6 <USIC0_2_IRQHandler_Veneer>:
 80008b6:	48a8      	ldr	r0, [pc, #672]	; (8000b58 <AllowPLLInitByStartup+0x162>)
 80008b8:	b500      	push	{lr}
 80008ba:	b081      	sub	sp, #4
 80008bc:	4780      	blx	r0
 80008be:	b001      	add	sp, #4
 80008c0:	bd00      	pop	{pc}

080008c2 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80008c2:	e7fe      	b.n	80008c2 <USIC0_3_IRQHandler>

080008c4 <USIC0_3_IRQHandler_Veneer>:
 80008c4:	48a5      	ldr	r0, [pc, #660]	; (8000b5c <AllowPLLInitByStartup+0x166>)
 80008c6:	b500      	push	{lr}
 80008c8:	b081      	sub	sp, #4
 80008ca:	4780      	blx	r0
 80008cc:	b001      	add	sp, #4
 80008ce:	bd00      	pop	{pc}

080008d0 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80008d0:	e7fe      	b.n	80008d0 <USIC0_4_IRQHandler>

080008d2 <USIC0_4_IRQHandler_Veneer>:
 80008d2:	48a3      	ldr	r0, [pc, #652]	; (8000b60 <AllowPLLInitByStartup+0x16a>)
 80008d4:	b500      	push	{lr}
 80008d6:	b081      	sub	sp, #4
 80008d8:	4780      	blx	r0
 80008da:	b001      	add	sp, #4
 80008dc:	bd00      	pop	{pc}

080008de <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 80008de:	e7fe      	b.n	80008de <USIC0_5_IRQHandler>

080008e0 <USIC0_5_IRQHandler_Veneer>:
 80008e0:	48a0      	ldr	r0, [pc, #640]	; (8000b64 <AllowPLLInitByStartup+0x16e>)
 80008e2:	b500      	push	{lr}
 80008e4:	b081      	sub	sp, #4
 80008e6:	4780      	blx	r0
 80008e8:	b001      	add	sp, #4
 80008ea:	bd00      	pop	{pc}

080008ec <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 80008ec:	e7fe      	b.n	80008ec <USIC1_0_IRQHandler>

080008ee <USIC1_0_IRQHandler_Veneer>:
 80008ee:	489e      	ldr	r0, [pc, #632]	; (8000b68 <AllowPLLInitByStartup+0x172>)
 80008f0:	b500      	push	{lr}
 80008f2:	b081      	sub	sp, #4
 80008f4:	4780      	blx	r0
 80008f6:	b001      	add	sp, #4
 80008f8:	bd00      	pop	{pc}

080008fa <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 80008fa:	e7fe      	b.n	80008fa <USIC1_1_IRQHandler>

080008fc <USIC1_1_IRQHandler_Veneer>:
 80008fc:	489b      	ldr	r0, [pc, #620]	; (8000b6c <AllowPLLInitByStartup+0x176>)
 80008fe:	b500      	push	{lr}
 8000900:	b081      	sub	sp, #4
 8000902:	4780      	blx	r0
 8000904:	b001      	add	sp, #4
 8000906:	bd00      	pop	{pc}

08000908 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000908:	e7fe      	b.n	8000908 <USIC1_2_IRQHandler>

0800090a <USIC1_2_IRQHandler_Veneer>:
 800090a:	4899      	ldr	r0, [pc, #612]	; (8000b70 <AllowPLLInitByStartup+0x17a>)
 800090c:	b500      	push	{lr}
 800090e:	b081      	sub	sp, #4
 8000910:	4780      	blx	r0
 8000912:	b001      	add	sp, #4
 8000914:	bd00      	pop	{pc}

08000916 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000916:	e7fe      	b.n	8000916 <USIC1_3_IRQHandler>

08000918 <USIC1_3_IRQHandler_Veneer>:
 8000918:	4896      	ldr	r0, [pc, #600]	; (8000b74 <AllowPLLInitByStartup+0x17e>)
 800091a:	b500      	push	{lr}
 800091c:	b081      	sub	sp, #4
 800091e:	4780      	blx	r0
 8000920:	b001      	add	sp, #4
 8000922:	bd00      	pop	{pc}

08000924 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000924:	e7fe      	b.n	8000924 <USIC1_4_IRQHandler>

08000926 <USIC1_4_IRQHandler_Veneer>:
 8000926:	4894      	ldr	r0, [pc, #592]	; (8000b78 <AllowPLLInitByStartup+0x182>)
 8000928:	b500      	push	{lr}
 800092a:	b081      	sub	sp, #4
 800092c:	4780      	blx	r0
 800092e:	b001      	add	sp, #4
 8000930:	bd00      	pop	{pc}

08000932 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000932:	e7fe      	b.n	8000932 <USIC1_5_IRQHandler>

08000934 <USIC1_5_IRQHandler_Veneer>:
 8000934:	4891      	ldr	r0, [pc, #580]	; (8000b7c <AllowPLLInitByStartup+0x186>)
 8000936:	b500      	push	{lr}
 8000938:	b081      	sub	sp, #4
 800093a:	4780      	blx	r0
 800093c:	b001      	add	sp, #4
 800093e:	bd00      	pop	{pc}

08000940 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000940:	e7fe      	b.n	8000940 <USIC2_0_IRQHandler>

08000942 <USIC2_0_IRQHandler_Veneer>:
 8000942:	488f      	ldr	r0, [pc, #572]	; (8000b80 <AllowPLLInitByStartup+0x18a>)
 8000944:	b500      	push	{lr}
 8000946:	b081      	sub	sp, #4
 8000948:	4780      	blx	r0
 800094a:	b001      	add	sp, #4
 800094c:	bd00      	pop	{pc}

0800094e <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800094e:	e7fe      	b.n	800094e <USIC2_1_IRQHandler>

08000950 <USIC2_1_IRQHandler_Veneer>:
 8000950:	488c      	ldr	r0, [pc, #560]	; (8000b84 <AllowPLLInitByStartup+0x18e>)
 8000952:	b500      	push	{lr}
 8000954:	b081      	sub	sp, #4
 8000956:	4780      	blx	r0
 8000958:	b001      	add	sp, #4
 800095a:	bd00      	pop	{pc}

0800095c <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800095c:	e7fe      	b.n	800095c <USIC2_2_IRQHandler>

0800095e <USIC2_2_IRQHandler_Veneer>:
 800095e:	488a      	ldr	r0, [pc, #552]	; (8000b88 <AllowPLLInitByStartup+0x192>)
 8000960:	b500      	push	{lr}
 8000962:	b081      	sub	sp, #4
 8000964:	4780      	blx	r0
 8000966:	b001      	add	sp, #4
 8000968:	bd00      	pop	{pc}

0800096a <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 800096a:	e7fe      	b.n	800096a <USIC2_3_IRQHandler>

0800096c <USIC2_3_IRQHandler_Veneer>:
 800096c:	4887      	ldr	r0, [pc, #540]	; (8000b8c <AllowPLLInitByStartup+0x196>)
 800096e:	b500      	push	{lr}
 8000970:	b081      	sub	sp, #4
 8000972:	4780      	blx	r0
 8000974:	b001      	add	sp, #4
 8000976:	bd00      	pop	{pc}

08000978 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000978:	e7fe      	b.n	8000978 <USIC2_4_IRQHandler>

0800097a <USIC2_4_IRQHandler_Veneer>:
 800097a:	4885      	ldr	r0, [pc, #532]	; (8000b90 <AllowPLLInitByStartup+0x19a>)
 800097c:	b500      	push	{lr}
 800097e:	b081      	sub	sp, #4
 8000980:	4780      	blx	r0
 8000982:	b001      	add	sp, #4
 8000984:	bd00      	pop	{pc}

08000986 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000986:	e7fe      	b.n	8000986 <USIC2_5_IRQHandler>

08000988 <USIC2_5_IRQHandler_Veneer>:
 8000988:	4882      	ldr	r0, [pc, #520]	; (8000b94 <AllowPLLInitByStartup+0x19e>)
 800098a:	b500      	push	{lr}
 800098c:	b081      	sub	sp, #4
 800098e:	4780      	blx	r0
 8000990:	b001      	add	sp, #4
 8000992:	bd00      	pop	{pc}

08000994 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000994:	e7fe      	b.n	8000994 <LEDTS0_0_IRQHandler>

08000996 <LEDTS0_0_IRQHandler_Veneer>:
 8000996:	4880      	ldr	r0, [pc, #512]	; (8000b98 <AllowPLLInitByStartup+0x1a2>)
 8000998:	b500      	push	{lr}
 800099a:	b081      	sub	sp, #4
 800099c:	4780      	blx	r0
 800099e:	b001      	add	sp, #4
 80009a0:	bd00      	pop	{pc}

080009a2 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80009a2:	e7fe      	b.n	80009a2 <FCE0_0_IRQHandler>

080009a4 <FCE0_0_IRQHandler_Veneer>:
 80009a4:	487d      	ldr	r0, [pc, #500]	; (8000b9c <AllowPLLInitByStartup+0x1a6>)
 80009a6:	b500      	push	{lr}
 80009a8:	b081      	sub	sp, #4
 80009aa:	4780      	blx	r0
 80009ac:	b001      	add	sp, #4
 80009ae:	bd00      	pop	{pc}

080009b0 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80009b0:	e7fe      	b.n	80009b0 <GPDMA0_0_IRQHandler>

080009b2 <GPDMA0_0_IRQHandler_Veneer>:
 80009b2:	487b      	ldr	r0, [pc, #492]	; (8000ba0 <AllowPLLInitByStartup+0x1aa>)
 80009b4:	b500      	push	{lr}
 80009b6:	b081      	sub	sp, #4
 80009b8:	4780      	blx	r0
 80009ba:	b001      	add	sp, #4
 80009bc:	bd00      	pop	{pc}

080009be <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80009be:	e7fe      	b.n	80009be <SDMMC0_0_IRQHandler>

080009c0 <SDMMC0_0_IRQHandler_Veneer>:
 80009c0:	4878      	ldr	r0, [pc, #480]	; (8000ba4 <AllowPLLInitByStartup+0x1ae>)
 80009c2:	b500      	push	{lr}
 80009c4:	b081      	sub	sp, #4
 80009c6:	4780      	blx	r0
 80009c8:	b001      	add	sp, #4
 80009ca:	bd00      	pop	{pc}

080009cc <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 80009cc:	e7fe      	b.n	80009cc <USB0_0_IRQHandler>

080009ce <USB0_0_IRQHandler_Veneer>:
 80009ce:	4876      	ldr	r0, [pc, #472]	; (8000ba8 <AllowPLLInitByStartup+0x1b2>)
 80009d0:	b500      	push	{lr}
 80009d2:	b081      	sub	sp, #4
 80009d4:	4780      	blx	r0
 80009d6:	b001      	add	sp, #4
 80009d8:	bd00      	pop	{pc}

080009da <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 80009da:	e7fe      	b.n	80009da <ETH0_0_IRQHandler>

080009dc <ETH0_0_IRQHandler_Veneer>:
 80009dc:	4873      	ldr	r0, [pc, #460]	; (8000bac <AllowPLLInitByStartup+0x1b6>)
 80009de:	b500      	push	{lr}
 80009e0:	b081      	sub	sp, #4
 80009e2:	4780      	blx	r0
 80009e4:	b001      	add	sp, #4
 80009e6:	bd00      	pop	{pc}

080009e8 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 80009e8:	e7fe      	b.n	80009e8 <GPDMA1_0_IRQHandler>

080009ea <GPDMA1_0_IRQHandler_Veneer>:
 80009ea:	4871      	ldr	r0, [pc, #452]	; (8000bb0 <AllowPLLInitByStartup+0x1ba>)
 80009ec:	b500      	push	{lr}
 80009ee:	b081      	sub	sp, #4
 80009f0:	4780      	blx	r0
 80009f2:	b001      	add	sp, #4
 80009f4:	bd00      	pop	{pc}

080009f6 <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 80009f6:	f04f 0001 	mov.w	r0, #1
    BX LR
 80009fa:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80009fc:	08000389 	.word	0x08000389
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000a00:	08000399 	.word	0x08000399
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000a04:	080003a9 	.word	0x080003a9
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000a08:	080003b9 	.word	0x080003b9
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000a0c:	080003c9 	.word	0x080003c9
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000a10:	080003d9 	.word	0x080003d9
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000a14:	080003e9 	.word	0x080003e9
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000a18:	080003f9 	.word	0x080003f9
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000a1c:	08000409 	.word	0x08000409
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000a20:	08000419 	.word	0x08000419
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000a24:	08000429 	.word	0x08000429
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000a28:	08000439 	.word	0x08000439
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000a2c:	08000449 	.word	0x08000449
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000a30:	08000459 	.word	0x08000459
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000a34:	08000469 	.word	0x08000469
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000a38:	08000479 	.word	0x08000479
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000a3c:	08000489 	.word	0x08000489
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000a40:	08000499 	.word	0x08000499
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000a44:	080004a9 	.word	0x080004a9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000a48:	080004b9 	.word	0x080004b9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000a4c:	080004c9 	.word	0x080004c9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000a50:	080004d9 	.word	0x080004d9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000a54:	080004e9 	.word	0x080004e9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000a58:	080004f9 	.word	0x080004f9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000a5c:	08000509 	.word	0x08000509
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000a60:	08000519 	.word	0x08000519
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000a64:	08000529 	.word	0x08000529
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000a68:	08000539 	.word	0x08000539
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000a6c:	08000549 	.word	0x08000549
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000a70:	08000559 	.word	0x08000559
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000a74:	08000569 	.word	0x08000569
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000a78:	08000579 	.word	0x08000579
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000a7c:	08000589 	.word	0x08000589
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000a80:	08000599 	.word	0x08000599
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000a84:	080005a9 	.word	0x080005a9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000a88:	080005b9 	.word	0x080005b9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000a8c:	080005c9 	.word	0x080005c9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000a90:	080005d9 	.word	0x080005d9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000a94:	080005e9 	.word	0x080005e9
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000a98:	080005f9 	.word	0x080005f9
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000a9c:	08000609 	.word	0x08000609
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000aa0:	08000619 	.word	0x08000619
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000aa4:	08000629 	.word	0x08000629
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000aa8:	08000639 	.word	0x08000639
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000aac:	08000649 	.word	0x08000649
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000ab0:	08000659 	.word	0x08000659
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000ab4:	08000669 	.word	0x08000669
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000ab8:	08000679 	.word	0x08000679
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000abc:	08000689 	.word	0x08000689
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000ac0:	08000699 	.word	0x08000699
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000ac4:	080006a9 	.word	0x080006a9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000ac8:	080006b9 	.word	0x080006b9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000acc:	080006c9 	.word	0x080006c9
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000ad0:	080006d9 	.word	0x080006d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000ad4:	080006e7 	.word	0x080006e7
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000ad8:	080006f5 	.word	0x080006f5
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000adc:	08000703 	.word	0x08000703
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000ae0:	08000711 	.word	0x08000711
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000ae4:	0800071f 	.word	0x0800071f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000ae8:	0800072d 	.word	0x0800072d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000aec:	0800073b 	.word	0x0800073b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000af0:	08000749 	.word	0x08000749
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000af4:	08000757 	.word	0x08000757
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000af8:	08000765 	.word	0x08000765
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000afc:	08000773 	.word	0x08000773
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000b00:	08000781 	.word	0x08000781
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000b04:	0800078f 	.word	0x0800078f
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000b08:	0800079d 	.word	0x0800079d
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000b0c:	080007ab 	.word	0x080007ab
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000b10:	080007b9 	.word	0x080007b9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000b14:	080007c7 	.word	0x080007c7
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000b18:	080007d5 	.word	0x080007d5
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000b1c:	080007e3 	.word	0x080007e3
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000b20:	080007f1 	.word	0x080007f1
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000b24:	080007ff 	.word	0x080007ff
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000b28:	0800080d 	.word	0x0800080d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000b2c:	0800081b 	.word	0x0800081b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000b30:	08000829 	.word	0x08000829
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000b34:	08000837 	.word	0x08000837
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000b38:	08000845 	.word	0x08000845
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000b3c:	08000853 	.word	0x08000853
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000b40:	08000861 	.word	0x08000861
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000b44:	0800086f 	.word	0x0800086f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000b48:	0800087d 	.word	0x0800087d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000b4c:	0800088b 	.word	0x0800088b
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000b50:	08000899 	.word	0x08000899
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000b54:	080008a7 	.word	0x080008a7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000b58:	080008b5 	.word	0x080008b5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000b5c:	080008c3 	.word	0x080008c3
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000b60:	080008d1 	.word	0x080008d1
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000b64:	080008df 	.word	0x080008df
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000b68:	080008ed 	.word	0x080008ed
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000b6c:	080008fb 	.word	0x080008fb
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000b70:	08000909 	.word	0x08000909
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000b74:	08000917 	.word	0x08000917
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000b78:	08000925 	.word	0x08000925
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000b7c:	08000933 	.word	0x08000933
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000b80:	08000941 	.word	0x08000941
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000b84:	0800094f 	.word	0x0800094f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000b88:	0800095d 	.word	0x0800095d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000b8c:	0800096b 	.word	0x0800096b
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000b90:	08000979 	.word	0x08000979
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000b94:	08000987 	.word	0x08000987
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000b98:	08000995 	.word	0x08000995
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000b9c:	080009a3 	.word	0x080009a3
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ba0:	080009b1 	.word	0x080009b1
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ba4:	080009bf 	.word	0x080009bf
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ba8:	080009cd 	.word	0x080009cd
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000bac:	080009db 	.word	0x080009db
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000bb0:	080009e9 	.word	0x080009e9

08000bb4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000bba:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000bbe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000bc2:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000bc6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000bca:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000bce:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000bd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000bd6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000bda:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000bde:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000be2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000be6:	6952      	ldr	r2, [r2, #20]
 8000be8:	f022 0208 	bic.w	r2, r2, #8
 8000bec:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bf2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000bf6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000bfa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000bfe:	6852      	ldr	r2, [r2, #4]
 8000c00:	f022 0201 	bic.w	r2, r2, #1
 8000c04:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c0a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000c0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c12:	f103 0314 	add.w	r3, r3, #20
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	f023 030f 	bic.w	r3, r3, #15
 8000c20:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f043 0303 	orr.w	r3, r3, #3
 8000c28:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c2e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c38:	f103 0314 	add.w	r3, r3, #20
 8000c3c:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000c3e:	f000 f8ab 	bl	8000d98 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000c42:	f000 f805 	bl	8000c50 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000c46:	f107 0708 	add.w	r7, r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop

08000c50 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000c56:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000c5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c64:	f040 8089 	bne.w	8000d7a <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000c68:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f003 0304 	and.w	r3, r3, #4
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	f000 8088 	beq.w	8000d8c <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000c7c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c84:	689b      	ldr	r3, [r3, #8]
 8000c86:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000c8a:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000c8e:	f103 0301 	add.w	r3, r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000c94:	f244 7310 	movw	r3, #18192	; 0x4710
 8000c98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000ca2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000ca6:	f103 0301 	add.w	r3, r3, #1
 8000caa:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000cac:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000cba:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000cbe:	f103 0301 	add.w	r3, r3, #1
 8000cc2:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000cc4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000cc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ccc:	68db      	ldr	r3, [r3, #12]
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d028      	beq.n	8000d28 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000cd6:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000cda:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ce4:	68ba      	ldr	r2, [r7, #8]
 8000ce6:	fb02 f303 	mul.w	r3, r2, r3
 8000cea:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000cec:	683a      	ldr	r2, [r7, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8000cf4:	f243 432c 	movw	r3, #13356	; 0x342c
 8000cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cfc:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000cfe:	f243 432c 	movw	r3, #13356	; 0x342c
 8000d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d10:	68db      	ldr	r3, [r3, #12]
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	f103 0301 	add.w	r3, r3, #1
 8000d18:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d1c:	f243 432c 	movw	r3, #13356	; 0x342c
 8000d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	e031      	b.n	8000d8c <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000d28:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000d2c:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000d30:	68fa      	ldr	r2, [r7, #12]
 8000d32:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	fb02 f303 	mul.w	r3, r2, r3
 8000d3c:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000d3e:	683a      	ldr	r2, [r7, #0]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d46:	f243 432c 	movw	r3, #13356	; 0x342c
 8000d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d4e:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000d50:	f243 432c 	movw	r3, #13356	; 0x342c
 8000d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	f103 0301 	add.w	r3, r3, #1
 8000d6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d6e:	f243 432c 	movw	r3, #13356	; 0x342c
 8000d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	e008      	b.n	8000d8c <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000d7a:	f243 432c 	movw	r3, #13356	; 0x342c
 8000d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d82:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000d86:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000d8a:	601a      	str	r2, [r3, #0]
}


}
 8000d8c:	f107 0714 	add.w	r7, r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000d9e:	f7ff fe2a 	bl	80009f6 <AllowPLLInitByStartup>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	f000 8255 	beq.w	8001254 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000daa:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	f04f 0302 	mov.w	r3, #2
 8000db8:	f2c0 0301 	movt	r3, #1
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d00d      	beq.n	8000dde <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000dc2:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dc6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dca:	f244 7210 	movw	r2, #18192	; 0x4710
 8000dce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000dd2:	6852      	ldr	r2, [r2, #4]
 8000dd4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000dd8:	f022 0202 	bic.w	r2, r2, #2
 8000ddc:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000dde:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000de2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d072      	beq.n	8000ed6 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000df0:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000df4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000df8:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000dfc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e00:	6852      	ldr	r2, [r2, #4]
 8000e02:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000e06:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000e08:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e10:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000e14:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e18:	6852      	ldr	r2, [r2, #4]
 8000e1a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000e1e:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000e20:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e28:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e2c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e30:	68d2      	ldr	r2, [r2, #12]
 8000e32:	f022 0201 	bic.w	r2, r2, #1
 8000e36:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000e38:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e3c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e40:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e44:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e48:	6852      	ldr	r2, [r2, #4]
 8000e4a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000e4e:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000e50:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000e54:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e58:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000e5c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000e60:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000e62:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000e66:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e6a:	f04f 0200 	mov.w	r2, #0
 8000e6e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e70:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000e74:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e78:	f04f 0205 	mov.w	r2, #5
 8000e7c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000e7e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000e8c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000e90:	d008      	beq.n	8000ea4 <SystemClockSetup+0x10c>
 8000e92:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000e96:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e9a:	689a      	ldr	r2, [r3, #8]
 8000e9c:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d8ec      	bhi.n	8000e7e <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000ea4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000ea8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000eac:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000eb0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000eb4:	6812      	ldr	r2, [r2, #0]
 8000eb6:	f022 0201 	bic.w	r2, r2, #1
 8000eba:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000ebc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ec0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000eca:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000ece:	d002      	beq.n	8000ed6 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000ed0:	f04f 0300 	mov.w	r3, #0
 8000ed4:	e1c0      	b.n	8001258 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000ed6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eda:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	f040 81b5 	bne.w	8001254 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000eea:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000eee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d00b      	beq.n	8000f14 <SystemClockSetup+0x17c>
 8000efc:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f00:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f04:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000f08:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f0c:	68d2      	ldr	r2, [r2, #12]
 8000f0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f12:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000f14:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f18:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000f1c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000f24:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000f28:	fba3 1302 	umull	r1, r3, r3, r2
 8000f2c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000f30:	f103 33ff 	add.w	r3, r3, #4294967295
 8000f34:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000f36:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f3e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f42:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f46:	6852      	ldr	r2, [r2, #4]
 8000f48:	f042 0201 	orr.w	r2, r2, #1
 8000f4c:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000f4e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f52:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f56:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f5a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f5e:	6852      	ldr	r2, [r2, #4]
 8000f60:	f042 0210 	orr.w	r2, r2, #16
 8000f64:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000f66:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f6a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8000f74:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000f78:	f2c0 1300 	movt	r3, #256	; 0x100
 8000f7c:	430b      	orrs	r3, r1
 8000f7e:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000f80:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f84:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f88:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f8c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f90:	6852      	ldr	r2, [r2, #4]
 8000f92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000f96:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000f98:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fa0:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fa4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fa8:	6852      	ldr	r2, [r2, #4]
 8000faa:	f022 0210 	bic.w	r2, r2, #16
 8000fae:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8000fb0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb8:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fbc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fc0:	6852      	ldr	r2, [r2, #4]
 8000fc2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000fc6:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000fc8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fcc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fd0:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000fd4:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000fd8:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000fda:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fde:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ff0:	f04f 0205 	mov.w	r2, #5
 8000ff4:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8000ff6:	bf00      	nop
 8000ff8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ffc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0304 	and.w	r3, r3, #4
 8001006:	2b00      	cmp	r3, #0
 8001008:	d108      	bne.n	800101c <SystemClockSetup+0x284>
 800100a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800100e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001012:	689a      	ldr	r2, [r3, #8]
 8001014:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001018:	429a      	cmp	r2, r3
 800101a:	d8ed      	bhi.n	8000ff8 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800101c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001020:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001024:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001028:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800102c:	6812      	ldr	r2, [r2, #0]
 800102e:	f022 0201 	bic.w	r2, r2, #1
 8001032:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8001034:	f244 7310 	movw	r3, #18192	; 0x4710
 8001038:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0304 	and.w	r3, r3, #4
 8001042:	2b00      	cmp	r3, #0
 8001044:	d04e      	beq.n	80010e4 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001046:	f244 7310 	movw	r3, #18192	; 0x4710
 800104a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800104e:	f244 7210 	movw	r2, #18192	; 0x4710
 8001052:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001056:	6852      	ldr	r2, [r2, #4]
 8001058:	f022 0201 	bic.w	r2, r2, #1
 800105c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 800105e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001062:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 800106c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001070:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800107a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800107e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8001088:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800108c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001090:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8001094:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001098:	68d2      	ldr	r2, [r2, #12]
 800109a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800109e:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80010a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80010a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010a8:	f244 7210 	movw	r2, #18192	; 0x4710
 80010ac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010b0:	6852      	ldr	r2, [r2, #4]
 80010b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010b6:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80010b8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010bc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010c0:	f240 5245 	movw	r2, #1349	; 0x545
 80010c4:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80010c6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010d4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010dc:	f04f 0205 	mov.w	r2, #5
 80010e0:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010e2:	e002      	b.n	80010ea <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80010e4:	f04f 0300 	mov.w	r3, #0
 80010e8:	e0b6      	b.n	8001258 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80010ea:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	2b63      	cmp	r3, #99	; 0x63
 80010f6:	d8f8      	bhi.n	80010ea <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010f8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001100:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001104:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001108:	6812      	ldr	r2, [r2, #0]
 800110a:	f022 0201 	bic.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001110:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001114:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001118:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001120:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001124:	f2c0 131e 	movt	r3, #286	; 0x11e
 8001128:	fba3 1302 	umull	r1, r3, r3, r2
 800112c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001130:	f103 33ff 	add.w	r3, r3, #4294967295
 8001134:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001136:	f244 7210 	movw	r2, #18192	; 0x4710
 800113a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001144:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001148:	f2c0 1300 	movt	r3, #256	; 0x100
 800114c:	430b      	orrs	r3, r1
 800114e:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001150:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001154:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001158:	f640 421b 	movw	r2, #3099	; 0xc1b
 800115c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800115e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001162:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001170:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001174:	f04f 0205 	mov.w	r2, #5
 8001178:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800117a:	bf00      	nop
 800117c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001180:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	2b63      	cmp	r3, #99	; 0x63
 8001188:	d8f8      	bhi.n	800117c <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800118a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800118e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001192:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001196:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800119a:	6812      	ldr	r2, [r2, #0]
 800119c:	f022 0201 	bic.w	r2, r2, #1
 80011a0:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80011a2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011a6:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80011aa:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80011b2:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80011b6:	f2c0 03be 	movt	r3, #190	; 0xbe
 80011ba:	fba3 1302 	umull	r1, r3, r3, r2
 80011be:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80011c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80011c6:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80011c8:	f244 7210 	movw	r2, #18192	; 0x4710
 80011cc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80011d6:	f644 7301 	movw	r3, #20225	; 0x4f01
 80011da:	f2c0 1300 	movt	r3, #256	; 0x100
 80011de:	430b      	orrs	r3, r1
 80011e0:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80011e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011ea:	f241 3223 	movw	r2, #4899	; 0x1323
 80011ee:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80011f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011f8:	f04f 0200 	mov.w	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011fe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001202:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001206:	f04f 0205 	mov.w	r2, #5
 800120a:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800120c:	bf00      	nop
 800120e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001212:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2b63      	cmp	r3, #99	; 0x63
 800121a:	d8f8      	bhi.n	800120e <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800121c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001220:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001224:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001228:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800122c:	6812      	ldr	r2, [r2, #0]
 800122e:	f022 0201 	bic.w	r2, r2, #1
 8001232:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001234:	f244 7310 	movw	r3, #18192	; 0x4710
 8001238:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800123c:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001240:	f2c0 1203 	movt	r2, #259	; 0x103
 8001244:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8001246:	f244 1360 	movw	r3, #16736	; 0x4160
 800124a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800124e:	f04f 0205 	mov.w	r2, #5
 8001252:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001254:	f04f 0301 	mov.w	r3, #1

}
 8001258:	4618      	mov	r0, r3
 800125a:	f107 0708 	add.w	r7, r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop

08001264 <arm_radix4_butterfly_f32>:
void arm_radix4_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8001264:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001268:	ed2d 8b06 	vpush	{d8-d10}
 800126c:	b08e      	sub	sp, #56	; 0x38
 800126e:	468a      	mov	sl, r1
 8001270:	900c      	str	r0, [sp, #48]	; 0x30
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8001272:	ea4f 0191 	mov.w	r1, r1, lsr #2
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001276:	9c0c      	ldr	r4, [sp, #48]	; 0x30
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8001278:	9302      	str	r3, [sp, #8]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 800127a:	3004      	adds	r0, #4
 800127c:	900b      	str	r0, [sp, #44]	; 0x2c
 800127e:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8001282:	00cf      	lsls	r7, r1, #3
 8001284:	eb04 1601 	add.w	r6, r4, r1, lsl #4
 8001288:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 800128c:	9101      	str	r1, [sp, #4]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 800128e:	3204      	adds	r2, #4
 8001290:	9902      	ldr	r1, [sp, #8]
 8001292:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8001294:	9209      	str	r2, [sp, #36]	; 0x24
 8001296:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8001298:	f8dd b004 	ldr.w	fp, [sp, #4]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 800129c:	1d3d      	adds	r5, r7, #4
 800129e:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 80012a2:	1d31      	adds	r1, r6, #4
 80012a4:	193e      	adds	r6, r7, r4
 80012a6:	9603      	str	r6, [sp, #12]
 80012a8:	1950      	adds	r0, r2, r5
 80012aa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80012ac:	9d02      	ldr	r5, [sp, #8]
 80012ae:	f8cd b010 	str.w	fp, [sp, #16]
 80012b2:	1d1a      	adds	r2, r3, #4
 80012b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80012b6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80012ba:	9703      	str	r7, [sp, #12]
 80012bc:	ea4f 1805 	mov.w	r8, r5, lsl #4
 80012c0:	ea4f 09c5 	mov.w	r9, r5, lsl #3
 80012c4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80012c8:	4635      	mov	r5, r6
 80012ca:	4634      	mov	r4, r6
      i1 = i0 + n2;
      i2 = i1 + n2;
      i3 = i2 + n2;

      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];
 80012cc:	edd3 6a00 	vldr	s13, [r3]

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];

      xcIn = pSrc[(2u * i2)];
      ycIn = pSrc[(2u * i2) + 1u];
 80012d0:	ed91 7a00 	vldr	s14, [r1]

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];
 80012d4:	edd2 7a00 	vldr	s15, [r2]

      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];
 80012d8:	ed90 6a00 	vldr	s12, [r0]
      /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
      i1 = i0 + n2;
      i2 = i1 + n2;
      i3 = i2 + n2;

      xaIn = pSrc[(2u * i0)];
 80012dc:	ed53 2a01 	vldr	s5, [r3, #-4]
      ybIn = pSrc[(2u * i1) + 1u];

      xcIn = pSrc[(2u * i2)];
      ycIn = pSrc[(2u * i2) + 1u];

      xdIn = pSrc[(2u * i3)];
 80012e0:	ed12 4a01 	vldr	s8, [r2, #-4]
      i3 = i2 + n2;

      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];

      xbIn = pSrc[(2u * i1)];
 80012e4:	ed10 3a01 	vldr	s6, [r0, #-4]
      ybIn = pSrc[(2u * i1) + 1u];

      xcIn = pSrc[(2u * i2)];
 80012e8:	ed51 3a01 	vldr	s7, [r1, #-4]
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 80012ec:	ee36 5a27 	vadd.f32	s10, s12, s15
      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 80012f0:	ee36 1a87 	vadd.f32	s2, s13, s14
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 80012f4:	ee73 4a04 	vadd.f32	s9, s6, s8

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 80012f8:	ee72 0aa3 	vadd.f32	s1, s5, s7
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80012fc:	ee31 2a05 	vadd.f32	s4, s2, s10
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001300:	ee30 0aa4 	vadd.f32	s0, s1, s9
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8001304:	ee12 7a10 	vmov	r7, s4
      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /*  index calculation for the coefficients */
      ia2 = ia1 + ia1;
      co2 = pCoef[ia2 * 2u];
 8001308:	ed54 1a01 	vldr	s3, [r4, #-4]
      si2 = pCoef[(ia2 * 2u) + 1u];
 800130c:	edd4 5a00 	vldr	s11, [r4]

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001310:	ee72 3ae3 	vsub.f32	s7, s5, s7
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001314:	ed03 0a01 	vstr	s0, [r3, #-4]
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;
 8001318:	ee36 6a67 	vsub.f32	s12, s12, s15

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 800131c:	f843 7b08 	str.w	r7, [r3], #8
      /* (xa - xc) + (yb - yd) */
      Xb12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc - Xbminusd);
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
 8001320:	ee70 0ae4 	vsub.f32	s1, s1, s9
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
 8001324:	ee31 1a45 	vsub.f32	s2, s2, s10
      si2 = pCoef[(ia2 * 2u) + 1u];

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
 8001328:	ee33 3a44 	vsub.f32	s6, s6, s8
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 800132c:	ee36 4ac7 	vsub.f32	s8, s13, s14
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) + (yb - yd) */
      Xb12C_out = (Xaminusc + Ybminusd);
 8001330:	ee33 0a86 	vadd.f32	s0, s7, s12
      Xd12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yd12C_out = (Xbminusd + Yaminusc);

      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];
 8001334:	edd5 6a00 	vldr	s13, [r5]
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      //Xc12_out -= Yc12C_out * si2;
      p2 = Yc12C_out * si2;
 8001338:	ee21 5a25 	vmul.f32	s10, s2, s11
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
 800133c:	ee60 5aa5 	vmul.f32	s11, s1, s11
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) - (yb - yd) */
      Xd12C_out = (Xaminusc - Ybminusd);
 8001340:	ee33 2ac6 	vsub.f32	s4, s7, s12
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) + (yb - yd) */
      Xb12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc - Xbminusd);
 8001344:	ee74 2a43 	vsub.f32	s5, s8, s6
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) - (yb - yd) */
      Xd12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yd12C_out = (Xbminusd + Yaminusc);
 8001348:	ee73 3a04 	vadd.f32	s7, s6, s8
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
      Yb12_out -= p1;
      Xc12_out += p2;
      Yc12_out -= p3;
 800134c:	ee51 5a21 	vnmls.f32	s11, s2, s3
      /* (xa - xc) - (yb - yd) */
      Xd12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yd12C_out = (Xbminusd + Yaminusc);

      co1 = pCoef[ia1 * 2u];
 8001350:	ed15 3a01 	vldr	s6, [r5, #-4]
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
      si3 = pCoef[(ia3 * 2u) + 1u];
 8001354:	edd6 7a00 	vldr	s15, [r6]
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
 8001358:	ee20 6a26 	vmul.f32	s12, s0, s13
      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
 800135c:	ed56 4a01 	vldr	s9, [r6, #-4]
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
      Yb12_out -= p1;
      Xc12_out += p2;
 8001360:	ee00 5aa1 	vmla.f32	s10, s1, s3
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
      Yb12_out -= p1;
 8001364:	ee12 6a83 	vnmls.f32	s12, s5, s6
      Xd12_out = Xd12C_out * co3;
      Yd12_out = Yd12C_out * co3;
         
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
 8001368:	ee22 4aa6 	vmul.f32	s8, s5, s13
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
 800136c:	ee62 6a27 	vmul.f32	s13, s4, s15

      /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8001370:	ee15 7a90 	vmov	r7, s11
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
 8001374:	ee00 4a03 	vmla.f32	s8, s0, s6
      Yb12_out -= p1;
      Xc12_out += p2;
      Yc12_out -= p3;
      Xd12_out += p4;
      Yd12_out -= p5;
 8001378:	ee53 6aa4 	vnmls.f32	s13, s7, s9
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
 800137c:	ee23 7aa7 	vmul.f32	s14, s7, s15
      Yc12_out -= p3;
      Xd12_out += p4;
      Yd12_out -= p5;

      /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;
 8001380:	ed00 5a01 	vstr	s10, [r0, #-4]
      
      Xb12_out += p0;
      Yb12_out -= p1;
      Xc12_out += p2;
      Yc12_out -= p3;
      Xd12_out += p4;
 8001384:	ee02 7a24 	vmla.f32	s14, s4, s9

      /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8001388:	f840 7b08 	str.w	r7, [r0], #8

      /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;

      /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 800138c:	ee16 7a10 	vmov	r7, s12

      /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;

      /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;
 8001390:	ed01 4a01 	vstr	s8, [r1, #-4]

      /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 8001394:	f841 7b08 	str.w	r7, [r1], #8

      /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;

      /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 8001398:	ee16 7a90 	vmov	r7, s13

      /*  Updating input index */
      i0++;

   }
   while(--j);
 800139c:	455b      	cmp	r3, fp

      /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;

      /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;
 800139e:	ed02 7a01 	vstr	s14, [r2, #-4]
 80013a2:	4444      	add	r4, r8
 80013a4:	444d      	add	r5, r9
 80013a6:	4466      	add	r6, ip

      /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 80013a8:	f842 7b08 	str.w	r7, [r2], #8

      /*  Updating input index */
      i0++;

   }
   while(--j);
 80013ac:	d18e      	bne.n	80012cc <arm_radix4_butterfly_f32+0x68>

   twidCoefModifier <<= 2u;
 80013ae:	a802      	add	r0, sp, #8
 80013b0:	e890 0881 	ldmia.w	r0, {r0, r7, fp}

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80013b4:	9901      	ldr	r1, [sp, #4]
      i0++;

   }
   while(--j);

   twidCoefModifier <<= 2u;
 80013b6:	0082      	lsls	r2, r0, #2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80013b8:	b28c      	uxth	r4, r1
      i0++;

   }
   while(--j);

   twidCoefModifier <<= 2u;
 80013ba:	b293      	uxth	r3, r2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80013bc:	2c04      	cmp	r4, #4
 80013be:	940d      	str	r4, [sp, #52]	; 0x34
      i0++;

   }
   while(--j);

   twidCoefModifier <<= 2u;
 80013c0:	9307      	str	r3, [sp, #28]

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80013c2:	f240 80b0 	bls.w	8001526 <arm_radix4_butterfly_f32+0x2c2>
 80013c6:	940a      	str	r4, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 80013c8:	ea4f 069b 	mov.w	r6, fp, lsr #2
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 80013cc:	9807      	ldr	r0, [sp, #28]
   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 80013ce:	9608      	str	r6, [sp, #32]
 80013d0:	1e74      	subs	r4, r6, #1
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 80013d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80013d4:	9d07      	ldr	r5, [sp, #28]
 80013d6:	9406      	str	r4, [sp, #24]
 80013d8:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80013dc:	9c08      	ldr	r4, [sp, #32]
 80013de:	9807      	ldr	r0, [sp, #28]
 80013e0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80013e4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80013e8:	eb01 03c6 	add.w	r3, r1, r6, lsl #3
 80013ec:	00d2      	lsls	r2, r2, #3
 80013ee:	00ee      	lsls	r6, r5, #3
 80013f0:	0101      	lsls	r1, r0, #4
 80013f2:	0125      	lsls	r5, r4, #4
 80013f4:	3304      	adds	r3, #4
 80013f6:	9603      	str	r6, [sp, #12]
 80013f8:	9502      	str	r5, [sp, #8]
 80013fa:	9105      	str	r1, [sp, #20]
 80013fc:	9204      	str	r2, [sp, #16]
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	46c4      	mov	ip, r8
 8001402:	4646      	mov	r6, r8
      n1 = n2;
      n2 >>= 2u;
      ia1 = 0u;

      /*  Calculation of first stage */
      j = 0;
 8001404:	2500      	movs	r5, #0
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001406:	9902      	ldr	r1, [sp, #8]
 8001408:	9a01      	ldr	r2, [sp, #4]
      do
      {
         /*  index calculation for the coefficients */
         ia2 = ia1 + ia1;
         ia3 = ia2 + ia1;
         co1 = pCoef[ia1 * 2u];
 800140a:	ed56 aa01 	vldr	s21, [r6, #-4]
         si1 = pCoef[(ia1 * 2u) + 1u];
 800140e:	ed96 aa00 	vldr	s20, [r6]
         co2 = pCoef[ia2 * 2u];
 8001412:	ed5c 9a01 	vldr	s19, [ip, #-4]
         si2 = pCoef[(ia2 * 2u) + 1u];
 8001416:	ed9c 9a00 	vldr	s18, [ip]
         co3 = pCoef[ia3 * 2u];
 800141a:	ed58 8a01 	vldr	s17, [r8, #-4]
         si3 = pCoef[(ia3 * 2u) + 1u];
 800141e:	ed98 8a00 	vldr	s16, [r8]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001422:	eb09 0001 	add.w	r0, r9, r1
 8001426:	464b      	mov	r3, r9
 8001428:	1851      	adds	r1, r2, r1
         si3 = pCoef[(ia3 * 2u) + 1u];

         /*  Twiddle coefficients index modifier */
         ia1 += twidCoefModifier;
      
         i0 = j;
 800142a:	462c      	mov	r4, r5
            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
            i1 = i0 + n2;
            i2 = i1 + n2;
            i3 = i2 + n2;

            xaIn = pSrc[(2u * i0)];
 800142c:	ed53 1a01 	vldr	s3, [r3, #-4]
            yaIn = pSrc[(2u * i0) + 1u];
 8001430:	ed93 0a00 	vldr	s0, [r3]

            xbIn = pSrc[(2u * i1)];
 8001434:	ed52 0a01 	vldr	s1, [r2, #-4]
            ybIn = pSrc[(2u * i1) + 1u];
 8001438:	ed92 1a00 	vldr	s2, [r2]

            xcIn = pSrc[(2u * i2)];
 800143c:	ed50 3a01 	vldr	s7, [r0, #-4]
            ycIn = pSrc[(2u * i2) + 1u];
 8001440:	edd0 4a00 	vldr	s9, [r0]

            xdIn = pSrc[(2u * i3)];
 8001444:	ed11 5a01 	vldr	s10, [r1, #-4]
            ydIn = pSrc[(2u * i3) + 1u];
 8001448:	edd1 5a00 	vldr	s11, [r1]
            /* xa - xc */
            Xaminusc = xaIn - xcIn;
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
            /* ya - yc */
            Yaminusc = yaIn - ycIn;
 800144c:	ee70 7a64 	vsub.f32	s15, s0, s9

            xdIn = pSrc[(2u * i3)];
            ydIn = pSrc[(2u * i3) + 1u];

            /* xa - xc */
            Xaminusc = xaIn - xcIn;
 8001450:	ee31 2ae3 	vsub.f32	s4, s3, s7
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
 8001454:	ee70 2ac5 	vsub.f32	s5, s1, s10
            /* ya - yc */
            Yaminusc = yaIn - ycIn;
            /* (yb - yd) */
            Ybminusd = ybIn - ydIn;
 8001458:	ee31 6a65 	vsub.f32	s12, s2, s11

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
 800145c:	ee31 3aa3 	vadd.f32	s6, s3, s7
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
 8001460:	ee30 4a24 	vadd.f32	s8, s0, s9
            Ybminusd = ybIn - ydIn;

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
 8001464:	ee70 3a85 	vadd.f32	s7, s1, s10
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;
 8001468:	ee71 4a25 	vadd.f32	s9, s2, s11

            /* (xa - xc) + (yb - yd) */
            Xb12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yb12C_out = (Yaminusc - Xbminusd);
 800146c:	ee77 1ae2 	vsub.f32	s3, s15, s5
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;

            /* (xa - xc) + (yb - yd) */
            Xb12C_out = (Xaminusc + Ybminusd);
 8001470:	ee32 1a06 	vadd.f32	s2, s4, s12
            /* (ya - yc) -  (xb - xd) */
            Yb12C_out = (Yaminusc - Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
 8001474:	ee33 0a63 	vsub.f32	s0, s6, s7
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
            /* (xa - xc) - (yb - yd) */
            Xd12C_out = (Xaminusc - Ybminusd);
 8001478:	ee32 2a46 	vsub.f32	s4, s4, s12
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);
 800147c:	ee72 2aa7 	vadd.f32	s5, s5, s15
            /* (ya - yc) -  (xb - xd) */
            Yb12C_out = (Yaminusc - Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
 8001480:	ee74 0a64 	vsub.f32	s1, s8, s9
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
 8001484:	ee60 5a09 	vmul.f32	s11, s0, s18
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
 8001488:	ee20 5a89 	vmul.f32	s10, s1, s18
            Xd12_out = Xd12C_out * co3;
            Yd12_out = Yd12C_out * co3;
         
            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
            //Xb12_out -= Yb12C_out * si1;
            p0 = Yb12C_out * si1;
 800148c:	ee21 6a8a 	vmul.f32	s12, s3, s20
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
 8001490:	ee61 6a0a 	vmul.f32	s13, s2, s20
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
            //Xd12_out -= Yd12C_out * si3;
            p4 = Yd12C_out * si3;
 8001494:	ee22 7a88 	vmul.f32	s14, s5, s16
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
 8001498:	ee62 7a08 	vmul.f32	s15, s4, s16
            
            Xb12_out += p0;
            Yb12_out -= p1;
            Xc12_out += p2;
 800149c:	ee00 5a29 	vmla.f32	s10, s0, s19
            Yc12_out -= p3;
 80014a0:	ee50 5aa9 	vnmls.f32	s11, s1, s19
            p4 = Yd12C_out * si3;
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
            
            Xb12_out += p0;
 80014a4:	ee01 6a2a 	vmla.f32	s12, s2, s21
            Yb12_out -= p1;
 80014a8:	ee51 6aaa 	vnmls.f32	s13, s3, s21
            Xc12_out += p2;
            Yc12_out -= p3;
            Xd12_out += p4;
 80014ac:	ee02 7a28 	vmla.f32	s14, s4, s17
            Yd12_out -= p5;
 80014b0:	ee52 7aa8 	vnmls.f32	s15, s5, s17
            /* (xa - xc) - (yb - yd) */
            Xd12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 80014b4:	ee33 3a23 	vadd.f32	s6, s6, s7
            pSrc[2u * i3] = Xd12_out;

            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
 80014b8:	445c      	add	r4, fp
            Xd12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80014ba:	ee74 3a24 	vadd.f32	s7, s8, s9

            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
 80014be:	45a2      	cmp	sl, r4
            /* (xa - xc) - (yb - yd) */
            Xd12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 80014c0:	ed03 3a01 	vstr	s6, [r3, #-4]
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80014c4:	edc3 3a00 	vstr	s7, [r3]
            Yc12_out -= p3;
            Xd12_out += p4;
            Yd12_out -= p5;

            /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
            pSrc[2u * i1] = Xc12_out;
 80014c8:	ed02 5a01 	vstr	s10, [r2, #-4]

            /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
            pSrc[(2u * i1) + 1u] = Yc12_out;
 80014cc:	edc2 5a00 	vstr	s11, [r2]
 80014d0:	443b      	add	r3, r7

            /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
            pSrc[2u * i2] = Xb12_out;
 80014d2:	ed00 6a01 	vstr	s12, [r0, #-4]

            /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
            pSrc[(2u * i2) + 1u] = Yb12_out;
 80014d6:	edc0 6a00 	vstr	s13, [r0]
 80014da:	443a      	add	r2, r7

            /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
            pSrc[2u * i3] = Xd12_out;
 80014dc:	ed01 7a01 	vstr	s14, [r1, #-4]

            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;
 80014e0:	edc1 7a00 	vstr	s15, [r1]
 80014e4:	4438      	add	r0, r7
 80014e6:	4439      	add	r1, r7

            i0 += n1;
         } while(i0 < fftLen);
 80014e8:	d8a0      	bhi.n	800142c <arm_radix4_butterfly_f32+0x1c8>
 80014ea:	9801      	ldr	r0, [sp, #4]
         j++;
      } while(j <= (n2 - 1u));
 80014ec:	9906      	ldr	r1, [sp, #24]
 80014ee:	9c03      	ldr	r4, [sp, #12]
 80014f0:	9b05      	ldr	r3, [sp, #20]
 80014f2:	9a04      	ldr	r2, [sp, #16]
            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
         j++;
 80014f4:	3501      	adds	r5, #1
 80014f6:	3008      	adds	r0, #8
      } while(j <= (n2 - 1u));
 80014f8:	428d      	cmp	r5, r1
 80014fa:	4426      	add	r6, r4
 80014fc:	449c      	add	ip, r3
 80014fe:	4490      	add	r8, r2
 8001500:	f109 0908 	add.w	r9, r9, #8
 8001504:	9001      	str	r0, [sp, #4]
 8001506:	f67f af7e 	bls.w	8001406 <arm_radix4_butterfly_f32+0x1a2>
      twidCoefModifier <<= 2u;
 800150a:	9f07      	ldr	r7, [sp, #28]
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 800150c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 800150e:	f8dd b020 	ldr.w	fp, [sp, #32]

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001512:	00bc      	lsls	r4, r7, #2
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001514:	089a      	lsrs	r2, r3, #2

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001516:	b2a0      	uxth	r0, r4
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001518:	2a04      	cmp	r2, #4
 800151a:	920a      	str	r2, [sp, #40]	; 0x28

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 800151c:	9007      	str	r0, [sp, #28]
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 800151e:	d902      	bls.n	8001526 <arm_radix4_butterfly_f32+0x2c2>
 8001520:	ea4f 07cb 	mov.w	r7, fp, lsl #3
 8001524:	e750      	b.n	80013c8 <arm_radix4_butterfly_f32+0x164>
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001526:	990c      	ldr	r1, [sp, #48]	; 0x30

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
      yaIn = ptr1[1];
 8001528:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 800152a:	460c      	mov	r4, r1
 800152c:	ed94 1a00 	vldr	s2, [r4]
      yaIn = ptr1[1];
 8001530:	edd7 4a00 	vldr	s9, [r7]
      xbIn = ptr1[2];
 8001534:	edd7 1a01 	vldr	s3, [r7, #4]
      ybIn = ptr1[3];
 8001538:	ed97 0a02 	vldr	s0, [r7, #8]
      xcIn = ptr1[4];
 800153c:	edd7 0a03 	vldr	s1, [r7, #12]
      ycIn = ptr1[5];
 8001540:	ed97 2a04 	vldr	s4, [r7, #16]
      xdIn = ptr1[6];
 8001544:	edd7 2a05 	vldr	s5, [r7, #20]
      ydIn = ptr1[7];
 8001548:	edd7 6a06 	vldr	s13, [r7, #24]

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 800154c:	ee31 4a20 	vadd.f32	s8, s2, s1

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001550:	ee31 6a60 	vsub.f32	s12, s2, s1

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 8001554:	ee34 5a82 	vadd.f32	s10, s9, s4

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8001558:	ee74 7ac2 	vsub.f32	s15, s9, s4

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 800155c:	ee31 7ae2 	vsub.f32	s14, s3, s5

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8001560:	ee30 1a66 	vsub.f32	s2, s0, s13

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8001564:	ee31 3aa2 	vadd.f32	s6, s3, s5

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8001568:	ee70 5a26 	vadd.f32	s11, s0, s13
 800156c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
      a6 = (Xaminusc - Ybminusd);
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
   
      ptr1[0] = a0;
      ptr1[1] = a1;
 800156e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8001570:	1e63      	subs	r3, r4, #1

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 8001572:	ee74 1a03 	vadd.f32	s3, s8, s6
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 8001576:	ee35 0a25 	vadd.f32	s0, s10, s11
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 800157a:	ee74 4a43 	vsub.f32	s9, s8, s6
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 800157e:	ee75 0a65 	vsub.f32	s1, s10, s11
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 8001582:	ee36 2a01 	vadd.f32	s4, s12, s2
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 8001586:	ee77 3ac7 	vsub.f32	s7, s15, s14
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 800158a:	ee76 2a41 	vsub.f32	s5, s12, s2
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 800158e:	ee77 6a27 	vadd.f32	s13, s14, s15
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8001592:	3120      	adds	r1, #32
      ptr1[6] = a6;
      ptr1[7] = a7;

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 8001594:	4618      	mov	r0, r3
 8001596:	f003 0201 	and.w	r2, r3, #1
 800159a:	463b      	mov	r3, r7
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
   
      ptr1[0] = a0;
 800159c:	ed41 1a08 	vstr	s3, [r1, #-32]	; 0xffffffe0
 80015a0:	3320      	adds	r3, #32
      ptr1[1] = a1;
 80015a2:	ed87 0a00 	vstr	s0, [r7]
      ptr1[2] = a2;
 80015a6:	edc7 4a01 	vstr	s9, [r7, #4]
      ptr1[3] = a3;
 80015aa:	edc7 0a02 	vstr	s1, [r7, #8]
      ptr1[4] = a4;
 80015ae:	ed87 2a03 	vstr	s4, [r7, #12]
      ptr1[5] = a5;
 80015b2:	edc7 3a04 	vstr	s7, [r7, #16]
      ptr1[6] = a6;
 80015b6:	edc7 2a05 	vstr	s5, [r7, #20]
      ptr1[7] = a7;
 80015ba:	edc7 6a06 	vstr	s13, [r7, #24]
 80015be:	3120      	adds	r1, #32

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 80015c0:	2800      	cmp	r0, #0
 80015c2:	f000 80ce 	beq.w	8001762 <arm_radix4_butterfly_f32+0x4fe>
 80015c6:	2a00      	cmp	r2, #0
 80015c8:	d044      	beq.n	8001654 <arm_radix4_butterfly_f32+0x3f0>
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 80015ca:	ed11 5a08 	vldr	s10, [r1, #-32]	; 0xffffffe0
      yaIn = ptr1[1];
 80015ce:	edd3 5a00 	vldr	s11, [r3]
      xbIn = ptr1[2];
 80015d2:	ed93 3a01 	vldr	s6, [r3, #4]
      ybIn = ptr1[3];
 80015d6:	ed93 1a02 	vldr	s2, [r3, #8]
      xcIn = ptr1[4];
 80015da:	ed93 6a03 	vldr	s12, [r3, #12]
      ycIn = ptr1[5];
 80015de:	edd3 7a04 	vldr	s15, [r3, #16]
      xdIn = ptr1[6];
 80015e2:	ed93 7a05 	vldr	s14, [r3, #20]
      ydIn = ptr1[7];
 80015e6:	edd3 1a06 	vldr	s3, [r3, #24]

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 80015ea:	ee35 4a06 	vadd.f32	s8, s10, s12

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 80015ee:	ee35 0a46 	vsub.f32	s0, s10, s12

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 80015f2:	ee73 4a07 	vadd.f32	s9, s6, s14

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 80015f6:	ee71 3a21 	vadd.f32	s7, s2, s3

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 80015fa:	ee75 0aa7 	vadd.f32	s1, s11, s15

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 80015fe:	ee35 5ae7 	vsub.f32	s10, s11, s15

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8001602:	ee33 6a47 	vsub.f32	s12, s6, s14

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8001606:	ee71 6a61 	vsub.f32	s13, s2, s3

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 800160a:	ee34 2a24 	vadd.f32	s4, s8, s9
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 800160e:	ee70 2aa3 	vadd.f32	s5, s1, s7
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 8001612:	ee34 1a64 	vsub.f32	s2, s8, s9
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 8001616:	ee70 5ae3 	vsub.f32	s11, s1, s7
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 800161a:	ee30 3a26 	vadd.f32	s6, s0, s13
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 800161e:	ee35 7a46 	vsub.f32	s14, s10, s12
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 8001622:	ee70 1a66 	vsub.f32	s3, s0, s13
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 8001626:	ee76 7a05 	vadd.f32	s15, s12, s10
   
      ptr1[0] = a0;
 800162a:	ed01 2a08 	vstr	s4, [r1, #-32]	; 0xffffffe0
      ptr1[1] = a1;
 800162e:	edc3 2a00 	vstr	s5, [r3]
      ptr1[2] = a2;
 8001632:	ed83 1a01 	vstr	s2, [r3, #4]
      ptr1[3] = a3;
 8001636:	edc3 5a02 	vstr	s11, [r3, #8]
      ptr1[4] = a4;
 800163a:	ed83 3a03 	vstr	s6, [r3, #12]
      ptr1[5] = a5;
 800163e:	ed83 7a04 	vstr	s14, [r3, #16]
      ptr1[6] = a6;
 8001642:	edc3 1a05 	vstr	s3, [r3, #20]
      ptr1[7] = a7;
 8001646:	edc3 7a06 	vstr	s15, [r3, #24]
 800164a:	3120      	adds	r1, #32
 800164c:	3320      	adds	r3, #32

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 800164e:	3801      	subs	r0, #1
 8001650:	f000 8087 	beq.w	8001762 <arm_radix4_butterfly_f32+0x4fe>
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8001654:	ed11 0a08 	vldr	s0, [r1, #-32]	; 0xffffffe0
      yaIn = ptr1[1];
 8001658:	edd3 0a00 	vldr	s1, [r3]
      xbIn = ptr1[2];
 800165c:	ed93 2a01 	vldr	s4, [r3, #4]
      ybIn = ptr1[3];
 8001660:	edd3 3a02 	vldr	s7, [r3, #8]
      xcIn = ptr1[4];
 8001664:	ed93 5a03 	vldr	s10, [r3, #12]
      ycIn = ptr1[5];
 8001668:	edd3 4a04 	vldr	s9, [r3, #16]
      xdIn = ptr1[6];
 800166c:	edd3 2a05 	vldr	s5, [r3, #20]
      ydIn = ptr1[7];
 8001670:	edd3 6a06 	vldr	s13, [r3, #24]

      /* xa + xc */
      Xaplusc = xaIn + xcIn;

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001674:	ee30 6a45 	vsub.f32	s12, s0, s10

      /* ya + yc */
      Yaplusc = yaIn + ycIn;

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8001678:	ee70 1ae4 	vsub.f32	s3, s1, s9

      /* xb + xd */
      Xbplusd = xbIn + xdIn;

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 800167c:	ee73 5aa6 	vadd.f32	s11, s7, s13

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8001680:	ee32 7a62 	vsub.f32	s14, s4, s5

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8001684:	ee73 7ae6 	vsub.f32	s15, s7, s13
      ycIn = ptr1[5];
      xdIn = ptr1[6];
      ydIn = ptr1[7];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8001688:	ee30 4a05 	vadd.f32	s8, s0, s10

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 800168c:	ee30 1aa4 	vadd.f32	s2, s1, s9

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8001690:	ee32 3a22 	vadd.f32	s6, s4, s5
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 8001694:	ee71 0a25 	vadd.f32	s1, s2, s11

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 8001698:	ee34 0a03 	vadd.f32	s0, s8, s6
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 800169c:	ee34 2a43 	vsub.f32	s4, s8, s6
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 80016a0:	ee31 5a65 	vsub.f32	s10, s2, s11
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 80016a4:	ee76 4a27 	vadd.f32	s9, s12, s15
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 80016a8:	ee71 3ac7 	vsub.f32	s7, s3, s14
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 80016ac:	ee76 2a67 	vsub.f32	s5, s12, s15
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 80016b0:	ee77 6a21 	vadd.f32	s13, s14, s3
   
      ptr1[0] = a0;
 80016b4:	ed01 0a08 	vstr	s0, [r1, #-32]	; 0xffffffe0
      ptr1[1] = a1;
 80016b8:	edc3 0a00 	vstr	s1, [r3]
      ptr1[2] = a2;
 80016bc:	ed83 2a01 	vstr	s4, [r3, #4]
      ptr1[3] = a3;
 80016c0:	ed83 5a02 	vstr	s10, [r3, #8]
      ptr1[4] = a4;
 80016c4:	edc3 4a03 	vstr	s9, [r3, #12]
      ptr1[5] = a5;
 80016c8:	edc3 3a04 	vstr	s7, [r3, #16]
      ptr1[6] = a6;
 80016cc:	edc3 2a05 	vstr	s5, [r3, #20]
      ptr1[7] = a7;
 80016d0:	edc3 6a06 	vstr	s13, [r3, #24]
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 80016d4:	460c      	mov	r4, r1
 80016d6:	ed94 1a00 	vldr	s2, [r4]
      yaIn = ptr1[1];
 80016da:	edd3 1a08 	vldr	s3, [r3, #32]
      xbIn = ptr1[2];
 80016de:	ed93 3a09 	vldr	s6, [r3, #36]	; 0x24
      ybIn = ptr1[3];
 80016e2:	ed93 0a0a 	vldr	s0, [r3, #40]	; 0x28
      xcIn = ptr1[4];
 80016e6:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
      ycIn = ptr1[5];
 80016ea:	edd3 5a0c 	vldr	s11, [r3, #48]	; 0x30
      xdIn = ptr1[6];
 80016ee:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
      ydIn = ptr1[7];
 80016f2:	edd3 0a0e 	vldr	s1, [r3, #56]	; 0x38

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 80016f6:	ee31 4a06 	vadd.f32	s8, s2, s12

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 80016fa:	ee31 5aa5 	vadd.f32	s10, s3, s11

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 80016fe:	ee73 4a07 	vadd.f32	s9, s6, s14

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8001702:	ee70 3a20 	vadd.f32	s7, s0, s1

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8001706:	ee70 6a60 	vsub.f32	s13, s0, s1

      /* xa + xc */
      Xaplusc = xaIn + xcIn;

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 800170a:	ee31 1a46 	vsub.f32	s2, s2, s12

      /* ya + yc */
      Yaplusc = yaIn + ycIn;

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 800170e:	ee71 7ae5 	vsub.f32	s15, s3, s11

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8001712:	ee73 1a47 	vsub.f32	s3, s6, s14

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 8001716:	ee34 2a24 	vadd.f32	s4, s8, s9
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 800171a:	ee75 2a23 	vadd.f32	s5, s10, s7
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 800171e:	ee34 0a64 	vsub.f32	s0, s8, s9
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 8001722:	ee35 6a63 	vsub.f32	s12, s10, s7
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 8001726:	ee31 3a26 	vadd.f32	s6, s2, s13
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 800172a:	ee77 5ae1 	vsub.f32	s11, s15, s3
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 800172e:	ee31 7a66 	vsub.f32	s14, s2, s13
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 8001732:	ee71 0aa7 	vadd.f32	s1, s3, s15
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8001736:	3120      	adds	r1, #32
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
   
      ptr1[0] = a0;
 8001738:	ed01 2a08 	vstr	s4, [r1, #-32]	; 0xffffffe0
 800173c:	3120      	adds	r1, #32
      ptr1[1] = a1;
 800173e:	edc3 2a08 	vstr	s5, [r3, #32]
      ptr1[2] = a2;
 8001742:	ed83 0a09 	vstr	s0, [r3, #36]	; 0x24
      ptr1[3] = a3;
 8001746:	ed83 6a0a 	vstr	s12, [r3, #40]	; 0x28
      ptr1[4] = a4;
 800174a:	ed83 3a0b 	vstr	s6, [r3, #44]	; 0x2c
      ptr1[5] = a5;
 800174e:	edc3 5a0c 	vstr	s11, [r3, #48]	; 0x30
      ptr1[6] = a6;
 8001752:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
      ptr1[7] = a7;
 8001756:	edc3 0a0e 	vstr	s1, [r3, #56]	; 0x38
 800175a:	3340      	adds	r3, #64	; 0x40

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 800175c:	3802      	subs	r0, #2
 800175e:	f47f af79 	bne.w	8001654 <arm_radix4_butterfly_f32+0x3f0>
      twidCoefModifier <<= 2u;
   }

#endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */

}
 8001762:	b00e      	add	sp, #56	; 0x38
 8001764:	ecbd 8b06 	vpop	{d8-d10}
 8001768:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop

08001770 <arm_radix4_butterfly_inverse_f32>:
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen)
{
 8001770:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001774:	ed2d 8b08 	vpush	{d8-d11}
 8001778:	b08e      	sub	sp, #56	; 0x38
 800177a:	468a      	mov	sl, r1
 800177c:	900b      	str	r0, [sp, #44]	; 0x2c
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 800177e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen)
{
 8001780:	9302      	str	r3, [sp, #8]
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8001782:	ea4f 0191 	mov.w	r1, r1, lsr #2
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8001786:	3004      	adds	r0, #4
 8001788:	eb04 1501 	add.w	r5, r4, r1, lsl #4
 800178c:	900c      	str	r0, [sp, #48]	; 0x30
 800178e:	3204      	adds	r2, #4
 8001790:	00cf      	lsls	r7, r1, #3
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8001792:	9101      	str	r1, [sp, #4]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8001794:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8001798:	9209      	str	r2, [sp, #36]	; 0x24
 800179a:	9902      	ldr	r1, [sp, #8]
 800179c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 800179e:	f8dd b004 	ldr.w	fp, [sp, #4]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 80017a2:	1d28      	adds	r0, r5, #4
 80017a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80017a6:	f8cd b010 	str.w	fp, [sp, #16]
 80017aa:	1d3e      	adds	r6, r7, #4
 80017ac:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 80017b0:	1991      	adds	r1, r2, r6
 80017b2:	197e      	adds	r6, r7, r5
 80017b4:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80017b8:	9603      	str	r6, [sp, #12]
 80017ba:	9c02      	ldr	r4, [sp, #8]
 80017bc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80017be:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80017c2:	9703      	str	r7, [sp, #12]
 80017c4:	1d1a      	adds	r2, r3, #4
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen)
{
 80017c6:	ed9d ba1e 	vldr	s22, [sp, #120]	; 0x78
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 80017ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80017cc:	ea4f 1804 	mov.w	r8, r4, lsl #4
 80017d0:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80017d4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80017d8:	4635      	mov	r5, r6
 80017da:	4634      	mov	r4, r6
      i2 = i1 + n2;
      i3 = i2 + n2;

      /*  Butterfly implementation */
      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];
 80017dc:	ed93 4a00 	vldr	s8, [r3]

      xcIn = pSrc[(2u * i2)];
      ycIn = pSrc[(2u * i2) + 1u];
 80017e0:	edd0 6a00 	vldr	s13, [r0]

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];
 80017e4:	ed91 6a00 	vldr	s12, [r1]

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];
 80017e8:	edd2 7a00 	vldr	s15, [r2]
      i1 = i0 + n2;
      i2 = i1 + n2;
      i3 = i2 + n2;

      /*  Butterfly implementation */
      xaIn = pSrc[(2u * i0)];
 80017ec:	ed53 2a01 	vldr	s5, [r3, #-4]
      ycIn = pSrc[(2u * i2) + 1u];

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];

      xdIn = pSrc[(2u * i3)];
 80017f0:	ed12 7a01 	vldr	s14, [r2, #-4]

      /*  Butterfly implementation */
      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];

      xcIn = pSrc[(2u * i2)];
 80017f4:	ed50 3a01 	vldr	s7, [r0, #-4]
      ycIn = pSrc[(2u * i2) + 1u];

      xbIn = pSrc[(2u * i1)];
 80017f8:	ed11 3a01 	vldr	s6, [r1, #-4]
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 80017fc:	ee36 5a27 	vadd.f32	s10, s12, s15
      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 8001800:	ee34 1a26 	vadd.f32	s2, s8, s13
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8001804:	ee73 4a07 	vadd.f32	s9, s6, s14

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8001808:	ee72 0aa3 	vadd.f32	s1, s5, s7

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 800180c:	ee31 2a05 	vadd.f32	s4, s2, s10
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001810:	ee30 0aa4 	vadd.f32	s0, s1, s9

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8001814:	ee12 7a10 	vmov	r7, s4
      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /*  index calculation for the coefficients */
      ia2 = ia1 + ia1;
      co2 = pCoef[ia2 * 2u];
 8001818:	ed54 1a01 	vldr	s3, [r4, #-4]
      si2 = pCoef[(ia2 * 2u) + 1u];
 800181c:	edd4 5a00 	vldr	s11, [r4]

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001820:	ee72 3ae3 	vsub.f32	s7, s5, s7
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001824:	ed03 0a01 	vstr	s0, [r3, #-4]
      si2 = pCoef[(ia2 * 2u) + 1u];

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
 8001828:	ee33 3a47 	vsub.f32	s6, s6, s14

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 800182c:	f843 7b08 	str.w	r7, [r3], #8
      /* xa - xc */
      Xaminusc = xaIn - xcIn;
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8001830:	ee34 7a66 	vsub.f32	s14, s8, s13
      /* (xa - xc) - (yb - yd) */
      Xb12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc + Xbminusd);
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
 8001834:	ee70 0ae4 	vsub.f32	s1, s1, s9
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;
 8001838:	ee36 4a67 	vsub.f32	s8, s12, s15
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc + Xbminusd);
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
 800183c:	ee31 1a45 	vsub.f32	s2, s2, s10
      Xd12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) - (xb - xd) */
      Yd12C_out = (Yaminusc - Xbminusd);

      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];
 8001840:	edd5 6a00 	vldr	s13, [r5]

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) - (yb - yd) */
      Xb12C_out = (Xaminusc - Ybminusd);
 8001844:	ee33 0ac4 	vsub.f32	s0, s7, s8
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      //Xc12_out -= Yc12C_out * si2;
      p2 = Yc12C_out * si2;
 8001848:	ee21 5a25 	vmul.f32	s10, s2, s11
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
 800184c:	ee60 5aa5 	vmul.f32	s11, s1, s11
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) - (yb - yd) */
      Xb12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc + Xbminusd);
 8001850:	ee77 2a03 	vadd.f32	s5, s14, s6
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) + (yb - yd) */
      Xd12C_out = (Xaminusc + Ybminusd);
 8001854:	ee33 2a84 	vadd.f32	s4, s7, s8
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
      Yb12_out += p1;
      Xc12_out -= p2;
      Yc12_out += p3;
 8001858:	ee41 5a21 	vmla.f32	s11, s2, s3
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) + (yb - yd) */
      Xd12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) - (xb - xd) */
      Yd12C_out = (Yaminusc - Xbminusd);
 800185c:	ee77 3a43 	vsub.f32	s7, s14, s6

      co1 = pCoef[ia1 * 2u];
 8001860:	ed15 3a01 	vldr	s6, [r5, #-4]
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
      si3 = pCoef[(ia3 * 2u) + 1u];
 8001864:	edd6 7a00 	vldr	s15, [r6]
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
 8001868:	ee20 4a26 	vmul.f32	s8, s0, s13
      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
 800186c:	ed56 4a01 	vldr	s9, [r6, #-4]
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
      Yb12_out += p1;
      Xc12_out -= p2;
 8001870:	ee10 5aa1 	vnmls.f32	s10, s1, s3
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
      Yb12_out += p1;
 8001874:	ee02 4a83 	vmla.f32	s8, s5, s6
      Xd12_out = Xd12C_out * co3;
      Yd12_out = Yd12C_out * co3;
   
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
 8001878:	ee22 6aa6 	vmul.f32	s12, s5, s13
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
 800187c:	ee62 6a27 	vmul.f32	s13, s4, s15

      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8001880:	ee15 7a90 	vmov	r7, s11
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
 8001884:	ee10 6a03 	vnmls.f32	s12, s0, s6
      Yb12_out += p1;
      Xc12_out -= p2;
      Yc12_out += p3;
      Xd12_out -= p4;
      Yd12_out += p5;
 8001888:	ee43 6aa4 	vmla.f32	s13, s7, s9
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
 800188c:	ee23 7aa7 	vmul.f32	s14, s7, s15
      Yc12_out += p3;
      Xd12_out -= p4;
      Yd12_out += p5;

      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;
 8001890:	ed01 5a01 	vstr	s10, [r1, #-4]
      
      Xb12_out -= p0;
      Yb12_out += p1;
      Xc12_out -= p2;
      Yc12_out += p3;
      Xd12_out -= p4;
 8001894:	ee12 7a24 	vnmls.f32	s14, s4, s9

      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8001898:	f841 7b08 	str.w	r7, [r1], #8

      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;

      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 800189c:	ee14 7a10 	vmov	r7, s8

      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;

      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;
 80018a0:	ed00 6a01 	vstr	s12, [r0, #-4]

      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 80018a4:	f840 7b08 	str.w	r7, [r0], #8

      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;

      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 80018a8:	ee16 7a90 	vmov	r7, s13
      ia1 = ia1 + twidCoefModifier;

      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);
 80018ac:	455b      	cmp	r3, fp

      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;

      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;
 80018ae:	ed02 7a01 	vstr	s14, [r2, #-4]
 80018b2:	4444      	add	r4, r8
 80018b4:	444d      	add	r5, r9
 80018b6:	4466      	add	r6, ip

      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 80018b8:	f842 7b08 	str.w	r7, [r2], #8
      ia1 = ia1 + twidCoefModifier;

      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);
 80018bc:	d18e      	bne.n	80017dc <arm_radix4_butterfly_inverse_f32+0x6c>

   twidCoefModifier <<= 2u;
 80018be:	a802      	add	r0, sp, #8
 80018c0:	e890 0881 	ldmia.w	r0, {r0, r7, fp}

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80018c4:	9901      	ldr	r1, [sp, #4]
      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);

   twidCoefModifier <<= 2u;
 80018c6:	0082      	lsls	r2, r0, #2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80018c8:	b288      	uxth	r0, r1
      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);

   twidCoefModifier <<= 2u;
 80018ca:	b293      	uxth	r3, r2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80018cc:	2804      	cmp	r0, #4
 80018ce:	900d      	str	r0, [sp, #52]	; 0x34
      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);

   twidCoefModifier <<= 2u;
 80018d0:	9307      	str	r3, [sp, #28]

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80018d2:	f240 80b0 	bls.w	8001a36 <arm_radix4_butterfly_inverse_f32+0x2c6>
 80018d6:	900a      	str	r0, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 80018d8:	ea4f 059b 	mov.w	r5, fp, lsr #2
 80018dc:	9508      	str	r5, [sp, #32]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 80018de:	9e07      	ldr	r6, [sp, #28]
 80018e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80018e2:	9808      	ldr	r0, [sp, #32]
 80018e4:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80018e8:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 80018ec:	eb01 03c5 	add.w	r3, r1, r5, lsl #3
 80018f0:	1e44      	subs	r4, r0, #1
 80018f2:	00f5      	lsls	r5, r6, #3
 80018f4:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80018f8:	9808      	ldr	r0, [sp, #32]
 80018fa:	9e07      	ldr	r6, [sp, #28]
 80018fc:	9406      	str	r4, [sp, #24]
 80018fe:	0131      	lsls	r1, r6, #4
 8001900:	00d2      	lsls	r2, r2, #3
 8001902:	3304      	adds	r3, #4
 8001904:	0104      	lsls	r4, r0, #4
 8001906:	9503      	str	r5, [sp, #12]
 8001908:	9105      	str	r1, [sp, #20]
 800190a:	9204      	str	r2, [sp, #16]
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	9402      	str	r4, [sp, #8]
 8001910:	46c4      	mov	ip, r8
 8001912:	4646      	mov	r6, r8
      n1 = n2;
      n2 >>= 2u;
      ia1 = 0u;

      /*  Calculation of first stage */
      j = 0;
 8001914:	2500      	movs	r5, #0
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8001916:	9902      	ldr	r1, [sp, #8]
 8001918:	9a01      	ldr	r2, [sp, #4]
      do
      {
         /*  index calculation for the coefficients */
         ia2 = ia1 + ia1;
         ia3 = ia2 + ia1;
         co1 = pCoef[ia1 * 2u];
 800191a:	ed56 aa01 	vldr	s21, [r6, #-4]
         si1 = pCoef[(ia1 * 2u) + 1u];
 800191e:	ed96 aa00 	vldr	s20, [r6]
         co2 = pCoef[ia2 * 2u];
 8001922:	ed5c 9a01 	vldr	s19, [ip, #-4]
         si2 = pCoef[(ia2 * 2u) + 1u];
 8001926:	ed9c 9a00 	vldr	s18, [ip]
         co3 = pCoef[ia3 * 2u];
 800192a:	ed58 8a01 	vldr	s17, [r8, #-4]
         si3 = pCoef[(ia3 * 2u) + 1u];
 800192e:	ed98 8a00 	vldr	s16, [r8]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8001932:	eb09 0001 	add.w	r0, r9, r1
 8001936:	464b      	mov	r3, r9
 8001938:	1851      	adds	r1, r2, r1
         si3 = pCoef[(ia3 * 2u) + 1u];

         /*  Twiddle coefficients index modifier */
         ia1 = ia1 + twidCoefModifier;

         i0 = j;
 800193a:	462c      	mov	r4, r5
            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
            i1 = i0 + n2;
            i2 = i1 + n2;
            i3 = i2 + n2;

            xaIn = pSrc[(2u * i0)];
 800193c:	ed53 1a01 	vldr	s3, [r3, #-4]
            yaIn = pSrc[(2u * i0) + 1u];
 8001940:	ed93 0a00 	vldr	s0, [r3]

            xbIn = pSrc[(2u * i1)];
 8001944:	ed52 0a01 	vldr	s1, [r2, #-4]
            ybIn = pSrc[(2u * i1) + 1u];
 8001948:	ed92 1a00 	vldr	s2, [r2]

            xcIn = pSrc[(2u * i2)];
 800194c:	ed50 3a01 	vldr	s7, [r0, #-4]
            ycIn = pSrc[(2u * i2) + 1u];
 8001950:	edd0 4a00 	vldr	s9, [r0]

            xdIn = pSrc[(2u * i3)];
 8001954:	ed11 5a01 	vldr	s10, [r1, #-4]
            ydIn = pSrc[(2u * i3) + 1u];
 8001958:	edd1 5a00 	vldr	s11, [r1]

            /* xa - xc */
            Xaminusc = xaIn - xcIn;
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
 800195c:	ee70 7ac5 	vsub.f32	s15, s1, s10

            xdIn = pSrc[(2u * i3)];
            ydIn = pSrc[(2u * i3) + 1u];

            /* xa - xc */
            Xaminusc = xaIn - xcIn;
 8001960:	ee31 2ae3 	vsub.f32	s4, s3, s7
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
            /* ya - yc */
            Yaminusc = yaIn - ycIn;
 8001964:	ee70 2a64 	vsub.f32	s5, s0, s9
            /* (yb - yd) */
            Ybminusd = ybIn - ydIn;
 8001968:	ee31 6a65 	vsub.f32	s12, s2, s11

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
 800196c:	ee31 3aa3 	vadd.f32	s6, s3, s7
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
 8001970:	ee30 4a24 	vadd.f32	s8, s0, s9
            Ybminusd = ybIn - ydIn;

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
 8001974:	ee70 3a85 	vadd.f32	s7, s1, s10
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;
 8001978:	ee71 4a25 	vadd.f32	s9, s2, s11

            /* (xa - xc) - (yb - yd) */
            Xb12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yb12C_out = (Yaminusc + Xbminusd);
 800197c:	ee72 1aa7 	vadd.f32	s3, s5, s15
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;

            /* (xa - xc) - (yb - yd) */
            Xb12C_out = (Xaminusc - Ybminusd);
 8001980:	ee32 1a46 	vsub.f32	s2, s4, s12
            /* (ya - yc) +  (xb - xd) */
            Yb12C_out = (Yaminusc + Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
 8001984:	ee33 0a63 	vsub.f32	s0, s6, s7
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
            /* (xa - xc) + (yb - yd) */
            Xd12C_out = (Xaminusc + Ybminusd);
 8001988:	ee32 2a06 	vadd.f32	s4, s4, s12
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);
 800198c:	ee72 2ae7 	vsub.f32	s5, s5, s15
            /* (ya - yc) +  (xb - xd) */
            Yb12C_out = (Yaminusc + Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
 8001990:	ee74 0a64 	vsub.f32	s1, s8, s9
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
 8001994:	ee60 5a09 	vmul.f32	s11, s0, s18
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
 8001998:	ee20 5a89 	vmul.f32	s10, s1, s18
            Xd12_out = Xd12C_out * co3;
            Yd12_out = Yd12C_out * co3;

            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
            //Xb12_out -= Yb12C_out * si1;
            p0 = Yb12C_out * si1;
 800199c:	ee21 6a8a 	vmul.f32	s12, s3, s20
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
 80019a0:	ee61 6a0a 	vmul.f32	s13, s2, s20
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
            //Xd12_out -= Yd12C_out * si3;
            p4 = Yd12C_out * si3;
 80019a4:	ee22 7a88 	vmul.f32	s14, s5, s16
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
 80019a8:	ee62 7a08 	vmul.f32	s15, s4, s16
            
            Xb12_out -= p0;
            Yb12_out += p1;
            Xc12_out -= p2;
 80019ac:	ee10 5a29 	vnmls.f32	s10, s0, s19
            Yc12_out += p3;
 80019b0:	ee40 5aa9 	vmla.f32	s11, s1, s19
            p4 = Yd12C_out * si3;
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
            
            Xb12_out -= p0;
 80019b4:	ee11 6a2a 	vnmls.f32	s12, s2, s21
            Yb12_out += p1;
 80019b8:	ee41 6aaa 	vmla.f32	s13, s3, s21
            Xc12_out -= p2;
            Yc12_out += p3;
            Xd12_out -= p4;
 80019bc:	ee12 7a28 	vnmls.f32	s14, s4, s17
            Yd12_out += p5;
 80019c0:	ee42 7aa8 	vmla.f32	s15, s5, s17
            /* (xa - xc) + (yb - yd) */
            Xd12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 80019c4:	ee33 3a23 	vadd.f32	s6, s6, s7
            pSrc[2u * i3] = Xd12_out;

            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
 80019c8:	445c      	add	r4, fp
            Xd12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80019ca:	ee74 3a24 	vadd.f32	s7, s8, s9

            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
 80019ce:	45a2      	cmp	sl, r4
            /* (xa - xc) + (yb - yd) */
            Xd12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 80019d0:	ed03 3a01 	vstr	s6, [r3, #-4]
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80019d4:	edc3 3a00 	vstr	s7, [r3]
            Yc12_out += p3;
            Xd12_out -= p4;
            Yd12_out += p5;

            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            pSrc[2u * i1] = Xc12_out;
 80019d8:	ed02 5a01 	vstr	s10, [r2, #-4]

            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            pSrc[(2u * i1) + 1u] = Yc12_out;
 80019dc:	edc2 5a00 	vstr	s11, [r2]
 80019e0:	443b      	add	r3, r7

            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
            pSrc[2u * i2] = Xb12_out;
 80019e2:	ed00 6a01 	vstr	s12, [r0, #-4]

            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            pSrc[(2u * i2) + 1u] = Yb12_out;
 80019e6:	edc0 6a00 	vstr	s13, [r0]
 80019ea:	443a      	add	r2, r7

            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
            pSrc[2u * i3] = Xd12_out;
 80019ec:	ed01 7a01 	vstr	s14, [r1, #-4]

            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;
 80019f0:	edc1 7a00 	vstr	s15, [r1]
 80019f4:	4438      	add	r0, r7
 80019f6:	4439      	add	r1, r7

            i0 += n1;
         } while(i0 < fftLen);
 80019f8:	d8a0      	bhi.n	800193c <arm_radix4_butterfly_inverse_f32+0x1cc>
 80019fa:	9801      	ldr	r0, [sp, #4]
         j++;
      } while(j <= (n2 - 1u));
 80019fc:	9906      	ldr	r1, [sp, #24]
 80019fe:	9c03      	ldr	r4, [sp, #12]
 8001a00:	9b05      	ldr	r3, [sp, #20]
 8001a02:	9a04      	ldr	r2, [sp, #16]
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
         j++;
 8001a04:	3501      	adds	r5, #1
 8001a06:	3008      	adds	r0, #8
      } while(j <= (n2 - 1u));
 8001a08:	428d      	cmp	r5, r1
 8001a0a:	4426      	add	r6, r4
 8001a0c:	449c      	add	ip, r3
 8001a0e:	4490      	add	r8, r2
 8001a10:	f109 0908 	add.w	r9, r9, #8
 8001a14:	9001      	str	r0, [sp, #4]
 8001a16:	f67f af7e 	bls.w	8001916 <arm_radix4_butterfly_inverse_f32+0x1a6>
      twidCoefModifier <<= 2u;
 8001a1a:	9c07      	ldr	r4, [sp, #28]
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001a1c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 8001a1e:	f8dd b020 	ldr.w	fp, [sp, #32]

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001a22:	00a3      	lsls	r3, r4, #2
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001a24:	08bf      	lsrs	r7, r7, #2

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001a26:	b29a      	uxth	r2, r3
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001a28:	2f04      	cmp	r7, #4
 8001a2a:	970a      	str	r7, [sp, #40]	; 0x28

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001a2c:	9207      	str	r2, [sp, #28]
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001a2e:	d902      	bls.n	8001a36 <arm_radix4_butterfly_inverse_f32+0x2c6>
 8001a30:	ea4f 07cb 	mov.w	r7, fp, lsl #3
 8001a34:	e750      	b.n	80018d8 <arm_radix4_butterfly_inverse_f32+0x168>
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8001a36:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001a38:	990c      	ldr	r1, [sp, #48]	; 0x30
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001a3a:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8001a3e:	3020      	adds	r0, #32
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8001a40:	ed50 4a08 	vldr	s9, [r0, #-32]	; 0xffffffe0
      yaIn = ptr1[1];
 8001a44:	ed91 1a00 	vldr	s2, [r1]
      xbIn = ptr1[2];
 8001a48:	edd1 1a01 	vldr	s3, [r1, #4]
      ybIn = ptr1[3];
 8001a4c:	ed91 0a02 	vldr	s0, [r1, #8]
      xcIn = ptr1[4];
 8001a50:	edd1 0a03 	vldr	s1, [r1, #12]
      ycIn = ptr1[5];
 8001a54:	ed91 2a04 	vldr	s4, [r1, #16]
      xdIn = ptr1[6];
 8001a58:	edd1 2a05 	vldr	s5, [r1, #20]
      ydIn = ptr1[7];
 8001a5c:	edd1 6a06 	vldr	s13, [r1, #24]

      /*  Butterfly implementation */
      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8001a60:	ee34 4aa0 	vadd.f32	s8, s9, s1

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 8001a64:	ee31 5a02 	vadd.f32	s10, s2, s4

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8001a68:	ee71 7ae2 	vsub.f32	s15, s3, s5
      /*  Butterfly implementation */
      /* xa + xc */
      Xaplusc = xaIn + xcIn;

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001a6c:	ee34 6ae0 	vsub.f32	s12, s9, s1

      /* ya + yc */
      Yaplusc = yaIn + ycIn;

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8001a70:	ee31 7a42 	vsub.f32	s14, s2, s4

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8001a74:	ee71 4aa2 	vadd.f32	s9, s3, s5

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8001a78:	ee30 1a66 	vsub.f32	s2, s0, s13

      /* xb + xd */
      Xbplusd = xbIn + xdIn;

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8001a7c:	ee70 5a26 	vadd.f32	s11, s0, s13

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
      
      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
      a0 = (Xaplusc + Xbplusd);
 8001a80:	ee34 3a24 	vadd.f32	s6, s8, s9
      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
      a1 = (Yaplusc + Ybplusd);
 8001a84:	ee75 3a25 	vadd.f32	s7, s10, s11
      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
      a2 = (Xaplusc - Xbplusd);
      /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
      a3 = (Yaplusc - Ybplusd);
 8001a88:	ee35 0a65 	vsub.f32	s0, s10, s11
      /* xb' = (xa-yb-xc+yd) * onebyfftLen */
      a4 = (Xaminusc - Ybminusd);
 8001a8c:	ee76 0a41 	vsub.f32	s1, s12, s2
      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
      a5 = (Yaminusc + Xbminusd);
 8001a90:	ee37 2a27 	vadd.f32	s4, s14, s15
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      a6 = (Xaminusc + Ybminusd);
 8001a94:	ee76 2a01 	vadd.f32	s5, s12, s2
      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
      a0 = (Xaplusc + Xbplusd);
      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
      a1 = (Yaplusc + Ybplusd);
      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
      a2 = (Xaplusc - Xbplusd);
 8001a98:	ee74 1a64 	vsub.f32	s3, s8, s9
      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
      a5 = (Yaminusc + Xbminusd);
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      a6 = (Xaminusc + Ybminusd);
      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
      a7 = (Yaminusc - Xbminusd);
 8001a9c:	ee37 6a67 	vsub.f32	s12, s14, s15
   
      p0 = a0 * onebyfftLen;
      p1 = a1 * onebyfftLen;
 8001aa0:	ee23 1a8b 	vmul.f32	s2, s7, s22
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      a6 = (Xaminusc + Ybminusd);
      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
      a7 = (Yaminusc - Xbminusd);
   
      p0 = a0 * onebyfftLen;
 8001aa4:	ee23 7a0b 	vmul.f32	s14, s6, s22
      p1 = a1 * onebyfftLen;
      p2 = a2 * onebyfftLen;
 8001aa8:	ee21 4a8b 	vmul.f32	s8, s3, s22
      p3 = a3 * onebyfftLen;
 8001aac:	ee60 4a0b 	vmul.f32	s9, s0, s22
      p4 = a4 * onebyfftLen;
 8001ab0:	ee20 5a8b 	vmul.f32	s10, s1, s22
      p5 = a5 * onebyfftLen;
 8001ab4:	ee62 5a0b 	vmul.f32	s11, s4, s22
      p6 = a6 * onebyfftLen;
 8001ab8:	ee62 6a8b 	vmul.f32	s13, s5, s22
      p7 = a7 * onebyfftLen;
 8001abc:	ee66 7a0b 	vmul.f32	s15, s12, s22
   
      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
      ptr1[0] = p0;
 8001ac0:	ed00 7a08 	vstr	s14, [r0, #-32]	; 0xffffffe0
      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
      ptr1[1] = p1;
 8001ac4:	ed81 1a00 	vstr	s2, [r1]
      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
      ptr1[2] = p2;
 8001ac8:	ed81 4a01 	vstr	s8, [r1, #4]
      /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
      ptr1[3] = p3;
 8001acc:	edc1 4a02 	vstr	s9, [r1, #8]
      /* xb' = (xa-yb-xc+yd) * onebyfftLen */
      ptr1[4] = p4;
 8001ad0:	ed81 5a03 	vstr	s10, [r1, #12]
      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
      ptr1[5] = p5;
 8001ad4:	edc1 5a04 	vstr	s11, [r1, #16]
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      ptr1[6] = p6;
 8001ad8:	edc1 6a05 	vstr	s13, [r1, #20]
      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
      ptr1[7] = p7;
 8001adc:	edc1 7a06 	vstr	s15, [r1, #24]
 8001ae0:	3020      	adds	r0, #32
 8001ae2:	3120      	adds	r1, #32

      /* increment source pointer by 8 for next calculations */
      ptr1 = ptr1 + 8u;

   } while(--j);
 8001ae4:	f1ba 0a01 	subs.w	sl, sl, #1
 8001ae8:	d1aa      	bne.n	8001a40 <arm_radix4_butterfly_inverse_f32+0x2d0>
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = s2 * onebyfftLen;
   }

#endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */
}
 8001aea:	b00e      	add	sp, #56	; 0x38
 8001aec:	ecbd 8b08 	vpop	{d8-d11}
 8001af0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop

08001af8 <arm_cfft_radix4_f32>:
*/

void arm_cfft_radix4_f32(
const arm_cfft_radix4_instance_f32 * S,
float32_t * pSrc)
{
 8001af8:	b570      	push	{r4, r5, r6, lr}

   if(S->ifftFlag == 1u)
 8001afa:	7883      	ldrb	r3, [r0, #2]
 8001afc:	2b01      	cmp	r3, #1
*/

void arm_cfft_radix4_f32(
const arm_cfft_radix4_instance_f32 * S,
float32_t * pSrc)
{
 8001afe:	b082      	sub	sp, #8
 8001b00:	4604      	mov	r4, r0
 8001b02:	460d      	mov	r5, r1

   if(S->ifftFlag == 1u)
 8001b04:	d00a      	beq.n	8001b1c <arm_cfft_radix4_f32+0x24>
      S->twidCoefModifier, S->onebyfftLen);
   }
   else
   {
      /*  Complex FFT radix-4  */
      arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle,
 8001b06:	4608      	mov	r0, r1
 8001b08:	6862      	ldr	r2, [r4, #4]
 8001b0a:	8821      	ldrh	r1, [r4, #0]
 8001b0c:	89a3      	ldrh	r3, [r4, #12]
 8001b0e:	f7ff fba9 	bl	8001264 <arm_radix4_butterfly_f32>
      S->twidCoefModifier);
   }

   if(S->bitReverseFlag == 1u)
 8001b12:	78e0      	ldrb	r0, [r4, #3]
 8001b14:	2801      	cmp	r0, #1
 8001b16:	d00c      	beq.n	8001b32 <arm_cfft_radix4_f32+0x3a>
   {
      /*  Bit Reversal */
      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
   }

}
 8001b18:	b002      	add	sp, #8
 8001b1a:	bd70      	pop	{r4, r5, r6, pc}
{

   if(S->ifftFlag == 1u)
   {
      /*  Complex IFFT radix-4  */
      arm_radix4_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle,
 8001b1c:	6906      	ldr	r6, [r0, #16]
 8001b1e:	8801      	ldrh	r1, [r0, #0]
 8001b20:	6842      	ldr	r2, [r0, #4]
 8001b22:	8983      	ldrh	r3, [r0, #12]
 8001b24:	9600      	str	r6, [sp, #0]
 8001b26:	4628      	mov	r0, r5
 8001b28:	f7ff fe22 	bl	8001770 <arm_radix4_butterfly_inverse_f32>
      /*  Complex FFT radix-4  */
      arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle,
      S->twidCoefModifier);
   }

   if(S->bitReverseFlag == 1u)
 8001b2c:	78e0      	ldrb	r0, [r4, #3]
 8001b2e:	2801      	cmp	r0, #1
 8001b30:	d1f2      	bne.n	8001b18 <arm_cfft_radix4_f32+0x20>
   {
      /*  Bit Reversal */
      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
 8001b32:	8821      	ldrh	r1, [r4, #0]
 8001b34:	89e2      	ldrh	r2, [r4, #14]
 8001b36:	68a3      	ldr	r3, [r4, #8]
 8001b38:	4628      	mov	r0, r5
   }

}
 8001b3a:	b002      	add	sp, #8
 8001b3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   }

   if(S->bitReverseFlag == 1u)
   {
      /*  Bit Reversal */
      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
 8001b40:	f000 baca 	b.w	80020d8 <arm_bitreversal_f32>

08001b44 <arm_cfft_radix4_init_f32>:

  /*  Initialise the Twiddle coefficient pointer */
  S->pTwiddle = (float32_t *) twiddleCoef;

  /*  Initialise the Flag for selection of CFFT or CIFFT */
  S->ifftFlag = ifftFlag;
 8001b44:	7082      	strb	r2, [r0, #2]

  /*  Initialise the FFT length */
  S->fftLen = fftLen;

  /*  Initialise the Twiddle coefficient pointer */
  S->pTwiddle = (float32_t *) twiddleCoef;
 8001b46:	4a26      	ldr	r2, [pc, #152]	; (8001be0 <arm_cfft_radix4_init_f32+0x9c>)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;

  /*  Initialise the FFT length */
  S->fftLen = fftLen;
 8001b48:	8001      	strh	r1, [r0, #0]

  /*  Initialise the Flag for calculation Bit reversal or not */
  S->bitReverseFlag = bitReverseFlag;

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLen)
 8001b4a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100

  /*  Initialise the FFT length */
  S->fftLen = fftLen;

  /*  Initialise the Twiddle coefficient pointer */
  S->pTwiddle = (float32_t *) twiddleCoef;
 8001b4e:	6042      	str	r2, [r0, #4]

  /*  Initialise the Flag for selection of CFFT or CIFFT */
  S->ifftFlag = ifftFlag;

  /*  Initialise the Flag for calculation Bit reversal or not */
  S->bitReverseFlag = bitReverseFlag;
 8001b50:	70c3      	strb	r3, [r0, #3]

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLen)
 8001b52:	d039      	beq.n	8001bc8 <arm_cfft_radix4_init_f32+0x84>
 8001b54:	d908      	bls.n	8001b68 <arm_cfft_radix4_init_f32+0x24>
 8001b56:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8001b5a:	d01f      	beq.n	8001b9c <arm_cfft_radix4_init_f32+0x58>
 8001b5c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001b60:	d011      	beq.n	8001b86 <arm_cfft_radix4_init_f32+0x42>
    break;


  default:
    /*  Reporting argument error if fftSize is not valid value */
    status = ARM_MATH_ARGUMENT_ERROR;
 8001b62:	20ff      	movs	r0, #255	; 0xff
    break;
  }

  return (status);
}
 8001b64:	b240      	sxtb	r0, r0
 8001b66:	4770      	bx	lr

  /*  Initialise the Flag for calculation Bit reversal or not */
  S->bitReverseFlag = bitReverseFlag;

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLen)
 8001b68:	2910      	cmp	r1, #16
 8001b6a:	d022      	beq.n	8001bb2 <arm_cfft_radix4_init_f32+0x6e>
 8001b6c:	2940      	cmp	r1, #64	; 0x40
 8001b6e:	d1f8      	bne.n	8001b62 <arm_cfft_radix4_init_f32+0x1e>

  case 64u:
    /*  Initializations of structure parameters for 64 point FFT */
    S->twidCoefModifier = 64u;
    S->bitRevFactor = 64u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 8001b70:	491c      	ldr	r1, [pc, #112]	; (8001be4 <arm_cfft_radix4_init_f32+0xa0>)
    S->onebyfftLen = 0.00390625f;
    break;

  case 64u:
    /*  Initializations of structure parameters for 64 point FFT */
    S->twidCoefModifier = 64u;
 8001b72:	f04f 1340 	mov.w	r3, #4194368	; 0x400040
    S->bitRevFactor = 64u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
    S->onebyfftLen = 0.015625f;
 8001b76:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
    S->onebyfftLen = 0.00390625f;
    break;

  case 64u:
    /*  Initializations of structure parameters for 64 point FFT */
    S->twidCoefModifier = 64u;
 8001b7a:	60c3      	str	r3, [r0, #12]
    S->bitRevFactor = 64u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 8001b7c:	6081      	str	r1, [r0, #8]
    S->onebyfftLen = 0.015625f;
 8001b7e:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8001b80:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 8001b82:	b240      	sxtb	r0, r0
 8001b84:	4770      	bx	lr
    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 1u;
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 1u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) armBitRevTable;
 8001b86:	4918      	ldr	r1, [pc, #96]	; (8001be8 <arm_cfft_radix4_init_f32+0xa4>)

  case 4096u:
    /*  Initializations of structure parameters for 4096 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 1u;
 8001b88:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 1u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) armBitRevTable;
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.000244140625;
 8001b8c:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000

  case 4096u:
    /*  Initializations of structure parameters for 4096 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 1u;
 8001b90:	60c3      	str	r3, [r0, #12]
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 1u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) armBitRevTable;
 8001b92:	6081      	str	r1, [r0, #8]
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.000244140625;
 8001b94:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8001b96:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 8001b98:	b240      	sxtb	r0, r0
 8001b9a:	4770      	bx	lr
    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 4u;
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 4u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 8001b9c:	4913      	ldr	r1, [pc, #76]	; (8001bec <arm_cfft_radix4_init_f32+0xa8>)

  case 1024u:
    /*  Initializations of structure parameters for 1024 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 4u;
 8001b9e:	f04f 1304 	mov.w	r3, #262148	; 0x40004
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 4u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.0009765625f;
 8001ba2:	f04f 526a 	mov.w	r2, #981467136	; 0x3a800000

  case 1024u:
    /*  Initializations of structure parameters for 1024 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 4u;
 8001ba6:	60c3      	str	r3, [r0, #12]
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 4u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 8001ba8:	6081      	str	r1, [r0, #8]
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.0009765625f;
 8001baa:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8001bac:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 8001bae:	b240      	sxtb	r0, r0
 8001bb0:	4770      	bx	lr

  case 16u:
    /*  Initializations of structure parameters for 16 point FFT */
    S->twidCoefModifier = 256u;
    S->bitRevFactor = 256u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 8001bb2:	490f      	ldr	r1, [pc, #60]	; (8001bf0 <arm_cfft_radix4_init_f32+0xac>)
    S->onebyfftLen = 0.015625f;
    break;

  case 16u:
    /*  Initializations of structure parameters for 16 point FFT */
    S->twidCoefModifier = 256u;
 8001bb4:	f04f 2301 	mov.w	r3, #16777472	; 0x1000100
    S->bitRevFactor = 256u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
    S->onebyfftLen = 0.0625f;
 8001bb8:	f04f 5276 	mov.w	r2, #1031798784	; 0x3d800000
    S->onebyfftLen = 0.015625f;
    break;

  case 16u:
    /*  Initializations of structure parameters for 16 point FFT */
    S->twidCoefModifier = 256u;
 8001bbc:	60c3      	str	r3, [r0, #12]
    S->bitRevFactor = 256u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 8001bbe:	6081      	str	r1, [r0, #8]
    S->onebyfftLen = 0.0625f;
 8001bc0:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8001bc2:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 8001bc4:	b240      	sxtb	r0, r0
 8001bc6:	4770      	bx	lr

  case 256u:
    /*  Initializations of structure parameters for 256 point FFT */
    S->twidCoefModifier = 16u;
    S->bitRevFactor = 16u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 8001bc8:	490a      	ldr	r1, [pc, #40]	; (8001bf4 <arm_cfft_radix4_init_f32+0xb0>)
    break;


  case 256u:
    /*  Initializations of structure parameters for 256 point FFT */
    S->twidCoefModifier = 16u;
 8001bca:	f04f 1310 	mov.w	r3, #1048592	; 0x100010
    S->bitRevFactor = 16u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
    S->onebyfftLen = 0.00390625f;
 8001bce:	f04f 526e 	mov.w	r2, #998244352	; 0x3b800000
    break;


  case 256u:
    /*  Initializations of structure parameters for 256 point FFT */
    S->twidCoefModifier = 16u;
 8001bd2:	60c3      	str	r3, [r0, #12]
    S->bitRevFactor = 16u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 8001bd4:	6081      	str	r1, [r0, #8]
    S->onebyfftLen = 0.00390625f;
 8001bd6:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8001bd8:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 8001bda:	b240      	sxtb	r0, r0
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	08019d0c 	.word	0x08019d0c
 8001be4:	08029d0a 	.word	0x08029d0a
 8001be8:	08029c8c 	.word	0x08029c8c
 8001bec:	08029c92 	.word	0x08029c92
 8001bf0:	08029e8a 	.word	0x08029e8a
 8001bf4:	08029caa 	.word	0x08029caa

08001bf8 <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 8001bf8:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 8001bfc:	f101 38ff 	add.w	r8, r1, #4294967295
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8001c00:	4684      	mov	ip, r0

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001c02:	ea5f 0998 	movs.w	r9, r8, lsr #2
  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8001c06:	ecfc 7a01 	vldmia	ip!, {s15}

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001c0a:	f000 8130 	beq.w	8001e6e <arm_max_f32+0x276>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001c0e:	eddc 6a00 	vldr	s13, [ip]
 8001c12:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr

    maxVal2 = *pSrc++;
 8001c1a:	ed9c 7a01 	vldr	s14, [ip, #4]
 8001c1e:	bfc8      	it	gt
 8001c20:	eef0 7a66 	vmovgt.f32	s15, s13
 8001c24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c28:	bfd4      	ite	le
 8001c2a:	2600      	movle	r6, #0
 8001c2c:	2601      	movgt	r6, #1
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
    }

    maxVal1 = *pSrc++;
 8001c2e:	ed9c 0a02 	vldr	s0, [ip, #8]
 8001c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c36:	bf48      	it	mi
 8001c38:	eef0 7a47 	vmovmi.f32	s15, s14
 8001c3c:	eef4 7ac0 	vcmpe.f32	s15, s0
 8001c40:	bf48      	it	mi
 8001c42:	2602      	movmi	r6, #2
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
    }

    maxVal2 = *pSrc++;
 8001c44:	eddc 0a03 	vldr	s1, [ip, #12]
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	bf48      	it	mi
 8001c4e:	eef0 7a40 	vmovmi.f32	s15, s0
 8001c52:	f109 34ff 	add.w	r4, r9, #4294967295
 8001c56:	eef4 7ae0 	vcmpe.f32	s15, s1
 8001c5a:	bf48      	it	mi
 8001c5c:	2603      	movmi	r6, #3

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001c5e:	4627      	mov	r7, r4
 8001c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c64:	f004 0a01 	and.w	sl, r4, #1
 8001c68:	bf48      	it	mi
 8001c6a:	eef0 7a60 	vmovmi.f32	s15, s1
 8001c6e:	bf48      	it	mi
 8001c70:	2604      	movmi	r6, #4
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001c72:	f100 0514 	add.w	r5, r0, #20
 8001c76:	2408      	movs	r4, #8

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001c78:	2f00      	cmp	r7, #0
 8001c7a:	f000 809f 	beq.w	8001dbc <arm_max_f32+0x1c4>
 8001c7e:	f1ba 0f00 	cmp.w	sl, #0
 8001c82:	d030      	beq.n	8001ce6 <arm_max_f32+0xee>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001c84:	ed95 1a00 	vldr	s2, [r5]
 8001c88:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8001c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr

    maxVal2 = *pSrc++;
 8001c90:	edd5 1a01 	vldr	s3, [r5, #4]
 8001c94:	bfc8      	it	gt
 8001c96:	eef0 7a41 	vmovgt.f32	s15, s2
 8001c9a:	eef4 7ae1 	vcmpe.f32	s15, s3
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
    }

    maxVal1 = *pSrc++;
 8001c9e:	ed95 2a02 	vldr	s4, [r5, #8]
 8001ca2:	bfc8      	it	gt
 8001ca4:	2605      	movgt	r6, #5
 8001ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001caa:	bf48      	it	mi
 8001cac:	eef0 7a61 	vmovmi.f32	s15, s3
 8001cb0:	eef4 7ac2 	vcmpe.f32	s15, s4
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
    }

    maxVal2 = *pSrc++;
 8001cb4:	edd5 2a03 	vldr	s5, [r5, #12]
 8001cb8:	bf48      	it	mi
 8001cba:	2606      	movmi	r6, #6
 8001cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc0:	bf48      	it	mi
 8001cc2:	eef0 7a42 	vmovmi.f32	s15, s4
 8001cc6:	eef4 7ae2 	vcmpe.f32	s15, s5
 8001cca:	bf48      	it	mi
 8001ccc:	2607      	movmi	r6, #7
 8001cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd2:	bf48      	it	mi
 8001cd4:	eef0 7a62 	vmovmi.f32	s15, s5
 8001cd8:	bf48      	it	mi
 8001cda:	2608      	movmi	r6, #8
 8001cdc:	240c      	movs	r4, #12

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001cde:	3f01      	subs	r7, #1
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001ce0:	f100 0524 	add.w	r5, r0, #36	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001ce4:	d06a      	beq.n	8001dbc <arm_max_f32+0x1c4>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001ce6:	ed95 3a00 	vldr	s6, [r5]
 8001cea:	eeb4 3ae7 	vcmpe.f32	s6, s15
 8001cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr

    maxVal2 = *pSrc++;
 8001cf2:	edd5 3a01 	vldr	s7, [r5, #4]
 8001cf6:	bfc8      	it	gt
 8001cf8:	eef0 7a43 	vmovgt.f32	s15, s6
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
 8001cfc:	f1a4 0003 	sub.w	r0, r4, #3
 8001d00:	eef4 7ae3 	vcmpe.f32	s15, s7
 8001d04:	bfc8      	it	gt
 8001d06:	4606      	movgt	r6, r0
    }

    maxVal1 = *pSrc++;
 8001d08:	ed95 4a02 	vldr	s8, [r5, #8]
 8001d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d10:	bf48      	it	mi
 8001d12:	eef0 7a63 	vmovmi.f32	s15, s7
    /* compare for the maximum value */
    if(out < maxVal2)
    {
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
 8001d16:	f1a4 0002 	sub.w	r0, r4, #2
 8001d1a:	eef4 7ac4 	vcmpe.f32	s15, s8
    }

    maxVal2 = *pSrc++;
 8001d1e:	edd5 4a03 	vldr	s9, [r5, #12]
 8001d22:	bf48      	it	mi
 8001d24:	4606      	movmi	r6, r0
 8001d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2a:	bf48      	it	mi
 8001d2c:	eef0 7a44 	vmovmi.f32	s15, s8
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 3u;
 8001d30:	f104 30ff 	add.w	r0, r4, #4294967295
 8001d34:	eef4 7ae4 	vcmpe.f32	s15, s9

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001d38:	ed95 5a04 	vldr	s10, [r5, #16]
 8001d3c:	bf48      	it	mi
 8001d3e:	4606      	movmi	r6, r0
 8001d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d44:	bf48      	it	mi
 8001d46:	eef0 7a64 	vmovmi.f32	s15, s9
 8001d4a:	eeb4 5ae7 	vcmpe.f32	s10, s15
 8001d4e:	bf48      	it	mi
 8001d50:	4626      	movmi	r6, r4

    maxVal2 = *pSrc++;
 8001d52:	edd5 5a05 	vldr	s11, [r5, #20]
 8001d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d5a:	bfc8      	it	gt
 8001d5c:	eef0 7a45 	vmovgt.f32	s15, s10
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 1u;
 8001d60:	f104 0001 	add.w	r0, r4, #1
 8001d64:	eef4 7ae5 	vcmpe.f32	s15, s11
 8001d68:	bfc8      	it	gt
 8001d6a:	4606      	movgt	r6, r0
    }

    maxVal1 = *pSrc++;
 8001d6c:	ed95 6a06 	vldr	s12, [r5, #24]
 8001d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d74:	bf48      	it	mi
 8001d76:	eef0 7a65 	vmovmi.f32	s15, s11
    /* compare for the maximum value */
    if(out < maxVal2)
    {
      /* Update the maximum value and its index */
      out = maxVal2;
      outIndex = count + 2u;
 8001d7a:	f104 0002 	add.w	r0, r4, #2
 8001d7e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8001d82:	bf48      	it	mi
 8001d84:	4606      	movmi	r6, r0
    }

    maxVal2 = *pSrc++;
 8001d86:	edd5 6a07 	vldr	s13, [r5, #28]
 8001d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8e:	bf48      	it	mi
 8001d90:	eef0 7a46 	vmovmi.f32	s15, s12
    /* compare for the maximum value */
    if(out < maxVal1)
    {
      /* Update the maximum value and its index */
      out = maxVal1;
      outIndex = count + 3u;
 8001d94:	f104 0003 	add.w	r0, r4, #3
 8001d98:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001d9c:	f104 0404 	add.w	r4, r4, #4
 8001da0:	bf48      	it	mi
 8001da2:	4606      	movmi	r6, r0
 8001da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da8:	bf48      	it	mi
 8001daa:	eef0 7a66 	vmovmi.f32	s15, s13
 8001dae:	bf48      	it	mi
 8001db0:	4626      	movmi	r6, r4
 8001db2:	3404      	adds	r4, #4

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001db4:	3f02      	subs	r7, #2
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001db6:	f105 0520 	add.w	r5, r5, #32

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8001dba:	d194      	bne.n	8001ce6 <arm_max_f32+0xee>
 8001dbc:	eb0c 1c09 	add.w	ip, ip, r9, lsl #4

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001dc0:	f018 0503 	ands.w	r5, r8, #3
 8001dc4:	d050      	beq.n	8001e68 <arm_max_f32+0x270>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001dc6:	4660      	mov	r0, ip
 8001dc8:	ecb0 7a01 	vldmia	r0!, {s14}
 8001dcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001dd4:	ebc5 0101 	rsb	r1, r5, r1
 8001dd8:	bfc8      	it	gt
 8001dda:	eef0 7a47 	vmovgt.f32	s15, s14
 8001dde:	bfcc      	ite	gt
 8001de0:	460f      	movgt	r7, r1
 8001de2:	4637      	movle	r7, r6
 8001de4:	2401      	movs	r4, #1
 8001de6:	f105 3cff 	add.w	ip, r5, #4294967295

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001dea:	42ac      	cmp	r4, r5
 8001dec:	ea0c 0c04 	and.w	ip, ip, r4
 8001df0:	eeb0 0a67 	vmov.f32	s0, s15
 8001df4:	463e      	mov	r6, r7
 8001df6:	eef0 0a67 	vmov.f32	s1, s15
 8001dfa:	d02f      	beq.n	8001e5c <arm_max_f32+0x264>
 8001dfc:	f1bc 0f00 	cmp.w	ip, #0
 8001e00:	d00f      	beq.n	8001e22 <arm_max_f32+0x22a>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001e02:	ecb0 0a01 	vldmia	r0!, {s0}
 8001e06:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0e:	bfd8      	it	le
 8001e10:	eeb0 0a67 	vmovle.f32	s0, s15
 8001e14:	eef0 0a40 	vmov.f32	s1, s0
 8001e18:	dc1c      	bgt.n	8001e54 <arm_max_f32+0x25c>
 8001e1a:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001e1c:	42ac      	cmp	r4, r5
 8001e1e:	463e      	mov	r6, r7
 8001e20:	d01c      	beq.n	8001e5c <arm_max_f32+0x264>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8001e22:	ecb0 1a01 	vldmia	r0!, {s2}
 8001e26:	eeb4 1ae0 	vcmpe.f32	s2, s1
 8001e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2e:	ecf0 1a01 	vldmia	r0!, {s3}
 8001e32:	bfc8      	it	gt
 8001e34:	eef0 0a41 	vmovgt.f32	s1, s2
 8001e38:	eef4 1ae0 	vcmpe.f32	s3, s1
 * @param[out]      *pResult maximum value returned here    
 * @param[out]      *pIndex index of maximum value returned here    
 * @return none.    
 */

void arm_max_f32(
 8001e3c:	bfc8      	it	gt
 8001e3e:	190e      	addgt	r6, r1, r4
 8001e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e44:	bfc8      	it	gt
 8001e46:	eef0 0a61 	vmovgt.f32	s1, s3
 8001e4a:	f104 0401 	add.w	r4, r4, #1
 8001e4e:	eeb0 0a60 	vmov.f32	s0, s1
 8001e52:	dd00      	ble.n	8001e56 <arm_max_f32+0x25e>
 8001e54:	190e      	adds	r6, r1, r4
 8001e56:	3401      	adds	r4, #1

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001e58:	42ac      	cmp	r4, r5
 8001e5a:	d1e2      	bne.n	8001e22 <arm_max_f32+0x22a>
    blkCnt--;

  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8001e5c:	ed82 0a00 	vstr	s0, [r2]
  *pIndex = outIndex;
 8001e60:	601e      	str	r6, [r3, #0]
}
 8001e62:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8001e66:	4770      	bx	lr

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8001e68:	eeb0 0a67 	vmov.f32	s0, s15
 8001e6c:	e7f6      	b.n	8001e5c <arm_max_f32+0x264>
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
  /* Initialise the index value to zero. */
  outIndex = 0u;
 8001e6e:	464e      	mov	r6, r9
 8001e70:	e7a6      	b.n	8001dc0 <arm_max_f32+0x1c8>
 8001e72:	bf00      	nop

08001e74 <arm_cmplx_mag_f32>:

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 8001e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /*loop Unrolling */
  blkCnt = numSamples >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001e78:	ea5f 0992 	movs.w	r9, r2, lsr #2

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	4680      	mov	r8, r0
  /*loop Unrolling */
  blkCnt = numSamples >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001e80:	d06f      	beq.n	8001f62 <arm_cmplx_mag_f32+0xee>

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001e82:	f04f 0a00 	mov.w	sl, #0
 * @return none.    
 *    
 */


void arm_cmplx_mag_f32(
 8001e86:	f101 0710 	add.w	r7, r1, #16
 8001e8a:	f101 050c 	add.w	r5, r1, #12
 8001e8e:	464e      	mov	r6, r9
 8001e90:	4604      	mov	r4, r0
  while(blkCnt > 0u)
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001e92:	edd4 7a01 	vldr	s15, [r4, #4]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8001e96:	ed94 7a00 	vldr	s14, [r4]
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001e9a:	ee27 0aa7 	vmul.f32	s0, s15, s15
 8001e9e:	ee07 0a07 	vmla.f32	s0, s14, s14
 8001ea2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eaa:	f340 80bd 	ble.w	8002028 <arm_cmplx_mag_f32+0x1b4>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001eae:	eef1 0ac0 	vsqrt.f32	s1, s0
 8001eb2:	eef4 0a60 	vcmp.f32	s1, s1
 8001eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eba:	f040 80d5 	bne.w	8002068 <arm_cmplx_mag_f32+0x1f4>
 8001ebe:	ed47 0a04 	vstr	s1, [r7, #-16]

    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001ec2:	ed94 1a03 	vldr	s2, [r4, #12]
    realIn = *pSrc++;
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);

    realIn = *pSrc++;
 8001ec6:	edd4 1a02 	vldr	s3, [r4, #8]
    imagIn = *pSrc++;
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001eca:	ee21 2a01 	vmul.f32	s4, s2, s2
 8001ece:	ee01 2aa1 	vmla.f32	s4, s3, s3

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001ed2:	eeb5 2ac0 	vcmpe.f32	s4, #0.0
 8001ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eda:	f340 80ae 	ble.w	800203a <arm_cmplx_mag_f32+0x1c6>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001ede:	eef1 2ac2 	vsqrt.f32	s5, s4
 8001ee2:	eef4 2a62 	vcmp.f32	s5, s5
 8001ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eea:	f040 80b2 	bne.w	8002052 <arm_cmplx_mag_f32+0x1de>
 8001eee:	ed45 2a02 	vstr	s5, [r5, #-8]

    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001ef2:	ed94 3a05 	vldr	s6, [r4, #20]

    realIn = *pSrc++;
    imagIn = *pSrc++;
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);

    realIn = *pSrc++;
 8001ef6:	edd4 3a04 	vldr	s7, [r4, #16]
    imagIn = *pSrc++;
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001efa:	ee23 4a03 	vmul.f32	s8, s6, s6
 8001efe:	ee03 4aa3 	vmla.f32	s8, s7, s7

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001f02:	eeb5 4ac0 	vcmpe.f32	s8, #0.0
 8001f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0a:	f340 8093 	ble.w	8002034 <arm_cmplx_mag_f32+0x1c0>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001f0e:	eef1 4ac4 	vsqrt.f32	s9, s8
 8001f12:	eef4 4a64 	vcmp.f32	s9, s9
 8001f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1a:	f040 80bb 	bne.w	8002094 <arm_cmplx_mag_f32+0x220>
 8001f1e:	ed45 4a01 	vstr	s9, [r5, #-4]

    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001f22:	ed94 5a07 	vldr	s10, [r4, #28]

    realIn = *pSrc++;
    imagIn = *pSrc++;
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);

    realIn = *pSrc++;
 8001f26:	edd4 5a06 	vldr	s11, [r4, #24]
    imagIn = *pSrc++;
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001f2a:	ee25 6a05 	vmul.f32	s12, s10, s10
 8001f2e:	ee05 6aa5 	vmla.f32	s12, s11, s11
 * @return none.    
 *    
 */


void arm_cmplx_mag_f32(
 8001f32:	3420      	adds	r4, #32

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001f34:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 8001f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3c:	dd77      	ble.n	800202e <arm_cmplx_mag_f32+0x1ba>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001f3e:	eef1 6ac6 	vsqrt.f32	s13, s12
 8001f42:	eef4 6a66 	vcmp.f32	s13, s13
 8001f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f4a:	f040 8098 	bne.w	800207e <arm_cmplx_mag_f32+0x20a>
 8001f4e:	edc5 6a00 	vstr	s13, [r5]
 8001f52:	3710      	adds	r7, #16
 8001f54:	3510      	adds	r5, #16
  /*loop Unrolling */
  blkCnt = numSamples >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8001f56:	3e01      	subs	r6, #1
 8001f58:	d19b      	bne.n	8001e92 <arm_cmplx_mag_f32+0x1e>
 8001f5a:	eb08 1849 	add.w	r8, r8, r9, lsl #5
 8001f5e:	eb01 1109 	add.w	r1, r1, r9, lsl #4

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
 8001f62:	f012 0603 	ands.w	r6, r2, #3
 8001f66:	d05c      	beq.n	8002022 <arm_cmplx_mag_f32+0x1ae>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001f68:	edd8 7a01 	vldr	s15, [r8, #4]
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8001f6c:	ed98 7a00 	vldr	s14, [r8]
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001f70:	ee27 0aa7 	vmul.f32	s0, s15, s15
 8001f74:	ee07 0a07 	vmla.f32	s0, s14, s14
 8001f78:	1e73      	subs	r3, r6, #1

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001f7a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001f7e:	2700      	movs	r7, #0
 8001f80:	1d0d      	adds	r5, r1, #4
 8001f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f86:	f003 0201 	and.w	r2, r3, #1
 * @return none.    
 *    
 */


void arm_cmplx_mag_f32(
 8001f8a:	f108 0408 	add.w	r4, r8, #8
 8001f8e:	dd5d      	ble.n	800204c <arm_cmplx_mag_f32+0x1d8>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001f90:	eef1 0ac0 	vsqrt.f32	s1, s0
 8001f94:	eef4 0a60 	vcmp.f32	s1, s1
 8001f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9c:	f040 8093 	bne.w	80020c6 <arm_cmplx_mag_f32+0x252>
 8001fa0:	ed45 0a01 	vstr	s1, [r5, #-4]

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
 8001fa4:	3e01      	subs	r6, #1
 8001fa6:	d03c      	beq.n	8002022 <arm_cmplx_mag_f32+0x1ae>
 8001fa8:	b142      	cbz	r2, 8001fbc <arm_cmplx_mag_f32+0x148>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001faa:	ed94 1a01 	vldr	s2, [r4, #4]
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8001fae:	edd4 1a00 	vldr	s3, [r4]
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001fb2:	ee21 2a01 	vmul.f32	s4, s2, s2
 8001fb6:	ee01 2aa1 	vmla.f32	s4, s3, s3
 8001fba:	e020      	b.n	8001ffe <arm_cmplx_mag_f32+0x18a>

  while(blkCnt > 0u)
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001fbc:	ed94 3a01 	vldr	s6, [r4, #4]
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8001fc0:	edd4 3a00 	vldr	s7, [r4]
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001fc4:	ee23 4a03 	vmul.f32	s8, s6, s6
 8001fc8:	ee03 4aa3 	vmla.f32	s8, s7, s7
 * @return none.    
 *    
 */


void arm_cmplx_mag_f32(
 8001fcc:	3408      	adds	r4, #8

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001fce:	eeb5 4ac0 	vcmpe.f32	s8, #0.0
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001fd2:	3504      	adds	r5, #4
 8001fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd8:	dd35      	ble.n	8002046 <arm_cmplx_mag_f32+0x1d2>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8001fda:	eef1 4ac4 	vsqrt.f32	s9, s8
 8001fde:	eef4 4a64 	vcmp.f32	s9, s9
 8001fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe6:	d160      	bne.n	80020aa <arm_cmplx_mag_f32+0x236>
 8001fe8:	ed45 4a01 	vstr	s9, [r5, #-4]

  while(blkCnt > 0u)
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
    imagIn = *pSrc++;
 8001fec:	ed94 5a01 	vldr	s10, [r4, #4]
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8001ff0:	edd4 5a00 	vldr	s11, [r4]
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8001ff4:	ee25 2a05 	vmul.f32	s4, s10, s10
 8001ff8:	ee05 2aa5 	vmla.f32	s4, s11, s11

    /* Decrement the loop counter */
    blkCnt--;
 8001ffc:	3e01      	subs	r6, #1

  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
 8001ffe:	eeb5 2ac0 	vcmpe.f32	s4, #0.0
 * @return none.    
 *    
 */


void arm_cmplx_mag_f32(
 8002002:	3408      	adds	r4, #8
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
    imagIn = *pSrc++;
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8002004:	3504      	adds	r5, #4
 8002006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200a:	dd19      	ble.n	8002040 <arm_cmplx_mag_f32+0x1cc>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 800200c:	eef1 2ac2 	vsqrt.f32	s5, s4
 8002010:	eef4 2a62 	vcmp.f32	s5, s5
 8002014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002018:	d14e      	bne.n	80020b8 <arm_cmplx_mag_f32+0x244>
 800201a:	ed45 2a01 	vstr	s5, [r5, #-4]

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
 800201e:	3e01      	subs	r6, #1
 8002020:	d1cc      	bne.n	8001fbc <arm_cmplx_mag_f32+0x148>
    numSamples--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8002022:	b002      	add	sp, #8
 8002024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8002028:	f847 ac10 	str.w	sl, [r7, #-16]
 800202c:	e749      	b.n	8001ec2 <arm_cmplx_mag_f32+0x4e>
 800202e:	f8c5 a000 	str.w	sl, [r5]
 8002032:	e78e      	b.n	8001f52 <arm_cmplx_mag_f32+0xde>
 8002034:	f845 ac04 	str.w	sl, [r5, #-4]
 8002038:	e773      	b.n	8001f22 <arm_cmplx_mag_f32+0xae>
 800203a:	f845 ac08 	str.w	sl, [r5, #-8]
 800203e:	e758      	b.n	8001ef2 <arm_cmplx_mag_f32+0x7e>
 8002040:	f845 7c04 	str.w	r7, [r5, #-4]
 8002044:	e7eb      	b.n	800201e <arm_cmplx_mag_f32+0x1aa>
 8002046:	f845 7c04 	str.w	r7, [r5, #-4]
 800204a:	e7cf      	b.n	8001fec <arm_cmplx_mag_f32+0x178>
 800204c:	f845 7c04 	str.w	r7, [r5, #-4]
 8002050:	e7a8      	b.n	8001fa4 <arm_cmplx_mag_f32+0x130>

//      #if __FPU_USED
#if (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#else
      *pOut = sqrtf(in);
 8002052:	ee12 0a10 	vmov	r0, s4
 8002056:	9101      	str	r1, [sp, #4]
 8002058:	9200      	str	r2, [sp, #0]
 800205a:	f000 fa2d 	bl	80024b8 <sqrtf>
 800205e:	9a00      	ldr	r2, [sp, #0]
 8002060:	9901      	ldr	r1, [sp, #4]
 8002062:	ee02 0a90 	vmov	s5, r0
 8002066:	e742      	b.n	8001eee <arm_cmplx_mag_f32+0x7a>
 8002068:	ee10 0a10 	vmov	r0, s0
 800206c:	9101      	str	r1, [sp, #4]
 800206e:	9200      	str	r2, [sp, #0]
 8002070:	f000 fa22 	bl	80024b8 <sqrtf>
 8002074:	9a00      	ldr	r2, [sp, #0]
 8002076:	9901      	ldr	r1, [sp, #4]
 8002078:	ee00 0a90 	vmov	s1, r0
 800207c:	e71f      	b.n	8001ebe <arm_cmplx_mag_f32+0x4a>
 800207e:	ee16 0a10 	vmov	r0, s12
 8002082:	9101      	str	r1, [sp, #4]
 8002084:	9200      	str	r2, [sp, #0]
 8002086:	f000 fa17 	bl	80024b8 <sqrtf>
 800208a:	9a00      	ldr	r2, [sp, #0]
 800208c:	9901      	ldr	r1, [sp, #4]
 800208e:	ee06 0a90 	vmov	s13, r0
 8002092:	e75c      	b.n	8001f4e <arm_cmplx_mag_f32+0xda>
 8002094:	ee14 0a10 	vmov	r0, s8
 8002098:	9101      	str	r1, [sp, #4]
 800209a:	9200      	str	r2, [sp, #0]
 800209c:	f000 fa0c 	bl	80024b8 <sqrtf>
 80020a0:	9a00      	ldr	r2, [sp, #0]
 80020a2:	9901      	ldr	r1, [sp, #4]
 80020a4:	ee04 0a90 	vmov	s9, r0
 80020a8:	e739      	b.n	8001f1e <arm_cmplx_mag_f32+0xaa>
 80020aa:	ee14 0a10 	vmov	r0, s8
 80020ae:	f000 fa03 	bl	80024b8 <sqrtf>
 80020b2:	ee04 0a90 	vmov	s9, r0
 80020b6:	e797      	b.n	8001fe8 <arm_cmplx_mag_f32+0x174>
 80020b8:	ee12 0a10 	vmov	r0, s4
 80020bc:	f000 f9fc 	bl	80024b8 <sqrtf>
 80020c0:	ee02 0a90 	vmov	s5, r0
 80020c4:	e7a9      	b.n	800201a <arm_cmplx_mag_f32+0x1a6>
 80020c6:	ee10 0a10 	vmov	r0, s0
 80020ca:	9201      	str	r2, [sp, #4]
 80020cc:	f000 f9f4 	bl	80024b8 <sqrtf>
 80020d0:	9a01      	ldr	r2, [sp, #4]
 80020d2:	ee00 0a90 	vmov	s1, r0
 80020d6:	e763      	b.n	8001fa0 <arm_cmplx_mag_f32+0x12c>

080020d8 <arm_bitreversal_f32>:
void arm_bitreversal_f32(
float32_t * pSrc,
uint16_t fftSize,
uint16_t bitRevFactor,
uint16_t * pBitRevTab)
{
 80020d8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80020dc:	b086      	sub	sp, #24
   uint16_t i, j;
   float32_t in;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
 80020de:	0849      	lsrs	r1, r1, #1
 80020e0:	9103      	str	r1, [sp, #12]
   fftLenBy2p1 = (fftSize >> 1u) + 1u;
 80020e2:	9c03      	ldr	r4, [sp, #12]

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80020e4:	2100      	movs	r1, #0
 80020e6:	1ea5      	subs	r5, r4, #2
 80020e8:	0052      	lsls	r2, r2, #1
   float32_t in;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;
 80020ea:	f104 0901 	add.w	r9, r4, #1
 80020ee:	9205      	str	r2, [sp, #20]

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80020f0:	9504      	str	r5, [sp, #16]
   uint16_t fftLenBy2, fftLenBy2p1;
   uint16_t i, j;
   float32_t in;

   /*  Initializations */
   j = 0u;
 80020f2:	460a      	mov	r2, r1
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80020f4:	460c      	mov	r4, r1

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 80020f6:	f8dd c00c 	ldr.w	ip, [sp, #12]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 80020fa:	1c66      	adds	r6, r4, #1
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 80020fc:	eb02 040c 	add.w	r4, r2, ip
 8002100:	00e2      	lsls	r2, r4, #3
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 8002102:	00f7      	lsls	r7, r6, #3
 8002104:	19c6      	adds	r6, r0, r7
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002106:	1885      	adds	r5, r0, r2
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 8002108:	6834      	ldr	r4, [r6, #0]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 800210a:	f8d5 8000 	ldr.w	r8, [r5]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800210e:	3204      	adds	r2, #4

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002110:	f8c6 8000 	str.w	r8, [r6]
      pSrc[2u * (j + fftLenBy2)] = in;
 8002114:	602c      	str	r4, [r5, #0]

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002116:	1884      	adds	r4, r0, r2
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002118:	3704      	adds	r7, #4
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800211a:	3102      	adds	r1, #2
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 800211c:	19c5      	adds	r5, r0, r7
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800211e:	6822      	ldr	r2, [r4, #0]
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002120:	b289      	uxth	r1, r1
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002122:	00ce      	lsls	r6, r1, #3
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002124:	edd5 7a00 	vldr	s15, [r5]
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 8002128:	1d37      	adds	r7, r6, #4
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800212a:	602a      	str	r2, [r5, #0]
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 800212c:	eb00 0c06 	add.w	ip, r0, r6
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 8002130:	881a      	ldrh	r2, [r3, #0]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002132:	eb01 0609 	add.w	r6, r1, r9
 8002136:	00f6      	lsls	r6, r6, #3
 8002138:	eb00 0a06 	add.w	sl, r0, r6
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 800213c:	ea4f 0bc2 	mov.w	fp, r2, lsl #3
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002140:	f10b 0804 	add.w	r8, fp, #4
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002144:	f8cd a004 	str.w	sl, [sp, #4]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002148:	eb00 0a0b 	add.w	sl, r0, fp

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 800214c:	f8dd b014 	ldr.w	fp, [sp, #20]
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002150:	3604      	adds	r6, #4
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002152:	eb09 0502 	add.w	r5, r9, r2

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002156:	445b      	add	r3, fp
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002158:	f8dd b010 	ldr.w	fp, [sp, #16]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800215c:	00ed      	lsls	r5, r5, #3
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 800215e:	1986      	adds	r6, r0, r6
 8002160:	9602      	str	r6, [sp, #8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002162:	1946      	adds	r6, r0, r5
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002164:	3504      	adds	r5, #4
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002166:	4559      	cmp	r1, fp
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 8002168:	edc4 7a00 	vstr	s15, [r4]
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 800216c:	4407      	add	r7, r0
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 800216e:	4480      	add	r8, r0
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002170:	4405      	add	r5, r0
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002172:	460c      	mov	r4, r1
 8002174:	d823      	bhi.n	80021be <arm_bitreversal_f32+0xe6>
   {
      if(i < j)
 8002176:	428a      	cmp	r2, r1
 8002178:	d9bd      	bls.n	80020f6 <arm_bitreversal_f32+0x1e>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 800217a:	ed9c 0a00 	vldr	s0, [ip]
         pSrc[2u * i] = pSrc[2u * j];
 800217e:	ed9a 7a00 	vldr	s14, [sl]
 8002182:	ed8c 7a00 	vstr	s14, [ip]
         pSrc[2u * j] = in;
 8002186:	ed8a 0a00 	vstr	s0, [sl]

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 800218a:	f8d7 c000 	ldr.w	ip, [r7]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 800218e:	f8d8 a000 	ldr.w	sl, [r8]
 8002192:	f8c7 a000 	str.w	sl, [r7]
         pSrc[(2u * j) + 1u] = in;
 8002196:	f8c8 c000 	str.w	ip, [r8]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 800219a:	f8dd 8004 	ldr.w	r8, [sp, #4]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800219e:	f8d6 b000 	ldr.w	fp, [r6]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 80021a2:	f8d8 7000 	ldr.w	r7, [r8]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 80021a6:	f8dd c008 	ldr.w	ip, [sp, #8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 80021aa:	f8c8 b000 	str.w	fp, [r8]
         pSrc[2u * (j + fftLenBy2p1)] = in;
 80021ae:	6037      	str	r7, [r6, #0]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 80021b0:	f8dc 6000 	ldr.w	r6, [ip]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 80021b4:	682f      	ldr	r7, [r5, #0]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 80021b6:	f8cc 7000 	str.w	r7, [ip]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 80021ba:	602e      	str	r6, [r5, #0]
 80021bc:	e79b      	b.n	80020f6 <arm_bitreversal_f32+0x1e>
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
   }
}
 80021be:	b006      	add	sp, #24
 80021c0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop

080021c8 <arm_bitreversal_q31>:
void arm_bitreversal_q31(
q31_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTable)
{
 80021c8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80021cc:	b08a      	sub	sp, #40	; 0x28
   uint32_t fftLenBy2, fftLenBy2p1, i, j;
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
 80021ce:	0849      	lsrs	r1, r1, #1
 80021d0:	9106      	str	r1, [sp, #24]
void arm_bitreversal_q31(
q31_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTable)
{
 80021d2:	9304      	str	r3, [sp, #16]
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 80021d4:	9b06      	ldr	r3, [sp, #24]

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80021d6:	1e8c      	subs	r4, r1, #2
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 80021d8:	1c5e      	adds	r6, r3, #1

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80021da:	9409      	str	r4, [sp, #36]	; 0x24
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 80021dc:	9608      	str	r6, [sp, #32]
 80021de:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80021e0:	0052      	lsls	r2, r2, #1
* @param[in]      bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table   
* @param[in]      *pBitRevTab  points to bit reversal table.   
* @return none.   
*/

void arm_bitreversal_q31(
 80021e2:	00cd      	lsls	r5, r1, #3
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80021e4:	f04f 0c00 	mov.w	ip, #0
 80021e8:	9207      	str	r2, [sp, #28]
 80021ea:	07b2      	lsls	r2, r6, #30
 80021ec:	4603      	mov	r3, r0
* @param[in]      bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table   
* @param[in]      *pBitRevTab  points to bit reversal table.   
* @return none.   
*/

void arm_bitreversal_q31(
 80021ee:	eb00 0405 	add.w	r4, r0, r5
{
   uint32_t fftLenBy2, fftLenBy2p1, i, j;
   q31_t in;

   /*  Initializations      */
   j = 0u;
 80021f2:	4661      	mov	r1, ip
 80021f4:	f100 8096 	bmi.w	8002324 <arm_bitreversal_q31+0x15c>
 80021f8:	f8cd c014 	str.w	ip, [sp, #20]
 80021fc:	e051      	b.n	80022a2 <arm_bitreversal_q31+0xda>
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 80021fe:	42a9      	cmp	r1, r5
 8002200:	d91a      	bls.n	8002238 <arm_bitreversal_q31+0x70>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002202:	f850 5031 	ldr.w	r5, [r0, r1, lsl #3]
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002206:	f8d3 9010 	ldr.w	r9, [r3, #16]
         pSrc[2u * i] = pSrc[2u * j];
 800220a:	611d      	str	r5, [r3, #16]
         pSrc[2u * j] = in;
 800220c:	f840 9031 	str.w	r9, [r0, r1, lsl #3]

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 8002210:	6959      	ldr	r1, [r3, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002212:	f850 500a 	ldr.w	r5, [r0, sl]
 8002216:	615d      	str	r5, [r3, #20]
         pSrc[(2u * j) + 1u] = in;
 8002218:	f840 100a 	str.w	r1, [r0, sl]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 800221c:	69a3      	ldr	r3, [r4, #24]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800221e:	f850 103c 	ldr.w	r1, [r0, ip, lsl #3]
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002222:	f8dd a00c 	ldr.w	sl, [sp, #12]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002226:	61a1      	str	r1, [r4, #24]
         pSrc[2u * (j + fftLenBy2p1)] = in;
 8002228:	f840 303c 	str.w	r3, [r0, ip, lsl #3]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 800222c:	69e5      	ldr	r5, [r4, #28]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 800222e:	f850 300a 	ldr.w	r3, [r0, sl]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8002232:	61e3      	str	r3, [r4, #28]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 8002234:	f840 500a 	str.w	r5, [r0, sl]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002238:	f850 1037 	ldr.w	r1, [r0, r7, lsl #3]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 800223c:	6894      	ldr	r4, [r2, #8]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 800223e:	6091      	str	r1, [r2, #8]
      pSrc[2u * (j + fftLenBy2)] = in;
 8002240:	f840 4037 	str.w	r4, [r0, r7, lsl #3]
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002244:	f8bb 1000 	ldrh.w	r1, [fp]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002248:	f850 5008 	ldr.w	r5, [r0, r8]
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 800224c:	68d7      	ldr	r7, [r2, #12]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800224e:	f8dd c020 	ldr.w	ip, [sp, #32]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002252:	60d5      	str	r5, [r2, #12]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002254:	00cb      	lsls	r3, r1, #3
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002256:	1d1d      	adds	r5, r3, #4
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 8002258:	f840 7008 	str.w	r7, [r0, r8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800225c:	eb01 030c 	add.w	r3, r1, ip
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002260:	f8dd 8014 	ldr.w	r8, [sp, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002264:	00dc      	lsls	r4, r3, #3
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002266:	3404      	adds	r4, #4
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002268:	4541      	cmp	r1, r8
 800226a:	d916      	bls.n	800229a <arm_bitreversal_q31+0xd2>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 800226c:	f850 7031 	ldr.w	r7, [r0, r1, lsl #3]
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002270:	f8d2 b010 	ldr.w	fp, [r2, #16]
         pSrc[2u * i] = pSrc[2u * j];
 8002274:	6117      	str	r7, [r2, #16]
         pSrc[2u * j] = in;
 8002276:	f840 b031 	str.w	fp, [r0, r1, lsl #3]

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 800227a:	5947      	ldr	r7, [r0, r5]
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 800227c:	f8d2 9014 	ldr.w	r9, [r2, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002280:	6157      	str	r7, [r2, #20]
         pSrc[(2u * j) + 1u] = in;
 8002282:	f840 9005 	str.w	r9, [r0, r5]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002286:	f850 7033 	ldr.w	r7, [r0, r3, lsl #3]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 800228a:	69b5      	ldr	r5, [r6, #24]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800228c:	61b7      	str	r7, [r6, #24]
         pSrc[2u * (j + fftLenBy2p1)] = in;
 800228e:	f840 5033 	str.w	r5, [r0, r3, lsl #3]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002292:	69f7      	ldr	r7, [r6, #28]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002294:	5903      	ldr	r3, [r0, r4]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8002296:	61f3      	str	r3, [r6, #28]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 8002298:	5107      	str	r7, [r0, r4]
 800229a:	f102 0310 	add.w	r3, r2, #16
 800229e:	f106 0410 	add.w	r4, r6, #16

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 80022a2:	f8dd 8018 	ldr.w	r8, [sp, #24]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 80022a6:	689f      	ldr	r7, [r3, #8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 80022a8:	f8dd 9020 	ldr.w	r9, [sp, #32]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 80022ac:	4441      	add	r1, r8
 80022ae:	00ce      	lsls	r6, r1, #3
 80022b0:	f850 5031 	ldr.w	r5, [r0, r1, lsl #3]
 80022b4:	609d      	str	r5, [r3, #8]
      pSrc[2u * (j + fftLenBy2)] = in;
 80022b6:	f840 7031 	str.w	r7, [r0, r1, lsl #3]
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 80022ba:	9f04      	ldr	r7, [sp, #16]
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 80022bc:	68d9      	ldr	r1, [r3, #12]
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 80022be:	3604      	adds	r6, #4
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 80022c0:	9102      	str	r1, [sp, #8]
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 80022c2:	8839      	ldrh	r1, [r7, #0]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 80022c4:	5985      	ldr	r5, [r0, r6]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 80022c6:	eb01 0c09 	add.w	ip, r1, r9
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 80022ca:	60dd      	str	r5, [r3, #12]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 80022cc:	ea4f 05cc 	mov.w	r5, ip, lsl #3
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 80022d0:	f105 0904 	add.w	r9, r5, #4
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80022d4:	9d05      	ldr	r5, [sp, #20]
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 80022d6:	f8cd 900c 	str.w	r9, [sp, #12]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80022da:	3502      	adds	r5, #2
 80022dc:	9501      	str	r5, [sp, #4]
 80022de:	3502      	adds	r5, #2
 80022e0:	9505      	str	r5, [sp, #20]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 80022e2:	9d02      	ldr	r5, [sp, #8]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 80022e4:	f8dd 901c 	ldr.w	r9, [sp, #28]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 80022e8:	5185      	str	r5, [r0, r6]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 80022ea:	eb01 0708 	add.w	r7, r1, r8

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 80022ee:	9e04      	ldr	r6, [sp, #16]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80022f0:	9d01      	ldr	r5, [sp, #4]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 80022f2:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 80022f6:	f10b 0804 	add.w	r8, fp, #4

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 80022fa:	eb06 0b09 	add.w	fp, r6, r9
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80022fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002300:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002304:	42b5      	cmp	r5, r6

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002306:	44d9      	add	r9, fp
 8002308:	f103 0210 	add.w	r2, r3, #16
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 800230c:	f10a 0a04 	add.w	sl, sl, #4
 8002310:	f104 0610 	add.w	r6, r4, #16

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002314:	f8cd 9010 	str.w	r9, [sp, #16]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002318:	f67f af71 	bls.w	80021fe <arm_bitreversal_q31+0x36>
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
   }
}
 800231c:	b00a      	add	sp, #40	; 0x28
 800231e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002322:	4770      	bx	lr

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002324:	6821      	ldr	r1, [r4, #0]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 8002326:	6883      	ldr	r3, [r0, #8]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002328:	6081      	str	r1, [r0, #8]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800232a:	3504      	adds	r5, #4
 800232c:	1945      	adds	r5, r0, r5
      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;
 800232e:	6023      	str	r3, [r4, #0]

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002330:	682b      	ldr	r3, [r5, #0]
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002332:	f8dd b010 	ldr.w	fp, [sp, #16]
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002336:	68c2      	ldr	r2, [r0, #12]
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002338:	f8bb 1000 	ldrh.w	r1, [fp]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800233c:	60c3      	str	r3, [r0, #12]
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 800233e:	602a      	str	r2, [r5, #0]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002340:	9d07      	ldr	r5, [sp, #28]
 8002342:	44ab      	add	fp, r5
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002344:	9d09      	ldr	r5, [sp, #36]	; 0x24

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002346:	f8cd b010 	str.w	fp, [sp, #16]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800234a:	f04f 0c02 	mov.w	ip, #2
 800234e:	45ac      	cmp	ip, r5
 8002350:	d8e4      	bhi.n	800231c <arm_bitreversal_q31+0x154>
   {
      if(i < j)
 8002352:	4561      	cmp	r1, ip
 8002354:	d919      	bls.n	800238a <arm_bitreversal_q31+0x1c2>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002356:	00cf      	lsls	r7, r1, #3
 8002358:	19c5      	adds	r5, r0, r7
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 800235a:	6906      	ldr	r6, [r0, #16]
         pSrc[2u * i] = pSrc[2u * j];
 800235c:	682b      	ldr	r3, [r5, #0]
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 800235e:	1d3a      	adds	r2, r7, #4
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002360:	9f08      	ldr	r7, [sp, #32]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002362:	6103      	str	r3, [r0, #16]
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002364:	1882      	adds	r2, r0, r2
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;
 8002366:	602e      	str	r6, [r5, #0]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002368:	19cb      	adds	r3, r1, r7
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 800236a:	6945      	ldr	r5, [r0, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 800236c:	6817      	ldr	r7, [r2, #0]
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800236e:	00de      	lsls	r6, r3, #3
 8002370:	1983      	adds	r3, r0, r6
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002372:	6147      	str	r7, [r0, #20]
         pSrc[(2u * j) + 1u] = in;
 8002374:	6015      	str	r5, [r2, #0]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002376:	681a      	ldr	r2, [r3, #0]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002378:	69a5      	ldr	r5, [r4, #24]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 800237a:	61a2      	str	r2, [r4, #24]
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 800237c:	1d37      	adds	r7, r6, #4
 800237e:	19c6      	adds	r6, r0, r7
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;
 8002380:	601d      	str	r5, [r3, #0]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002382:	69e2      	ldr	r2, [r4, #28]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002384:	6833      	ldr	r3, [r6, #0]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8002386:	61e3      	str	r3, [r4, #28]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 8002388:	6032      	str	r2, [r6, #0]
 800238a:	f100 0310 	add.w	r3, r0, #16
 800238e:	3410      	adds	r4, #16
 8002390:	f8cd c014 	str.w	ip, [sp, #20]
 8002394:	e785      	b.n	80022a2 <arm_bitreversal_q31+0xda>
 8002396:	bf00      	nop

08002398 <arm_bitreversal_q15>:
void arm_bitreversal_q15(
q15_t * pSrc16,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab)
{
 8002398:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   uint32_t fftLenBy2, fftLenBy2p1;
   uint32_t i, j;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
 800239c:	0849      	lsrs	r1, r1, #1
void arm_bitreversal_q15(
q15_t * pSrc16,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab)
{
 800239e:	b084      	sub	sp, #16
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80023a0:	1e8c      	subs	r4, r1, #2
 80023a2:	0052      	lsls	r2, r2, #1
 80023a4:	2700      	movs	r7, #0
 80023a6:	9403      	str	r4, [sp, #12]
   uint32_t i, j;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 80023a8:	f101 0c01 	add.w	ip, r1, #1
 80023ac:	07a4      	lsls	r4, r4, #30
 80023ae:	9201      	str	r2, [sp, #4]
 80023b0:	f8cd c008 	str.w	ip, [sp, #8]
 80023b4:	4602      	mov	r2, r0
   * @param[in]      bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table   
   * @param[in]      *pBitRevTab  points to bit reversal table.   
   * @return none.   
*/

void arm_bitreversal_q15(
 80023b6:	eb00 0681 	add.w	r6, r0, r1, lsl #2
   q31_t in;
   uint32_t fftLenBy2, fftLenBy2p1;
   uint32_t i, j;

   /*  Initializations */
   j = 0u;
 80023ba:	46b8      	mov	r8, r7
 80023bc:	d456      	bmi.n	800246c <arm_bitreversal_q15+0xd4>
 80023be:	9100      	str	r1, [sp, #0]
 80023c0:	4689      	mov	r9, r1
 80023c2:	e031      	b.n	8002428 <arm_bitreversal_q15+0x90>
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 80023c4:	4564      	cmp	r4, ip
 80023c6:	d90c      	bls.n	80023e2 <arm_bitreversal_q15+0x4a>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
 80023c8:	f8d2 c008 	ldr.w	ip, [r2, #8]
         pSrc[i] = pSrc[j];
 80023cc:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
 80023d0:	6091      	str	r1, [r2, #8]
         pSrc[j] = in;
 80023d2:	f840 c024 	str.w	ip, [r0, r4, lsl #2]

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
 80023d6:	68f2      	ldr	r2, [r6, #12]
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 80023d8:	f850 402a 	ldr.w	r4, [r0, sl, lsl #2]
 80023dc:	60f4      	str	r4, [r6, #12]
         pSrc[j + fftLenBy2p1] = in;
 80023de:	f840 202a 	str.w	r2, [r0, sl, lsl #2]
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
      pSrc[j + fftLenBy2] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 80023e2:	f8b8 8000 	ldrh.w	r8, [r8]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 80023e6:	f850 6029 	ldr.w	r6, [r0, r9, lsl #2]
         pSrc[j + fftLenBy2p1] = in;
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
 80023ea:	6869      	ldr	r1, [r5, #4]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 80023ec:	f8dd a008 	ldr.w	sl, [sp, #8]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 80023f0:	606e      	str	r6, [r5, #4]
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 80023f2:	45b8      	cmp	r8, r7
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 80023f4:	eb08 020a 	add.w	r2, r8, sl

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
      pSrc[j + fftLenBy2] = in;
 80023f8:	f840 1029 	str.w	r1, [r0, r9, lsl #2]
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 80023fc:	d90d      	bls.n	800241a <arm_bitreversal_q15+0x82>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
 80023fe:	68ae      	ldr	r6, [r5, #8]
         pSrc[i] = pSrc[j];
 8002400:	f850 4028 	ldr.w	r4, [r0, r8, lsl #2]
 8002404:	60ac      	str	r4, [r5, #8]
         pSrc[j] = in;
 8002406:	f840 6028 	str.w	r6, [r0, r8, lsl #2]

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
 800240a:	f8db 100c 	ldr.w	r1, [fp, #12]
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 800240e:	f850 6022 	ldr.w	r6, [r0, r2, lsl #2]
 8002412:	f8cb 600c 	str.w	r6, [fp, #12]
         pSrc[j + fftLenBy2p1] = in;
 8002416:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 800241a:	9900      	ldr	r1, [sp, #0]
 800241c:	f8dd 9000 	ldr.w	r9, [sp]
 8002420:	f105 0208 	add.w	r2, r5, #8
 8002424:	f10b 0608 	add.w	r6, fp, #8
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002428:	4488      	add	r8, r1
      pSrc[j + fftLenBy2] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 800242a:	881c      	ldrh	r4, [r3, #0]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 800242c:	f850 1028 	ldr.w	r1, [r0, r8, lsl #2]
         pSrc[j + fftLenBy2p1] = in;
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
 8002430:	f8d2 b004 	ldr.w	fp, [r2, #4]
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002434:	6051      	str	r1, [r2, #4]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002436:	9902      	ldr	r1, [sp, #8]

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
      pSrc[j + fftLenBy2] = in;
 8002438:	f840 b028 	str.w	fp, [r0, r8, lsl #2]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 800243c:	eb04 0a01 	add.w	sl, r4, r1

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002440:	9901      	ldr	r1, [sp, #4]
 8002442:	eb03 0801 	add.w	r8, r3, r1
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002446:	9b03      	ldr	r3, [sp, #12]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002448:	9901      	ldr	r1, [sp, #4]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800244a:	f107 0c02 	add.w	ip, r7, #2
 800244e:	459c      	cmp	ip, r3
 8002450:	f102 0508 	add.w	r5, r2, #8
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002454:	44a1      	add	r9, r4
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002456:	f10c 0702 	add.w	r7, ip, #2
 800245a:	f106 0b08 	add.w	fp, r6, #8

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 800245e:	eb08 0301 	add.w	r3, r8, r1
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002462:	d9af      	bls.n	80023c4 <arm_bitreversal_q15+0x2c>
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
   }
}
 8002464:	b004      	add	sp, #16
 8002466:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800246a:	4770      	bx	lr
         pSrc[j + fftLenBy2p1] = in;
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
 800246c:	6844      	ldr	r4, [r0, #4]
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 800246e:	6837      	ldr	r7, [r6, #0]
      pSrc[j + fftLenBy2] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 8002470:	f8b3 8000 	ldrh.w	r8, [r3]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002474:	6047      	str	r7, [r0, #4]
      pSrc[j + fftLenBy2] = in;
 8002476:	6034      	str	r4, [r6, #0]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002478:	9c03      	ldr	r4, [sp, #12]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 800247a:	9a01      	ldr	r2, [sp, #4]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800247c:	2702      	movs	r7, #2
 800247e:	42a7      	cmp	r7, r4

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002480:	4413      	add	r3, r2
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002482:	d8ef      	bhi.n	8002464 <arm_bitreversal_q15+0xcc>
   {
      if(i < j)
 8002484:	45b8      	cmp	r8, r7
 8002486:	d911      	bls.n	80024ac <arm_bitreversal_q15+0x114>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
         pSrc[i] = pSrc[j];
 8002488:	eb00 0588 	add.w	r5, r0, r8, lsl #2
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 800248c:	f8dd a008 	ldr.w	sl, [sp, #8]
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
         pSrc[i] = pSrc[j];
 8002490:	682a      	ldr	r2, [r5, #0]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
 8002492:	f8d0 9008 	ldr.w	r9, [r0, #8]
         pSrc[i] = pSrc[j];
 8002496:	6082      	str	r2, [r0, #8]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002498:	eb08 040a 	add.w	r4, r8, sl
 800249c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
         pSrc[i] = pSrc[j];
         pSrc[j] = in;
 80024a0:	f8c5 9000 	str.w	r9, [r5]

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
 80024a4:	68f5      	ldr	r5, [r6, #12]
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 80024a6:	6822      	ldr	r2, [r4, #0]
 80024a8:	60f2      	str	r2, [r6, #12]
         pSrc[j + fftLenBy2p1] = in;
 80024aa:	6025      	str	r5, [r4, #0]
 80024ac:	f100 0208 	add.w	r2, r0, #8
 80024b0:	3608      	adds	r6, #8
 80024b2:	9100      	str	r1, [sp, #0]
 80024b4:	4689      	mov	r9, r1
 80024b6:	e7b7      	b.n	8002428 <arm_bitreversal_q15+0x90>

080024b8 <sqrtf>:
 80024b8:	b570      	push	{r4, r5, r6, lr}
 80024ba:	4c24      	ldr	r4, [pc, #144]	; (800254c <sqrtf+0x94>)
 80024bc:	b08a      	sub	sp, #40	; 0x28
 80024be:	4605      	mov	r5, r0
 80024c0:	f000 f848 	bl	8002554 <__ieee754_sqrtf>
 80024c4:	f994 3000 	ldrsb.w	r3, [r4]
 80024c8:	3301      	adds	r3, #1
 80024ca:	4606      	mov	r6, r0
 80024cc:	d008      	beq.n	80024e0 <sqrtf+0x28>
 80024ce:	4628      	mov	r0, r5
 80024d0:	f000 f8ac 	bl	800262c <__fpclassifyf>
 80024d4:	b120      	cbz	r0, 80024e0 <sqrtf+0x28>
 80024d6:	4628      	mov	r0, r5
 80024d8:	2100      	movs	r1, #0
 80024da:	f000 ff99 	bl	8003410 <__aeabi_fcmplt>
 80024de:	b910      	cbnz	r0, 80024e6 <sqrtf+0x2e>
 80024e0:	4630      	mov	r0, r6
 80024e2:	b00a      	add	sp, #40	; 0x28
 80024e4:	bd70      	pop	{r4, r5, r6, pc}
 80024e6:	4a1a      	ldr	r2, [pc, #104]	; (8002550 <sqrtf+0x98>)
 80024e8:	2101      	movs	r1, #1
 80024ea:	4628      	mov	r0, r5
 80024ec:	2600      	movs	r6, #0
 80024ee:	9100      	str	r1, [sp, #0]
 80024f0:	9201      	str	r2, [sp, #4]
 80024f2:	9608      	str	r6, [sp, #32]
 80024f4:	f000 fa2a 	bl	800294c <__aeabi_f2d>
 80024f8:	7824      	ldrb	r4, [r4, #0]
 80024fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80024fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002502:	b97c      	cbnz	r4, 8002524 <sqrtf+0x6c>
 8002504:	2200      	movs	r2, #0
 8002506:	2300      	movs	r3, #0
 8002508:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800250c:	4668      	mov	r0, sp
 800250e:	f000 f88b 	bl	8002628 <matherr>
 8002512:	b188      	cbz	r0, 8002538 <sqrtf+0x80>
 8002514:	9808      	ldr	r0, [sp, #32]
 8002516:	b9a0      	cbnz	r0, 8002542 <sqrtf+0x8a>
 8002518:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800251c:	f000 fc7c 	bl	8002e18 <__aeabi_d2f>
 8002520:	4606      	mov	r6, r0
 8002522:	e7dd      	b.n	80024e0 <sqrtf+0x28>
 8002524:	2000      	movs	r0, #0
 8002526:	2100      	movs	r1, #0
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	f000 fb8c 	bl	8002c48 <__aeabi_ddiv>
 8002530:	2c02      	cmp	r4, #2
 8002532:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002536:	d1e9      	bne.n	800250c <sqrtf+0x54>
 8002538:	f000 ff92 	bl	8003460 <__errno>
 800253c:	2321      	movs	r3, #33	; 0x21
 800253e:	6003      	str	r3, [r0, #0]
 8002540:	e7e8      	b.n	8002514 <sqrtf+0x5c>
 8002542:	f000 ff8d 	bl	8003460 <__errno>
 8002546:	9908      	ldr	r1, [sp, #32]
 8002548:	6001      	str	r1, [r0, #0]
 800254a:	e7e5      	b.n	8002518 <sqrtf+0x60>
 800254c:	20003430 	.word	0x20003430
 8002550:	0802a48c 	.word	0x0802a48c

08002554 <__ieee754_sqrtf>:
 8002554:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8002558:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800255c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800255e:	4604      	mov	r4, r0
 8002560:	4603      	mov	r3, r0
 8002562:	d246      	bcs.n	80025f2 <__ieee754_sqrtf+0x9e>
 8002564:	2a00      	cmp	r2, #0
 8002566:	d042      	beq.n	80025ee <__ieee754_sqrtf+0x9a>
 8002568:	2800      	cmp	r0, #0
 800256a:	db52      	blt.n	8002612 <__ieee754_sqrtf+0xbe>
 800256c:	15c4      	asrs	r4, r0, #23
 800256e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8002572:	d209      	bcs.n	8002588 <__ieee754_sqrtf+0x34>
 8002574:	f410 0500 	ands.w	r5, r0, #8388608	; 0x800000
 8002578:	d153      	bne.n	8002622 <__ieee754_sqrtf+0xce>
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	3501      	adds	r5, #1
 800257e:	0219      	lsls	r1, r3, #8
 8002580:	d5fb      	bpl.n	800257a <__ieee754_sqrtf+0x26>
 8002582:	f1c5 0001 	rsb	r0, r5, #1
 8002586:	1824      	adds	r4, r4, r0
 8002588:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800258c:	3c7f      	subs	r4, #127	; 0x7f
 800258e:	f421 0600 	bic.w	r6, r1, #8388608	; 0x800000
 8002592:	07e2      	lsls	r2, r4, #31
 8002594:	f446 0000 	orr.w	r0, r6, #8388608	; 0x800000
 8002598:	bf48      	it	mi
 800259a:	0040      	lslmi	r0, r0, #1
 800259c:	0043      	lsls	r3, r0, #1
 800259e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025a2:	2700      	movs	r7, #0
 80025a4:	1060      	asrs	r0, r4, #1
 80025a6:	429a      	cmp	r2, r3
 80025a8:	463c      	mov	r4, r7
 80025aa:	dd2c      	ble.n	8002606 <__ieee754_sqrtf+0xb2>
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80025b2:	2518      	movs	r5, #24
 80025b4:	18a6      	adds	r6, r4, r2
 80025b6:	0851      	lsrs	r1, r2, #1
 80025b8:	429e      	cmp	r6, r3
 80025ba:	f105 35ff 	add.w	r5, r5, #4294967295
 80025be:	dc02      	bgt.n	80025c6 <__ieee754_sqrtf+0x72>
 80025c0:	18b4      	adds	r4, r6, r2
 80025c2:	1b9b      	subs	r3, r3, r6
 80025c4:	18bf      	adds	r7, r7, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	1862      	adds	r2, r4, r1
 80025ca:	429a      	cmp	r2, r3
 80025cc:	dc02      	bgt.n	80025d4 <__ieee754_sqrtf+0x80>
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	1854      	adds	r4, r2, r1
 80025d2:	187f      	adds	r7, r7, r1
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	084a      	lsrs	r2, r1, #1
 80025d8:	3d01      	subs	r5, #1
 80025da:	d1eb      	bne.n	80025b4 <__ieee754_sqrtf+0x60>
 80025dc:	b113      	cbz	r3, 80025e4 <__ieee754_sqrtf+0x90>
 80025de:	f007 0101 	and.w	r1, r7, #1
 80025e2:	187f      	adds	r7, r7, r1
 80025e4:	107c      	asrs	r4, r7, #1
 80025e6:	f104 537c 	add.w	r3, r4, #1056964608	; 0x3f000000
 80025ea:	eb03 54c0 	add.w	r4, r3, r0, lsl #23
 80025ee:	4620      	mov	r0, r4
 80025f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025f2:	4601      	mov	r1, r0
 80025f4:	f000 fd6e 	bl	80030d4 <__aeabi_fmul>
 80025f8:	4601      	mov	r1, r0
 80025fa:	4620      	mov	r0, r4
 80025fc:	f000 fc62 	bl	8002ec4 <__addsf3>
 8002600:	4604      	mov	r4, r0
 8002602:	4620      	mov	r0, r4
 8002604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002606:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800260a:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 800260e:	4617      	mov	r7, r2
 8002610:	e7cc      	b.n	80025ac <__ieee754_sqrtf+0x58>
 8002612:	4601      	mov	r1, r0
 8002614:	f000 fc54 	bl	8002ec0 <__aeabi_fsub>
 8002618:	4601      	mov	r1, r0
 800261a:	f000 fe0f 	bl	800323c <__aeabi_fdiv>
 800261e:	4604      	mov	r4, r0
 8002620:	e7e5      	b.n	80025ee <__ieee754_sqrtf+0x9a>
 8002622:	2001      	movs	r0, #1
 8002624:	e7af      	b.n	8002586 <__ieee754_sqrtf+0x32>
 8002626:	bf00      	nop

08002628 <matherr>:
 8002628:	2000      	movs	r0, #0
 800262a:	4770      	bx	lr

0800262c <__fpclassifyf>:
 800262c:	b908      	cbnz	r0, 8002632 <__fpclassifyf+0x6>
 800262e:	2002      	movs	r0, #2
 8002630:	4770      	bx	lr
 8002632:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8002636:	d0fa      	beq.n	800262e <__fpclassifyf+0x2>
 8002638:	f5a0 0200 	sub.w	r2, r0, #8388608	; 0x800000
 800263c:	f06f 4301 	mvn.w	r3, #2164260864	; 0x81000000
 8002640:	429a      	cmp	r2, r3
 8002642:	d801      	bhi.n	8002648 <__fpclassifyf+0x1c>
 8002644:	2004      	movs	r0, #4
 8002646:	4770      	bx	lr
 8002648:	f100 41ff 	add.w	r1, r0, #2139095040	; 0x7f800000
 800264c:	4299      	cmp	r1, r3
 800264e:	d9f9      	bls.n	8002644 <__fpclassifyf+0x18>
 8002650:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002654:	1e42      	subs	r2, r0, #1
 8002656:	f2c0 037f 	movt	r3, #127	; 0x7f
 800265a:	429a      	cmp	r2, r3
 800265c:	d801      	bhi.n	8002662 <__fpclassifyf+0x36>
 800265e:	2003      	movs	r0, #3
 8002660:	4770      	bx	lr
 8002662:	f100 4100 	add.w	r1, r0, #2147483648	; 0x80000000
 8002666:	1e4a      	subs	r2, r1, #1
 8002668:	429a      	cmp	r2, r3
 800266a:	d9f8      	bls.n	800265e <__fpclassifyf+0x32>
 800266c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8002670:	d005      	beq.n	800267e <__fpclassifyf+0x52>
 8002672:	f510 0f00 	cmn.w	r0, #8388608	; 0x800000
 8002676:	bf14      	ite	ne
 8002678:	2000      	movne	r0, #0
 800267a:	2001      	moveq	r0, #1
 800267c:	4770      	bx	lr
 800267e:	2001      	movs	r0, #1
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop

08002684 <__aeabi_drsub>:
 8002684:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8002688:	e002      	b.n	8002690 <__adddf3>
 800268a:	bf00      	nop

0800268c <__aeabi_dsub>:
 800268c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08002690 <__adddf3>:
 8002690:	b530      	push	{r4, r5, lr}
 8002692:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8002696:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800269a:	ea94 0f05 	teq	r4, r5
 800269e:	bf08      	it	eq
 80026a0:	ea90 0f02 	teqeq	r0, r2
 80026a4:	bf1f      	itttt	ne
 80026a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80026aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80026ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80026b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80026b6:	f000 80e2 	beq.w	800287e <__adddf3+0x1ee>
 80026ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80026be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80026c2:	bfb8      	it	lt
 80026c4:	426d      	neglt	r5, r5
 80026c6:	dd0c      	ble.n	80026e2 <__adddf3+0x52>
 80026c8:	442c      	add	r4, r5
 80026ca:	ea80 0202 	eor.w	r2, r0, r2
 80026ce:	ea81 0303 	eor.w	r3, r1, r3
 80026d2:	ea82 0000 	eor.w	r0, r2, r0
 80026d6:	ea83 0101 	eor.w	r1, r3, r1
 80026da:	ea80 0202 	eor.w	r2, r0, r2
 80026de:	ea81 0303 	eor.w	r3, r1, r3
 80026e2:	2d36      	cmp	r5, #54	; 0x36
 80026e4:	bf88      	it	hi
 80026e6:	bd30      	pophi	{r4, r5, pc}
 80026e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80026ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80026f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80026f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80026f8:	d002      	beq.n	8002700 <__adddf3+0x70>
 80026fa:	4240      	negs	r0, r0
 80026fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002700:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8002704:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002708:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800270c:	d002      	beq.n	8002714 <__adddf3+0x84>
 800270e:	4252      	negs	r2, r2
 8002710:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002714:	ea94 0f05 	teq	r4, r5
 8002718:	f000 80a7 	beq.w	800286a <__adddf3+0x1da>
 800271c:	f1a4 0401 	sub.w	r4, r4, #1
 8002720:	f1d5 0e20 	rsbs	lr, r5, #32
 8002724:	db0d      	blt.n	8002742 <__adddf3+0xb2>
 8002726:	fa02 fc0e 	lsl.w	ip, r2, lr
 800272a:	fa22 f205 	lsr.w	r2, r2, r5
 800272e:	1880      	adds	r0, r0, r2
 8002730:	f141 0100 	adc.w	r1, r1, #0
 8002734:	fa03 f20e 	lsl.w	r2, r3, lr
 8002738:	1880      	adds	r0, r0, r2
 800273a:	fa43 f305 	asr.w	r3, r3, r5
 800273e:	4159      	adcs	r1, r3
 8002740:	e00e      	b.n	8002760 <__adddf3+0xd0>
 8002742:	f1a5 0520 	sub.w	r5, r5, #32
 8002746:	f10e 0e20 	add.w	lr, lr, #32
 800274a:	2a01      	cmp	r2, #1
 800274c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8002750:	bf28      	it	cs
 8002752:	f04c 0c02 	orrcs.w	ip, ip, #2
 8002756:	fa43 f305 	asr.w	r3, r3, r5
 800275a:	18c0      	adds	r0, r0, r3
 800275c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8002760:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002764:	d507      	bpl.n	8002776 <__adddf3+0xe6>
 8002766:	f04f 0e00 	mov.w	lr, #0
 800276a:	f1dc 0c00 	rsbs	ip, ip, #0
 800276e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8002772:	eb6e 0101 	sbc.w	r1, lr, r1
 8002776:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800277a:	d31b      	bcc.n	80027b4 <__adddf3+0x124>
 800277c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8002780:	d30c      	bcc.n	800279c <__adddf3+0x10c>
 8002782:	0849      	lsrs	r1, r1, #1
 8002784:	ea5f 0030 	movs.w	r0, r0, rrx
 8002788:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800278c:	f104 0401 	add.w	r4, r4, #1
 8002790:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8002794:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8002798:	f080 809a 	bcs.w	80028d0 <__adddf3+0x240>
 800279c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80027a0:	bf08      	it	eq
 80027a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80027a6:	f150 0000 	adcs.w	r0, r0, #0
 80027aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80027ae:	ea41 0105 	orr.w	r1, r1, r5
 80027b2:	bd30      	pop	{r4, r5, pc}
 80027b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80027b8:	4140      	adcs	r0, r0
 80027ba:	eb41 0101 	adc.w	r1, r1, r1
 80027be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80027c2:	f1a4 0401 	sub.w	r4, r4, #1
 80027c6:	d1e9      	bne.n	800279c <__adddf3+0x10c>
 80027c8:	f091 0f00 	teq	r1, #0
 80027cc:	bf04      	itt	eq
 80027ce:	4601      	moveq	r1, r0
 80027d0:	2000      	moveq	r0, #0
 80027d2:	fab1 f381 	clz	r3, r1
 80027d6:	bf08      	it	eq
 80027d8:	3320      	addeq	r3, #32
 80027da:	f1a3 030b 	sub.w	r3, r3, #11
 80027de:	f1b3 0220 	subs.w	r2, r3, #32
 80027e2:	da0c      	bge.n	80027fe <__adddf3+0x16e>
 80027e4:	320c      	adds	r2, #12
 80027e6:	dd08      	ble.n	80027fa <__adddf3+0x16a>
 80027e8:	f102 0c14 	add.w	ip, r2, #20
 80027ec:	f1c2 020c 	rsb	r2, r2, #12
 80027f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80027f4:	fa21 f102 	lsr.w	r1, r1, r2
 80027f8:	e00c      	b.n	8002814 <__adddf3+0x184>
 80027fa:	f102 0214 	add.w	r2, r2, #20
 80027fe:	bfd8      	it	le
 8002800:	f1c2 0c20 	rsble	ip, r2, #32
 8002804:	fa01 f102 	lsl.w	r1, r1, r2
 8002808:	fa20 fc0c 	lsr.w	ip, r0, ip
 800280c:	bfdc      	itt	le
 800280e:	ea41 010c 	orrle.w	r1, r1, ip
 8002812:	4090      	lslle	r0, r2
 8002814:	1ae4      	subs	r4, r4, r3
 8002816:	bfa2      	ittt	ge
 8002818:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800281c:	4329      	orrge	r1, r5
 800281e:	bd30      	popge	{r4, r5, pc}
 8002820:	ea6f 0404 	mvn.w	r4, r4
 8002824:	3c1f      	subs	r4, #31
 8002826:	da1c      	bge.n	8002862 <__adddf3+0x1d2>
 8002828:	340c      	adds	r4, #12
 800282a:	dc0e      	bgt.n	800284a <__adddf3+0x1ba>
 800282c:	f104 0414 	add.w	r4, r4, #20
 8002830:	f1c4 0220 	rsb	r2, r4, #32
 8002834:	fa20 f004 	lsr.w	r0, r0, r4
 8002838:	fa01 f302 	lsl.w	r3, r1, r2
 800283c:	ea40 0003 	orr.w	r0, r0, r3
 8002840:	fa21 f304 	lsr.w	r3, r1, r4
 8002844:	ea45 0103 	orr.w	r1, r5, r3
 8002848:	bd30      	pop	{r4, r5, pc}
 800284a:	f1c4 040c 	rsb	r4, r4, #12
 800284e:	f1c4 0220 	rsb	r2, r4, #32
 8002852:	fa20 f002 	lsr.w	r0, r0, r2
 8002856:	fa01 f304 	lsl.w	r3, r1, r4
 800285a:	ea40 0003 	orr.w	r0, r0, r3
 800285e:	4629      	mov	r1, r5
 8002860:	bd30      	pop	{r4, r5, pc}
 8002862:	fa21 f004 	lsr.w	r0, r1, r4
 8002866:	4629      	mov	r1, r5
 8002868:	bd30      	pop	{r4, r5, pc}
 800286a:	f094 0f00 	teq	r4, #0
 800286e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8002872:	bf06      	itte	eq
 8002874:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8002878:	3401      	addeq	r4, #1
 800287a:	3d01      	subne	r5, #1
 800287c:	e74e      	b.n	800271c <__adddf3+0x8c>
 800287e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002882:	bf18      	it	ne
 8002884:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002888:	d029      	beq.n	80028de <__adddf3+0x24e>
 800288a:	ea94 0f05 	teq	r4, r5
 800288e:	bf08      	it	eq
 8002890:	ea90 0f02 	teqeq	r0, r2
 8002894:	d005      	beq.n	80028a2 <__adddf3+0x212>
 8002896:	ea54 0c00 	orrs.w	ip, r4, r0
 800289a:	bf04      	itt	eq
 800289c:	4619      	moveq	r1, r3
 800289e:	4610      	moveq	r0, r2
 80028a0:	bd30      	pop	{r4, r5, pc}
 80028a2:	ea91 0f03 	teq	r1, r3
 80028a6:	bf1e      	ittt	ne
 80028a8:	2100      	movne	r1, #0
 80028aa:	2000      	movne	r0, #0
 80028ac:	bd30      	popne	{r4, r5, pc}
 80028ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80028b2:	d105      	bne.n	80028c0 <__adddf3+0x230>
 80028b4:	0040      	lsls	r0, r0, #1
 80028b6:	4149      	adcs	r1, r1
 80028b8:	bf28      	it	cs
 80028ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80028be:	bd30      	pop	{r4, r5, pc}
 80028c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80028c4:	bf3c      	itt	cc
 80028c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80028ca:	bd30      	popcc	{r4, r5, pc}
 80028cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80028d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80028d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80028d8:	f04f 0000 	mov.w	r0, #0
 80028dc:	bd30      	pop	{r4, r5, pc}
 80028de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80028e2:	bf1a      	itte	ne
 80028e4:	4619      	movne	r1, r3
 80028e6:	4610      	movne	r0, r2
 80028e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80028ec:	bf1c      	itt	ne
 80028ee:	460b      	movne	r3, r1
 80028f0:	4602      	movne	r2, r0
 80028f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80028f6:	bf06      	itte	eq
 80028f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80028fc:	ea91 0f03 	teqeq	r1, r3
 8002900:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8002904:	bd30      	pop	{r4, r5, pc}
 8002906:	bf00      	nop

08002908 <__aeabi_ui2d>:
 8002908:	f090 0f00 	teq	r0, #0
 800290c:	bf04      	itt	eq
 800290e:	2100      	moveq	r1, #0
 8002910:	4770      	bxeq	lr
 8002912:	b530      	push	{r4, r5, lr}
 8002914:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002918:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800291c:	f04f 0500 	mov.w	r5, #0
 8002920:	f04f 0100 	mov.w	r1, #0
 8002924:	e750      	b.n	80027c8 <__adddf3+0x138>
 8002926:	bf00      	nop

08002928 <__aeabi_i2d>:
 8002928:	f090 0f00 	teq	r0, #0
 800292c:	bf04      	itt	eq
 800292e:	2100      	moveq	r1, #0
 8002930:	4770      	bxeq	lr
 8002932:	b530      	push	{r4, r5, lr}
 8002934:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002938:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800293c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8002940:	bf48      	it	mi
 8002942:	4240      	negmi	r0, r0
 8002944:	f04f 0100 	mov.w	r1, #0
 8002948:	e73e      	b.n	80027c8 <__adddf3+0x138>
 800294a:	bf00      	nop

0800294c <__aeabi_f2d>:
 800294c:	0042      	lsls	r2, r0, #1
 800294e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8002952:	ea4f 0131 	mov.w	r1, r1, rrx
 8002956:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800295a:	bf1f      	itttt	ne
 800295c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8002960:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8002964:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8002968:	4770      	bxne	lr
 800296a:	f092 0f00 	teq	r2, #0
 800296e:	bf14      	ite	ne
 8002970:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8002974:	4770      	bxeq	lr
 8002976:	b530      	push	{r4, r5, lr}
 8002978:	f44f 7460 	mov.w	r4, #896	; 0x380
 800297c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002980:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002984:	e720      	b.n	80027c8 <__adddf3+0x138>
 8002986:	bf00      	nop

08002988 <__aeabi_ul2d>:
 8002988:	ea50 0201 	orrs.w	r2, r0, r1
 800298c:	bf08      	it	eq
 800298e:	4770      	bxeq	lr
 8002990:	b530      	push	{r4, r5, lr}
 8002992:	f04f 0500 	mov.w	r5, #0
 8002996:	e00a      	b.n	80029ae <__aeabi_l2d+0x16>

08002998 <__aeabi_l2d>:
 8002998:	ea50 0201 	orrs.w	r2, r0, r1
 800299c:	bf08      	it	eq
 800299e:	4770      	bxeq	lr
 80029a0:	b530      	push	{r4, r5, lr}
 80029a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80029a6:	d502      	bpl.n	80029ae <__aeabi_l2d+0x16>
 80029a8:	4240      	negs	r0, r0
 80029aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80029ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80029b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80029b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80029ba:	f43f aedc 	beq.w	8002776 <__adddf3+0xe6>
 80029be:	f04f 0203 	mov.w	r2, #3
 80029c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80029c6:	bf18      	it	ne
 80029c8:	3203      	addne	r2, #3
 80029ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80029ce:	bf18      	it	ne
 80029d0:	3203      	addne	r2, #3
 80029d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80029d6:	f1c2 0320 	rsb	r3, r2, #32
 80029da:	fa00 fc03 	lsl.w	ip, r0, r3
 80029de:	fa20 f002 	lsr.w	r0, r0, r2
 80029e2:	fa01 fe03 	lsl.w	lr, r1, r3
 80029e6:	ea40 000e 	orr.w	r0, r0, lr
 80029ea:	fa21 f102 	lsr.w	r1, r1, r2
 80029ee:	4414      	add	r4, r2
 80029f0:	e6c1      	b.n	8002776 <__adddf3+0xe6>
 80029f2:	bf00      	nop

080029f4 <__aeabi_dmul>:
 80029f4:	b570      	push	{r4, r5, r6, lr}
 80029f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80029fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80029fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002a02:	bf1d      	ittte	ne
 8002a04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002a08:	ea94 0f0c 	teqne	r4, ip
 8002a0c:	ea95 0f0c 	teqne	r5, ip
 8002a10:	f000 f8de 	bleq	8002bd0 <__aeabi_dmul+0x1dc>
 8002a14:	442c      	add	r4, r5
 8002a16:	ea81 0603 	eor.w	r6, r1, r3
 8002a1a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8002a1e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8002a22:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8002a26:	bf18      	it	ne
 8002a28:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8002a2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002a30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a34:	d038      	beq.n	8002aa8 <__aeabi_dmul+0xb4>
 8002a36:	fba0 ce02 	umull	ip, lr, r0, r2
 8002a3a:	f04f 0500 	mov.w	r5, #0
 8002a3e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8002a42:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8002a46:	fbe0 e503 	umlal	lr, r5, r0, r3
 8002a4a:	f04f 0600 	mov.w	r6, #0
 8002a4e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8002a52:	f09c 0f00 	teq	ip, #0
 8002a56:	bf18      	it	ne
 8002a58:	f04e 0e01 	orrne.w	lr, lr, #1
 8002a5c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8002a60:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8002a64:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8002a68:	d204      	bcs.n	8002a74 <__aeabi_dmul+0x80>
 8002a6a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8002a6e:	416d      	adcs	r5, r5
 8002a70:	eb46 0606 	adc.w	r6, r6, r6
 8002a74:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8002a78:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8002a7c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8002a80:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8002a84:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8002a88:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8002a8c:	bf88      	it	hi
 8002a8e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8002a92:	d81e      	bhi.n	8002ad2 <__aeabi_dmul+0xde>
 8002a94:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8002a98:	bf08      	it	eq
 8002a9a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8002a9e:	f150 0000 	adcs.w	r0, r0, #0
 8002aa2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002aa6:	bd70      	pop	{r4, r5, r6, pc}
 8002aa8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8002aac:	ea46 0101 	orr.w	r1, r6, r1
 8002ab0:	ea40 0002 	orr.w	r0, r0, r2
 8002ab4:	ea81 0103 	eor.w	r1, r1, r3
 8002ab8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8002abc:	bfc2      	ittt	gt
 8002abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8002ac8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002acc:	f04f 0e00 	mov.w	lr, #0
 8002ad0:	3c01      	subs	r4, #1
 8002ad2:	f300 80ab 	bgt.w	8002c2c <__aeabi_dmul+0x238>
 8002ad6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8002ada:	bfde      	ittt	le
 8002adc:	2000      	movle	r0, #0
 8002ade:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8002ae2:	bd70      	pople	{r4, r5, r6, pc}
 8002ae4:	f1c4 0400 	rsb	r4, r4, #0
 8002ae8:	3c20      	subs	r4, #32
 8002aea:	da35      	bge.n	8002b58 <__aeabi_dmul+0x164>
 8002aec:	340c      	adds	r4, #12
 8002aee:	dc1b      	bgt.n	8002b28 <__aeabi_dmul+0x134>
 8002af0:	f104 0414 	add.w	r4, r4, #20
 8002af4:	f1c4 0520 	rsb	r5, r4, #32
 8002af8:	fa00 f305 	lsl.w	r3, r0, r5
 8002afc:	fa20 f004 	lsr.w	r0, r0, r4
 8002b00:	fa01 f205 	lsl.w	r2, r1, r5
 8002b04:	ea40 0002 	orr.w	r0, r0, r2
 8002b08:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8002b0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002b10:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002b14:	fa21 f604 	lsr.w	r6, r1, r4
 8002b18:	eb42 0106 	adc.w	r1, r2, r6
 8002b1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002b20:	bf08      	it	eq
 8002b22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002b26:	bd70      	pop	{r4, r5, r6, pc}
 8002b28:	f1c4 040c 	rsb	r4, r4, #12
 8002b2c:	f1c4 0520 	rsb	r5, r4, #32
 8002b30:	fa00 f304 	lsl.w	r3, r0, r4
 8002b34:	fa20 f005 	lsr.w	r0, r0, r5
 8002b38:	fa01 f204 	lsl.w	r2, r1, r4
 8002b3c:	ea40 0002 	orr.w	r0, r0, r2
 8002b40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002b44:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002b48:	f141 0100 	adc.w	r1, r1, #0
 8002b4c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002b50:	bf08      	it	eq
 8002b52:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002b56:	bd70      	pop	{r4, r5, r6, pc}
 8002b58:	f1c4 0520 	rsb	r5, r4, #32
 8002b5c:	fa00 f205 	lsl.w	r2, r0, r5
 8002b60:	ea4e 0e02 	orr.w	lr, lr, r2
 8002b64:	fa20 f304 	lsr.w	r3, r0, r4
 8002b68:	fa01 f205 	lsl.w	r2, r1, r5
 8002b6c:	ea43 0302 	orr.w	r3, r3, r2
 8002b70:	fa21 f004 	lsr.w	r0, r1, r4
 8002b74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002b78:	fa21 f204 	lsr.w	r2, r1, r4
 8002b7c:	ea20 0002 	bic.w	r0, r0, r2
 8002b80:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8002b84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002b88:	bf08      	it	eq
 8002b8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002b8e:	bd70      	pop	{r4, r5, r6, pc}
 8002b90:	f094 0f00 	teq	r4, #0
 8002b94:	d10f      	bne.n	8002bb6 <__aeabi_dmul+0x1c2>
 8002b96:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8002b9a:	0040      	lsls	r0, r0, #1
 8002b9c:	eb41 0101 	adc.w	r1, r1, r1
 8002ba0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002ba4:	bf08      	it	eq
 8002ba6:	3c01      	subeq	r4, #1
 8002ba8:	d0f7      	beq.n	8002b9a <__aeabi_dmul+0x1a6>
 8002baa:	ea41 0106 	orr.w	r1, r1, r6
 8002bae:	f095 0f00 	teq	r5, #0
 8002bb2:	bf18      	it	ne
 8002bb4:	4770      	bxne	lr
 8002bb6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8002bba:	0052      	lsls	r2, r2, #1
 8002bbc:	eb43 0303 	adc.w	r3, r3, r3
 8002bc0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002bc4:	bf08      	it	eq
 8002bc6:	3d01      	subeq	r5, #1
 8002bc8:	d0f7      	beq.n	8002bba <__aeabi_dmul+0x1c6>
 8002bca:	ea43 0306 	orr.w	r3, r3, r6
 8002bce:	4770      	bx	lr
 8002bd0:	ea94 0f0c 	teq	r4, ip
 8002bd4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002bd8:	bf18      	it	ne
 8002bda:	ea95 0f0c 	teqne	r5, ip
 8002bde:	d00c      	beq.n	8002bfa <__aeabi_dmul+0x206>
 8002be0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002be4:	bf18      	it	ne
 8002be6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002bea:	d1d1      	bne.n	8002b90 <__aeabi_dmul+0x19c>
 8002bec:	ea81 0103 	eor.w	r1, r1, r3
 8002bf0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002bf4:	f04f 0000 	mov.w	r0, #0
 8002bf8:	bd70      	pop	{r4, r5, r6, pc}
 8002bfa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002bfe:	bf06      	itte	eq
 8002c00:	4610      	moveq	r0, r2
 8002c02:	4619      	moveq	r1, r3
 8002c04:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002c08:	d019      	beq.n	8002c3e <__aeabi_dmul+0x24a>
 8002c0a:	ea94 0f0c 	teq	r4, ip
 8002c0e:	d102      	bne.n	8002c16 <__aeabi_dmul+0x222>
 8002c10:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8002c14:	d113      	bne.n	8002c3e <__aeabi_dmul+0x24a>
 8002c16:	ea95 0f0c 	teq	r5, ip
 8002c1a:	d105      	bne.n	8002c28 <__aeabi_dmul+0x234>
 8002c1c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8002c20:	bf1c      	itt	ne
 8002c22:	4610      	movne	r0, r2
 8002c24:	4619      	movne	r1, r3
 8002c26:	d10a      	bne.n	8002c3e <__aeabi_dmul+0x24a>
 8002c28:	ea81 0103 	eor.w	r1, r1, r3
 8002c2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8002c30:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8002c34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002c38:	f04f 0000 	mov.w	r0, #0
 8002c3c:	bd70      	pop	{r4, r5, r6, pc}
 8002c3e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8002c42:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8002c46:	bd70      	pop	{r4, r5, r6, pc}

08002c48 <__aeabi_ddiv>:
 8002c48:	b570      	push	{r4, r5, r6, lr}
 8002c4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002c4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8002c52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002c56:	bf1d      	ittte	ne
 8002c58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002c5c:	ea94 0f0c 	teqne	r4, ip
 8002c60:	ea95 0f0c 	teqne	r5, ip
 8002c64:	f000 f8a7 	bleq	8002db6 <__aeabi_ddiv+0x16e>
 8002c68:	eba4 0405 	sub.w	r4, r4, r5
 8002c6c:	ea81 0e03 	eor.w	lr, r1, r3
 8002c70:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002c74:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002c78:	f000 8088 	beq.w	8002d8c <__aeabi_ddiv+0x144>
 8002c7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002c80:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8002c84:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8002c88:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8002c8c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002c90:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8002c94:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8002c98:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8002c9c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8002ca0:	429d      	cmp	r5, r3
 8002ca2:	bf08      	it	eq
 8002ca4:	4296      	cmpeq	r6, r2
 8002ca6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8002caa:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8002cae:	d202      	bcs.n	8002cb6 <__aeabi_ddiv+0x6e>
 8002cb0:	085b      	lsrs	r3, r3, #1
 8002cb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8002cb6:	1ab6      	subs	r6, r6, r2
 8002cb8:	eb65 0503 	sbc.w	r5, r5, r3
 8002cbc:	085b      	lsrs	r3, r3, #1
 8002cbe:	ea4f 0232 	mov.w	r2, r2, rrx
 8002cc2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002cc6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8002cca:	ebb6 0e02 	subs.w	lr, r6, r2
 8002cce:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002cd2:	bf22      	ittt	cs
 8002cd4:	1ab6      	subcs	r6, r6, r2
 8002cd6:	4675      	movcs	r5, lr
 8002cd8:	ea40 000c 	orrcs.w	r0, r0, ip
 8002cdc:	085b      	lsrs	r3, r3, #1
 8002cde:	ea4f 0232 	mov.w	r2, r2, rrx
 8002ce2:	ebb6 0e02 	subs.w	lr, r6, r2
 8002ce6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002cea:	bf22      	ittt	cs
 8002cec:	1ab6      	subcs	r6, r6, r2
 8002cee:	4675      	movcs	r5, lr
 8002cf0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002cf4:	085b      	lsrs	r3, r3, #1
 8002cf6:	ea4f 0232 	mov.w	r2, r2, rrx
 8002cfa:	ebb6 0e02 	subs.w	lr, r6, r2
 8002cfe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002d02:	bf22      	ittt	cs
 8002d04:	1ab6      	subcs	r6, r6, r2
 8002d06:	4675      	movcs	r5, lr
 8002d08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8002d0c:	085b      	lsrs	r3, r3, #1
 8002d0e:	ea4f 0232 	mov.w	r2, r2, rrx
 8002d12:	ebb6 0e02 	subs.w	lr, r6, r2
 8002d16:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002d1a:	bf22      	ittt	cs
 8002d1c:	1ab6      	subcs	r6, r6, r2
 8002d1e:	4675      	movcs	r5, lr
 8002d20:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8002d24:	ea55 0e06 	orrs.w	lr, r5, r6
 8002d28:	d018      	beq.n	8002d5c <__aeabi_ddiv+0x114>
 8002d2a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8002d2e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8002d32:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8002d36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002d3a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8002d3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002d42:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8002d46:	d1c0      	bne.n	8002cca <__aeabi_ddiv+0x82>
 8002d48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002d4c:	d10b      	bne.n	8002d66 <__aeabi_ddiv+0x11e>
 8002d4e:	ea41 0100 	orr.w	r1, r1, r0
 8002d52:	f04f 0000 	mov.w	r0, #0
 8002d56:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8002d5a:	e7b6      	b.n	8002cca <__aeabi_ddiv+0x82>
 8002d5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002d60:	bf04      	itt	eq
 8002d62:	4301      	orreq	r1, r0
 8002d64:	2000      	moveq	r0, #0
 8002d66:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8002d6a:	bf88      	it	hi
 8002d6c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8002d70:	f63f aeaf 	bhi.w	8002ad2 <__aeabi_dmul+0xde>
 8002d74:	ebb5 0c03 	subs.w	ip, r5, r3
 8002d78:	bf04      	itt	eq
 8002d7a:	ebb6 0c02 	subseq.w	ip, r6, r2
 8002d7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002d82:	f150 0000 	adcs.w	r0, r0, #0
 8002d86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002d8a:	bd70      	pop	{r4, r5, r6, pc}
 8002d8c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8002d90:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8002d94:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8002d98:	bfc2      	ittt	gt
 8002d9a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002d9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002da2:	bd70      	popgt	{r4, r5, r6, pc}
 8002da4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002da8:	f04f 0e00 	mov.w	lr, #0
 8002dac:	3c01      	subs	r4, #1
 8002dae:	e690      	b.n	8002ad2 <__aeabi_dmul+0xde>
 8002db0:	ea45 0e06 	orr.w	lr, r5, r6
 8002db4:	e68d      	b.n	8002ad2 <__aeabi_dmul+0xde>
 8002db6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002dba:	ea94 0f0c 	teq	r4, ip
 8002dbe:	bf08      	it	eq
 8002dc0:	ea95 0f0c 	teqeq	r5, ip
 8002dc4:	f43f af3b 	beq.w	8002c3e <__aeabi_dmul+0x24a>
 8002dc8:	ea94 0f0c 	teq	r4, ip
 8002dcc:	d10a      	bne.n	8002de4 <__aeabi_ddiv+0x19c>
 8002dce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002dd2:	f47f af34 	bne.w	8002c3e <__aeabi_dmul+0x24a>
 8002dd6:	ea95 0f0c 	teq	r5, ip
 8002dda:	f47f af25 	bne.w	8002c28 <__aeabi_dmul+0x234>
 8002dde:	4610      	mov	r0, r2
 8002de0:	4619      	mov	r1, r3
 8002de2:	e72c      	b.n	8002c3e <__aeabi_dmul+0x24a>
 8002de4:	ea95 0f0c 	teq	r5, ip
 8002de8:	d106      	bne.n	8002df8 <__aeabi_ddiv+0x1b0>
 8002dea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002dee:	f43f aefd 	beq.w	8002bec <__aeabi_dmul+0x1f8>
 8002df2:	4610      	mov	r0, r2
 8002df4:	4619      	mov	r1, r3
 8002df6:	e722      	b.n	8002c3e <__aeabi_dmul+0x24a>
 8002df8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002dfc:	bf18      	it	ne
 8002dfe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002e02:	f47f aec5 	bne.w	8002b90 <__aeabi_dmul+0x19c>
 8002e06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8002e0a:	f47f af0d 	bne.w	8002c28 <__aeabi_dmul+0x234>
 8002e0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8002e12:	f47f aeeb 	bne.w	8002bec <__aeabi_dmul+0x1f8>
 8002e16:	e712      	b.n	8002c3e <__aeabi_dmul+0x24a>

08002e18 <__aeabi_d2f>:
 8002e18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8002e1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8002e20:	bf24      	itt	cs
 8002e22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8002e26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8002e2a:	d90d      	bls.n	8002e48 <__aeabi_d2f+0x30>
 8002e2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8002e30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8002e34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8002e38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8002e3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8002e40:	bf08      	it	eq
 8002e42:	f020 0001 	biceq.w	r0, r0, #1
 8002e46:	4770      	bx	lr
 8002e48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8002e4c:	d121      	bne.n	8002e92 <__aeabi_d2f+0x7a>
 8002e4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8002e52:	bfbc      	itt	lt
 8002e54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8002e58:	4770      	bxlt	lr
 8002e5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8002e5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8002e62:	f1c2 0218 	rsb	r2, r2, #24
 8002e66:	f1c2 0c20 	rsb	ip, r2, #32
 8002e6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8002e6e:	fa20 f002 	lsr.w	r0, r0, r2
 8002e72:	bf18      	it	ne
 8002e74:	f040 0001 	orrne.w	r0, r0, #1
 8002e78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8002e7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8002e80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8002e84:	ea40 000c 	orr.w	r0, r0, ip
 8002e88:	fa23 f302 	lsr.w	r3, r3, r2
 8002e8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e90:	e7cc      	b.n	8002e2c <__aeabi_d2f+0x14>
 8002e92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8002e96:	d107      	bne.n	8002ea8 <__aeabi_d2f+0x90>
 8002e98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8002e9c:	bf1e      	ittt	ne
 8002e9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8002ea2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8002ea6:	4770      	bxne	lr
 8002ea8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8002eac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8002eb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop

08002eb8 <__aeabi_frsub>:
 8002eb8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8002ebc:	e002      	b.n	8002ec4 <__addsf3>
 8002ebe:	bf00      	nop

08002ec0 <__aeabi_fsub>:
 8002ec0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08002ec4 <__addsf3>:
 8002ec4:	0042      	lsls	r2, r0, #1
 8002ec6:	bf1f      	itttt	ne
 8002ec8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8002ecc:	ea92 0f03 	teqne	r2, r3
 8002ed0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8002ed4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8002ed8:	d06a      	beq.n	8002fb0 <__addsf3+0xec>
 8002eda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8002ede:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8002ee2:	bfc1      	itttt	gt
 8002ee4:	18d2      	addgt	r2, r2, r3
 8002ee6:	4041      	eorgt	r1, r0
 8002ee8:	4048      	eorgt	r0, r1
 8002eea:	4041      	eorgt	r1, r0
 8002eec:	bfb8      	it	lt
 8002eee:	425b      	neglt	r3, r3
 8002ef0:	2b19      	cmp	r3, #25
 8002ef2:	bf88      	it	hi
 8002ef4:	4770      	bxhi	lr
 8002ef6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8002efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8002efe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8002f02:	bf18      	it	ne
 8002f04:	4240      	negne	r0, r0
 8002f06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002f0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002f0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8002f12:	bf18      	it	ne
 8002f14:	4249      	negne	r1, r1
 8002f16:	ea92 0f03 	teq	r2, r3
 8002f1a:	d03f      	beq.n	8002f9c <__addsf3+0xd8>
 8002f1c:	f1a2 0201 	sub.w	r2, r2, #1
 8002f20:	fa41 fc03 	asr.w	ip, r1, r3
 8002f24:	eb10 000c 	adds.w	r0, r0, ip
 8002f28:	f1c3 0320 	rsb	r3, r3, #32
 8002f2c:	fa01 f103 	lsl.w	r1, r1, r3
 8002f30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8002f34:	d502      	bpl.n	8002f3c <__addsf3+0x78>
 8002f36:	4249      	negs	r1, r1
 8002f38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8002f3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8002f40:	d313      	bcc.n	8002f6a <__addsf3+0xa6>
 8002f42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002f46:	d306      	bcc.n	8002f56 <__addsf3+0x92>
 8002f48:	0840      	lsrs	r0, r0, #1
 8002f4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8002f4e:	f102 0201 	add.w	r2, r2, #1
 8002f52:	2afe      	cmp	r2, #254	; 0xfe
 8002f54:	d251      	bcs.n	8002ffa <__addsf3+0x136>
 8002f56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8002f5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8002f5e:	bf08      	it	eq
 8002f60:	f020 0001 	biceq.w	r0, r0, #1
 8002f64:	ea40 0003 	orr.w	r0, r0, r3
 8002f68:	4770      	bx	lr
 8002f6a:	0049      	lsls	r1, r1, #1
 8002f6c:	eb40 0000 	adc.w	r0, r0, r0
 8002f70:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8002f74:	f1a2 0201 	sub.w	r2, r2, #1
 8002f78:	d1ed      	bne.n	8002f56 <__addsf3+0x92>
 8002f7a:	fab0 fc80 	clz	ip, r0
 8002f7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8002f82:	ebb2 020c 	subs.w	r2, r2, ip
 8002f86:	fa00 f00c 	lsl.w	r0, r0, ip
 8002f8a:	bfaa      	itet	ge
 8002f8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8002f90:	4252      	neglt	r2, r2
 8002f92:	4318      	orrge	r0, r3
 8002f94:	bfbc      	itt	lt
 8002f96:	40d0      	lsrlt	r0, r2
 8002f98:	4318      	orrlt	r0, r3
 8002f9a:	4770      	bx	lr
 8002f9c:	f092 0f00 	teq	r2, #0
 8002fa0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8002fa4:	bf06      	itte	eq
 8002fa6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8002faa:	3201      	addeq	r2, #1
 8002fac:	3b01      	subne	r3, #1
 8002fae:	e7b5      	b.n	8002f1c <__addsf3+0x58>
 8002fb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8002fb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8002fb8:	bf18      	it	ne
 8002fba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8002fbe:	d021      	beq.n	8003004 <__addsf3+0x140>
 8002fc0:	ea92 0f03 	teq	r2, r3
 8002fc4:	d004      	beq.n	8002fd0 <__addsf3+0x10c>
 8002fc6:	f092 0f00 	teq	r2, #0
 8002fca:	bf08      	it	eq
 8002fcc:	4608      	moveq	r0, r1
 8002fce:	4770      	bx	lr
 8002fd0:	ea90 0f01 	teq	r0, r1
 8002fd4:	bf1c      	itt	ne
 8002fd6:	2000      	movne	r0, #0
 8002fd8:	4770      	bxne	lr
 8002fda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8002fde:	d104      	bne.n	8002fea <__addsf3+0x126>
 8002fe0:	0040      	lsls	r0, r0, #1
 8002fe2:	bf28      	it	cs
 8002fe4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8002fe8:	4770      	bx	lr
 8002fea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8002fee:	bf3c      	itt	cc
 8002ff0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8002ff4:	4770      	bxcc	lr
 8002ff6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8002ffa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8002ffe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003002:	4770      	bx	lr
 8003004:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8003008:	bf16      	itet	ne
 800300a:	4608      	movne	r0, r1
 800300c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8003010:	4601      	movne	r1, r0
 8003012:	0242      	lsls	r2, r0, #9
 8003014:	bf06      	itte	eq
 8003016:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800301a:	ea90 0f01 	teqeq	r0, r1
 800301e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8003022:	4770      	bx	lr

08003024 <__aeabi_ui2f>:
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	e004      	b.n	8003034 <__aeabi_i2f+0x8>
 800302a:	bf00      	nop

0800302c <__aeabi_i2f>:
 800302c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8003030:	bf48      	it	mi
 8003032:	4240      	negmi	r0, r0
 8003034:	ea5f 0c00 	movs.w	ip, r0
 8003038:	bf08      	it	eq
 800303a:	4770      	bxeq	lr
 800303c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8003040:	4601      	mov	r1, r0
 8003042:	f04f 0000 	mov.w	r0, #0
 8003046:	e01c      	b.n	8003082 <__aeabi_l2f+0x2a>

08003048 <__aeabi_ul2f>:
 8003048:	ea50 0201 	orrs.w	r2, r0, r1
 800304c:	bf08      	it	eq
 800304e:	4770      	bxeq	lr
 8003050:	f04f 0300 	mov.w	r3, #0
 8003054:	e00a      	b.n	800306c <__aeabi_l2f+0x14>
 8003056:	bf00      	nop

08003058 <__aeabi_l2f>:
 8003058:	ea50 0201 	orrs.w	r2, r0, r1
 800305c:	bf08      	it	eq
 800305e:	4770      	bxeq	lr
 8003060:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8003064:	d502      	bpl.n	800306c <__aeabi_l2f+0x14>
 8003066:	4240      	negs	r0, r0
 8003068:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800306c:	ea5f 0c01 	movs.w	ip, r1
 8003070:	bf02      	ittt	eq
 8003072:	4684      	moveq	ip, r0
 8003074:	4601      	moveq	r1, r0
 8003076:	2000      	moveq	r0, #0
 8003078:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800307c:	bf08      	it	eq
 800307e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8003082:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8003086:	fabc f28c 	clz	r2, ip
 800308a:	3a08      	subs	r2, #8
 800308c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8003090:	db10      	blt.n	80030b4 <__aeabi_l2f+0x5c>
 8003092:	fa01 fc02 	lsl.w	ip, r1, r2
 8003096:	4463      	add	r3, ip
 8003098:	fa00 fc02 	lsl.w	ip, r0, r2
 800309c:	f1c2 0220 	rsb	r2, r2, #32
 80030a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80030a4:	fa20 f202 	lsr.w	r2, r0, r2
 80030a8:	eb43 0002 	adc.w	r0, r3, r2
 80030ac:	bf08      	it	eq
 80030ae:	f020 0001 	biceq.w	r0, r0, #1
 80030b2:	4770      	bx	lr
 80030b4:	f102 0220 	add.w	r2, r2, #32
 80030b8:	fa01 fc02 	lsl.w	ip, r1, r2
 80030bc:	f1c2 0220 	rsb	r2, r2, #32
 80030c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80030c4:	fa21 f202 	lsr.w	r2, r1, r2
 80030c8:	eb43 0002 	adc.w	r0, r3, r2
 80030cc:	bf08      	it	eq
 80030ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80030d2:	4770      	bx	lr

080030d4 <__aeabi_fmul>:
 80030d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80030d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80030dc:	bf1e      	ittt	ne
 80030de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80030e2:	ea92 0f0c 	teqne	r2, ip
 80030e6:	ea93 0f0c 	teqne	r3, ip
 80030ea:	d06f      	beq.n	80031cc <__aeabi_fmul+0xf8>
 80030ec:	441a      	add	r2, r3
 80030ee:	ea80 0c01 	eor.w	ip, r0, r1
 80030f2:	0240      	lsls	r0, r0, #9
 80030f4:	bf18      	it	ne
 80030f6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80030fa:	d01e      	beq.n	800313a <__aeabi_fmul+0x66>
 80030fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003100:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8003104:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8003108:	fba0 3101 	umull	r3, r1, r0, r1
 800310c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8003110:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003114:	bf3e      	ittt	cc
 8003116:	0049      	lslcc	r1, r1, #1
 8003118:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800311c:	005b      	lslcc	r3, r3, #1
 800311e:	ea40 0001 	orr.w	r0, r0, r1
 8003122:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8003126:	2afd      	cmp	r2, #253	; 0xfd
 8003128:	d81d      	bhi.n	8003166 <__aeabi_fmul+0x92>
 800312a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800312e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8003132:	bf08      	it	eq
 8003134:	f020 0001 	biceq.w	r0, r0, #1
 8003138:	4770      	bx	lr
 800313a:	f090 0f00 	teq	r0, #0
 800313e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8003142:	bf08      	it	eq
 8003144:	0249      	lsleq	r1, r1, #9
 8003146:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800314a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800314e:	3a7f      	subs	r2, #127	; 0x7f
 8003150:	bfc2      	ittt	gt
 8003152:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8003156:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800315a:	4770      	bxgt	lr
 800315c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003160:	f04f 0300 	mov.w	r3, #0
 8003164:	3a01      	subs	r2, #1
 8003166:	dc5d      	bgt.n	8003224 <__aeabi_fmul+0x150>
 8003168:	f112 0f19 	cmn.w	r2, #25
 800316c:	bfdc      	itt	le
 800316e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8003172:	4770      	bxle	lr
 8003174:	f1c2 0200 	rsb	r2, r2, #0
 8003178:	0041      	lsls	r1, r0, #1
 800317a:	fa21 f102 	lsr.w	r1, r1, r2
 800317e:	f1c2 0220 	rsb	r2, r2, #32
 8003182:	fa00 fc02 	lsl.w	ip, r0, r2
 8003186:	ea5f 0031 	movs.w	r0, r1, rrx
 800318a:	f140 0000 	adc.w	r0, r0, #0
 800318e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8003192:	bf08      	it	eq
 8003194:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8003198:	4770      	bx	lr
 800319a:	f092 0f00 	teq	r2, #0
 800319e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80031a2:	bf02      	ittt	eq
 80031a4:	0040      	lsleq	r0, r0, #1
 80031a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80031aa:	3a01      	subeq	r2, #1
 80031ac:	d0f9      	beq.n	80031a2 <__aeabi_fmul+0xce>
 80031ae:	ea40 000c 	orr.w	r0, r0, ip
 80031b2:	f093 0f00 	teq	r3, #0
 80031b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80031ba:	bf02      	ittt	eq
 80031bc:	0049      	lsleq	r1, r1, #1
 80031be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80031c2:	3b01      	subeq	r3, #1
 80031c4:	d0f9      	beq.n	80031ba <__aeabi_fmul+0xe6>
 80031c6:	ea41 010c 	orr.w	r1, r1, ip
 80031ca:	e78f      	b.n	80030ec <__aeabi_fmul+0x18>
 80031cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80031d0:	ea92 0f0c 	teq	r2, ip
 80031d4:	bf18      	it	ne
 80031d6:	ea93 0f0c 	teqne	r3, ip
 80031da:	d00a      	beq.n	80031f2 <__aeabi_fmul+0x11e>
 80031dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80031e0:	bf18      	it	ne
 80031e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80031e6:	d1d8      	bne.n	800319a <__aeabi_fmul+0xc6>
 80031e8:	ea80 0001 	eor.w	r0, r0, r1
 80031ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80031f0:	4770      	bx	lr
 80031f2:	f090 0f00 	teq	r0, #0
 80031f6:	bf17      	itett	ne
 80031f8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80031fc:	4608      	moveq	r0, r1
 80031fe:	f091 0f00 	teqne	r1, #0
 8003202:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8003206:	d014      	beq.n	8003232 <__aeabi_fmul+0x15e>
 8003208:	ea92 0f0c 	teq	r2, ip
 800320c:	d101      	bne.n	8003212 <__aeabi_fmul+0x13e>
 800320e:	0242      	lsls	r2, r0, #9
 8003210:	d10f      	bne.n	8003232 <__aeabi_fmul+0x15e>
 8003212:	ea93 0f0c 	teq	r3, ip
 8003216:	d103      	bne.n	8003220 <__aeabi_fmul+0x14c>
 8003218:	024b      	lsls	r3, r1, #9
 800321a:	bf18      	it	ne
 800321c:	4608      	movne	r0, r1
 800321e:	d108      	bne.n	8003232 <__aeabi_fmul+0x15e>
 8003220:	ea80 0001 	eor.w	r0, r0, r1
 8003224:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8003228:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800322c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003230:	4770      	bx	lr
 8003232:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003236:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800323a:	4770      	bx	lr

0800323c <__aeabi_fdiv>:
 800323c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003240:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8003244:	bf1e      	ittt	ne
 8003246:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800324a:	ea92 0f0c 	teqne	r2, ip
 800324e:	ea93 0f0c 	teqne	r3, ip
 8003252:	d069      	beq.n	8003328 <__aeabi_fdiv+0xec>
 8003254:	eba2 0203 	sub.w	r2, r2, r3
 8003258:	ea80 0c01 	eor.w	ip, r0, r1
 800325c:	0249      	lsls	r1, r1, #9
 800325e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8003262:	d037      	beq.n	80032d4 <__aeabi_fdiv+0x98>
 8003264:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003268:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800326c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8003270:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8003274:	428b      	cmp	r3, r1
 8003276:	bf38      	it	cc
 8003278:	005b      	lslcc	r3, r3, #1
 800327a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800327e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8003282:	428b      	cmp	r3, r1
 8003284:	bf24      	itt	cs
 8003286:	1a5b      	subcs	r3, r3, r1
 8003288:	ea40 000c 	orrcs.w	r0, r0, ip
 800328c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8003290:	bf24      	itt	cs
 8003292:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8003296:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800329a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800329e:	bf24      	itt	cs
 80032a0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80032a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80032a8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80032ac:	bf24      	itt	cs
 80032ae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80032b2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	bf18      	it	ne
 80032ba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80032be:	d1e0      	bne.n	8003282 <__aeabi_fdiv+0x46>
 80032c0:	2afd      	cmp	r2, #253	; 0xfd
 80032c2:	f63f af50 	bhi.w	8003166 <__aeabi_fmul+0x92>
 80032c6:	428b      	cmp	r3, r1
 80032c8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80032cc:	bf08      	it	eq
 80032ce:	f020 0001 	biceq.w	r0, r0, #1
 80032d2:	4770      	bx	lr
 80032d4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80032d8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80032dc:	327f      	adds	r2, #127	; 0x7f
 80032de:	bfc2      	ittt	gt
 80032e0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80032e4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80032e8:	4770      	bxgt	lr
 80032ea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80032ee:	f04f 0300 	mov.w	r3, #0
 80032f2:	3a01      	subs	r2, #1
 80032f4:	e737      	b.n	8003166 <__aeabi_fmul+0x92>
 80032f6:	f092 0f00 	teq	r2, #0
 80032fa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80032fe:	bf02      	ittt	eq
 8003300:	0040      	lsleq	r0, r0, #1
 8003302:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8003306:	3a01      	subeq	r2, #1
 8003308:	d0f9      	beq.n	80032fe <__aeabi_fdiv+0xc2>
 800330a:	ea40 000c 	orr.w	r0, r0, ip
 800330e:	f093 0f00 	teq	r3, #0
 8003312:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8003316:	bf02      	ittt	eq
 8003318:	0049      	lsleq	r1, r1, #1
 800331a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800331e:	3b01      	subeq	r3, #1
 8003320:	d0f9      	beq.n	8003316 <__aeabi_fdiv+0xda>
 8003322:	ea41 010c 	orr.w	r1, r1, ip
 8003326:	e795      	b.n	8003254 <__aeabi_fdiv+0x18>
 8003328:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800332c:	ea92 0f0c 	teq	r2, ip
 8003330:	d108      	bne.n	8003344 <__aeabi_fdiv+0x108>
 8003332:	0242      	lsls	r2, r0, #9
 8003334:	f47f af7d 	bne.w	8003232 <__aeabi_fmul+0x15e>
 8003338:	ea93 0f0c 	teq	r3, ip
 800333c:	f47f af70 	bne.w	8003220 <__aeabi_fmul+0x14c>
 8003340:	4608      	mov	r0, r1
 8003342:	e776      	b.n	8003232 <__aeabi_fmul+0x15e>
 8003344:	ea93 0f0c 	teq	r3, ip
 8003348:	d104      	bne.n	8003354 <__aeabi_fdiv+0x118>
 800334a:	024b      	lsls	r3, r1, #9
 800334c:	f43f af4c 	beq.w	80031e8 <__aeabi_fmul+0x114>
 8003350:	4608      	mov	r0, r1
 8003352:	e76e      	b.n	8003232 <__aeabi_fmul+0x15e>
 8003354:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8003358:	bf18      	it	ne
 800335a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800335e:	d1ca      	bne.n	80032f6 <__aeabi_fdiv+0xba>
 8003360:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8003364:	f47f af5c 	bne.w	8003220 <__aeabi_fmul+0x14c>
 8003368:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800336c:	f47f af3c 	bne.w	80031e8 <__aeabi_fmul+0x114>
 8003370:	e75f      	b.n	8003232 <__aeabi_fmul+0x15e>
 8003372:	bf00      	nop

08003374 <__gesf2>:
 8003374:	f04f 3cff 	mov.w	ip, #4294967295
 8003378:	e006      	b.n	8003388 <__cmpsf2+0x4>
 800337a:	bf00      	nop

0800337c <__lesf2>:
 800337c:	f04f 0c01 	mov.w	ip, #1
 8003380:	e002      	b.n	8003388 <__cmpsf2+0x4>
 8003382:	bf00      	nop

08003384 <__cmpsf2>:
 8003384:	f04f 0c01 	mov.w	ip, #1
 8003388:	f84d cd04 	str.w	ip, [sp, #-4]!
 800338c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8003390:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8003394:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8003398:	bf18      	it	ne
 800339a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800339e:	d011      	beq.n	80033c4 <__cmpsf2+0x40>
 80033a0:	b001      	add	sp, #4
 80033a2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80033a6:	bf18      	it	ne
 80033a8:	ea90 0f01 	teqne	r0, r1
 80033ac:	bf58      	it	pl
 80033ae:	ebb2 0003 	subspl.w	r0, r2, r3
 80033b2:	bf88      	it	hi
 80033b4:	17c8      	asrhi	r0, r1, #31
 80033b6:	bf38      	it	cc
 80033b8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80033bc:	bf18      	it	ne
 80033be:	f040 0001 	orrne.w	r0, r0, #1
 80033c2:	4770      	bx	lr
 80033c4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80033c8:	d102      	bne.n	80033d0 <__cmpsf2+0x4c>
 80033ca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80033ce:	d105      	bne.n	80033dc <__cmpsf2+0x58>
 80033d0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80033d4:	d1e4      	bne.n	80033a0 <__cmpsf2+0x1c>
 80033d6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80033da:	d0e1      	beq.n	80033a0 <__cmpsf2+0x1c>
 80033dc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop

080033e4 <__aeabi_cfrcmple>:
 80033e4:	4684      	mov	ip, r0
 80033e6:	4608      	mov	r0, r1
 80033e8:	4661      	mov	r1, ip
 80033ea:	e7ff      	b.n	80033ec <__aeabi_cfcmpeq>

080033ec <__aeabi_cfcmpeq>:
 80033ec:	b50f      	push	{r0, r1, r2, r3, lr}
 80033ee:	f7ff ffc9 	bl	8003384 <__cmpsf2>
 80033f2:	2800      	cmp	r0, #0
 80033f4:	bf48      	it	mi
 80033f6:	f110 0f00 	cmnmi.w	r0, #0
 80033fa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080033fc <__aeabi_fcmpeq>:
 80033fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003400:	f7ff fff4 	bl	80033ec <__aeabi_cfcmpeq>
 8003404:	bf0c      	ite	eq
 8003406:	2001      	moveq	r0, #1
 8003408:	2000      	movne	r0, #0
 800340a:	f85d fb08 	ldr.w	pc, [sp], #8
 800340e:	bf00      	nop

08003410 <__aeabi_fcmplt>:
 8003410:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003414:	f7ff ffea 	bl	80033ec <__aeabi_cfcmpeq>
 8003418:	bf34      	ite	cc
 800341a:	2001      	movcc	r0, #1
 800341c:	2000      	movcs	r0, #0
 800341e:	f85d fb08 	ldr.w	pc, [sp], #8
 8003422:	bf00      	nop

08003424 <__aeabi_fcmple>:
 8003424:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003428:	f7ff ffe0 	bl	80033ec <__aeabi_cfcmpeq>
 800342c:	bf94      	ite	ls
 800342e:	2001      	movls	r0, #1
 8003430:	2000      	movhi	r0, #0
 8003432:	f85d fb08 	ldr.w	pc, [sp], #8
 8003436:	bf00      	nop

08003438 <__aeabi_fcmpge>:
 8003438:	f84d ed08 	str.w	lr, [sp, #-8]!
 800343c:	f7ff ffd2 	bl	80033e4 <__aeabi_cfrcmple>
 8003440:	bf94      	ite	ls
 8003442:	2001      	movls	r0, #1
 8003444:	2000      	movhi	r0, #0
 8003446:	f85d fb08 	ldr.w	pc, [sp], #8
 800344a:	bf00      	nop

0800344c <__aeabi_fcmpgt>:
 800344c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003450:	f7ff ffc8 	bl	80033e4 <__aeabi_cfrcmple>
 8003454:	bf34      	ite	cc
 8003456:	2001      	movcc	r0, #1
 8003458:	2000      	movcs	r0, #0
 800345a:	f85d fb08 	ldr.w	pc, [sp], #8
 800345e:	bf00      	nop

08003460 <__errno>:
 8003460:	f643 0360 	movw	r3, #14432	; 0x3860
 8003464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003468:	6818      	ldr	r0, [r3, #0]
 800346a:	4770      	bx	lr

0800346c <__libc_init_array>:
 800346c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800346e:	4f20      	ldr	r7, [pc, #128]	; (80034f0 <__libc_init_array+0x84>)
 8003470:	4c20      	ldr	r4, [pc, #128]	; (80034f4 <__libc_init_array+0x88>)
 8003472:	1b38      	subs	r0, r7, r4
 8003474:	1087      	asrs	r7, r0, #2
 8003476:	d017      	beq.n	80034a8 <__libc_init_array+0x3c>
 8003478:	1e7a      	subs	r2, r7, #1
 800347a:	6823      	ldr	r3, [r4, #0]
 800347c:	2501      	movs	r5, #1
 800347e:	f002 0601 	and.w	r6, r2, #1
 8003482:	4798      	blx	r3
 8003484:	42af      	cmp	r7, r5
 8003486:	d00f      	beq.n	80034a8 <__libc_init_array+0x3c>
 8003488:	b12e      	cbz	r6, 8003496 <__libc_init_array+0x2a>
 800348a:	f854 1f04 	ldr.w	r1, [r4, #4]!
 800348e:	2502      	movs	r5, #2
 8003490:	4788      	blx	r1
 8003492:	42af      	cmp	r7, r5
 8003494:	d008      	beq.n	80034a8 <__libc_init_array+0x3c>
 8003496:	6860      	ldr	r0, [r4, #4]
 8003498:	4780      	blx	r0
 800349a:	3502      	adds	r5, #2
 800349c:	68a2      	ldr	r2, [r4, #8]
 800349e:	1d26      	adds	r6, r4, #4
 80034a0:	4790      	blx	r2
 80034a2:	3408      	adds	r4, #8
 80034a4:	42af      	cmp	r7, r5
 80034a6:	d1f6      	bne.n	8003496 <__libc_init_array+0x2a>
 80034a8:	4f13      	ldr	r7, [pc, #76]	; (80034f8 <__libc_init_array+0x8c>)
 80034aa:	4c14      	ldr	r4, [pc, #80]	; (80034fc <__libc_init_array+0x90>)
 80034ac:	f000 f928 	bl	8003700 <_init>
 80034b0:	1b3b      	subs	r3, r7, r4
 80034b2:	109f      	asrs	r7, r3, #2
 80034b4:	d018      	beq.n	80034e8 <__libc_init_array+0x7c>
 80034b6:	1e7d      	subs	r5, r7, #1
 80034b8:	6821      	ldr	r1, [r4, #0]
 80034ba:	f005 0601 	and.w	r6, r5, #1
 80034be:	2501      	movs	r5, #1
 80034c0:	4788      	blx	r1
 80034c2:	42af      	cmp	r7, r5
 80034c4:	d011      	beq.n	80034ea <__libc_init_array+0x7e>
 80034c6:	b12e      	cbz	r6, 80034d4 <__libc_init_array+0x68>
 80034c8:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80034cc:	2502      	movs	r5, #2
 80034ce:	4780      	blx	r0
 80034d0:	42af      	cmp	r7, r5
 80034d2:	d00b      	beq.n	80034ec <__libc_init_array+0x80>
 80034d4:	6862      	ldr	r2, [r4, #4]
 80034d6:	4790      	blx	r2
 80034d8:	3502      	adds	r5, #2
 80034da:	68a3      	ldr	r3, [r4, #8]
 80034dc:	1d26      	adds	r6, r4, #4
 80034de:	4798      	blx	r3
 80034e0:	3408      	adds	r4, #8
 80034e2:	42af      	cmp	r7, r5
 80034e4:	d1f6      	bne.n	80034d4 <__libc_init_array+0x68>
 80034e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034ee:	bf00      	nop
 80034f0:	08003724 	.word	0x08003724
 80034f4:	08003724 	.word	0x08003724
 80034f8:	08003724 	.word	0x08003724
 80034fc:	08003724 	.word	0x08003724

08003500 <_open>:
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
 800350c:	f04f 33ff 	mov.w	r3, #4294967295
 8003510:	4618      	mov	r0, r3
 8003512:	f107 0714 	add.w	r7, r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr

0800351c <_lseek>:
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
 8003528:	f04f 33ff 	mov.w	r3, #4294967295
 800352c:	4618      	mov	r0, r3
 800352e:	f107 0714 	add.w	r7, r7, #20
 8003532:	46bd      	mov	sp, r7
 8003534:	bc80      	pop	{r7}
 8003536:	4770      	bx	lr

08003538 <_read>:
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f107 0714 	add.w	r7, r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr

08003554 <_write>:
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
 8003560:	f04f 33ff 	mov.w	r3, #4294967295
 8003564:	4618      	mov	r0, r3
 8003566:	f107 0714 	add.w	r7, r7, #20
 800356a:	46bd      	mov	sp, r7
 800356c:	bc80      	pop	{r7}
 800356e:	4770      	bx	lr

08003570 <_close>:
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
 8003574:	f04f 33ff 	mov.w	r3, #4294967295
 8003578:	4618      	mov	r0, r3
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr

08003580 <_fstat>:
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d002      	beq.n	8003596 <_fstat+0x16>
 8003590:	f04f 33ff 	mov.w	r3, #4294967295
 8003594:	e001      	b.n	800359a <_fstat+0x1a>
 8003596:	f06f 0301 	mvn.w	r3, #1
 800359a:	4618      	mov	r0, r3
 800359c:	f107 070c 	add.w	r7, r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop

080035a8 <_link>:
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d102      	bne.n	80035c0 <_link+0x18>
 80035ba:	f04f 33ff 	mov.w	r3, #4294967295
 80035be:	e001      	b.n	80035c4 <_link+0x1c>
 80035c0:	f06f 0301 	mvn.w	r3, #1
 80035c4:	4618      	mov	r0, r3
 80035c6:	f107 070c 	add.w	r7, r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr

080035d0 <_unlink>:
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	f04f 33ff 	mov.w	r3, #4294967295
 80035dc:	4618      	mov	r0, r3
 80035de:	f107 070c 	add.w	r7, r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr

080035e8 <_sbrk>:
 80035e8:	b480      	push	{r7}
 80035ea:	b087      	sub	sp, #28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	f24c 7398 	movw	r3, #51096	; 0xc798
 80035f4:	f2c0 0300 	movt	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]
 80035fa:	f241 430c 	movw	r3, #5132	; 0x140c
 80035fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d114      	bne.n	8003632 <_sbrk+0x4a>
 8003608:	f241 430c 	movw	r3, #5132	; 0x140c
 800360c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003610:	f643 0268 	movw	r2, #14440	; 0x3868
 8003614:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003618:	601a      	str	r2, [r3, #0]
 800361a:	f241 430c 	movw	r3, #5132	; 0x140c
 800361e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	18d2      	adds	r2, r2, r3
 8003628:	f241 4310 	movw	r3, #5136	; 0x1410
 800362c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	f241 430c 	movw	r3, #5132	; 0x140c
 8003636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	f241 430c 	movw	r3, #5132	; 0x140c
 8003642:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	461a      	mov	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	18d3      	adds	r3, r2, r3
 800364e:	f103 0307 	add.w	r3, r3, #7
 8003652:	f023 0307 	bic.w	r3, r3, #7
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	f241 4310 	movw	r3, #5136	; 0x1410
 800365c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	429a      	cmp	r2, r3
 8003666:	d302      	bcc.n	800366e <_sbrk+0x86>
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	e006      	b.n	800367c <_sbrk+0x94>
 800366e:	f241 430c 	movw	r3, #5132	; 0x140c
 8003672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	4618      	mov	r0, r3
 800367e:	f107 071c 	add.w	r7, r7, #28
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr

08003688 <_times>:
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	f04f 33ff 	mov.w	r3, #4294967295
 8003694:	4618      	mov	r0, r3
 8003696:	f107 070c 	add.w	r7, r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	bc80      	pop	{r7}
 800369e:	4770      	bx	lr

080036a0 <_wait>:
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ac:	4618      	mov	r0, r3
 80036ae:	f107 070c 	add.w	r7, r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr

080036b8 <_kill>:
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
 80036c2:	f04f 33ff 	mov.w	r3, #4294967295
 80036c6:	4618      	mov	r0, r3
 80036c8:	f107 070c 	add.w	r7, r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bc80      	pop	{r7}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop

080036d4 <_fork>:
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	f04f 33ff 	mov.w	r3, #4294967295
 80036dc:	4618      	mov	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	bc80      	pop	{r7}
 80036e2:	4770      	bx	lr

080036e4 <_getpid>:
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ec:	4618      	mov	r0, r3
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr

080036f4 <_exit>:
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	e7fe      	b.n	80036fc <_exit+0x8>
 80036fe:	bf00      	nop

08003700 <_init>:
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
 8003704:	46bd      	mov	sp, r7
 8003706:	bc80      	pop	{r7}
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop

0800370c <_isatty>:
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	f04f 33ff 	mov.w	r3, #4294967295
 8003718:	4618      	mov	r0, r3
 800371a:	f107 070c 	add.w	r7, r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr
