--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top_1553.twx top_1553.ncd -o top_1553.twr top_1553.pcf
-ucf top_1553.ucf

Design file:              top_1553.ncd
Physical constraint file: top_1553.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_fxclk = PERIOD TIMEGRP "fxclk" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_fxclk = PERIOD TIMEGRP "fxclk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.843ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKIN)
  Physical resource: clock_generation/dcm_sp_inst/CLKIN
  Logical resource: clock_generation/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generation/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.843ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: clock_generation/dcm_sp_inst/CLK2X
  Logical resource: clock_generation/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clock_generation/clk2x
--------------------------------------------------------------------------------
Slack: 25.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generation/dcm_sp_inst/CLKIN
  Logical resource: clock_generation/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generation/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clkdv = PERIOD TIMEGRP 
"clock_generation_clkdv" ts_fxclk /         24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 407 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  48.923ns.
--------------------------------------------------------------------------------

Paths for end point enc_cnt_2 (SLICE_X1Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          enc_cnt_2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.472ns (Levels of Logic = 0)
  Clock Path Skew:      -0.260ns (2.378 - 2.638)
  Source Clock:         clk_out_BUFG rising at 458.333ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: reset_slow to enc_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.430   reset_slow
                                                       reset_slow
    SLICE_X1Y46.SR       net (fanout=46)       2.742   reset_slow
    SLICE_X1Y46.CLK      Trck                  0.300   enc_cnt<3>
                                                       enc_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (0.730ns logic, 2.742ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point enc_cnt_3 (SLICE_X1Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          enc_cnt_3 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.467ns (Levels of Logic = 0)
  Clock Path Skew:      -0.260ns (2.378 - 2.638)
  Source Clock:         clk_out_BUFG rising at 458.333ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: reset_slow to enc_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.430   reset_slow
                                                       reset_slow
    SLICE_X1Y46.SR       net (fanout=46)       2.742   reset_slow
    SLICE_X1Y46.CLK      Trck                  0.295   enc_cnt<3>
                                                       enc_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.725ns logic, 2.742ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point enc_cnt_1 (SLICE_X1Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow (FF)
  Destination:          enc_cnt_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.442ns (Levels of Logic = 0)
  Clock Path Skew:      -0.260ns (2.378 - 2.638)
  Source Clock:         clk_out_BUFG rising at 458.333ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: reset_slow to enc_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.430   reset_slow
                                                       reset_slow
    SLICE_X1Y46.SR       net (fanout=46)       2.742   reset_slow
    SLICE_X1Y46.CLK      Trck                  0.270   enc_cnt<3>
                                                       enc_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.700ns logic, 2.742ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clkdv = PERIOD TIMEGRP "clock_generation_clkdv" ts_fxclk /
        24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rxcsw_enc_2 (SLICE_X28Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow (FF)
  Destination:          rxcsw_enc_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.960 - 0.864)
  Source Clock:         clk_out_BUFG rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: reset_slow to rxcsw_enc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.198   reset_slow
                                                       reset_slow
    SLICE_X28Y34.SR      net (fanout=46)       0.298   reset_slow
    SLICE_X28Y34.CLK     Tremck      (-Th)    -0.106   rxcsw_enc<2>
                                                       rxcsw_enc_2
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.304ns logic, 0.298ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point rxcsw_enc_0 (SLICE_X28Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow (FF)
  Destination:          rxcsw_enc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.960 - 0.864)
  Source Clock:         clk_out_BUFG rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: reset_slow to rxcsw_enc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.198   reset_slow
                                                       reset_slow
    SLICE_X28Y34.SR      net (fanout=46)       0.298   reset_slow
    SLICE_X28Y34.CLK     Tremck      (-Th)    -0.117   rxcsw_enc<2>
                                                       rxcsw_enc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.315ns logic, 0.298ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point rxcsw_enc_1 (SLICE_X28Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow (FF)
  Destination:          rxcsw_enc_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.960 - 0.864)
  Source Clock:         clk_out_BUFG rising at 500.000ns
  Destination Clock:    enc_clk rising at 500.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: reset_slow to rxcsw_enc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.198   reset_slow
                                                       reset_slow
    SLICE_X28Y34.SR      net (fanout=46)       0.298   reset_slow
    SLICE_X28Y34.CLK     Tremck      (-Th)    -0.138   rxcsw_enc<2>
                                                       rxcsw_enc_1
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.336ns logic, 0.298ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clkdv = PERIOD TIMEGRP "clock_generation_clkdv" ts_fxclk /
        24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 497.334ns (period - min period limit)
  Period: 500.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout1_buf/I0
  Logical resource: clock_generation/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clock_generation/clkdv
--------------------------------------------------------------------------------
Slack: 499.520ns (period - min period limit)
  Period: 500.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1_encoder/dwcnt<3>/CLK
  Logical resource: u1_encoder/dwcnt_0/CK
  Location pin: SLICE_X22Y31.CLK
  Clock network: enc_clk
--------------------------------------------------------------------------------
Slack: 499.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 500.000ns
  High pulse: 250.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u1_encoder/dwcnt<3>/SR
  Logical resource: u1_encoder/dwcnt_0/SR
  Location pin: SLICE_X22Y31.SR
  Clock network: reset_slow
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clk2x = PERIOD TIMEGRP 
"clock_generation_clk2x" ts_fxclk         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.215ns.
--------------------------------------------------------------------------------

Paths for end point rx_data_RT_2 (SLICE_X43Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_1 (FF)
  Destination:          rx_data_RT_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.436ns (2.202 - 2.638)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: reset_slow_1 to rx_data_RT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.430   reset_slow
                                                       reset_slow_1
    SLICE_X43Y54.SR      net (fanout=4)        2.584   reset_slow_1
    SLICE_X43Y54.CLK     Trck                  0.325   rx_data_RT<2>
                                                       rx_data_RT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.755ns logic, 2.584ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point rx_data_RT_1 (SLICE_X43Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_1 (FF)
  Destination:          rx_data_RT_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.436ns (2.202 - 2.638)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: reset_slow_1 to rx_data_RT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.430   reset_slow
                                                       reset_slow_1
    SLICE_X43Y54.SR      net (fanout=4)        2.584   reset_slow_1
    SLICE_X43Y54.CLK     Trck                  0.295   rx_data_RT<2>
                                                       rx_data_RT_1
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.725ns logic, 2.584ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point rx_data_RT_0 (SLICE_X43Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_1 (FF)
  Destination:          rx_data_RT_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.284ns (Levels of Logic = 0)
  Clock Path Skew:      -0.436ns (2.202 - 2.638)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.440ns

  Clock Uncertainty:          0.440ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.408ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: reset_slow_1 to rx_data_RT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.430   reset_slow
                                                       reset_slow_1
    SLICE_X43Y54.SR      net (fanout=4)        2.584   reset_slow_1
    SLICE_X43Y54.CLK     Trck                  0.270   rx_data_RT<2>
                                                       rx_data_RT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (0.700ns logic, 2.584ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clk2x = PERIOD TIMEGRP "clock_generation_clk2x" ts_fxclk
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rx_data_RT_2 (SLICE_X43Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx_data_RT_1 (FF)
  Destination:          rx_data_RT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 20.833ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx_data_RT_1 to rx_data_RT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.CQ      Tcko                  0.198   rx_data_RT<2>
                                                       rx_data_RT_1
    SLICE_X43Y54.DX      net (fanout=1)        0.142   rx_data_RT<1>
    SLICE_X43Y54.CLK     Tckdi       (-Th)    -0.059   rx_data_RT<2>
                                                       rx_data_RT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point rx_data_n_RT_1 (SLICE_X37Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx_data_n_RT_0 (FF)
  Destination:          rx_data_n_RT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 20.833ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx_data_n_RT_0 to rx_data_n_RT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y54.AQ      Tcko                  0.198   rx_data_n_RT<2>
                                                       rx_data_n_RT_0
    SLICE_X37Y54.BX      net (fanout=1)        0.434   rx_data_n_RT<0>
    SLICE_X37Y54.CLK     Tckdi       (-Th)    -0.059   rx_data_n_RT<2>
                                                       rx_data_n_RT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.257ns logic, 0.434ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point rx_data_n_BC_1 (SLICE_X43Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx_data_n_BC_0 (FF)
  Destination:          rx_data_n_BC_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising at 20.833ns
  Destination Clock:    sys_clk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx_data_n_BC_0 to rx_data_n_BC_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.AQ      Tcko                  0.198   rx_data_n_BC<2>
                                                       rx_data_n_BC_0
    SLICE_X43Y45.BX      net (fanout=1)        0.434   rx_data_n_BC<0>
    SLICE_X43Y45.CLK     Tckdi       (-Th)    -0.059   rx_data_n_BC<2>
                                                       rx_data_n_BC_1
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.257ns logic, 0.434ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clk2x = PERIOD TIMEGRP "clock_generation_clk2x" ts_fxclk
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkf_buf/I0
  Logical resource: clock_generation/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clock_generation/clk2x
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout3_buf/I0
  Logical resource: clock_generation/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_generation/clk2x
--------------------------------------------------------------------------------
Slack: 20.363ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: rx_data_n_RT<2>/SR
  Logical resource: rx_data_n_RT_0/SR
  Location pin: SLICE_X37Y54.SR
  Clock network: reset_slow_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generation_clkfx = PERIOD TIMEGRP 
"clock_generation_clkfx" ts_fxclk *         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 515 paths analyzed, 331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.958ns.
--------------------------------------------------------------------------------

Paths for end point u1_core/Mshreg_data_sftreg_out_n_14_0 (SLICE_X38Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_data_n_BC_2 (FF)
  Destination:          u1_core/Mshreg_data_sftreg_out_n_14_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      7.012ns (Levels of Logic = 0)
  Clock Path Skew:      -0.501ns (2.187 - 2.688)
  Source Clock:         sys_clk rising at 104.166ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: rx_data_n_BC_2 to u1_core/Mshreg_data_sftreg_out_n_14_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.CQ      Tcko                  0.430   rx_data_n_BC<2>
                                                       rx_data_n_BC_2
    SLICE_X38Y40.DX      net (fanout=1)        6.682   rx_data_n_BC<2>
    SLICE_X38Y40.CLK     Tds                  -0.100   u1_core/data_sftreg_out_n_141
                                                       u1_core/Mshreg_data_sftreg_out_n_14_0
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (0.330ns logic, 6.682ns route)
                                                       (4.7% logic, 95.3% route)

--------------------------------------------------------------------------------

Paths for end point u2_core/data_sftreg_4 (SLICE_X38Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_data_RT_2 (FF)
  Destination:          u2_core/data_sftreg_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.028ns (Levels of Logic = 0)
  Clock Path Skew:      -0.480ns (2.190 - 2.670)
  Source Clock:         sys_clk rising at 104.166ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: rx_data_RT_2 to u2_core/data_sftreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.DQ      Tcko                  0.430   rx_data_RT<2>
                                                       rx_data_RT_2
    SLICE_X38Y50.DX      net (fanout=1)        2.513   rx_data_RT<2>
    SLICE_X38Y50.CLK     Tdick                 0.085   u2_core/data_sftreg<4>
                                                       u2_core/data_sftreg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (0.515ns logic, 2.513ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_core/data_sftreg_4 (SLICE_X40Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_data_BC_2 (FF)
  Destination:          u1_core/data_sftreg_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      2.653ns (Levels of Logic = 0)
  Clock Path Skew:      -0.486ns (2.203 - 2.689)
  Source Clock:         sys_clk rising at 104.166ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: rx_data_BC_2 to u1_core/data_sftreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y46.CQ      Tcko                  0.430   rx_data_BC<2>
                                                       rx_data_BC_2
    SLICE_X40Y33.BX      net (fanout=1)        2.109   rx_data_BC<2>
    SLICE_X40Y33.CLK     Tdick                 0.114   u1_core/data_sftreg<4>
                                                       u1_core/data_sftreg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.544ns logic, 2.109ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generation_clkfx = PERIOD TIMEGRP "clock_generation_clkfx" ts_fxclk *
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_core/cnt_7 (SLICE_X36Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow (FF)
  Destination:          u1_core/cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.974 - 0.864)
  Source Clock:         clk_out_BUFG rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: reset_slow to u1_core/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.198   reset_slow
                                                       reset_slow
    SLICE_X36Y31.SR      net (fanout=46)       0.770   reset_slow
    SLICE_X36Y31.CLK     Tremck      (-Th)    -0.131   u1_core/cnt<7>
                                                       u1_core/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.329ns logic, 0.770ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_core/cnt_6 (SLICE_X36Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow (FF)
  Destination:          u1_core/cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.974 - 0.864)
  Source Clock:         clk_out_BUFG rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: reset_slow to u1_core/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.198   reset_slow
                                                       reset_slow
    SLICE_X36Y31.SR      net (fanout=46)       0.770   reset_slow
    SLICE_X36Y31.CLK     Tremck      (-Th)    -0.144   u1_core/cnt<7>
                                                       u1_core/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.342ns logic, 0.770ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_core/cnt_4 (SLICE_X36Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow (FF)
  Destination:          u1_core/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.974 - 0.864)
  Source Clock:         clk_out_BUFG rising at 125.000ns
  Destination Clock:    dec_clk rising at 125.000ns
  Clock Uncertainty:    0.980ns

  Clock Uncertainty:          0.980ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.449ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: reset_slow to u1_core/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.198   reset_slow
                                                       reset_slow
    SLICE_X36Y31.SR      net (fanout=46)       0.770   reset_slow
    SLICE_X36Y31.CLK     Tremck      (-Th)    -0.155   u1_core/cnt<7>
                                                       u1_core/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.353ns logic, 0.770ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generation_clkfx = PERIOD TIMEGRP "clock_generation_clkfx" ts_fxclk *
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 122.334ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_generation/clkout2_buf/I0
  Logical resource: clock_generation/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clock_generation/clkfx
--------------------------------------------------------------------------------
Slack: 123.601ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: u2_core/data_sftreg_out_141/CLK
  Logical resource: u1_core/Mshreg_data_sftreg_out_14/CLK
  Location pin: SLICE_X22Y39.CLK
  Clock network: dec_clk
--------------------------------------------------------------------------------
Slack: 123.601ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: u2_core/data_sftreg_out_141/CLK
  Logical resource: u2_core/Mshreg_data_sftreg_out_14/CLK
  Location pin: SLICE_X22Y39.CLK
  Clock network: dec_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_out = PERIOD TIMEGRP "clk_out" ts_fxclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.714ns.
--------------------------------------------------------------------------------

Paths for end point reset_slow_1 (SLICE_X29Y35.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_buf_5 (FF)
  Destination:          reset_slow_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 41.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_slow_buf_5 to reset_slow_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.BQ      Tcko                  0.476   reset_slow_buf<7>
                                                       reset_slow_buf_5
    SLICE_X29Y35.D3      net (fanout=2)        0.849   reset_slow_buf<5>
    SLICE_X29Y35.D       Tilo                  0.259   reset_slow
                                                       n0010<7>_SW0
    SLICE_X29Y35.C6      net (fanout=1)        0.143   N0
    SLICE_X29Y35.C       Tilo                  0.259   reset_slow
                                                       reset_slow_rstpot1
    SLICE_X29Y35.AX      net (fanout=1)        1.468   reset_slow_rstpot
    SLICE_X29Y35.CLK     Tdick                 0.114   reset_slow
                                                       reset_slow_1
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (1.108ns logic, 2.460ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_buf_7 (FF)
  Destination:          reset_slow_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.456ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 41.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_slow_buf_7 to reset_slow_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.DQ      Tcko                  0.476   reset_slow_buf<7>
                                                       reset_slow_buf_7
    SLICE_X29Y35.D2      net (fanout=2)        0.737   reset_slow_buf<7>
    SLICE_X29Y35.D       Tilo                  0.259   reset_slow
                                                       n0010<7>_SW0
    SLICE_X29Y35.C6      net (fanout=1)        0.143   N0
    SLICE_X29Y35.C       Tilo                  0.259   reset_slow
                                                       reset_slow_rstpot1
    SLICE_X29Y35.AX      net (fanout=1)        1.468   reset_slow_rstpot
    SLICE_X29Y35.CLK     Tdick                 0.114   reset_slow
                                                       reset_slow_1
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.108ns logic, 2.348ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_buf_2 (FF)
  Destination:          reset_slow_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      2.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 41.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_slow_buf_2 to reset_slow_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.CQ      Tcko                  0.430   reset_slow_buf<3>
                                                       reset_slow_buf_2
    SLICE_X29Y35.C1      net (fanout=2)        0.714   reset_slow_buf<2>
    SLICE_X29Y35.C       Tilo                  0.259   reset_slow
                                                       reset_slow_rstpot1
    SLICE_X29Y35.AX      net (fanout=1)        1.468   reset_slow_rstpot
    SLICE_X29Y35.CLK     Tdick                 0.114   reset_slow
                                                       reset_slow_1
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.803ns logic, 2.182ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow (SLICE_X29Y35.C6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_buf_5 (FF)
  Destination:          reset_slow (FF)
  Requirement:          41.666ns
  Data Path Delay:      2.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 41.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_slow_buf_5 to reset_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.BQ      Tcko                  0.476   reset_slow_buf<7>
                                                       reset_slow_buf_5
    SLICE_X29Y35.D3      net (fanout=2)        0.849   reset_slow_buf<5>
    SLICE_X29Y35.D       Tilo                  0.259   reset_slow
                                                       n0010<7>_SW0
    SLICE_X29Y35.C6      net (fanout=1)        0.143   N0
    SLICE_X29Y35.CLK     Tas                   0.373   reset_slow
                                                       reset_slow_rstpot1
                                                       reset_slow
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (1.108ns logic, 0.992ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_buf_7 (FF)
  Destination:          reset_slow (FF)
  Requirement:          41.666ns
  Data Path Delay:      1.988ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 41.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_slow_buf_7 to reset_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.DQ      Tcko                  0.476   reset_slow_buf<7>
                                                       reset_slow_buf_7
    SLICE_X29Y35.D2      net (fanout=2)        0.737   reset_slow_buf<7>
    SLICE_X29Y35.D       Tilo                  0.259   reset_slow
                                                       n0010<7>_SW0
    SLICE_X29Y35.C6      net (fanout=1)        0.143   N0
    SLICE_X29Y35.CLK     Tas                   0.373   reset_slow
                                                       reset_slow_rstpot1
                                                       reset_slow
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (1.108ns logic, 0.880ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     40.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_buf_6 (FF)
  Destination:          reset_slow (FF)
  Requirement:          41.666ns
  Data Path Delay:      1.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 41.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_slow_buf_6 to reset_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.CQ      Tcko                  0.476   reset_slow_buf<7>
                                                       reset_slow_buf_6
    SLICE_X29Y35.D5      net (fanout=2)        0.245   reset_slow_buf<6>
    SLICE_X29Y35.D       Tilo                  0.259   reset_slow
                                                       n0010<7>_SW0
    SLICE_X29Y35.C6      net (fanout=1)        0.143   N0
    SLICE_X29Y35.CLK     Tas                   0.373   reset_slow
                                                       reset_slow_rstpot1
                                                       reset_slow
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (1.108ns logic, 0.388ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow (SLICE_X29Y35.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     40.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_slow_buf_2 (FF)
  Destination:          reset_slow (FF)
  Requirement:          41.666ns
  Data Path Delay:      1.517ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 41.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_slow_buf_2 to reset_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.CQ      Tcko                  0.430   reset_slow_buf<3>
                                                       reset_slow_buf_2
    SLICE_X29Y35.C1      net (fanout=2)        0.714   reset_slow_buf<2>
    SLICE_X29Y35.CLK     Tas                   0.373   reset_slow
                                                       reset_slow_rstpot1
                                                       reset_slow
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.803ns logic, 0.714ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_out = PERIOD TIMEGRP "clk_out" ts_fxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reset_slow_buf_3 (SLICE_X29Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow_buf_4 (FF)
  Destination:          reset_slow_buf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_slow_buf_4 to reset_slow_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.200   reset_slow_buf<7>
                                                       reset_slow_buf_4
    SLICE_X29Y36.DX      net (fanout=2)        0.215   reset_slow_buf<4>
    SLICE_X29Y36.CLK     Tckdi       (-Th)    -0.059   reset_slow_buf<3>
                                                       reset_slow_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.259ns logic, 0.215ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow_buf_6 (SLICE_X28Y35.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow_buf_7 (FF)
  Destination:          reset_slow_buf_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_slow_buf_7 to reset_slow_buf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.DQ      Tcko                  0.200   reset_slow_buf<7>
                                                       reset_slow_buf_7
    SLICE_X28Y35.CX      net (fanout=2)        0.266   reset_slow_buf<7>
    SLICE_X28Y35.CLK     Tckdi       (-Th)    -0.048   reset_slow_buf<7>
                                                       reset_slow_buf_6
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.248ns logic, 0.266ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point reset_slow_buf_5 (SLICE_X28Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_slow_buf_6 (FF)
  Destination:          reset_slow_buf_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_out_BUFG rising at 0.000ns
  Destination Clock:    clk_out_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_slow_buf_6 to reset_slow_buf_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.CQ      Tcko                  0.200   reset_slow_buf<7>
                                                       reset_slow_buf_6
    SLICE_X28Y35.BX      net (fanout=2)        0.276   reset_slow_buf<6>
    SLICE_X28Y35.CLK     Tckdi       (-Th)    -0.048   reset_slow_buf<7>
                                                       reset_slow_buf_5
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.248ns logic, 0.276ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_out = PERIOD TIMEGRP "clk_out" ts_fxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_out_BUFG/I0
  Logical resource: clk_out_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_out
--------------------------------------------------------------------------------
Slack: 41.191ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_slow_buf<7>/CLK
  Logical resource: reset_slow_buf_4/CK
  Location pin: SLICE_X28Y35.CLK
  Clock network: clk_out_BUFG
--------------------------------------------------------------------------------
Slack: 41.191ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_slow_buf<7>/CLK
  Logical resource: reset_slow_buf_5/CK
  Location pin: SLICE_X28Y35.CLK
  Clock network: clk_out_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for ts_fxclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|ts_fxclk                       |     20.833ns|     16.000ns|      8.493ns|            0|            0|            0|          965|
| TS_clock_generation_clkdv     |    500.000ns|     48.923ns|          N/A|            0|            0|          407|            0|
| TS_clock_generation_clk2x     |     20.833ns|      4.215ns|          N/A|            0|            0|           20|            0|
| TS_clock_generation_clkfx     |    125.000ns|     50.958ns|          N/A|            0|            0|          515|            0|
| TS_clk_out                    |     41.667ns|      3.714ns|          N/A|            0|            0|           23|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.493|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 965 paths, 0 nets, and 597 connections

Design statistics:
   Minimum period:  50.958ns{1}   (Maximum frequency:  19.624MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 23 11:35:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



