// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] in_elem_data_0_V_read;
input  [3:0] in_elem_data_1_V_read;
input  [3:0] in_elem_data_2_V_read;
input  [3:0] in_elem_data_3_V_read;
output  [3:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [3:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [3:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [3:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] kernel_data_V_5_4;
reg   [3:0] kernel_data_V_5_5;
reg   [3:0] kernel_data_V_5_6;
reg   [3:0] kernel_data_V_5_7;
reg   [3:0] kernel_data_V_5_8;
reg   [3:0] kernel_data_V_5_9;
reg   [3:0] kernel_data_V_5_10;
reg   [3:0] kernel_data_V_5_11;
reg   [3:0] kernel_data_V_5_16;
reg   [3:0] kernel_data_V_5_17;
reg   [3:0] kernel_data_V_5_18;
reg   [3:0] kernel_data_V_5_19;
reg   [3:0] kernel_data_V_5_20;
reg   [3:0] kernel_data_V_5_21;
reg   [3:0] kernel_data_V_5_22;
reg   [3:0] kernel_data_V_5_23;
reg   [3:0] kernel_data_V_5_28;
reg   [3:0] kernel_data_V_5_29;
reg   [3:0] kernel_data_V_5_30;
reg   [3:0] kernel_data_V_5_31;
reg   [3:0] kernel_data_V_5_32;
reg   [3:0] kernel_data_V_5_33;
reg   [3:0] kernel_data_V_5_34;
reg   [3:0] kernel_data_V_5_35;
reg   [31:0] sX_4;
reg   [31:0] sY_4;
reg   [31:0] pY_4;
reg   [31:0] pX_4;
reg    res_stream_V_data_0_V_blk_n;
wire    ap_CS_fsm_state4;
reg   [0:0] and_ln284_2_reg_1060;
reg    res_stream_V_data_1_V_blk_n;
reg    res_stream_V_data_2_V_blk_n;
reg    res_stream_V_data_3_V_blk_n;
reg   [3:0] kernel_data_V_5_27_ret_reg_848;
reg   [3:0] kernel_data_V_5_26_ret_reg_853;
reg   [3:0] kernel_data_V_5_25_ret_reg_858;
reg   [3:0] kernel_data_V_5_24_ret_reg_863;
reg   [3:0] kernel_data_V_5_15_ret_reg_868;
reg   [3:0] kernel_data_V_5_14_ret_reg_873;
reg   [3:0] kernel_data_V_5_13_ret_reg_878;
reg   [3:0] kernel_data_V_5_12_ret_reg_883;
reg   [3:0] kernel_data_V_5_3_ret_reg_888;
reg   [3:0] kernel_data_V_5_2_ret_reg_893;
reg   [3:0] kernel_data_V_5_1_ret_reg_898;
reg   [3:0] kernel_data_V_5_0_ret_reg_903;
reg   [3:0] kernel_data_V_5_4_ret_reg_908;
reg   [3:0] kernel_data_V_5_5_ret_reg_913;
reg   [3:0] kernel_data_V_5_6_ret_reg_918;
reg   [3:0] kernel_data_V_5_7_ret_reg_923;
reg   [3:0] kernel_data_V_5_8_ret_reg_928;
reg   [3:0] kernel_data_V_5_9_ret_reg_933;
reg   [3:0] kernel_data_V_5_10_ret_reg_938;
reg   [3:0] kernel_data_V_5_11_ret_reg_943;
reg   [3:0] kernel_data_V_5_16_ret_reg_948;
reg   [3:0] kernel_data_V_5_17_ret_reg_953;
reg   [3:0] kernel_data_V_5_18_ret_reg_958;
reg   [3:0] kernel_data_V_5_19_ret_reg_963;
reg   [3:0] kernel_data_V_5_20_ret_reg_968;
reg   [3:0] kernel_data_V_5_21_ret_reg_973;
reg   [3:0] kernel_data_V_5_22_ret_reg_978;
reg   [3:0] kernel_data_V_5_23_ret_reg_983;
reg   [3:0] kernel_data_V_5_28_ret_reg_988;
reg   [3:0] kernel_data_V_5_29_ret_reg_993;
reg   [3:0] kernel_data_V_5_30_ret_reg_998;
reg   [3:0] kernel_data_V_5_31_ret_reg_1003;
reg   [3:0] kernel_data_V_5_32_ret_reg_1008;
reg   [3:0] kernel_data_V_5_33_ret_reg_1013;
reg   [3:0] kernel_data_V_5_34_ret_reg_1018;
reg   [3:0] kernel_data_V_5_35_ret_reg_1023;
reg   [31:0] sX_4_load_reg_1028;
wire   [0:0] icmp_ln284_fu_673_p2;
reg   [0:0] icmp_ln284_reg_1033;
reg   [31:0] sY_4_load_reg_1038;
wire   [0:0] icmp_ln284_1_fu_683_p2;
reg   [0:0] icmp_ln284_1_reg_1043;
reg   [31:0] pY_4_load_reg_1048;
reg   [31:0] pX_4_load_reg_1054;
wire   [0:0] and_ln284_2_fu_741_p2;
reg   [3:0] res_out_0_V_reg_1064;
wire    ap_CS_fsm_state3;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_ready;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_done;
reg   [3:0] res_out_1_V_reg_1069;
reg   [3:0] res_out_2_V_reg_1074;
reg   [3:0] res_out_3_V_reg_1079;
wire   [0:0] icmp_ln303_fu_763_p2;
reg   [0:0] icmp_ln303_reg_1084;
wire    io_acc_block_signal_op119;
reg    ap_block_state4;
wire   [31:0] select_ln318_fu_784_p3;
reg   [31:0] select_ln318_reg_1088;
wire   [0:0] icmp_ln307_fu_803_p2;
reg   [0:0] icmp_ln307_reg_1093;
wire   [31:0] select_ln313_fu_824_p3;
reg   [31:0] select_ln313_reg_1097;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_idle;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_0;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_1;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_2;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_3;
reg    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_ready;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_0;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_1;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_2;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_3;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_4;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_5;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_6;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_7;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_8;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_9;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_10;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_11;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_12;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_13;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_14;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_15;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_16;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_17;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_18;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_19;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_20;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_21;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_22;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_23;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_24;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_25;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_26;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_27;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_28;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_29;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_30;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_31;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_32;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_33;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_34;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_35;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_162_p4;
reg   [31:0] storemerge_reg_158;
wire    ap_CS_fsm_state5;
reg    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [31:0] add_ln311_fu_808_p2;
wire   [31:0] add_ln316_fu_768_p2;
wire   [30:0] tmp_fu_693_p4;
wire   [30:0] tmp_1_fu_713_p4;
wire   [0:0] icmp_ln284_2_fu_703_p2;
wire   [0:0] icmp_ln284_3_fu_723_p2;
wire   [0:0] and_ln284_1_fu_735_p2;
wire   [0:0] and_ln284_fu_729_p2;
wire   [31:0] add_ln318_fu_779_p2;
wire   [31:0] add_ln313_fu_819_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_condition_200;
reg    ap_condition_209;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 kernel_data_V_5_4 = 4'd0;
#0 kernel_data_V_5_5 = 4'd0;
#0 kernel_data_V_5_6 = 4'd0;
#0 kernel_data_V_5_7 = 4'd0;
#0 kernel_data_V_5_8 = 4'd0;
#0 kernel_data_V_5_9 = 4'd0;
#0 kernel_data_V_5_10 = 4'd0;
#0 kernel_data_V_5_11 = 4'd0;
#0 kernel_data_V_5_16 = 4'd0;
#0 kernel_data_V_5_17 = 4'd0;
#0 kernel_data_V_5_18 = 4'd0;
#0 kernel_data_V_5_19 = 4'd0;
#0 kernel_data_V_5_20 = 4'd0;
#0 kernel_data_V_5_21 = 4'd0;
#0 kernel_data_V_5_22 = 4'd0;
#0 kernel_data_V_5_23 = 4'd0;
#0 kernel_data_V_5_28 = 4'd0;
#0 kernel_data_V_5_29 = 4'd0;
#0 kernel_data_V_5_30 = 4'd0;
#0 kernel_data_V_5_31 = 4'd0;
#0 kernel_data_V_5_32 = 4'd0;
#0 kernel_data_V_5_33 = 4'd0;
#0 kernel_data_V_5_34 = 4'd0;
#0 kernel_data_V_5_35 = 4'd0;
#0 sX_4 = 32'd0;
#0 sY_4 = 32'd0;
#0 pY_4 = 32'd0;
#0 pX_4 = 32'd0;
#0 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start_reg = 1'b0;
end

dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start),
    .ap_done(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_done),
    .ap_idle(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_idle),
    .ap_ready(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_ready),
    .data_0_V_read(kernel_data_V_5_0_ret_reg_903),
    .data_1_V_read(kernel_data_V_5_1_ret_reg_898),
    .data_2_V_read(kernel_data_V_5_2_ret_reg_893),
    .data_3_V_read(kernel_data_V_5_3_ret_reg_888),
    .data_4_V_read(kernel_data_V_5_4_ret_reg_908),
    .data_5_V_read(kernel_data_V_5_5_ret_reg_913),
    .data_6_V_read(kernel_data_V_5_6_ret_reg_918),
    .data_7_V_read(kernel_data_V_5_7_ret_reg_923),
    .data_8_V_read(kernel_data_V_5_8_ret_reg_928),
    .data_9_V_read(kernel_data_V_5_9_ret_reg_933),
    .data_10_V_read(kernel_data_V_5_10_ret_reg_938),
    .data_11_V_read(kernel_data_V_5_11_ret_reg_943),
    .data_12_V_read(kernel_data_V_5_12_ret_reg_883),
    .data_13_V_read(kernel_data_V_5_13_ret_reg_878),
    .data_14_V_read(kernel_data_V_5_14_ret_reg_873),
    .data_15_V_read(kernel_data_V_5_15_ret_reg_868),
    .data_16_V_read(kernel_data_V_5_16_ret_reg_948),
    .data_17_V_read(kernel_data_V_5_17_ret_reg_953),
    .data_18_V_read(kernel_data_V_5_18_ret_reg_958),
    .data_19_V_read(kernel_data_V_5_19_ret_reg_963),
    .data_20_V_read(kernel_data_V_5_20_ret_reg_968),
    .data_21_V_read(kernel_data_V_5_21_ret_reg_973),
    .data_22_V_read(kernel_data_V_5_22_ret_reg_978),
    .data_23_V_read(kernel_data_V_5_23_ret_reg_983),
    .data_24_V_read(kernel_data_V_5_24_ret_reg_863),
    .data_25_V_read(kernel_data_V_5_25_ret_reg_858),
    .data_26_V_read(kernel_data_V_5_26_ret_reg_853),
    .data_27_V_read(kernel_data_V_5_27_ret_reg_848),
    .data_28_V_read(kernel_data_V_5_28_ret_reg_988),
    .data_29_V_read(kernel_data_V_5_29_ret_reg_993),
    .data_30_V_read(kernel_data_V_5_30_ret_reg_998),
    .data_31_V_read(kernel_data_V_5_31_ret_reg_1003),
    .data_32_V_read(kernel_data_V_5_32_ret_reg_1008),
    .data_33_V_read(kernel_data_V_5_33_ret_reg_1013),
    .data_34_V_read(kernel_data_V_5_34_ret_reg_1018),
    .data_35_V_read(kernel_data_V_5_35_ret_reg_1023),
    .ap_return_0(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_3)
);

shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .kernel_window_4_V_read(kernel_data_V_5_4),
    .kernel_window_5_V_read(kernel_data_V_5_5),
    .kernel_window_6_V_read(kernel_data_V_5_6),
    .kernel_window_7_V_read(kernel_data_V_5_7),
    .kernel_window_8_V_read(kernel_data_V_5_8),
    .kernel_window_9_V_read(kernel_data_V_5_9),
    .kernel_window_10_V_read(kernel_data_V_5_10),
    .kernel_window_11_V_read(kernel_data_V_5_11),
    .kernel_window_16_V_read(kernel_data_V_5_16),
    .kernel_window_17_V_read(kernel_data_V_5_17),
    .kernel_window_18_V_read(kernel_data_V_5_18),
    .kernel_window_19_V_read(kernel_data_V_5_19),
    .kernel_window_20_V_read(kernel_data_V_5_20),
    .kernel_window_21_V_read(kernel_data_V_5_21),
    .kernel_window_22_V_read(kernel_data_V_5_22),
    .kernel_window_23_V_read(kernel_data_V_5_23),
    .kernel_window_28_V_read(kernel_data_V_5_28),
    .kernel_window_29_V_read(kernel_data_V_5_29),
    .kernel_window_30_V_read(kernel_data_V_5_30),
    .kernel_window_31_V_read(kernel_data_V_5_31),
    .kernel_window_32_V_read(kernel_data_V_5_32),
    .kernel_window_33_V_read(kernel_data_V_5_33),
    .kernel_window_34_V_read(kernel_data_V_5_34),
    .kernel_window_35_V_read(kernel_data_V_5_35),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_8),
    .ap_return_9(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_9),
    .ap_return_10(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_10),
    .ap_return_11(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_11),
    .ap_return_12(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_12),
    .ap_return_13(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_13),
    .ap_return_14(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_14),
    .ap_return_15(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_15),
    .ap_return_16(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_16),
    .ap_return_17(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_17),
    .ap_return_18(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_18),
    .ap_return_19(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_19),
    .ap_return_20(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_20),
    .ap_return_21(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_21),
    .ap_return_22(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_22),
    .ap_return_23(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_23),
    .ap_return_24(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_24),
    .ap_return_25(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_25),
    .ap_return_26(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_26),
    .ap_return_27(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_27),
    .ap_return_28(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_28),
    .ap_return_29(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_29),
    .ap_return_30(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_30),
    .ap_return_31(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_31),
    .ap_return_32(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_32),
    .ap_return_33(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_33),
    .ap_return_34(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_34),
    .ap_return_35(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_35)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_ready == 1'b1)) begin
            grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_200)) begin
        if ((icmp_ln303_fu_763_p2 == 1'd1)) begin
            pX_4 <= 32'd0;
        end else if ((icmp_ln303_fu_763_p2 == 1'd0)) begin
            pX_4 <= add_ln316_fu_768_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_209)) begin
        if ((icmp_ln307_fu_803_p2 == 1'd1)) begin
            pY_4 <= 32'd0;
        end else if ((icmp_ln307_fu_803_p2 == 1'd0)) begin
            pY_4 <= add_ln311_fu_808_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln303_reg_1084 == 1'd0))) begin
        sX_4 <= select_ln318_reg_1088;
    end else if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (icmp_ln303_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        sX_4 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (icmp_ln307_fu_803_p2 == 1'd1) & (icmp_ln303_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        storemerge_reg_158 <= 32'd0;
    end else if (((icmp_ln303_reg_1084 == 1'd1) & (icmp_ln307_reg_1093 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        storemerge_reg_158 <= select_ln313_reg_1097;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        and_ln284_2_reg_1060 <= and_ln284_2_fu_741_p2;
        icmp_ln284_1_reg_1043 <= icmp_ln284_1_fu_683_p2;
        icmp_ln284_reg_1033 <= icmp_ln284_fu_673_p2;
        kernel_data_V_5_0_ret_reg_903 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_0;
        kernel_data_V_5_10 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_18;
        kernel_data_V_5_10_ret_reg_938 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_18;
        kernel_data_V_5_11 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_19;
        kernel_data_V_5_11_ret_reg_943 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_19;
        kernel_data_V_5_12_ret_reg_883 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_4;
        kernel_data_V_5_13_ret_reg_878 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_5;
        kernel_data_V_5_14_ret_reg_873 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_6;
        kernel_data_V_5_15_ret_reg_868 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_7;
        kernel_data_V_5_16 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_20;
        kernel_data_V_5_16_ret_reg_948 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_20;
        kernel_data_V_5_17 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_21;
        kernel_data_V_5_17_ret_reg_953 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_21;
        kernel_data_V_5_18 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_22;
        kernel_data_V_5_18_ret_reg_958 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_22;
        kernel_data_V_5_19 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_23;
        kernel_data_V_5_19_ret_reg_963 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_23;
        kernel_data_V_5_1_ret_reg_898 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_1;
        kernel_data_V_5_20 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_24;
        kernel_data_V_5_20_ret_reg_968 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_24;
        kernel_data_V_5_21 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_25;
        kernel_data_V_5_21_ret_reg_973 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_25;
        kernel_data_V_5_22 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_26;
        kernel_data_V_5_22_ret_reg_978 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_26;
        kernel_data_V_5_23 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_27;
        kernel_data_V_5_23_ret_reg_983 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_27;
        kernel_data_V_5_24_ret_reg_863 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_8;
        kernel_data_V_5_25_ret_reg_858 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_9;
        kernel_data_V_5_26_ret_reg_853 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_10;
        kernel_data_V_5_27_ret_reg_848 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_11;
        kernel_data_V_5_28 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_28;
        kernel_data_V_5_28_ret_reg_988 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_28;
        kernel_data_V_5_29 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_29;
        kernel_data_V_5_29_ret_reg_993 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_29;
        kernel_data_V_5_2_ret_reg_893 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_2;
        kernel_data_V_5_30 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_30;
        kernel_data_V_5_30_ret_reg_998 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_30;
        kernel_data_V_5_31 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_31;
        kernel_data_V_5_31_ret_reg_1003 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_31;
        kernel_data_V_5_32 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_32;
        kernel_data_V_5_32_ret_reg_1008 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_32;
        kernel_data_V_5_33 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_33;
        kernel_data_V_5_33_ret_reg_1013 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_33;
        kernel_data_V_5_34 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_34;
        kernel_data_V_5_34_ret_reg_1018 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_34;
        kernel_data_V_5_35 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_35;
        kernel_data_V_5_35_ret_reg_1023 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_35;
        kernel_data_V_5_3_ret_reg_888 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_3;
        kernel_data_V_5_4 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_12;
        kernel_data_V_5_4_ret_reg_908 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_12;
        kernel_data_V_5_5 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_13;
        kernel_data_V_5_5_ret_reg_913 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_13;
        kernel_data_V_5_6 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_14;
        kernel_data_V_5_6_ret_reg_918 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_14;
        kernel_data_V_5_7 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_15;
        kernel_data_V_5_7_ret_reg_923 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_15;
        kernel_data_V_5_8 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_16;
        kernel_data_V_5_8_ret_reg_928 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_16;
        kernel_data_V_5_9 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_17;
        kernel_data_V_5_9_ret_reg_933 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_return_17;
        pX_4_load_reg_1054 <= pX_4;
        pY_4_load_reg_1048 <= pY_4;
        sX_4_load_reg_1028 <= sX_4;
        sY_4_load_reg_1038 <= sY_4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln303_reg_1084 <= icmp_ln303_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (icmp_ln303_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln307_reg_1093 <= icmp_ln307_fu_803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_done == 1'b1))) begin
        res_out_0_V_reg_1064 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_0;
        res_out_1_V_reg_1069 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_1;
        res_out_2_V_reg_1074 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_2;
        res_out_3_V_reg_1079 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln303_reg_1084 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        sY_4 <= ap_phi_mux_storemerge_phi_fu_162_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (icmp_ln303_fu_763_p2 == 1'd1) & (icmp_ln307_fu_803_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln313_reg_1097 <= select_ln313_fu_824_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_fu_763_p2 == 1'd0))) begin
        select_ln318_reg_1088 <= select_ln318_fu_784_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln303_reg_1084 == 1'd1) & (icmp_ln307_reg_1093 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_phi_mux_storemerge_phi_fu_162_p4 = select_ln313_reg_1097;
    end else begin
        ap_phi_mux_storemerge_phi_fu_162_p4 = storemerge_reg_158;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_start = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'd1 == and_ln284_2_reg_1060) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'd0 == and_ln284_2_fu_741_p2) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'd1 == and_ln284_2_fu_741_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_808_p2 = (pY_4_load_reg_1048 + 32'd1);

assign add_ln313_fu_819_p2 = (sY_4_load_reg_1038 + 32'd1);

assign add_ln316_fu_768_p2 = (pX_4_load_reg_1054 + 32'd1);

assign add_ln318_fu_779_p2 = (sX_4_load_reg_1028 + 32'd1);

assign and_ln284_1_fu_735_p2 = (icmp_ln284_3_fu_723_p2 & icmp_ln284_2_fu_703_p2);

assign and_ln284_2_fu_741_p2 = (and_ln284_fu_729_p2 & and_ln284_1_fu_735_p2);

assign and_ln284_fu_729_p2 = (icmp_ln284_fu_673_p2 & icmp_ln284_1_fu_683_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state4 = ((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0));
end

always @ (*) begin
    ap_condition_200 = (~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_209 = (~((1'd1 == and_ln284_2_reg_1060) & (io_acc_block_signal_op119 == 1'b0)) & (icmp_ln303_fu_763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4));
end

assign grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start = grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start_reg;

assign icmp_ln284_1_fu_683_p2 = ((sY_4 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln284_2_fu_703_p2 = (($signed(tmp_fu_693_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_3_fu_723_p2 = (($signed(tmp_1_fu_713_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_673_p2 = ((sX_4 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_763_p2 = ((pX_4_load_reg_1054 == 32'd65) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_803_p2 = ((pY_4_load_reg_1048 == 32'd65) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op119 = (res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = res_out_0_V_reg_1064;

assign res_stream_V_data_1_V_din = res_out_1_V_reg_1069;

assign res_stream_V_data_2_V_din = res_out_2_V_reg_1074;

assign res_stream_V_data_3_V_din = res_out_3_V_reg_1079;

assign select_ln313_fu_824_p3 = ((icmp_ln284_1_reg_1043[0:0] === 1'b1) ? 32'd2 : add_ln313_fu_819_p2);

assign select_ln318_fu_784_p3 = ((icmp_ln284_reg_1033[0:0] === 1'b1) ? 32'd2 : add_ln318_fu_779_p2);

assign tmp_1_fu_713_p4 = {{pX_4[31:1]}};

assign tmp_fu_693_p4 = {{pY_4[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s
