.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* USBUART_Central_bus_reset */
.set USBUART_Central_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_bus_reset__INTC_MASK, 0x01
.set USBUART_Central_bus_reset__INTC_NUMBER, 0
.set USBUART_Central_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_Central_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set USBUART_Central_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Central_arb_int */
.set USBUART_Central_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_arb_int__INTC_MASK, 0x400000
.set USBUART_Central_arb_int__INTC_NUMBER, 22
.set USBUART_Central_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_Central_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_Central_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Central_ord_int */
.set USBUART_Central_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_ord_int__INTC_MASK, 0x2000000
.set USBUART_Central_ord_int__INTC_NUMBER, 25
.set USBUART_Central_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_Central_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_Central_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Central_sof_int */
.set USBUART_Central_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_sof_int__INTC_MASK, 0x20
.set USBUART_Central_sof_int__INTC_NUMBER, 5
.set USBUART_Central_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_Central_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_Central_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_Sensor_IntClock */
.set UART_Sensor_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_Sensor_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_Sensor_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_Sensor_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Sensor_IntClock__INDEX, 0x01
.set UART_Sensor_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Sensor_IntClock__PM_ACT_MSK, 0x02
.set UART_Sensor_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Sensor_IntClock__PM_STBY_MSK, 0x02

/* USBUART_Central_Dp_1 */
.set USBUART_Central_Dp_1__0__MASK, 0x40
.set USBUART_Central_Dp_1__0__PC, CYREG_PRT15_PC6
.set USBUART_Central_Dp_1__0__PORT, 15
.set USBUART_Central_Dp_1__0__SHIFT, 6
.set USBUART_Central_Dp_1__AG, CYREG_PRT15_AG
.set USBUART_Central_Dp_1__AMUX, CYREG_PRT15_AMUX
.set USBUART_Central_Dp_1__BIE, CYREG_PRT15_BIE
.set USBUART_Central_Dp_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Central_Dp_1__BYP, CYREG_PRT15_BYP
.set USBUART_Central_Dp_1__CTL, CYREG_PRT15_CTL
.set USBUART_Central_Dp_1__DM0, CYREG_PRT15_DM0
.set USBUART_Central_Dp_1__DM1, CYREG_PRT15_DM1
.set USBUART_Central_Dp_1__DM2, CYREG_PRT15_DM2
.set USBUART_Central_Dp_1__DR, CYREG_PRT15_DR
.set USBUART_Central_Dp_1__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Central_Dp_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Central_Dp_1__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Central_Dp_1__PORT, 15
.set USBUART_Central_Dp_1__PRT, CYREG_PRT15_PRT
.set USBUART_Central_Dp_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Central_Dp_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Central_Dp_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Central_Dp_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Central_Dp_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Central_Dp_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Central_Dp_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Central_Dp_1__PS, CYREG_PRT15_PS
.set USBUART_Central_Dp_1__SLW, CYREG_PRT15_SLW

/* USBUART_Central_ep_0 */
.set USBUART_Central_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_ep_0__INTC_MASK, 0x02
.set USBUART_Central_ep_0__INTC_NUMBER, 1
.set USBUART_Central_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_Central_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBUART_Central_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Central_ep_1 */
.set USBUART_Central_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_ep_1__INTC_MASK, 0x04
.set USBUART_Central_ep_1__INTC_NUMBER, 2
.set USBUART_Central_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_Central_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_Central_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Central_ep_2 */
.set USBUART_Central_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_ep_2__INTC_MASK, 0x08
.set USBUART_Central_ep_2__INTC_NUMBER, 3
.set USBUART_Central_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_Central_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_Central_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Central_ep_3 */
.set USBUART_Central_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_Central_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_Central_ep_3__INTC_MASK, 0x10
.set USBUART_Central_ep_3__INTC_NUMBER, 4
.set USBUART_Central_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_Central_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_Central_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_Central_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_Debug_IntClock */
.set UART_Debug_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_Debug_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_Debug_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_Debug_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Debug_IntClock__INDEX, 0x02
.set UART_Debug_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Debug_IntClock__PM_ACT_MSK, 0x04
.set UART_Debug_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Debug_IntClock__PM_STBY_MSK, 0x04

/* USBUART_Central_USB */
.set USBUART_Central_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_Central_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_Central_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_Central_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_Central_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_Central_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_Central_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_Central_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_Central_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_Central_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_Central_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_Central_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_Central_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_Central_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_Central_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_Central_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_Central_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_Central_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_Central_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_Central_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_Central_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_Central_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_Central_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_Central_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_Central_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_Central_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_Central_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_Central_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_Central_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_Central_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_Central_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_Central_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_Central_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_Central_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_Central_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_Central_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_Central_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_Central_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_Central_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_Central_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_Central_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_Central_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_Central_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_Central_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_Central_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_Central_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_Central_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_Central_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_Central_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_Central_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_Central_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_Central_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_Central_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_Central_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_Central_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_Central_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_Central_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_Central_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_Central_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_Central_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_Central_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_Central_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_Central_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_Central_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_Central_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_Central_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_Central_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_Central_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_Central_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_Central_USB__CR0, CYREG_USB_CR0
.set USBUART_Central_USB__CR1, CYREG_USB_CR1
.set USBUART_Central_USB__CWA, CYREG_USB_CWA
.set USBUART_Central_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_Central_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_Central_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_Central_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_Central_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_Central_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_Central_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_Central_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_Central_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_Central_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_Central_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_Central_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_Central_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_Central_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_Central_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_Central_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_Central_USB__OSCLK_DR0, CYREG_USB_OSCLK_DR0
.set USBUART_Central_USB__OSCLK_DR1, CYREG_USB_OSCLK_DR1
.set USBUART_Central_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_Central_USB__PM_ACT_MSK, 0x01
.set USBUART_Central_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_Central_USB__PM_STBY_MSK, 0x01
.set USBUART_Central_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_Central_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_Central_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_Central_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_Central_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_Central_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_Central_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_Central_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_Central_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_Central_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_Central_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_Central_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_Central_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_Central_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_Central_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_Central_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_Central_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_Central_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_Central_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_Central_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_Central_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_Central_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_Central_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_Central_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_Central_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_Central_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_Central_USB__SOF0, CYREG_USB_SOF0
.set USBUART_Central_USB__SOF1, CYREG_USB_SOF1
.set USBUART_Central_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_Central_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USBUART_Central_USB__USBIO_CR2, CYREG_USB_USBIO_CR2
.set USBUART_Central_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN

/* Pin_Rx_from_sensor */
.set Pin_Rx_from_sensor__0__MASK, 0x04
.set Pin_Rx_from_sensor__0__PC, CYREG_PRT2_PC2
.set Pin_Rx_from_sensor__0__PORT, 2
.set Pin_Rx_from_sensor__0__SHIFT, 2
.set Pin_Rx_from_sensor__AG, CYREG_PRT2_AG
.set Pin_Rx_from_sensor__AMUX, CYREG_PRT2_AMUX
.set Pin_Rx_from_sensor__BIE, CYREG_PRT2_BIE
.set Pin_Rx_from_sensor__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Rx_from_sensor__BYP, CYREG_PRT2_BYP
.set Pin_Rx_from_sensor__CTL, CYREG_PRT2_CTL
.set Pin_Rx_from_sensor__DM0, CYREG_PRT2_DM0
.set Pin_Rx_from_sensor__DM1, CYREG_PRT2_DM1
.set Pin_Rx_from_sensor__DM2, CYREG_PRT2_DM2
.set Pin_Rx_from_sensor__DR, CYREG_PRT2_DR
.set Pin_Rx_from_sensor__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Rx_from_sensor__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Rx_from_sensor__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Rx_from_sensor__MASK, 0x04
.set Pin_Rx_from_sensor__PORT, 2
.set Pin_Rx_from_sensor__PRT, CYREG_PRT2_PRT
.set Pin_Rx_from_sensor__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Rx_from_sensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Rx_from_sensor__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Rx_from_sensor__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Rx_from_sensor__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Rx_from_sensor__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Rx_from_sensor__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Rx_from_sensor__PS, CYREG_PRT2_PS
.set Pin_Rx_from_sensor__SHIFT, 2
.set Pin_Rx_from_sensor__SLW, CYREG_PRT2_SLW

/* USBUART_Central_Dm */
.set USBUART_Central_Dm__0__MASK, 0x80
.set USBUART_Central_Dm__0__PC, CYREG_PRT15_PC7
.set USBUART_Central_Dm__0__PORT, 15
.set USBUART_Central_Dm__0__SHIFT, 7
.set USBUART_Central_Dm__AG, CYREG_PRT15_AG
.set USBUART_Central_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Central_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Central_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Central_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Central_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Central_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Central_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Central_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Central_Dm__DR, CYREG_PRT15_DR
.set USBUART_Central_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Central_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Central_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Central_Dm__PORT, 15
.set USBUART_Central_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Central_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Central_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Central_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Central_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Central_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Central_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Central_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Central_Dm__PS, CYREG_PRT15_PS
.set USBUART_Central_Dm__SLW, CYREG_PRT15_SLW

/* UART_Sensor_BUART */
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_Sensor_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_Sensor_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_Sensor_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_Sensor_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_Sensor_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set UART_Sensor_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_Sensor_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_Sensor_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_Sensor_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_Sensor_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_Sensor_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_Sensor_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_Sensor_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_Sensor_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_Sensor_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_Sensor_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_Sensor_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_Sensor_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_Sensor_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_Sensor_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_Sensor_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_Sensor_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Sensor_BUART_sRX_RxSts__3__POS, 3
.set UART_Sensor_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Sensor_BUART_sRX_RxSts__4__POS, 4
.set UART_Sensor_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Sensor_BUART_sRX_RxSts__5__POS, 5
.set UART_Sensor_BUART_sRX_RxSts__MASK, 0x38
.set UART_Sensor_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_Sensor_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_Sensor_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_Sensor_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_Sensor_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_Sensor_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_Sensor_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_Sensor_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_Sensor_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_Sensor_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_Sensor_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_Sensor_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_Sensor_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_Sensor_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_Sensor_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Sensor_BUART_sTX_TxSts__0__POS, 0
.set UART_Sensor_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_Sensor_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_Sensor_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Sensor_BUART_sTX_TxSts__1__POS, 1
.set UART_Sensor_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Sensor_BUART_sTX_TxSts__2__POS, 2
.set UART_Sensor_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Sensor_BUART_sTX_TxSts__3__POS, 3
.set UART_Sensor_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Sensor_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_Sensor_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_Sensor_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB10_A0
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB10_A1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB10_D0
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB10_D1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB10_F0
.set UART_Sensor_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB10_F1

/* Pin_Debug_Button */
.set Pin_Debug_Button__0__MASK, 0x40
.set Pin_Debug_Button__0__PC, CYREG_PRT6_PC6
.set Pin_Debug_Button__0__PORT, 6
.set Pin_Debug_Button__0__SHIFT, 6
.set Pin_Debug_Button__AG, CYREG_PRT6_AG
.set Pin_Debug_Button__AMUX, CYREG_PRT6_AMUX
.set Pin_Debug_Button__BIE, CYREG_PRT6_BIE
.set Pin_Debug_Button__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Debug_Button__BYP, CYREG_PRT6_BYP
.set Pin_Debug_Button__CTL, CYREG_PRT6_CTL
.set Pin_Debug_Button__DM0, CYREG_PRT6_DM0
.set Pin_Debug_Button__DM1, CYREG_PRT6_DM1
.set Pin_Debug_Button__DM2, CYREG_PRT6_DM2
.set Pin_Debug_Button__DR, CYREG_PRT6_DR
.set Pin_Debug_Button__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Debug_Button__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Debug_Button__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Debug_Button__MASK, 0x40
.set Pin_Debug_Button__PORT, 6
.set Pin_Debug_Button__PRT, CYREG_PRT6_PRT
.set Pin_Debug_Button__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Debug_Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Debug_Button__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Debug_Button__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Debug_Button__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Debug_Button__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Debug_Button__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Debug_Button__PS, CYREG_PRT6_PS
.set Pin_Debug_Button__SHIFT, 6
.set Pin_Debug_Button__SLW, CYREG_PRT6_SLW

/* Pin_Tx_to_sensor */
.set Pin_Tx_to_sensor__0__MASK, 0x10
.set Pin_Tx_to_sensor__0__PC, CYREG_PRT2_PC4
.set Pin_Tx_to_sensor__0__PORT, 2
.set Pin_Tx_to_sensor__0__SHIFT, 4
.set Pin_Tx_to_sensor__AG, CYREG_PRT2_AG
.set Pin_Tx_to_sensor__AMUX, CYREG_PRT2_AMUX
.set Pin_Tx_to_sensor__BIE, CYREG_PRT2_BIE
.set Pin_Tx_to_sensor__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Tx_to_sensor__BYP, CYREG_PRT2_BYP
.set Pin_Tx_to_sensor__CTL, CYREG_PRT2_CTL
.set Pin_Tx_to_sensor__DM0, CYREG_PRT2_DM0
.set Pin_Tx_to_sensor__DM1, CYREG_PRT2_DM1
.set Pin_Tx_to_sensor__DM2, CYREG_PRT2_DM2
.set Pin_Tx_to_sensor__DR, CYREG_PRT2_DR
.set Pin_Tx_to_sensor__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Tx_to_sensor__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Tx_to_sensor__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Tx_to_sensor__MASK, 0x10
.set Pin_Tx_to_sensor__PORT, 2
.set Pin_Tx_to_sensor__PRT, CYREG_PRT2_PRT
.set Pin_Tx_to_sensor__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Tx_to_sensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Tx_to_sensor__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Tx_to_sensor__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Tx_to_sensor__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Tx_to_sensor__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Tx_to_sensor__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Tx_to_sensor__PS, CYREG_PRT2_PS
.set Pin_Tx_to_sensor__SHIFT, 4
.set Pin_Tx_to_sensor__SLW, CYREG_PRT2_SLW

/* UART_Debug_BUART */
.set UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_Debug_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_Debug_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_Debug_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_Debug_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_Debug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_Debug_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Debug_BUART_sRX_RxSts__3__POS, 3
.set UART_Debug_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Debug_BUART_sRX_RxSts__4__POS, 4
.set UART_Debug_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Debug_BUART_sRX_RxSts__5__POS, 5
.set UART_Debug_BUART_sRX_RxSts__MASK, 0x38
.set UART_Debug_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_Debug_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_Debug_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_Debug_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_Debug_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Debug_BUART_sTX_TxSts__0__POS, 0
.set UART_Debug_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Debug_BUART_sTX_TxSts__1__POS, 1
.set UART_Debug_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Debug_BUART_sTX_TxSts__2__POS, 2
.set UART_Debug_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Debug_BUART_sTX_TxSts__3__POS, 3
.set UART_Debug_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Debug_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_Debug_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1

/* Pin_Panel_LED_0 */
.set Pin_Panel_LED_0__0__MASK, 0x10
.set Pin_Panel_LED_0__0__PC, CYREG_PRT6_PC4
.set Pin_Panel_LED_0__0__PORT, 6
.set Pin_Panel_LED_0__0__SHIFT, 4
.set Pin_Panel_LED_0__AG, CYREG_PRT6_AG
.set Pin_Panel_LED_0__AMUX, CYREG_PRT6_AMUX
.set Pin_Panel_LED_0__BIE, CYREG_PRT6_BIE
.set Pin_Panel_LED_0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Panel_LED_0__BYP, CYREG_PRT6_BYP
.set Pin_Panel_LED_0__CTL, CYREG_PRT6_CTL
.set Pin_Panel_LED_0__DM0, CYREG_PRT6_DM0
.set Pin_Panel_LED_0__DM1, CYREG_PRT6_DM1
.set Pin_Panel_LED_0__DM2, CYREG_PRT6_DM2
.set Pin_Panel_LED_0__DR, CYREG_PRT6_DR
.set Pin_Panel_LED_0__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Panel_LED_0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Panel_LED_0__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Panel_LED_0__MASK, 0x10
.set Pin_Panel_LED_0__PORT, 6
.set Pin_Panel_LED_0__PRT, CYREG_PRT6_PRT
.set Pin_Panel_LED_0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Panel_LED_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Panel_LED_0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Panel_LED_0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Panel_LED_0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Panel_LED_0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Panel_LED_0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Panel_LED_0__PS, CYREG_PRT6_PS
.set Pin_Panel_LED_0__SHIFT, 4
.set Pin_Panel_LED_0__SLW, CYREG_PRT6_SLW

/* Pin_Panel_LED_1 */
.set Pin_Panel_LED_1__0__MASK, 0x01
.set Pin_Panel_LED_1__0__PC, CYREG_PRT5_PC0
.set Pin_Panel_LED_1__0__PORT, 5
.set Pin_Panel_LED_1__0__SHIFT, 0
.set Pin_Panel_LED_1__AG, CYREG_PRT5_AG
.set Pin_Panel_LED_1__AMUX, CYREG_PRT5_AMUX
.set Pin_Panel_LED_1__BIE, CYREG_PRT5_BIE
.set Pin_Panel_LED_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_Panel_LED_1__BYP, CYREG_PRT5_BYP
.set Pin_Panel_LED_1__CTL, CYREG_PRT5_CTL
.set Pin_Panel_LED_1__DM0, CYREG_PRT5_DM0
.set Pin_Panel_LED_1__DM1, CYREG_PRT5_DM1
.set Pin_Panel_LED_1__DM2, CYREG_PRT5_DM2
.set Pin_Panel_LED_1__DR, CYREG_PRT5_DR
.set Pin_Panel_LED_1__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_Panel_LED_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_Panel_LED_1__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_Panel_LED_1__MASK, 0x01
.set Pin_Panel_LED_1__PORT, 5
.set Pin_Panel_LED_1__PRT, CYREG_PRT5_PRT
.set Pin_Panel_LED_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_Panel_LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_Panel_LED_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_Panel_LED_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_Panel_LED_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_Panel_LED_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_Panel_LED_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_Panel_LED_1__PS, CYREG_PRT5_PS
.set Pin_Panel_LED_1__SHIFT, 0
.set Pin_Panel_LED_1__SLW, CYREG_PRT5_SLW

/* Pin_Panel_LED_2 */
.set Pin_Panel_LED_2__0__MASK, 0x80
.set Pin_Panel_LED_2__0__PC, CYREG_PRT2_PC7
.set Pin_Panel_LED_2__0__PORT, 2
.set Pin_Panel_LED_2__0__SHIFT, 7
.set Pin_Panel_LED_2__AG, CYREG_PRT2_AG
.set Pin_Panel_LED_2__AMUX, CYREG_PRT2_AMUX
.set Pin_Panel_LED_2__BIE, CYREG_PRT2_BIE
.set Pin_Panel_LED_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Panel_LED_2__BYP, CYREG_PRT2_BYP
.set Pin_Panel_LED_2__CTL, CYREG_PRT2_CTL
.set Pin_Panel_LED_2__DM0, CYREG_PRT2_DM0
.set Pin_Panel_LED_2__DM1, CYREG_PRT2_DM1
.set Pin_Panel_LED_2__DM2, CYREG_PRT2_DM2
.set Pin_Panel_LED_2__DR, CYREG_PRT2_DR
.set Pin_Panel_LED_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Panel_LED_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Panel_LED_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Panel_LED_2__MASK, 0x80
.set Pin_Panel_LED_2__PORT, 2
.set Pin_Panel_LED_2__PRT, CYREG_PRT2_PRT
.set Pin_Panel_LED_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Panel_LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Panel_LED_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Panel_LED_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Panel_LED_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Panel_LED_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Panel_LED_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Panel_LED_2__PS, CYREG_PRT2_PS
.set Pin_Panel_LED_2__SHIFT, 7
.set Pin_Panel_LED_2__SLW, CYREG_PRT2_SLW

/* Pin_PWM_Blue_0 */
.set Pin_PWM_Blue_0__0__MASK, 0x02
.set Pin_PWM_Blue_0__0__PC, CYREG_PRT6_PC1
.set Pin_PWM_Blue_0__0__PORT, 6
.set Pin_PWM_Blue_0__0__SHIFT, 1
.set Pin_PWM_Blue_0__AG, CYREG_PRT6_AG
.set Pin_PWM_Blue_0__AMUX, CYREG_PRT6_AMUX
.set Pin_PWM_Blue_0__BIE, CYREG_PRT6_BIE
.set Pin_PWM_Blue_0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_PWM_Blue_0__BYP, CYREG_PRT6_BYP
.set Pin_PWM_Blue_0__CTL, CYREG_PRT6_CTL
.set Pin_PWM_Blue_0__DM0, CYREG_PRT6_DM0
.set Pin_PWM_Blue_0__DM1, CYREG_PRT6_DM1
.set Pin_PWM_Blue_0__DM2, CYREG_PRT6_DM2
.set Pin_PWM_Blue_0__DR, CYREG_PRT6_DR
.set Pin_PWM_Blue_0__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_PWM_Blue_0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_PWM_Blue_0__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_PWM_Blue_0__MASK, 0x02
.set Pin_PWM_Blue_0__PORT, 6
.set Pin_PWM_Blue_0__PRT, CYREG_PRT6_PRT
.set Pin_PWM_Blue_0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_PWM_Blue_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_PWM_Blue_0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_PWM_Blue_0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_PWM_Blue_0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_PWM_Blue_0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_PWM_Blue_0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_PWM_Blue_0__PS, CYREG_PRT6_PS
.set Pin_PWM_Blue_0__SHIFT, 1
.set Pin_PWM_Blue_0__SLW, CYREG_PRT6_SLW

/* Pin_PWM_Blue_1 */
.set Pin_PWM_Blue_1__0__MASK, 0x01
.set Pin_PWM_Blue_1__0__PC, CYREG_PRT6_PC0
.set Pin_PWM_Blue_1__0__PORT, 6
.set Pin_PWM_Blue_1__0__SHIFT, 0
.set Pin_PWM_Blue_1__AG, CYREG_PRT6_AG
.set Pin_PWM_Blue_1__AMUX, CYREG_PRT6_AMUX
.set Pin_PWM_Blue_1__BIE, CYREG_PRT6_BIE
.set Pin_PWM_Blue_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_PWM_Blue_1__BYP, CYREG_PRT6_BYP
.set Pin_PWM_Blue_1__CTL, CYREG_PRT6_CTL
.set Pin_PWM_Blue_1__DM0, CYREG_PRT6_DM0
.set Pin_PWM_Blue_1__DM1, CYREG_PRT6_DM1
.set Pin_PWM_Blue_1__DM2, CYREG_PRT6_DM2
.set Pin_PWM_Blue_1__DR, CYREG_PRT6_DR
.set Pin_PWM_Blue_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_PWM_Blue_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_PWM_Blue_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_PWM_Blue_1__MASK, 0x01
.set Pin_PWM_Blue_1__PORT, 6
.set Pin_PWM_Blue_1__PRT, CYREG_PRT6_PRT
.set Pin_PWM_Blue_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_PWM_Blue_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_PWM_Blue_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_PWM_Blue_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_PWM_Blue_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_PWM_Blue_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_PWM_Blue_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_PWM_Blue_1__PS, CYREG_PRT6_PS
.set Pin_PWM_Blue_1__SHIFT, 0
.set Pin_PWM_Blue_1__SLW, CYREG_PRT6_SLW

/* Pin_PWM_Blue_2 */
.set Pin_PWM_Blue_2__0__MASK, 0x10
.set Pin_PWM_Blue_2__0__PC, CYREG_PRT4_PC4
.set Pin_PWM_Blue_2__0__PORT, 4
.set Pin_PWM_Blue_2__0__SHIFT, 4
.set Pin_PWM_Blue_2__AG, CYREG_PRT4_AG
.set Pin_PWM_Blue_2__AMUX, CYREG_PRT4_AMUX
.set Pin_PWM_Blue_2__BIE, CYREG_PRT4_BIE
.set Pin_PWM_Blue_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_PWM_Blue_2__BYP, CYREG_PRT4_BYP
.set Pin_PWM_Blue_2__CTL, CYREG_PRT4_CTL
.set Pin_PWM_Blue_2__DM0, CYREG_PRT4_DM0
.set Pin_PWM_Blue_2__DM1, CYREG_PRT4_DM1
.set Pin_PWM_Blue_2__DM2, CYREG_PRT4_DM2
.set Pin_PWM_Blue_2__DR, CYREG_PRT4_DR
.set Pin_PWM_Blue_2__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_PWM_Blue_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_PWM_Blue_2__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_PWM_Blue_2__MASK, 0x10
.set Pin_PWM_Blue_2__PORT, 4
.set Pin_PWM_Blue_2__PRT, CYREG_PRT4_PRT
.set Pin_PWM_Blue_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_PWM_Blue_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_PWM_Blue_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_PWM_Blue_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_PWM_Blue_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_PWM_Blue_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_PWM_Blue_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_PWM_Blue_2__PS, CYREG_PRT4_PS
.set Pin_PWM_Blue_2__SHIFT, 4
.set Pin_PWM_Blue_2__SLW, CYREG_PRT4_SLW

/* Pin_PWM_Blue_3 */
.set Pin_PWM_Blue_3__0__MASK, 0x02
.set Pin_PWM_Blue_3__0__PC, CYREG_PRT0_PC1
.set Pin_PWM_Blue_3__0__PORT, 0
.set Pin_PWM_Blue_3__0__SHIFT, 1
.set Pin_PWM_Blue_3__AG, CYREG_PRT0_AG
.set Pin_PWM_Blue_3__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM_Blue_3__BIE, CYREG_PRT0_BIE
.set Pin_PWM_Blue_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM_Blue_3__BYP, CYREG_PRT0_BYP
.set Pin_PWM_Blue_3__CTL, CYREG_PRT0_CTL
.set Pin_PWM_Blue_3__DM0, CYREG_PRT0_DM0
.set Pin_PWM_Blue_3__DM1, CYREG_PRT0_DM1
.set Pin_PWM_Blue_3__DM2, CYREG_PRT0_DM2
.set Pin_PWM_Blue_3__DR, CYREG_PRT0_DR
.set Pin_PWM_Blue_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM_Blue_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM_Blue_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM_Blue_3__MASK, 0x02
.set Pin_PWM_Blue_3__PORT, 0
.set Pin_PWM_Blue_3__PRT, CYREG_PRT0_PRT
.set Pin_PWM_Blue_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM_Blue_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM_Blue_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM_Blue_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM_Blue_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM_Blue_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM_Blue_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM_Blue_3__PS, CYREG_PRT0_PS
.set Pin_PWM_Blue_3__SHIFT, 1
.set Pin_PWM_Blue_3__SLW, CYREG_PRT0_SLW

/* Pin_PWM_Blue_4 */
.set Pin_PWM_Blue_4__0__MASK, 0x04
.set Pin_PWM_Blue_4__0__PC, CYREG_PRT0_PC2
.set Pin_PWM_Blue_4__0__PORT, 0
.set Pin_PWM_Blue_4__0__SHIFT, 2
.set Pin_PWM_Blue_4__AG, CYREG_PRT0_AG
.set Pin_PWM_Blue_4__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM_Blue_4__BIE, CYREG_PRT0_BIE
.set Pin_PWM_Blue_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM_Blue_4__BYP, CYREG_PRT0_BYP
.set Pin_PWM_Blue_4__CTL, CYREG_PRT0_CTL
.set Pin_PWM_Blue_4__DM0, CYREG_PRT0_DM0
.set Pin_PWM_Blue_4__DM1, CYREG_PRT0_DM1
.set Pin_PWM_Blue_4__DM2, CYREG_PRT0_DM2
.set Pin_PWM_Blue_4__DR, CYREG_PRT0_DR
.set Pin_PWM_Blue_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM_Blue_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM_Blue_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM_Blue_4__MASK, 0x04
.set Pin_PWM_Blue_4__PORT, 0
.set Pin_PWM_Blue_4__PRT, CYREG_PRT0_PRT
.set Pin_PWM_Blue_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM_Blue_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM_Blue_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM_Blue_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM_Blue_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM_Blue_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM_Blue_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM_Blue_4__PS, CYREG_PRT0_PS
.set Pin_PWM_Blue_4__SHIFT, 2
.set Pin_PWM_Blue_4__SLW, CYREG_PRT0_SLW

/* Pin_PWM_Blue_5 */
.set Pin_PWM_Blue_5__0__MASK, 0x40
.set Pin_PWM_Blue_5__0__PC, CYREG_PRT3_PC6
.set Pin_PWM_Blue_5__0__PORT, 3
.set Pin_PWM_Blue_5__0__SHIFT, 6
.set Pin_PWM_Blue_5__AG, CYREG_PRT3_AG
.set Pin_PWM_Blue_5__AMUX, CYREG_PRT3_AMUX
.set Pin_PWM_Blue_5__BIE, CYREG_PRT3_BIE
.set Pin_PWM_Blue_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PWM_Blue_5__BYP, CYREG_PRT3_BYP
.set Pin_PWM_Blue_5__CTL, CYREG_PRT3_CTL
.set Pin_PWM_Blue_5__DM0, CYREG_PRT3_DM0
.set Pin_PWM_Blue_5__DM1, CYREG_PRT3_DM1
.set Pin_PWM_Blue_5__DM2, CYREG_PRT3_DM2
.set Pin_PWM_Blue_5__DR, CYREG_PRT3_DR
.set Pin_PWM_Blue_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PWM_Blue_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PWM_Blue_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PWM_Blue_5__MASK, 0x40
.set Pin_PWM_Blue_5__PORT, 3
.set Pin_PWM_Blue_5__PRT, CYREG_PRT3_PRT
.set Pin_PWM_Blue_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PWM_Blue_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PWM_Blue_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PWM_Blue_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PWM_Blue_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PWM_Blue_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PWM_Blue_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PWM_Blue_5__PS, CYREG_PRT3_PS
.set Pin_PWM_Blue_5__SHIFT, 6
.set Pin_PWM_Blue_5__SLW, CYREG_PRT3_SLW

/* Pin_PWM_Blue_6 */
.set Pin_PWM_Blue_6__0__MASK, 0x10
.set Pin_PWM_Blue_6__0__PC, CYREG_PRT3_PC4
.set Pin_PWM_Blue_6__0__PORT, 3
.set Pin_PWM_Blue_6__0__SHIFT, 4
.set Pin_PWM_Blue_6__AG, CYREG_PRT3_AG
.set Pin_PWM_Blue_6__AMUX, CYREG_PRT3_AMUX
.set Pin_PWM_Blue_6__BIE, CYREG_PRT3_BIE
.set Pin_PWM_Blue_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PWM_Blue_6__BYP, CYREG_PRT3_BYP
.set Pin_PWM_Blue_6__CTL, CYREG_PRT3_CTL
.set Pin_PWM_Blue_6__DM0, CYREG_PRT3_DM0
.set Pin_PWM_Blue_6__DM1, CYREG_PRT3_DM1
.set Pin_PWM_Blue_6__DM2, CYREG_PRT3_DM2
.set Pin_PWM_Blue_6__DR, CYREG_PRT3_DR
.set Pin_PWM_Blue_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PWM_Blue_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PWM_Blue_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PWM_Blue_6__MASK, 0x10
.set Pin_PWM_Blue_6__PORT, 3
.set Pin_PWM_Blue_6__PRT, CYREG_PRT3_PRT
.set Pin_PWM_Blue_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PWM_Blue_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PWM_Blue_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PWM_Blue_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PWM_Blue_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PWM_Blue_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PWM_Blue_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PWM_Blue_6__PS, CYREG_PRT3_PS
.set Pin_PWM_Blue_6__SHIFT, 4
.set Pin_PWM_Blue_6__SLW, CYREG_PRT3_SLW

/* Pin_PWM_Blue_7 */
.set Pin_PWM_Blue_7__0__MASK, 0x40
.set Pin_PWM_Blue_7__0__PC, CYREG_PRT1_PC6
.set Pin_PWM_Blue_7__0__PORT, 1
.set Pin_PWM_Blue_7__0__SHIFT, 6
.set Pin_PWM_Blue_7__AG, CYREG_PRT1_AG
.set Pin_PWM_Blue_7__AMUX, CYREG_PRT1_AMUX
.set Pin_PWM_Blue_7__BIE, CYREG_PRT1_BIE
.set Pin_PWM_Blue_7__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_PWM_Blue_7__BYP, CYREG_PRT1_BYP
.set Pin_PWM_Blue_7__CTL, CYREG_PRT1_CTL
.set Pin_PWM_Blue_7__DM0, CYREG_PRT1_DM0
.set Pin_PWM_Blue_7__DM1, CYREG_PRT1_DM1
.set Pin_PWM_Blue_7__DM2, CYREG_PRT1_DM2
.set Pin_PWM_Blue_7__DR, CYREG_PRT1_DR
.set Pin_PWM_Blue_7__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_PWM_Blue_7__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_PWM_Blue_7__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_PWM_Blue_7__MASK, 0x40
.set Pin_PWM_Blue_7__PORT, 1
.set Pin_PWM_Blue_7__PRT, CYREG_PRT1_PRT
.set Pin_PWM_Blue_7__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_PWM_Blue_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_PWM_Blue_7__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_PWM_Blue_7__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_PWM_Blue_7__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_PWM_Blue_7__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_PWM_Blue_7__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_PWM_Blue_7__PS, CYREG_PRT1_PS
.set Pin_PWM_Blue_7__SHIFT, 6
.set Pin_PWM_Blue_7__SLW, CYREG_PRT1_SLW

/* Pin_PWM_Blue_8 */
.set Pin_PWM_Blue_8__0__MASK, 0x02
.set Pin_PWM_Blue_8__0__PC, CYREG_PRT5_PC1
.set Pin_PWM_Blue_8__0__PORT, 5
.set Pin_PWM_Blue_8__0__SHIFT, 1
.set Pin_PWM_Blue_8__AG, CYREG_PRT5_AG
.set Pin_PWM_Blue_8__AMUX, CYREG_PRT5_AMUX
.set Pin_PWM_Blue_8__BIE, CYREG_PRT5_BIE
.set Pin_PWM_Blue_8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_PWM_Blue_8__BYP, CYREG_PRT5_BYP
.set Pin_PWM_Blue_8__CTL, CYREG_PRT5_CTL
.set Pin_PWM_Blue_8__DM0, CYREG_PRT5_DM0
.set Pin_PWM_Blue_8__DM1, CYREG_PRT5_DM1
.set Pin_PWM_Blue_8__DM2, CYREG_PRT5_DM2
.set Pin_PWM_Blue_8__DR, CYREG_PRT5_DR
.set Pin_PWM_Blue_8__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_PWM_Blue_8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_PWM_Blue_8__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_PWM_Blue_8__MASK, 0x02
.set Pin_PWM_Blue_8__PORT, 5
.set Pin_PWM_Blue_8__PRT, CYREG_PRT5_PRT
.set Pin_PWM_Blue_8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_PWM_Blue_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_PWM_Blue_8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_PWM_Blue_8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_PWM_Blue_8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_PWM_Blue_8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_PWM_Blue_8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_PWM_Blue_8__PS, CYREG_PRT5_PS
.set Pin_PWM_Blue_8__SHIFT, 1
.set Pin_PWM_Blue_8__SLW, CYREG_PRT5_SLW

/* Pin_PWM_Cool_0 */
.set Pin_PWM_Cool_0__0__MASK, 0x08
.set Pin_PWM_Cool_0__0__PC, CYREG_PRT6_PC3
.set Pin_PWM_Cool_0__0__PORT, 6
.set Pin_PWM_Cool_0__0__SHIFT, 3
.set Pin_PWM_Cool_0__AG, CYREG_PRT6_AG
.set Pin_PWM_Cool_0__AMUX, CYREG_PRT6_AMUX
.set Pin_PWM_Cool_0__BIE, CYREG_PRT6_BIE
.set Pin_PWM_Cool_0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_PWM_Cool_0__BYP, CYREG_PRT6_BYP
.set Pin_PWM_Cool_0__CTL, CYREG_PRT6_CTL
.set Pin_PWM_Cool_0__DM0, CYREG_PRT6_DM0
.set Pin_PWM_Cool_0__DM1, CYREG_PRT6_DM1
.set Pin_PWM_Cool_0__DM2, CYREG_PRT6_DM2
.set Pin_PWM_Cool_0__DR, CYREG_PRT6_DR
.set Pin_PWM_Cool_0__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_PWM_Cool_0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_PWM_Cool_0__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_PWM_Cool_0__MASK, 0x08
.set Pin_PWM_Cool_0__PORT, 6
.set Pin_PWM_Cool_0__PRT, CYREG_PRT6_PRT
.set Pin_PWM_Cool_0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_PWM_Cool_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_PWM_Cool_0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_PWM_Cool_0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_PWM_Cool_0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_PWM_Cool_0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_PWM_Cool_0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_PWM_Cool_0__PS, CYREG_PRT6_PS
.set Pin_PWM_Cool_0__SHIFT, 3
.set Pin_PWM_Cool_0__SLW, CYREG_PRT6_SLW

/* Pin_PWM_Cool_1 */
.set Pin_PWM_Cool_1__0__MASK, 0x04
.set Pin_PWM_Cool_1__0__PC, CYREG_PRT6_PC2
.set Pin_PWM_Cool_1__0__PORT, 6
.set Pin_PWM_Cool_1__0__SHIFT, 2
.set Pin_PWM_Cool_1__AG, CYREG_PRT6_AG
.set Pin_PWM_Cool_1__AMUX, CYREG_PRT6_AMUX
.set Pin_PWM_Cool_1__BIE, CYREG_PRT6_BIE
.set Pin_PWM_Cool_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_PWM_Cool_1__BYP, CYREG_PRT6_BYP
.set Pin_PWM_Cool_1__CTL, CYREG_PRT6_CTL
.set Pin_PWM_Cool_1__DM0, CYREG_PRT6_DM0
.set Pin_PWM_Cool_1__DM1, CYREG_PRT6_DM1
.set Pin_PWM_Cool_1__DM2, CYREG_PRT6_DM2
.set Pin_PWM_Cool_1__DR, CYREG_PRT6_DR
.set Pin_PWM_Cool_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_PWM_Cool_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_PWM_Cool_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_PWM_Cool_1__MASK, 0x04
.set Pin_PWM_Cool_1__PORT, 6
.set Pin_PWM_Cool_1__PRT, CYREG_PRT6_PRT
.set Pin_PWM_Cool_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_PWM_Cool_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_PWM_Cool_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_PWM_Cool_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_PWM_Cool_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_PWM_Cool_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_PWM_Cool_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_PWM_Cool_1__PS, CYREG_PRT6_PS
.set Pin_PWM_Cool_1__SHIFT, 2
.set Pin_PWM_Cool_1__SLW, CYREG_PRT6_SLW

/* Pin_PWM_Cool_2 */
.set Pin_PWM_Cool_2__0__MASK, 0x40
.set Pin_PWM_Cool_2__0__PC, CYREG_PRT4_PC6
.set Pin_PWM_Cool_2__0__PORT, 4
.set Pin_PWM_Cool_2__0__SHIFT, 6
.set Pin_PWM_Cool_2__AG, CYREG_PRT4_AG
.set Pin_PWM_Cool_2__AMUX, CYREG_PRT4_AMUX
.set Pin_PWM_Cool_2__BIE, CYREG_PRT4_BIE
.set Pin_PWM_Cool_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_PWM_Cool_2__BYP, CYREG_PRT4_BYP
.set Pin_PWM_Cool_2__CTL, CYREG_PRT4_CTL
.set Pin_PWM_Cool_2__DM0, CYREG_PRT4_DM0
.set Pin_PWM_Cool_2__DM1, CYREG_PRT4_DM1
.set Pin_PWM_Cool_2__DM2, CYREG_PRT4_DM2
.set Pin_PWM_Cool_2__DR, CYREG_PRT4_DR
.set Pin_PWM_Cool_2__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_PWM_Cool_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_PWM_Cool_2__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_PWM_Cool_2__MASK, 0x40
.set Pin_PWM_Cool_2__PORT, 4
.set Pin_PWM_Cool_2__PRT, CYREG_PRT4_PRT
.set Pin_PWM_Cool_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_PWM_Cool_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_PWM_Cool_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_PWM_Cool_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_PWM_Cool_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_PWM_Cool_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_PWM_Cool_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_PWM_Cool_2__PS, CYREG_PRT4_PS
.set Pin_PWM_Cool_2__SHIFT, 6
.set Pin_PWM_Cool_2__SLW, CYREG_PRT4_SLW

/* Pin_PWM_Cool_3 */
.set Pin_PWM_Cool_3__0__MASK, 0x40
.set Pin_PWM_Cool_3__0__PC, CYREG_PRT0_PC6
.set Pin_PWM_Cool_3__0__PORT, 0
.set Pin_PWM_Cool_3__0__SHIFT, 6
.set Pin_PWM_Cool_3__AG, CYREG_PRT0_AG
.set Pin_PWM_Cool_3__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM_Cool_3__BIE, CYREG_PRT0_BIE
.set Pin_PWM_Cool_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM_Cool_3__BYP, CYREG_PRT0_BYP
.set Pin_PWM_Cool_3__CTL, CYREG_PRT0_CTL
.set Pin_PWM_Cool_3__DM0, CYREG_PRT0_DM0
.set Pin_PWM_Cool_3__DM1, CYREG_PRT0_DM1
.set Pin_PWM_Cool_3__DM2, CYREG_PRT0_DM2
.set Pin_PWM_Cool_3__DR, CYREG_PRT0_DR
.set Pin_PWM_Cool_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM_Cool_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM_Cool_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM_Cool_3__MASK, 0x40
.set Pin_PWM_Cool_3__PORT, 0
.set Pin_PWM_Cool_3__PRT, CYREG_PRT0_PRT
.set Pin_PWM_Cool_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM_Cool_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM_Cool_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM_Cool_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM_Cool_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM_Cool_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM_Cool_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM_Cool_3__PS, CYREG_PRT0_PS
.set Pin_PWM_Cool_3__SHIFT, 6
.set Pin_PWM_Cool_3__SLW, CYREG_PRT0_SLW

/* Pin_PWM_Cool_4 */
.set Pin_PWM_Cool_4__0__MASK, 0x08
.set Pin_PWM_Cool_4__0__PC, CYREG_PRT0_PC3
.set Pin_PWM_Cool_4__0__PORT, 0
.set Pin_PWM_Cool_4__0__SHIFT, 3
.set Pin_PWM_Cool_4__AG, CYREG_PRT0_AG
.set Pin_PWM_Cool_4__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM_Cool_4__BIE, CYREG_PRT0_BIE
.set Pin_PWM_Cool_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM_Cool_4__BYP, CYREG_PRT0_BYP
.set Pin_PWM_Cool_4__CTL, CYREG_PRT0_CTL
.set Pin_PWM_Cool_4__DM0, CYREG_PRT0_DM0
.set Pin_PWM_Cool_4__DM1, CYREG_PRT0_DM1
.set Pin_PWM_Cool_4__DM2, CYREG_PRT0_DM2
.set Pin_PWM_Cool_4__DR, CYREG_PRT0_DR
.set Pin_PWM_Cool_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM_Cool_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM_Cool_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM_Cool_4__PORT, 0
.set Pin_PWM_Cool_4__PRT, CYREG_PRT0_PRT
.set Pin_PWM_Cool_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM_Cool_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM_Cool_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM_Cool_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM_Cool_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM_Cool_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM_Cool_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM_Cool_4__PS, CYREG_PRT0_PS
.set Pin_PWM_Cool_4__SLW, CYREG_PRT0_SLW

/* Pin_PWM_Cool_5 */
.set Pin_PWM_Cool_5__0__MASK, 0x01
.set Pin_PWM_Cool_5__0__PC, CYREG_PRT3_PC0
.set Pin_PWM_Cool_5__0__PORT, 3
.set Pin_PWM_Cool_5__0__SHIFT, 0
.set Pin_PWM_Cool_5__AG, CYREG_PRT3_AG
.set Pin_PWM_Cool_5__AMUX, CYREG_PRT3_AMUX
.set Pin_PWM_Cool_5__BIE, CYREG_PRT3_BIE
.set Pin_PWM_Cool_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PWM_Cool_5__BYP, CYREG_PRT3_BYP
.set Pin_PWM_Cool_5__CTL, CYREG_PRT3_CTL
.set Pin_PWM_Cool_5__DM0, CYREG_PRT3_DM0
.set Pin_PWM_Cool_5__DM1, CYREG_PRT3_DM1
.set Pin_PWM_Cool_5__DM2, CYREG_PRT3_DM2
.set Pin_PWM_Cool_5__DR, CYREG_PRT3_DR
.set Pin_PWM_Cool_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PWM_Cool_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PWM_Cool_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PWM_Cool_5__MASK, 0x01
.set Pin_PWM_Cool_5__PORT, 3
.set Pin_PWM_Cool_5__PRT, CYREG_PRT3_PRT
.set Pin_PWM_Cool_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PWM_Cool_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PWM_Cool_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PWM_Cool_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PWM_Cool_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PWM_Cool_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PWM_Cool_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PWM_Cool_5__PS, CYREG_PRT3_PS
.set Pin_PWM_Cool_5__SHIFT, 0
.set Pin_PWM_Cool_5__SLW, CYREG_PRT3_SLW

/* Pin_PWM_Cool_6 */
.set Pin_PWM_Cool_6__0__MASK, 0x04
.set Pin_PWM_Cool_6__0__PC, CYREG_PRT15_PC2
.set Pin_PWM_Cool_6__0__PORT, 15
.set Pin_PWM_Cool_6__0__SHIFT, 2
.set Pin_PWM_Cool_6__AG, CYREG_PRT15_AG
.set Pin_PWM_Cool_6__AMUX, CYREG_PRT15_AMUX
.set Pin_PWM_Cool_6__BIE, CYREG_PRT15_BIE
.set Pin_PWM_Cool_6__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_PWM_Cool_6__BYP, CYREG_PRT15_BYP
.set Pin_PWM_Cool_6__CTL, CYREG_PRT15_CTL
.set Pin_PWM_Cool_6__DM0, CYREG_PRT15_DM0
.set Pin_PWM_Cool_6__DM1, CYREG_PRT15_DM1
.set Pin_PWM_Cool_6__DM2, CYREG_PRT15_DM2
.set Pin_PWM_Cool_6__DR, CYREG_PRT15_DR
.set Pin_PWM_Cool_6__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_PWM_Cool_6__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_PWM_Cool_6__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_PWM_Cool_6__MASK, 0x04
.set Pin_PWM_Cool_6__PORT, 15
.set Pin_PWM_Cool_6__PRT, CYREG_PRT15_PRT
.set Pin_PWM_Cool_6__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_PWM_Cool_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_PWM_Cool_6__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_PWM_Cool_6__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_PWM_Cool_6__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_PWM_Cool_6__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_PWM_Cool_6__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_PWM_Cool_6__PS, CYREG_PRT15_PS
.set Pin_PWM_Cool_6__SHIFT, 2
.set Pin_PWM_Cool_6__SLW, CYREG_PRT15_SLW

/* Pin_PWM_Cool_7 */
.set Pin_PWM_Cool_7__0__MASK, 0x80
.set Pin_PWM_Cool_7__0__PC, CYREG_PRT1_PC7
.set Pin_PWM_Cool_7__0__PORT, 1
.set Pin_PWM_Cool_7__0__SHIFT, 7
.set Pin_PWM_Cool_7__AG, CYREG_PRT1_AG
.set Pin_PWM_Cool_7__AMUX, CYREG_PRT1_AMUX
.set Pin_PWM_Cool_7__BIE, CYREG_PRT1_BIE
.set Pin_PWM_Cool_7__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_PWM_Cool_7__BYP, CYREG_PRT1_BYP
.set Pin_PWM_Cool_7__CTL, CYREG_PRT1_CTL
.set Pin_PWM_Cool_7__DM0, CYREG_PRT1_DM0
.set Pin_PWM_Cool_7__DM1, CYREG_PRT1_DM1
.set Pin_PWM_Cool_7__DM2, CYREG_PRT1_DM2
.set Pin_PWM_Cool_7__DR, CYREG_PRT1_DR
.set Pin_PWM_Cool_7__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_PWM_Cool_7__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_PWM_Cool_7__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_PWM_Cool_7__MASK, 0x80
.set Pin_PWM_Cool_7__PORT, 1
.set Pin_PWM_Cool_7__PRT, CYREG_PRT1_PRT
.set Pin_PWM_Cool_7__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_PWM_Cool_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_PWM_Cool_7__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_PWM_Cool_7__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_PWM_Cool_7__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_PWM_Cool_7__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_PWM_Cool_7__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_PWM_Cool_7__PS, CYREG_PRT1_PS
.set Pin_PWM_Cool_7__SHIFT, 7
.set Pin_PWM_Cool_7__SLW, CYREG_PRT1_SLW

/* Pin_PWM_Cool_8 */
.set Pin_PWM_Cool_8__0__MASK, 0x04
.set Pin_PWM_Cool_8__0__PC, CYREG_PRT5_PC2
.set Pin_PWM_Cool_8__0__PORT, 5
.set Pin_PWM_Cool_8__0__SHIFT, 2
.set Pin_PWM_Cool_8__AG, CYREG_PRT5_AG
.set Pin_PWM_Cool_8__AMUX, CYREG_PRT5_AMUX
.set Pin_PWM_Cool_8__BIE, CYREG_PRT5_BIE
.set Pin_PWM_Cool_8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_PWM_Cool_8__BYP, CYREG_PRT5_BYP
.set Pin_PWM_Cool_8__CTL, CYREG_PRT5_CTL
.set Pin_PWM_Cool_8__DM0, CYREG_PRT5_DM0
.set Pin_PWM_Cool_8__DM1, CYREG_PRT5_DM1
.set Pin_PWM_Cool_8__DM2, CYREG_PRT5_DM2
.set Pin_PWM_Cool_8__DR, CYREG_PRT5_DR
.set Pin_PWM_Cool_8__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_PWM_Cool_8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_PWM_Cool_8__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_PWM_Cool_8__MASK, 0x04
.set Pin_PWM_Cool_8__PORT, 5
.set Pin_PWM_Cool_8__PRT, CYREG_PRT5_PRT
.set Pin_PWM_Cool_8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_PWM_Cool_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_PWM_Cool_8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_PWM_Cool_8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_PWM_Cool_8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_PWM_Cool_8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_PWM_Cool_8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_PWM_Cool_8__PS, CYREG_PRT5_PS
.set Pin_PWM_Cool_8__SHIFT, 2
.set Pin_PWM_Cool_8__SLW, CYREG_PRT5_SLW

/* Pin_PWM_Warm_0 */
.set Pin_PWM_Warm_0__0__MASK, 0x20
.set Pin_PWM_Warm_0__0__PC, CYREG_PRT15_PC5
.set Pin_PWM_Warm_0__0__PORT, 15
.set Pin_PWM_Warm_0__0__SHIFT, 5
.set Pin_PWM_Warm_0__AG, CYREG_PRT15_AG
.set Pin_PWM_Warm_0__AMUX, CYREG_PRT15_AMUX
.set Pin_PWM_Warm_0__BIE, CYREG_PRT15_BIE
.set Pin_PWM_Warm_0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_PWM_Warm_0__BYP, CYREG_PRT15_BYP
.set Pin_PWM_Warm_0__CTL, CYREG_PRT15_CTL
.set Pin_PWM_Warm_0__DM0, CYREG_PRT15_DM0
.set Pin_PWM_Warm_0__DM1, CYREG_PRT15_DM1
.set Pin_PWM_Warm_0__DM2, CYREG_PRT15_DM2
.set Pin_PWM_Warm_0__DR, CYREG_PRT15_DR
.set Pin_PWM_Warm_0__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_PWM_Warm_0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_PWM_Warm_0__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_PWM_Warm_0__MASK, 0x20
.set Pin_PWM_Warm_0__PORT, 15
.set Pin_PWM_Warm_0__PRT, CYREG_PRT15_PRT
.set Pin_PWM_Warm_0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_PWM_Warm_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_PWM_Warm_0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_PWM_Warm_0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_PWM_Warm_0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_PWM_Warm_0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_PWM_Warm_0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_PWM_Warm_0__PS, CYREG_PRT15_PS
.set Pin_PWM_Warm_0__SHIFT, 5
.set Pin_PWM_Warm_0__SLW, CYREG_PRT15_SLW

/* Pin_PWM_Warm_1 */
.set Pin_PWM_Warm_1__0__MASK, 0x01
.set Pin_PWM_Warm_1__0__PC, CYREG_PRT2_PC0
.set Pin_PWM_Warm_1__0__PORT, 2
.set Pin_PWM_Warm_1__0__SHIFT, 0
.set Pin_PWM_Warm_1__AG, CYREG_PRT2_AG
.set Pin_PWM_Warm_1__AMUX, CYREG_PRT2_AMUX
.set Pin_PWM_Warm_1__BIE, CYREG_PRT2_BIE
.set Pin_PWM_Warm_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_PWM_Warm_1__BYP, CYREG_PRT2_BYP
.set Pin_PWM_Warm_1__CTL, CYREG_PRT2_CTL
.set Pin_PWM_Warm_1__DM0, CYREG_PRT2_DM0
.set Pin_PWM_Warm_1__DM1, CYREG_PRT2_DM1
.set Pin_PWM_Warm_1__DM2, CYREG_PRT2_DM2
.set Pin_PWM_Warm_1__DR, CYREG_PRT2_DR
.set Pin_PWM_Warm_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_PWM_Warm_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_PWM_Warm_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_PWM_Warm_1__MASK, 0x01
.set Pin_PWM_Warm_1__PORT, 2
.set Pin_PWM_Warm_1__PRT, CYREG_PRT2_PRT
.set Pin_PWM_Warm_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_PWM_Warm_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_PWM_Warm_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_PWM_Warm_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_PWM_Warm_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_PWM_Warm_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_PWM_Warm_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_PWM_Warm_1__PS, CYREG_PRT2_PS
.set Pin_PWM_Warm_1__SHIFT, 0
.set Pin_PWM_Warm_1__SLW, CYREG_PRT2_SLW

/* Pin_PWM_Warm_2 */
.set Pin_PWM_Warm_2__0__MASK, 0x80
.set Pin_PWM_Warm_2__0__PC, CYREG_PRT0_PC7
.set Pin_PWM_Warm_2__0__PORT, 0
.set Pin_PWM_Warm_2__0__SHIFT, 7
.set Pin_PWM_Warm_2__AG, CYREG_PRT0_AG
.set Pin_PWM_Warm_2__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM_Warm_2__BIE, CYREG_PRT0_BIE
.set Pin_PWM_Warm_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM_Warm_2__BYP, CYREG_PRT0_BYP
.set Pin_PWM_Warm_2__CTL, CYREG_PRT0_CTL
.set Pin_PWM_Warm_2__DM0, CYREG_PRT0_DM0
.set Pin_PWM_Warm_2__DM1, CYREG_PRT0_DM1
.set Pin_PWM_Warm_2__DM2, CYREG_PRT0_DM2
.set Pin_PWM_Warm_2__DR, CYREG_PRT0_DR
.set Pin_PWM_Warm_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM_Warm_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM_Warm_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM_Warm_2__MASK, 0x80
.set Pin_PWM_Warm_2__PORT, 0
.set Pin_PWM_Warm_2__PRT, CYREG_PRT0_PRT
.set Pin_PWM_Warm_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM_Warm_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM_Warm_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM_Warm_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM_Warm_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM_Warm_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM_Warm_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM_Warm_2__PS, CYREG_PRT0_PS
.set Pin_PWM_Warm_2__SHIFT, 7
.set Pin_PWM_Warm_2__SLW, CYREG_PRT0_SLW

/* Pin_PWM_Warm_3 */
.set Pin_PWM_Warm_3__0__MASK, 0x04
.set Pin_PWM_Warm_3__0__PC, CYREG_PRT4_PC2
.set Pin_PWM_Warm_3__0__PORT, 4
.set Pin_PWM_Warm_3__0__SHIFT, 2
.set Pin_PWM_Warm_3__AG, CYREG_PRT4_AG
.set Pin_PWM_Warm_3__AMUX, CYREG_PRT4_AMUX
.set Pin_PWM_Warm_3__BIE, CYREG_PRT4_BIE
.set Pin_PWM_Warm_3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_PWM_Warm_3__BYP, CYREG_PRT4_BYP
.set Pin_PWM_Warm_3__CTL, CYREG_PRT4_CTL
.set Pin_PWM_Warm_3__DM0, CYREG_PRT4_DM0
.set Pin_PWM_Warm_3__DM1, CYREG_PRT4_DM1
.set Pin_PWM_Warm_3__DM2, CYREG_PRT4_DM2
.set Pin_PWM_Warm_3__DR, CYREG_PRT4_DR
.set Pin_PWM_Warm_3__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_PWM_Warm_3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_PWM_Warm_3__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_PWM_Warm_3__MASK, 0x04
.set Pin_PWM_Warm_3__PORT, 4
.set Pin_PWM_Warm_3__PRT, CYREG_PRT4_PRT
.set Pin_PWM_Warm_3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_PWM_Warm_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_PWM_Warm_3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_PWM_Warm_3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_PWM_Warm_3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_PWM_Warm_3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_PWM_Warm_3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_PWM_Warm_3__PS, CYREG_PRT4_PS
.set Pin_PWM_Warm_3__SHIFT, 2
.set Pin_PWM_Warm_3__SLW, CYREG_PRT4_SLW

/* Pin_PWM_Warm_4 */
.set Pin_PWM_Warm_4__0__MASK, 0x10
.set Pin_PWM_Warm_4__0__PC, CYREG_PRT0_PC4
.set Pin_PWM_Warm_4__0__PORT, 0
.set Pin_PWM_Warm_4__0__SHIFT, 4
.set Pin_PWM_Warm_4__AG, CYREG_PRT0_AG
.set Pin_PWM_Warm_4__AMUX, CYREG_PRT0_AMUX
.set Pin_PWM_Warm_4__BIE, CYREG_PRT0_BIE
.set Pin_PWM_Warm_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PWM_Warm_4__BYP, CYREG_PRT0_BYP
.set Pin_PWM_Warm_4__CTL, CYREG_PRT0_CTL
.set Pin_PWM_Warm_4__DM0, CYREG_PRT0_DM0
.set Pin_PWM_Warm_4__DM1, CYREG_PRT0_DM1
.set Pin_PWM_Warm_4__DM2, CYREG_PRT0_DM2
.set Pin_PWM_Warm_4__DR, CYREG_PRT0_DR
.set Pin_PWM_Warm_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PWM_Warm_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PWM_Warm_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PWM_Warm_4__PORT, 0
.set Pin_PWM_Warm_4__PRT, CYREG_PRT0_PRT
.set Pin_PWM_Warm_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PWM_Warm_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PWM_Warm_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PWM_Warm_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PWM_Warm_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PWM_Warm_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PWM_Warm_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PWM_Warm_4__PS, CYREG_PRT0_PS
.set Pin_PWM_Warm_4__SLW, CYREG_PRT0_SLW

/* Pin_PWM_Warm_5 */
.set Pin_PWM_Warm_5__0__MASK, 0x02
.set Pin_PWM_Warm_5__0__PC, CYREG_PRT3_PC1
.set Pin_PWM_Warm_5__0__PORT, 3
.set Pin_PWM_Warm_5__0__SHIFT, 1
.set Pin_PWM_Warm_5__AG, CYREG_PRT3_AG
.set Pin_PWM_Warm_5__AMUX, CYREG_PRT3_AMUX
.set Pin_PWM_Warm_5__BIE, CYREG_PRT3_BIE
.set Pin_PWM_Warm_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PWM_Warm_5__BYP, CYREG_PRT3_BYP
.set Pin_PWM_Warm_5__CTL, CYREG_PRT3_CTL
.set Pin_PWM_Warm_5__DM0, CYREG_PRT3_DM0
.set Pin_PWM_Warm_5__DM1, CYREG_PRT3_DM1
.set Pin_PWM_Warm_5__DM2, CYREG_PRT3_DM2
.set Pin_PWM_Warm_5__DR, CYREG_PRT3_DR
.set Pin_PWM_Warm_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PWM_Warm_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PWM_Warm_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PWM_Warm_5__MASK, 0x02
.set Pin_PWM_Warm_5__PORT, 3
.set Pin_PWM_Warm_5__PRT, CYREG_PRT3_PRT
.set Pin_PWM_Warm_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PWM_Warm_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PWM_Warm_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PWM_Warm_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PWM_Warm_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PWM_Warm_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PWM_Warm_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PWM_Warm_5__PS, CYREG_PRT3_PS
.set Pin_PWM_Warm_5__SHIFT, 1
.set Pin_PWM_Warm_5__SLW, CYREG_PRT3_SLW

/* Pin_PWM_Warm_6 */
.set Pin_PWM_Warm_6__0__MASK, 0x08
.set Pin_PWM_Warm_6__0__PC, CYREG_PRT3_PC3
.set Pin_PWM_Warm_6__0__PORT, 3
.set Pin_PWM_Warm_6__0__SHIFT, 3
.set Pin_PWM_Warm_6__AG, CYREG_PRT3_AG
.set Pin_PWM_Warm_6__AMUX, CYREG_PRT3_AMUX
.set Pin_PWM_Warm_6__BIE, CYREG_PRT3_BIE
.set Pin_PWM_Warm_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PWM_Warm_6__BYP, CYREG_PRT3_BYP
.set Pin_PWM_Warm_6__CTL, CYREG_PRT3_CTL
.set Pin_PWM_Warm_6__DM0, CYREG_PRT3_DM0
.set Pin_PWM_Warm_6__DM1, CYREG_PRT3_DM1
.set Pin_PWM_Warm_6__DM2, CYREG_PRT3_DM2
.set Pin_PWM_Warm_6__DR, CYREG_PRT3_DR
.set Pin_PWM_Warm_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PWM_Warm_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PWM_Warm_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PWM_Warm_6__MASK, 0x08
.set Pin_PWM_Warm_6__PORT, 3
.set Pin_PWM_Warm_6__PRT, CYREG_PRT3_PRT
.set Pin_PWM_Warm_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PWM_Warm_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PWM_Warm_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PWM_Warm_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PWM_Warm_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PWM_Warm_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PWM_Warm_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PWM_Warm_6__PS, CYREG_PRT3_PS
.set Pin_PWM_Warm_6__SHIFT, 3
.set Pin_PWM_Warm_6__SLW, CYREG_PRT3_SLW

/* Pin_PWM_Warm_7 */
.set Pin_PWM_Warm_7__0__MASK, 0x40
.set Pin_PWM_Warm_7__0__PC, CYREG_PRT12_PC6
.set Pin_PWM_Warm_7__0__PORT, 12
.set Pin_PWM_Warm_7__0__SHIFT, 6
.set Pin_PWM_Warm_7__AG, CYREG_PRT12_AG
.set Pin_PWM_Warm_7__BIE, CYREG_PRT12_BIE
.set Pin_PWM_Warm_7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_PWM_Warm_7__BYP, CYREG_PRT12_BYP
.set Pin_PWM_Warm_7__DM0, CYREG_PRT12_DM0
.set Pin_PWM_Warm_7__DM1, CYREG_PRT12_DM1
.set Pin_PWM_Warm_7__DM2, CYREG_PRT12_DM2
.set Pin_PWM_Warm_7__DR, CYREG_PRT12_DR
.set Pin_PWM_Warm_7__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_PWM_Warm_7__MASK, 0x40
.set Pin_PWM_Warm_7__PORT, 12
.set Pin_PWM_Warm_7__PRT, CYREG_PRT12_PRT
.set Pin_PWM_Warm_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_PWM_Warm_7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_PWM_Warm_7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_PWM_Warm_7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_PWM_Warm_7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_PWM_Warm_7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_PWM_Warm_7__PS, CYREG_PRT12_PS
.set Pin_PWM_Warm_7__SHIFT, 6
.set Pin_PWM_Warm_7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_PWM_Warm_7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_PWM_Warm_7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_PWM_Warm_7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_PWM_Warm_7__SLW, CYREG_PRT12_SLW

/* Pin_PWM_Warm_8 */
.set Pin_PWM_Warm_8__0__MASK, 0x20
.set Pin_PWM_Warm_8__0__PC, CYREG_PRT1_PC5
.set Pin_PWM_Warm_8__0__PORT, 1
.set Pin_PWM_Warm_8__0__SHIFT, 5
.set Pin_PWM_Warm_8__AG, CYREG_PRT1_AG
.set Pin_PWM_Warm_8__AMUX, CYREG_PRT1_AMUX
.set Pin_PWM_Warm_8__BIE, CYREG_PRT1_BIE
.set Pin_PWM_Warm_8__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_PWM_Warm_8__BYP, CYREG_PRT1_BYP
.set Pin_PWM_Warm_8__CTL, CYREG_PRT1_CTL
.set Pin_PWM_Warm_8__DM0, CYREG_PRT1_DM0
.set Pin_PWM_Warm_8__DM1, CYREG_PRT1_DM1
.set Pin_PWM_Warm_8__DM2, CYREG_PRT1_DM2
.set Pin_PWM_Warm_8__DR, CYREG_PRT1_DR
.set Pin_PWM_Warm_8__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_PWM_Warm_8__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_PWM_Warm_8__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_PWM_Warm_8__MASK, 0x20
.set Pin_PWM_Warm_8__PORT, 1
.set Pin_PWM_Warm_8__PRT, CYREG_PRT1_PRT
.set Pin_PWM_Warm_8__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_PWM_Warm_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_PWM_Warm_8__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_PWM_Warm_8__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_PWM_Warm_8__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_PWM_Warm_8__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_PWM_Warm_8__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_PWM_Warm_8__PS, CYREG_PRT1_PS
.set Pin_PWM_Warm_8__SHIFT, 5
.set Pin_PWM_Warm_8__SLW, CYREG_PRT1_SLW

/* Pin_Debug_LED */
.set Pin_Debug_LED__0__MASK, 0x80
.set Pin_Debug_LED__0__PC, CYREG_PRT6_PC7
.set Pin_Debug_LED__0__PORT, 6
.set Pin_Debug_LED__0__SHIFT, 7
.set Pin_Debug_LED__AG, CYREG_PRT6_AG
.set Pin_Debug_LED__AMUX, CYREG_PRT6_AMUX
.set Pin_Debug_LED__BIE, CYREG_PRT6_BIE
.set Pin_Debug_LED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Debug_LED__BYP, CYREG_PRT6_BYP
.set Pin_Debug_LED__CTL, CYREG_PRT6_CTL
.set Pin_Debug_LED__DM0, CYREG_PRT6_DM0
.set Pin_Debug_LED__DM1, CYREG_PRT6_DM1
.set Pin_Debug_LED__DM2, CYREG_PRT6_DM2
.set Pin_Debug_LED__DR, CYREG_PRT6_DR
.set Pin_Debug_LED__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Debug_LED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Debug_LED__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Debug_LED__MASK, 0x80
.set Pin_Debug_LED__PORT, 6
.set Pin_Debug_LED__PRT, CYREG_PRT6_PRT
.set Pin_Debug_LED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Debug_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Debug_LED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Debug_LED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Debug_LED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Debug_LED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Debug_LED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Debug_LED__PS, CYREG_PRT6_PS
.set Pin_Debug_LED__SHIFT, 7
.set Pin_Debug_LED__SLW, CYREG_PRT6_SLW

/* Pin_Debug_Rx */
.set Pin_Debug_Rx__0__MASK, 0x40
.set Pin_Debug_Rx__0__PC, CYREG_PRT2_PC6
.set Pin_Debug_Rx__0__PORT, 2
.set Pin_Debug_Rx__0__SHIFT, 6
.set Pin_Debug_Rx__AG, CYREG_PRT2_AG
.set Pin_Debug_Rx__AMUX, CYREG_PRT2_AMUX
.set Pin_Debug_Rx__BIE, CYREG_PRT2_BIE
.set Pin_Debug_Rx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Debug_Rx__BYP, CYREG_PRT2_BYP
.set Pin_Debug_Rx__CTL, CYREG_PRT2_CTL
.set Pin_Debug_Rx__DM0, CYREG_PRT2_DM0
.set Pin_Debug_Rx__DM1, CYREG_PRT2_DM1
.set Pin_Debug_Rx__DM2, CYREG_PRT2_DM2
.set Pin_Debug_Rx__DR, CYREG_PRT2_DR
.set Pin_Debug_Rx__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Debug_Rx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Debug_Rx__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Debug_Rx__MASK, 0x40
.set Pin_Debug_Rx__PORT, 2
.set Pin_Debug_Rx__PRT, CYREG_PRT2_PRT
.set Pin_Debug_Rx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Debug_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Debug_Rx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Debug_Rx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Debug_Rx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Debug_Rx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Debug_Rx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Debug_Rx__PS, CYREG_PRT2_PS
.set Pin_Debug_Rx__SHIFT, 6
.set Pin_Debug_Rx__SLW, CYREG_PRT2_SLW

/* Pin_Debug_Tx */
.set Pin_Debug_Tx__0__MASK, 0x20
.set Pin_Debug_Tx__0__PC, CYREG_PRT2_PC5
.set Pin_Debug_Tx__0__PORT, 2
.set Pin_Debug_Tx__0__SHIFT, 5
.set Pin_Debug_Tx__AG, CYREG_PRT2_AG
.set Pin_Debug_Tx__AMUX, CYREG_PRT2_AMUX
.set Pin_Debug_Tx__BIE, CYREG_PRT2_BIE
.set Pin_Debug_Tx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Debug_Tx__BYP, CYREG_PRT2_BYP
.set Pin_Debug_Tx__CTL, CYREG_PRT2_CTL
.set Pin_Debug_Tx__DM0, CYREG_PRT2_DM0
.set Pin_Debug_Tx__DM1, CYREG_PRT2_DM1
.set Pin_Debug_Tx__DM2, CYREG_PRT2_DM2
.set Pin_Debug_Tx__DR, CYREG_PRT2_DR
.set Pin_Debug_Tx__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Debug_Tx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Debug_Tx__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Debug_Tx__MASK, 0x20
.set Pin_Debug_Tx__PORT, 2
.set Pin_Debug_Tx__PRT, CYREG_PRT2_PRT
.set Pin_Debug_Tx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Debug_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Debug_Tx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Debug_Tx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Debug_Tx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Debug_Tx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Debug_Tx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Debug_Tx__PS, CYREG_PRT2_PS
.set Pin_Debug_Tx__SHIFT, 5
.set Pin_Debug_Tx__SLW, CYREG_PRT2_SLW

/* PrISM_10 */
.set PrISM_10_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PrISM_10_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PrISM_10_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PrISM_10_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PrISM_10_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PrISM_10_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PrISM_10_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PrISM_10_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PrISM_10_sC8_PrISMdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set PrISM_10_sC8_PrISMdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set PrISM_10_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PrISM_10_sC8_PrISMdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set PrISM_10_sC8_PrISMdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set PrISM_10_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PrISM_10_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PrISM_10_sC8_PrISMdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set PrISM_10_sC8_PrISMdp_u0__F1_REG, CYREG_B1_UDB06_F1

/* PrISM_11 */
.set PrISM_11_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PrISM_11_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PrISM_11_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PrISM_11_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PrISM_11_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PrISM_11_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PrISM_11_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PrISM_11_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PrISM_11_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set PrISM_11_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set PrISM_11_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PrISM_11_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set PrISM_11_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set PrISM_11_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PrISM_11_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PrISM_11_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set PrISM_11_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB07_F1

/* PrISM_12 */
.set PrISM_12_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PrISM_12_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PrISM_12_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PrISM_12_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PrISM_12_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PrISM_12_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PrISM_12_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PrISM_12_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PrISM_12_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set PrISM_12_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set PrISM_12_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PrISM_12_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set PrISM_12_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set PrISM_12_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PrISM_12_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PrISM_12_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set PrISM_12_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB05_F1

/* PrISM_13 */
.set PrISM_13_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PrISM_13_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PrISM_13_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PrISM_13_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PrISM_13_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PrISM_13_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PrISM_13_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PrISM_13_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PrISM_13_sC8_PrISMdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set PrISM_13_sC8_PrISMdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set PrISM_13_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PrISM_13_sC8_PrISMdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set PrISM_13_sC8_PrISMdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set PrISM_13_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PrISM_13_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PrISM_13_sC8_PrISMdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set PrISM_13_sC8_PrISMdp_u0__F1_REG, CYREG_B1_UDB07_F1

/* PrISM_14 */
.set PrISM_14_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PrISM_14_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PrISM_14_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PrISM_14_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PrISM_14_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PrISM_14_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PrISM_14_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PrISM_14_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PrISM_14_sC8_PrISMdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PrISM_14_sC8_PrISMdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PrISM_14_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PrISM_14_sC8_PrISMdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PrISM_14_sC8_PrISMdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PrISM_14_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PrISM_14_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PrISM_14_sC8_PrISMdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PrISM_14_sC8_PrISMdp_u0__F1_REG, CYREG_B1_UDB05_F1

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* PrISM_1 */
.set PrISM_1_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PrISM_1_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PrISM_1_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PrISM_1_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PrISM_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PrISM_1_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PrISM_1_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PrISM_1_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PrISM_1_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set PrISM_1_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set PrISM_1_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PrISM_1_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set PrISM_1_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PrISM_1_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PrISM_1_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set PrISM_1_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB11_F1

/* PrISM_2 */
.set PrISM_2_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PrISM_2_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PrISM_2_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PrISM_2_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PrISM_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PrISM_2_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PrISM_2_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PrISM_2_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PrISM_2_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PrISM_2_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PrISM_2_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PrISM_2_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PrISM_2_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PrISM_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PrISM_2_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PrISM_2_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PrISM_2_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB04_F1

/* PrISM_3 */
.set PrISM_3_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PrISM_3_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PrISM_3_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PrISM_3_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PrISM_3_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PrISM_3_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PrISM_3_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PrISM_3_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PrISM_3_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PrISM_3_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PrISM_3_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PrISM_3_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PrISM_3_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PrISM_3_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PrISM_3_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PrISM_3_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PrISM_3_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB06_F1

/* PrISM_4 */
.set PrISM_4_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PrISM_4_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PrISM_4_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PrISM_4_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PrISM_4_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PrISM_4_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PrISM_4_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PrISM_4_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PrISM_4_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PrISM_4_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PrISM_4_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PrISM_4_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PrISM_4_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PrISM_4_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PrISM_4_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PrISM_4_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PrISM_4_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB14_F1

/* PrISM_5 */
.set PrISM_5_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PrISM_5_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PrISM_5_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PrISM_5_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PrISM_5_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PrISM_5_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PrISM_5_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PrISM_5_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PrISM_5_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PrISM_5_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PrISM_5_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PrISM_5_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PrISM_5_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PrISM_5_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PrISM_5_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PrISM_5_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PrISM_5_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB08_F1

/* PrISM_6 */
.set PrISM_6_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PrISM_6_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PrISM_6_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PrISM_6_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PrISM_6_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PrISM_6_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PrISM_6_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PrISM_6_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PrISM_6_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set PrISM_6_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set PrISM_6_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PrISM_6_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set PrISM_6_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set PrISM_6_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PrISM_6_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PrISM_6_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set PrISM_6_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB13_F1

/* PrISM_7 */
.set PrISM_7_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PrISM_7_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PrISM_7_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PrISM_7_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PrISM_7_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PrISM_7_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PrISM_7_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PrISM_7_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PrISM_7_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PrISM_7_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PrISM_7_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PrISM_7_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PrISM_7_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PrISM_7_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PrISM_7_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PrISM_7_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PrISM_7_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB12_F1

/* PrISM_8 */
.set PrISM_8_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PrISM_8_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PrISM_8_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PrISM_8_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PrISM_8_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PrISM_8_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PrISM_8_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PrISM_8_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PrISM_8_sC8_PrISMdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PrISM_8_sC8_PrISMdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PrISM_8_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PrISM_8_sC8_PrISMdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PrISM_8_sC8_PrISMdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PrISM_8_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PrISM_8_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PrISM_8_sC8_PrISMdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PrISM_8_sC8_PrISMdp_u0__F1_REG, CYREG_B1_UDB08_F1

/* PrISM_9 */
.set PrISM_9_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PrISM_9_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PrISM_9_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PrISM_9_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PrISM_9_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PrISM_9_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PrISM_9_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PrISM_9_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PrISM_9_sC8_PrISMdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PrISM_9_sC8_PrISMdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PrISM_9_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PrISM_9_sC8_PrISMdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PrISM_9_sC8_PrISMdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PrISM_9_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PrISM_9_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PrISM_9_sC8_PrISMdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PrISM_9_sC8_PrISMdp_u0__F1_REG, CYREG_B1_UDB04_F1

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 33000000
.set BCLK__BUS_CLK__KHZ, 33000
.set BCLK__BUS_CLK__MHZ, 33
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
