--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top_tdc.twx top_tdc.ncd -o top_tdc.twr top_tdc.pcf

Design file:              top_tdc.ncd
Physical constraint file: top_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 620 paths analyzed, 246 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.039ns.
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/pll_cs_n_o (SLICE_X31Y189.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     41.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/por_synch_1 (FF)
  Destination:          clks_rsts_mgment/pll_cs_n_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.233ns (Levels of Logic = 0)
  Clock Path Skew:      0.229ns (0.943 - 0.714)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/por_synch_1 to clks_rsts_mgment/pll_cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y124.BQ     Tcko                  0.391   clks_rsts_mgment/por_synch<1>
                                                       clks_rsts_mgment/por_synch_1
    SLICE_X31Y189.SR     net (fanout=17)       7.441   clks_rsts_mgment/por_synch<1>
    SLICE_X31Y189.CLK    Tsrck                 0.401   clks_rsts_mgment/pll_cs_n_o
                                                       clks_rsts_mgment/pll_cs_n_o
    -------------------------------------------------  ---------------------------
    Total                                      8.233ns (0.792ns logic, 7.441ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/pll_sdi_o (SLICE_X49Y156.B6), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/dac_bit_index_0 (FF)
  Destination:          clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.242 - 0.253)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/dac_bit_index_0 to clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y155.AQ     Tcko                  0.391   clks_rsts_mgment/dac_bit_index<4>
                                                       clks_rsts_mgment/dac_bit_index_0
    SLICE_X75Y150.A1     net (fanout=11)       2.399   clks_rsts_mgment/dac_bit_index<0>
    SLICE_X75Y150.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/dac_word<15>
                                                       clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X71Y152.C4     net (fanout=1)        0.762   clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X71Y152.C      Tilo                  0.259   clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X49Y156.A2     net (fanout=1)        1.691   clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X49Y156.A      Tilo                  0.259   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X49Y156.B6     net (fanout=1)        0.118   clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X49Y156.CLK    Tas                   0.322   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent16
                                                       clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (1.490ns logic, 4.970ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.313ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.242 - 0.253)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/dac_bit_index_1 to clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y155.AMUX   Tshcko                0.461   clks_rsts_mgment/dac_bit_index<4>
                                                       clks_rsts_mgment/dac_bit_index_1
    SLICE_X75Y150.A2     net (fanout=11)       2.182   clks_rsts_mgment/dac_bit_index<1>
    SLICE_X75Y150.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/dac_word<15>
                                                       clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X71Y152.C4     net (fanout=1)        0.762   clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X71Y152.C      Tilo                  0.259   clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X49Y156.A2     net (fanout=1)        1.691   clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X49Y156.A      Tilo                  0.259   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X49Y156.B6     net (fanout=1)        0.118   clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X49Y156.CLK    Tas                   0.322   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent16
                                                       clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.313ns (1.560ns logic, 4.753ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.242 - 0.253)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/dac_bit_index_1 to clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y155.AMUX   Tshcko                0.461   clks_rsts_mgment/dac_bit_index<4>
                                                       clks_rsts_mgment/dac_bit_index_1
    SLICE_X69Y150.D2     net (fanout=11)       2.095   clks_rsts_mgment/dac_bit_index<1>
    SLICE_X69Y150.D      Tilo                  0.259   clks_rsts_mgment/dac_word<11>
                                                       clks_rsts_mgment/Mmux_dac_bit_being_sent_101
    SLICE_X71Y152.C5     net (fanout=1)        0.561   clks_rsts_mgment/Mmux_dac_bit_being_sent_101
    SLICE_X71Y152.C      Tilo                  0.259   clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X49Y156.A2     net (fanout=1)        1.691   clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X49Y156.A      Tilo                  0.259   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X49Y156.B6     net (fanout=1)        0.118   clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X49Y156.CLK    Tas                   0.322   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent16
                                                       clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      6.025ns (1.560ns logic, 4.465ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/sclk (SLICE_X48Y160.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     44.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/por_synch_1 (FF)
  Destination:          clks_rsts_mgment/sclk (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.175ns (0.889 - 0.714)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/por_synch_1 to clks_rsts_mgment/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y124.BQ     Tcko                  0.391   clks_rsts_mgment/por_synch<1>
                                                       clks_rsts_mgment/por_synch_1
    SLICE_X48Y160.SR     net (fanout=17)       4.854   clks_rsts_mgment/por_synch<1>
    SLICE_X48Y160.CLK    Tsrck                 0.442   clks_rsts_mgment/sclk
                                                       clks_rsts_mgment/sclk
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (0.833ns logic, 4.854ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/config_st_FSM_FFd1 (SLICE_X50Y155.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Destination:          clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo rising at 50.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/config_st_FSM_FFd1 to clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y155.CQ     Tcko                  0.200   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X50Y155.CX     net (fanout=20)       0.112   clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X50Y155.CLK    Tckdi       (-Th)    -0.106   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd1-In3
                                                       clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.306ns logic, 0.112ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/config_st_FSM_FFd2 (SLICE_X50Y155.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/config_st_FSM_FFd2 (FF)
  Destination:          clks_rsts_mgment/config_st_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo rising at 50.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/config_st_FSM_FFd2 to clks_rsts_mgment/config_st_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y155.AQ     Tcko                  0.200   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd2
    SLICE_X50Y155.A6     net (fanout=20)       0.043   clks_rsts_mgment/config_st_FSM_FFd2
    SLICE_X50Y155.CLK    Tah         (-Th)    -0.190   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd2-In
                                                       clks_rsts_mgment/config_st_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.390ns logic, 0.043ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/pll_byte_index_0 (SLICE_X49Y154.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/pll_byte_index_0 (FF)
  Destination:          clks_rsts_mgment/pll_byte_index_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo rising at 50.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/pll_byte_index_0 to clks_rsts_mgment/pll_byte_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y154.AQ     Tcko                  0.198   clks_rsts_mgment/pll_byte_index<3>
                                                       clks_rsts_mgment/pll_byte_index_0
    SLICE_X49Y154.A6     net (fanout=20)       0.045   clks_rsts_mgment/pll_byte_index<0>
    SLICE_X49Y154.CLK    Tah         (-Th)    -0.215   clks_rsts_mgment/pll_byte_index<3>
                                                       clks_rsts_mgment/Mcount_pll_byte_index_xor<0>11_INV_0
                                                       clks_rsts_mgment/pll_byte_index_0
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.413ns logic, 0.045ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: svec_clk_gbuf/I0
  Logical resource: svec_clk_gbuf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/rst_cnt<3>/CLK
  Logical resource: clks_rsts_mgment/rst_cnt_0/CK
  Location pin: SLICE_X66Y125.CLK
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/rst_cnt<3>/CLK
  Logical resource: clks_rsts_mgment/rst_cnt_1/CK
  Location pin: SLICE_X66Y125.CLK
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc_125m_clk_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y84.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc_125m_clk_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 553028 paths analyzed, 10593 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.761ns.
--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (SLICE_X89Y157.A5), 427 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_2 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.244 - 0.246)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_2 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.CQ     Tcko                  0.408   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_2
    SLICE_X90Y151.B4     net (fanout=40)       1.486   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<2>
    SLICE_X90Y151.B      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/acam_config_5<10>
                                                       tdc_board/tdc_core/reg_control_block/_n0524<7>1
    SLICE_X93Y155.D4     net (fanout=31)       1.387   tdc_board/tdc_core/reg_control_block/_n0524
    SLICE_X93Y155.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_7<11>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36411
    SLICE_X94Y152.D2     net (fanout=1)        1.056   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36410
    SLICE_X94Y152.D      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/acam_config_3<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36412
    SLICE_X91Y157.B6     net (fanout=1)        0.945   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36411
    SLICE_X91Y157.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<23>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36413
    SLICE_X91Y157.A5     net (fanout=1)        0.187   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36412
    SLICE_X91Y157.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<23>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36414
    SLICE_X89Y157.B6     net (fanout=1)        0.304   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36413
    SLICE_X89Y157.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36415
    SLICE_X89Y157.A5     net (fanout=1)        0.187   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36414
    SLICE_X89Y157.CLK    Tas                   0.322   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36416
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.172ns logic, 5.552ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 (RAM)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.497ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.244 - 0.251)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X3Y74.DOADO12  Trcko_DOA             1.850   clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
                                                       clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
    SLICE_X88Y148.B4     net (fanout=9)        1.495   cnx_slave_in[0]_adr<10>
    SLICE_X88Y148.B      Tilo                  0.205   N1357
                                                       cmp_sdb_crossbar/crossbar/master_oe[3]_adr<10>1
    SLICE_X94Y152.D6     net (fanout=3)        1.022   cnx_master_out[3]_adr<10>
    SLICE_X94Y152.D      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/acam_config_3<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36412
    SLICE_X91Y157.B6     net (fanout=1)        0.945   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36411
    SLICE_X91Y157.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<23>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36413
    SLICE_X91Y157.A5     net (fanout=1)        0.187   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36412
    SLICE_X91Y157.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<23>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36414
    SLICE_X89Y157.B6     net (fanout=1)        0.304   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36413
    SLICE_X89Y157.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36415
    SLICE_X89Y157.A5     net (fanout=1)        0.187   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36414
    SLICE_X89Y157.CLK    Tas                   0.322   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36416
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (3.357ns logic, 4.140ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y150.BQ     Tcko                  0.447   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X92Y150.B4     net (fanout=12)       0.521   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X92Y150.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       tdc_board/tdc_core/reg_control_block/_n0517<7>11
    SLICE_X90Y151.B5     net (fanout=35)       0.467   tdc_board/tdc_core/reg_control_block/_n0517<7>1
    SLICE_X90Y151.B      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/acam_config_5<10>
                                                       tdc_board/tdc_core/reg_control_block/_n0524<7>1
    SLICE_X93Y155.D4     net (fanout=31)       1.387   tdc_board/tdc_core/reg_control_block/_n0524
    SLICE_X93Y155.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_7<11>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36411
    SLICE_X94Y152.D2     net (fanout=1)        1.056   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36410
    SLICE_X94Y152.D      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/acam_config_3<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36412
    SLICE_X91Y157.B6     net (fanout=1)        0.945   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36411
    SLICE_X91Y157.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<23>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36413
    SLICE_X91Y157.A5     net (fanout=1)        0.187   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36412
    SLICE_X91Y157.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<23>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36414
    SLICE_X89Y157.B6     net (fanout=1)        0.304   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36413
    SLICE_X89Y157.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36415
    SLICE_X89Y157.A5     net (fanout=1)        0.187   tdc_board/tdc_core/reg_control_block/Mmux_dat_out36414
    SLICE_X89Y157.CLK    Tas                   0.322   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out36416
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (2.416ns logic, 5.054ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27 (SLICE_X84Y153.C6), 670 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.236 - 0.248)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y150.BQ     Tcko                  0.447   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X93Y150.B6     net (fanout=12)       0.528   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X93Y150.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<31>
                                                       tdc_board/tdc_core/reg_control_block/_n0517<7>11_1
    SLICE_X97Y149.C3     net (fanout=6)        0.716   tdc_board/tdc_core/reg_control_block/_n0517<7>11
    SLICE_X97Y149.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_4<31>
                                                       tdc_board/tdc_core/reg_control_block/_n0550<7>1
    SLICE_X97Y151.A6     net (fanout=30)       0.548   tdc_board/tdc_core/reg_control_block/_n0550
    SLICE_X97Y151.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_8<30>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23610
    SLICE_X89Y151.D6     net (fanout=1)        1.377   tdc_board/tdc_core/reg_control_block/Mmux_dat_out2369
    SLICE_X89Y151.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_6<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23612
    SLICE_X89Y151.C6     net (fanout=1)        0.118   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23611
    SLICE_X89Y151.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_6<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23613_SW0
    SLICE_X86Y152.A4     net (fanout=1)        0.788   N1407
    SLICE_X86Y152.A      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23613
    SLICE_X86Y152.B4     net (fanout=1)        0.379   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23612
    SLICE_X86Y152.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23615
    SLICE_X84Y153.D4     net (fanout=1)        0.477   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23614
    SLICE_X84Y153.D      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23617_SW0
    SLICE_X84Y153.C6     net (fanout=1)        0.118   N1299
    SLICE_X84Y153.CLK    Tas                   0.289   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23617
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (2.644ns logic, 5.049ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.692ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.236 - 0.248)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_7 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y150.CQ     Tcko                  0.447   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X93Y150.B3     net (fanout=12)       0.527   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X93Y150.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_2<31>
                                                       tdc_board/tdc_core/reg_control_block/_n0517<7>11_1
    SLICE_X97Y149.C3     net (fanout=6)        0.716   tdc_board/tdc_core/reg_control_block/_n0517<7>11
    SLICE_X97Y149.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_4<31>
                                                       tdc_board/tdc_core/reg_control_block/_n0550<7>1
    SLICE_X97Y151.A6     net (fanout=30)       0.548   tdc_board/tdc_core/reg_control_block/_n0550
    SLICE_X97Y151.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_8<30>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23610
    SLICE_X89Y151.D6     net (fanout=1)        1.377   tdc_board/tdc_core/reg_control_block/Mmux_dat_out2369
    SLICE_X89Y151.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_6<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23612
    SLICE_X89Y151.C6     net (fanout=1)        0.118   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23611
    SLICE_X89Y151.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_6<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23613_SW0
    SLICE_X86Y152.A4     net (fanout=1)        0.788   N1407
    SLICE_X86Y152.A      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23613
    SLICE_X86Y152.B4     net (fanout=1)        0.379   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23612
    SLICE_X86Y152.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23615
    SLICE_X84Y153.D4     net (fanout=1)        0.477   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23614
    SLICE_X84Y153.D      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23617_SW0
    SLICE_X84Y153.C6     net (fanout=1)        0.118   N1299
    SLICE_X84Y153.CLK    Tas                   0.289   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23617
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27
    -------------------------------------------------  ---------------------------
    Total                                      7.692ns (2.644ns logic, 5.048ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.236 - 0.248)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y150.BQ     Tcko                  0.447   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X92Y150.B4     net (fanout=12)       0.521   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X92Y150.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       tdc_board/tdc_core/reg_control_block/_n0517<7>11
    SLICE_X97Y151.B6     net (fanout=35)       0.740   tdc_board/tdc_core/reg_control_block/_n0517<7>1
    SLICE_X97Y151.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_8<30>
                                                       tdc_board/tdc_core/reg_control_block/_n0559<7>1
    SLICE_X97Y151.A4     net (fanout=30)       0.513   tdc_board/tdc_core/reg_control_block/_n0559
    SLICE_X97Y151.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_8<30>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23610
    SLICE_X89Y151.D6     net (fanout=1)        1.377   tdc_board/tdc_core/reg_control_block/Mmux_dat_out2369
    SLICE_X89Y151.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_6<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23612
    SLICE_X89Y151.C6     net (fanout=1)        0.118   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23611
    SLICE_X89Y151.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_6<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23613_SW0
    SLICE_X86Y152.A4     net (fanout=1)        0.788   N1407
    SLICE_X86Y152.A      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23613
    SLICE_X86Y152.B4     net (fanout=1)        0.379   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23612
    SLICE_X86Y152.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<31>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23615
    SLICE_X84Y153.D4     net (fanout=1)        0.477   tdc_board/tdc_core/reg_control_block/Mmux_dat_out23614
    SLICE_X84Y153.D      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23617_SW0
    SLICE_X84Y153.C6     net (fanout=1)        0.118   N1299
    SLICE_X84Y153.CLK    Tas                   0.289   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out23617
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_27
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (2.590ns logic, 5.031ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (SLICE_X87Y151.C6), 670 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.234 - 0.248)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_4 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y150.AQ     Tcko                  0.447   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X93Y156.C3     net (fanout=37)       2.125   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X93Y156.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_1<23>
                                                       tdc_board/tdc_core/reg_control_block/_n0669<7>1
    SLICE_X94Y159.B3     net (fanout=31)       1.024   tdc_board/tdc_core/reg_control_block/_n0669
    SLICE_X94Y159.B      Tilo                  0.203   tdc_board/tdc_core/data_engine_block/acam_config_rdbk_3<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out2145
    SLICE_X89Y157.C2     net (fanout=3)        1.159   tdc_board/tdc_core/reg_control_block/Mmux_dat_out2144
    SLICE_X89Y157.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21414_SW0
    SLICE_X88Y151.B4     net (fanout=1)        0.708   N715
    SLICE_X88Y151.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/acam_config_5<6>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21415
    SLICE_X87Y151.D4     net (fanout=1)        0.602   tdc_board/tdc_core/reg_control_block/Mmux_dat_out21414
    SLICE_X87Y151.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21417_SW0
    SLICE_X87Y151.C6     net (fanout=1)        0.118   N1303
    SLICE_X87Y151.CLK    Tas                   0.322   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21417
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (1.954ns logic, 5.736ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.234 - 0.248)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y150.BQ     Tcko                  0.447   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X92Y150.B4     net (fanout=12)       0.521   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X92Y150.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<3>
                                                       tdc_board/tdc_core/reg_control_block/_n0517<7>11
    SLICE_X93Y156.C6     net (fanout=35)       1.232   tdc_board/tdc_core/reg_control_block/_n0517<7>1
    SLICE_X93Y156.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_1<23>
                                                       tdc_board/tdc_core/reg_control_block/_n0669<7>1
    SLICE_X94Y159.B3     net (fanout=31)       1.024   tdc_board/tdc_core/reg_control_block/_n0669
    SLICE_X94Y159.B      Tilo                  0.203   tdc_board/tdc_core/data_engine_block/acam_config_rdbk_3<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out2145
    SLICE_X89Y157.C2     net (fanout=3)        1.159   tdc_board/tdc_core/reg_control_block/Mmux_dat_out2144
    SLICE_X89Y157.C      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<8>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21414_SW0
    SLICE_X88Y151.B4     net (fanout=1)        0.708   N715
    SLICE_X88Y151.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/acam_config_5<6>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21415
    SLICE_X87Y151.D4     net (fanout=1)        0.602   tdc_board/tdc_core/reg_control_block/Mmux_dat_out21414
    SLICE_X87Y151.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21417_SW0
    SLICE_X87Y151.C6     net (fanout=1)        0.118   N1303
    SLICE_X87Y151.CLK    Tas                   0.322   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21417
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (2.159ns logic, 5.364ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_2 (FF)
  Destination:          tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.443ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.234 - 0.246)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_2 to tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y152.CQ     Tcko                  0.408   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       tdc_board/tdc_core/reg_control_block/reg_adr_pipe0_2
    SLICE_X90Y151.D2     net (fanout=40)       1.648   tdc_board/tdc_core/reg_control_block/reg_adr_pipe0<2>
    SLICE_X90Y151.D      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/acam_config_5<10>
                                                       tdc_board/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X90Y151.A3     net (fanout=31)       0.388   tdc_board/tdc_core/reg_control_block/_n0533
    SLICE_X90Y151.A      Tilo                  0.203   tdc_board/tdc_core/reg_control_block/acam_config_5<10>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out11001
    SLICE_X91Y149.B4     net (fanout=30)       0.747   tdc_board/tdc_core/reg_control_block/Mmux_dat_out1100
    SLICE_X91Y149.B      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_4<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21412
    SLICE_X91Y149.A5     net (fanout=1)        0.187   tdc_board/tdc_core/reg_control_block/Mmux_dat_out21411
    SLICE_X91Y149.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/acam_config_4<27>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21413_SW0
    SLICE_X88Y151.A6     net (fanout=1)        0.493   N1411
    SLICE_X88Y151.A      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/acam_config_5<6>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21413
    SLICE_X88Y151.B2     net (fanout=1)        0.937   tdc_board/tdc_core/reg_control_block/Mmux_dat_out21412
    SLICE_X88Y151.B      Tilo                  0.205   tdc_board/tdc_core/reg_control_block/acam_config_5<6>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21415
    SLICE_X87Y151.D4     net (fanout=1)        0.602   tdc_board/tdc_core/reg_control_block/Mmux_dat_out21414
    SLICE_X87Y151.D      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21417_SW0
    SLICE_X87Y151.C6     net (fanout=1)        0.118   N1303
    SLICE_X87Y151.CLK    Tas                   0.322   tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       tdc_board/tdc_core/reg_control_block/Mmux_dat_out21417
                                                       tdc_board/tdc_core/reg_control_block/tdc_config_wb_dat_o_25
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (2.323ns logic, 5.120ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/data_formatting_block/previous_utc_16 (SLICE_X79Y161.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tdc_board/tdc_core/one_second_block/local_utc_16 (FF)
  Destination:          tdc_board/tdc_core/data_formatting_block/previous_utc_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.438 - 0.348)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tdc_board/tdc_core/one_second_block/local_utc_16 to tdc_board/tdc_core/data_formatting_block/previous_utc_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y159.AQ     Tcko                  0.200   tdc_board/tdc_core/one_second_block/local_utc<19>
                                                       tdc_board/tdc_core/one_second_block/local_utc_16
    SLICE_X79Y161.AX     net (fanout=4)        0.226   tdc_board/tdc_core/one_second_block/local_utc<16>
    SLICE_X79Y161.CLK    Tckdi       (-Th)    -0.059   tdc_board/tdc_core/data_formatting_block/previous_utc<19>
                                                       tdc_board/tdc_core/data_formatting_block/previous_utc_16
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.259ns logic, 0.226ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2 (SLICE_X88Y138.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1 (FF)
  Destination:          tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1 to tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y138.BQ     Tcko                  0.200   tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
                                                       tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_1
    SLICE_X88Y138.B5     net (fanout=5)        0.074   tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
    SLICE_X88Y138.CLK    Tah         (-Th)    -0.121   tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt<1>
                                                       tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/Mmux_dcnt[2]_GND_336_o_mux_8_OUT31
                                                       tdc_board/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/dcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/data_formatting_block/un_retrig_nb_offset_24 (SLICE_X88Y172.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tdc_board/tdc_core/data_formatting_block/un_previous_retrig_nb_offset_24 (FF)
  Destination:          tdc_board/tdc_core/data_formatting_block/un_retrig_nb_offset_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tdc_board/tdc_core/data_formatting_block/un_previous_retrig_nb_offset_24 to tdc_board/tdc_core/data_formatting_block/un_retrig_nb_offset_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y172.AQ     Tcko                  0.198   tdc_board/tdc_core/data_formatting_block/un_previous_retrig_nb_offset<25>
                                                       tdc_board/tdc_core/data_formatting_block/un_previous_retrig_nb_offset_24
    SLICE_X88Y172.B6     net (fanout=1)        0.017   tdc_board/tdc_core/data_formatting_block/un_previous_retrig_nb_offset<24>
    SLICE_X88Y172.CLK    Tah         (-Th)    -0.190   tdc_board/tdc_core/data_formatting_block/un_retrig_nb_offset<25>
                                                       tdc_board/tdc_core/data_formatting_block/Mmux_retrig_nb_offset_i[31]_un_previous_retrig_nb_offset[31]_mux_68_OUT171
                                                       tdc_board/tdc_core/data_formatting_block/un_retrig_nb_offset_24
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y84.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.430ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.570ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/acam_refclk_synch<2>/CLK
  Logical resource: clks_rsts_mgment/acam_refclk_synch_0/CK
  Location pin: SLICE_X66Y189.CLK
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_acam_refclk_n_i = PERIOD TIMEGRP "acam_refclk_n_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.599ns.
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/acam_refclk_synch_0 (SLICE_X66Y189.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          clks_rsts_mgment/acam_refclk_synch_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.944 - 0.819)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/internal_rst_synch_1 to clks_rsts_mgment/acam_refclk_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y156.DQ     Tcko                  0.447   clks_rsts_mgment/internal_rst_synch<1>
                                                       clks_rsts_mgment/internal_rst_synch_1
    SLICE_X66Y189.SR     net (fanout=683)      2.798   clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X66Y189.CLK    Tsrck                 0.444   clks_rsts_mgment/acam_refclk_synch<2>
                                                       clks_rsts_mgment/acam_refclk_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (0.891ns logic, 2.798ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_acam_refclk_n_i = PERIOD TIMEGRP "acam_refclk_n_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/acam_refclk_synch_0 (SLICE_X66Y189.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          clks_rsts_mgment/acam_refclk_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.680 - 0.521)
  Source Clock:         clk_125m rising at 32.000ns
  Destination Clock:    clk_125m rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/internal_rst_synch_1 to clks_rsts_mgment/acam_refclk_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y156.DQ     Tcko                  0.234   clks_rsts_mgment/internal_rst_synch<1>
                                                       clks_rsts_mgment/internal_rst_synch_1
    SLICE_X66Y189.SR     net (fanout=683)      1.684   clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X66Y189.CLK    Tcksr       (-Th)    -0.025   clks_rsts_mgment/acam_refclk_synch<2>
                                                       clks_rsts_mgment/acam_refclk_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.259ns logic, 1.684ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_n_i = PERIOD TIMEGRP "acam_refclk_n_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.570ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/acam_refclk_synch<2>/CLK
  Logical resource: clks_rsts_mgment/acam_refclk_synch_0/CK
  Location pin: SLICE_X66Y189.CLK
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP 
"clk_62m5_pllxilinx" TO TIMEGRP         "clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.994ns.
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X90Y137.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_0 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_0 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y137.CMUX   Tshcko                0.461   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_0
    SLICE_X90Y137.AX     net (fanout=2)        1.593   clks_crossing_125M_62M5/mfifo/w_idx_gray<0>
    SLICE_X90Y137.CLK    Tds                  -0.060   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.401ns logic, 1.593ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X90Y137.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_3 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.757ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_3 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y137.BMUX   Tshcko                0.461   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_3
    SLICE_X90Y137.CI     net (fanout=2)        1.231   clks_crossing_125M_62M5/mfifo/w_idx_gray<3>
    SLICE_X90Y137.CLK    Tds                   0.065   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.526ns logic, 1.231ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X90Y137.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_bnry_4 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_bnry_4 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y137.BQ     Tcko                  0.391   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_bnry_4
    SLICE_X90Y137.BI     net (fanout=3)        1.322   clks_crossing_125M_62M5/mfifo/w_idx_bnry<4>
    SLICE_X90Y137.CLK    Tds                   0.030   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.421ns logic, 1.322ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_pllxilinx" TO TIMEGRP         "clk_125m" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X90Y137.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_1 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_1 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y137.AQ     Tcko                  0.200   clks_crossing_125M_62M5/mfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_1
    SLICE_X90Y137.DI     net (fanout=2)        0.662   clks_crossing_125M_62M5/mfifo/w_idx_gray<1>
    SLICE_X90Y137.CLK    Tdh         (-Th)    -0.033   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.233ns logic, 0.662ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X90Y137.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_2 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_2 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y137.BQ     Tcko                  0.200   clks_crossing_125M_62M5/mfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_2
    SLICE_X90Y137.AI     net (fanout=2)        0.727   clks_crossing_125M_62M5/mfifo/w_idx_gray<2>
    SLICE_X90Y137.CLK    Tdh         (-Th)    -0.030   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.230ns logic, 0.727ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X90Y137.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_bnry_4 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_bnry_4 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y137.BQ     Tcko                  0.198   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_bnry_4
    SLICE_X90Y137.BI     net (fanout=3)        0.778   clks_crossing_125M_62M5/mfifo/w_idx_bnry<4>
    SLICE_X90Y137.CLK    Tdh         (-Th)    -0.029   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.227ns logic, 0.778ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m" TO 
TIMEGRP         "clk_62m5_pllxilinx" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.080ns.
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X36Y80.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/sfifo/w_idx_gray_3 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/sfifo/w_idx_gray_3 to clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y128.BMUX   Tshcko                0.461   clks_crossing_125M_62M5/sfifo/w_idx_bnry<4>
                                                       clks_crossing_125M_62M5/sfifo/w_idx_gray_3
    SLICE_X36Y80.CI      net (fanout=1)        3.554   clks_crossing_125M_62M5/sfifo/w_idx_gray<3>
    SLICE_X36Y80.CLK     Tds                   0.065   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_errorflag
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (0.526ns logic, 3.554ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0 (SLICE_X60Y124.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/r_idx_gray_0 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/r_idx_gray_0 to clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y137.BMUX   Tshcko                0.455   clks_crossing_125M_62M5/mfifo/r_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/r_idx_gray_0
    SLICE_X60Y124.AX     net (fanout=2)        2.479   clks_crossing_125M_62M5/mfifo/r_idx_gray<0>
    SLICE_X60Y124.CLK    Tds                  -0.060   clks_crossing_125M_62M5/mfifo/r_idx_shift_w_3<4>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.395ns logic, 2.479ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_3 (SLICE_X60Y124.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/r_idx_gray_3 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/r_idx_gray_3 to clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y137.BMUX   Tshcko                0.455   clks_crossing_125M_62M5/mfifo/r_idx_bnry<4>
                                                       clks_crossing_125M_62M5/mfifo/r_idx_gray_3
    SLICE_X60Y124.CI     net (fanout=2)        2.354   clks_crossing_125M_62M5/mfifo/r_idx_gray<3>
    SLICE_X60Y124.CLK    Tds                   0.065   clks_crossing_125M_62M5/mfifo/r_idx_shift_w_3<4>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_3
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.520ns logic, 2.354ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m" TO TIMEGRP         "clk_62m5_pllxilinx" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X48Y122.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/sfifo/w_idx_bnry_4 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/sfifo/w_idx_bnry_4 to clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y128.BQ     Tcko                  0.198   clks_crossing_125M_62M5/sfifo/w_idx_bnry<4>
                                                       clks_crossing_125M_62M5/sfifo/w_idx_bnry_4
    SLICE_X48Y122.BX     net (fanout=2)        0.521   clks_crossing_125M_62M5/sfifo/w_idx_bnry<4>
    SLICE_X48Y122.CLK    Tdh         (-Th)     0.080   clks_crossing_125M_62M5/sfifo/r_idx_shift_a_3<0>
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.118ns logic, 0.521ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X48Y122.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/sfifo/w_idx_gray_0 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/sfifo/w_idx_gray_0 to clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y128.AQ     Tcko                  0.234   clks_crossing_125M_62M5/sfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/sfifo/w_idx_gray_0
    SLICE_X48Y122.DX     net (fanout=1)        0.584   clks_crossing_125M_62M5/sfifo/w_idx_gray<0>
    SLICE_X48Y122.CLK    Tdh         (-Th)     0.100   clks_crossing_125M_62M5/sfifo/r_idx_shift_a_3<0>
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.718ns (0.134ns logic, 0.584ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X48Y122.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/sfifo/w_idx_gray_2 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/sfifo/w_idx_gray_2 to clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y128.DQ     Tcko                  0.234   clks_crossing_125M_62M5/sfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/sfifo/w_idx_gray_2
    SLICE_X48Y122.AX     net (fanout=1)        0.567   clks_crossing_125M_62M5/sfifo/w_idx_gray<2>
    SLICE_X48Y122.CLK    Tdh         (-Th)     0.070   clks_crossing_125M_62M5/sfifo/r_idx_shift_a_3<0>
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.164ns logic, 0.567ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllxilinx_62m5_clk_buf = PERIOD TIMEGRP 
"pllxilinx_62m5_clk_buf"         TS_tdc_125m_clk_p_i / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllxilinx_62m5_clk_buf = PERIOD TIMEGRP "pllxilinx_62m5_clk_buf"
        TS_tdc_125m_clk_p_i / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Logical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Location pin: RAMB8_X3Y70.CLKBRDCLK
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Location pin: RAMB16_X4Y28.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllxilinx_62m5_clk_buf_0 = PERIOD TIMEGRP 
"pllxilinx_62m5_clk_buf_0"         TS_tdc_125m_clk_n_i / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1811123 paths analyzed, 10720 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.835ns.
--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20 (SLICE_X37Y69.B1), 6992 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.783ns (Levels of Logic = 6)
  Clock Path Skew:      0.049ns (0.863 - 0.814)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.AQ      Tcko                  0.391   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1
    SLICE_X37Y79.C3      net (fanout=4)        2.193   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1
    SLICE_X37Y79.C       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<30>
                                                       U_VME_Core/U_Wrapped_VME_Inst_VME_bus/Mram_s_addressingType21
    SLICE_X24Y56.A3      net (fanout=129)      2.649   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_addressingType<2>
    SLICE_X24Y56.AMUX    Topaa                 0.382   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[3][31]_s_FUNC_ADEM[3][31]_and_112_OUT<17>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121721_SW1_lut
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121721_SW1_cy
    SLICE_X47Y67.B3      net (fanout=5)        2.439   N579
    SLICE_X47Y67.B       Tilo                  0.259   N1234
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471_SW1
    SLICE_X28Y64.C3      net (fanout=1)        1.365   N1234
    SLICE_X28Y64.C       Tilo                  0.205   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT48
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471
    SLICE_X26Y66.A4      net (fanout=8)        0.897   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT247
    SLICE_X26Y66.A       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT39
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT391
    SLICE_X37Y69.B1      net (fanout=1)        1.219   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT39
    SLICE_X37Y69.CLK     Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<21>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT394
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20
    -------------------------------------------------  ---------------------------
    Total                                     12.783ns (2.021ns logic, 10.762ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.643ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.863 - 0.942)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<27>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26
    SLICE_X51Y64.D3      net (fanout=8)        4.452   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<26>
    SLICE_X51Y64.DMUX    Tilo                  0.313   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/s_CSRarray_220<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>1
    SLICE_X50Y63.C5      net (fanout=2)        0.361   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>
    SLICE_X50Y63.COUT    Topcyc                0.295   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_lut<6>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_cy<7>
    SLICE_X46Y66.B4      net (fanout=9)        1.103   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
    SLICE_X46Y66.BMUX    Topbb                 0.440   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_lut1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_cy1
    SLICE_X31Y66.A2      net (fanout=14)       1.355   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
    SLICE_X31Y66.A       Tilo                  0.259   N1235
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471_SW2
    SLICE_X28Y64.C1      net (fanout=1)        0.811   N1235
    SLICE_X28Y64.C       Tilo                  0.205   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT48
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471
    SLICE_X26Y66.A4      net (fanout=8)        0.897   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT247
    SLICE_X26Y66.A       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT39
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT391
    SLICE_X37Y69.B1      net (fanout=1)        1.219   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT39
    SLICE_X37Y69.CLK     Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<21>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT394
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20
    -------------------------------------------------  ---------------------------
    Total                                     12.643ns (2.445ns logic, 10.198ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.863 - 0.942)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<27>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26
    SLICE_X51Y64.D3      net (fanout=8)        4.452   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<26>
    SLICE_X51Y64.DMUX    Tilo                  0.313   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/s_CSRarray_220<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>1
    SLICE_X50Y63.C5      net (fanout=2)        0.361   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>
    SLICE_X50Y63.COUT    Topcyc                0.295   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_lut<6>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_cy<7>
    SLICE_X46Y66.A5      net (fanout=9)        0.994   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
    SLICE_X46Y66.BMUX    Topab                 0.469   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_lut
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_cy1
    SLICE_X31Y66.A2      net (fanout=14)       1.355   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
    SLICE_X31Y66.A       Tilo                  0.259   N1235
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471_SW2
    SLICE_X28Y64.C1      net (fanout=1)        0.811   N1235
    SLICE_X28Y64.C       Tilo                  0.205   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT48
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471
    SLICE_X26Y66.A4      net (fanout=8)        0.897   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT247
    SLICE_X26Y66.A       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT39
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT391
    SLICE_X37Y69.B1      net (fanout=1)        1.219   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT39
    SLICE_X37Y69.CLK     Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<21>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT394
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_20
    -------------------------------------------------  ---------------------------
    Total                                     12.563ns (2.474ns logic, 10.089ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18 (SLICE_X30Y68.B1), 6992 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.740ns (Levels of Logic = 6)
  Clock Path Skew:      0.051ns (0.865 - 0.814)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.AQ      Tcko                  0.391   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1
    SLICE_X37Y79.C3      net (fanout=4)        2.193   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_AMlatched_5_1
    SLICE_X37Y79.C       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<30>
                                                       U_VME_Core/U_Wrapped_VME_Inst_VME_bus/Mram_s_addressingType21
    SLICE_X24Y56.A3      net (fanout=129)      2.649   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_addressingType<2>
    SLICE_X24Y56.AMUX    Topaa                 0.382   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[3][31]_s_FUNC_ADEM[3][31]_and_112_OUT<17>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121721_SW1_lut
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121721_SW1_cy
    SLICE_X47Y67.B3      net (fanout=5)        2.439   N579
    SLICE_X47Y67.B       Tilo                  0.259   N1234
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471_SW1
    SLICE_X28Y64.C3      net (fanout=1)        1.365   N1234
    SLICE_X28Y64.C       Tilo                  0.205   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT48
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471
    SLICE_X37Y64.C1      net (fanout=8)        0.918   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT247
    SLICE_X37Y64.C       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT24
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT301
    SLICE_X30Y68.B1      net (fanout=1)        1.132   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT30
    SLICE_X30Y68.CLK     Tas                   0.289   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<19>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT304
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18
    -------------------------------------------------  ---------------------------
    Total                                     12.740ns (2.044ns logic, 10.696ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.600ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.865 - 0.942)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<27>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26
    SLICE_X51Y64.D3      net (fanout=8)        4.452   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<26>
    SLICE_X51Y64.DMUX    Tilo                  0.313   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/s_CSRarray_220<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>1
    SLICE_X50Y63.C5      net (fanout=2)        0.361   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>
    SLICE_X50Y63.COUT    Topcyc                0.295   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_lut<6>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_cy<7>
    SLICE_X46Y66.B4      net (fanout=9)        1.103   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
    SLICE_X46Y66.BMUX    Topbb                 0.440   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_lut1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_cy1
    SLICE_X31Y66.A2      net (fanout=14)       1.355   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
    SLICE_X31Y66.A       Tilo                  0.259   N1235
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471_SW2
    SLICE_X28Y64.C1      net (fanout=1)        0.811   N1235
    SLICE_X28Y64.C       Tilo                  0.205   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT48
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471
    SLICE_X37Y64.C1      net (fanout=8)        0.918   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT247
    SLICE_X37Y64.C       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT24
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT301
    SLICE_X30Y68.B1      net (fanout=1)        1.132   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT30
    SLICE_X30Y68.CLK     Tas                   0.289   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<19>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT304
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18
    -------------------------------------------------  ---------------------------
    Total                                     12.600ns (2.468ns logic, 10.132ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.520ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.865 - 0.942)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<27>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26
    SLICE_X51Y64.D3      net (fanout=8)        4.452   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<26>
    SLICE_X51Y64.DMUX    Tilo                  0.313   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/s_CSRarray_220<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>1
    SLICE_X50Y63.C5      net (fanout=2)        0.361   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>
    SLICE_X50Y63.COUT    Topcyc                0.295   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_lut<6>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_cy<7>
    SLICE_X46Y66.A5      net (fanout=9)        0.994   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
    SLICE_X46Y66.BMUX    Topab                 0.469   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_lut
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_cy1
    SLICE_X31Y66.A2      net (fanout=14)       1.355   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
    SLICE_X31Y66.A       Tilo                  0.259   N1235
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471_SW2
    SLICE_X28Y64.C1      net (fanout=1)        0.811   N1235
    SLICE_X28Y64.C       Tilo                  0.205   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT48
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2471
    SLICE_X37Y64.C1      net (fanout=8)        0.918   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT247
    SLICE_X37Y64.C       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT24
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT301
    SLICE_X30Y68.B1      net (fanout=1)        1.132   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT30
    SLICE_X30Y68.CLK     Tas                   0.289   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<19>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT304
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_18
    -------------------------------------------------  ---------------------------
    Total                                     12.520ns (2.497ns logic, 10.023ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22 (SLICE_X37Y67.B2), 3457 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.504ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.867 - 0.942)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<27>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26
    SLICE_X51Y64.D3      net (fanout=8)        4.452   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<26>
    SLICE_X51Y64.DMUX    Tilo                  0.313   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/s_CSRarray_220<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>1
    SLICE_X50Y63.C5      net (fanout=2)        0.361   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>
    SLICE_X50Y63.COUT    Topcyc                0.295   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_lut<6>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_cy<7>
    SLICE_X46Y66.B4      net (fanout=9)        1.103   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
    SLICE_X46Y66.BMUX    Topbb                 0.440   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_lut1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_cy1
    SLICE_X35Y64.A1      net (fanout=14)       1.246   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
    SLICE_X35Y64.A       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT51311
    SLICE_X35Y64.D3      net (fanout=10)       0.332   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT5131
    SLICE_X35Y64.D       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2441
    SLICE_X47Y63.B3      net (fanout=8)        1.099   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
    SLICE_X47Y63.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT451
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT452
    SLICE_X37Y67.B2      net (fanout=1)        1.356   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT451
    SLICE_X37Y67.CLK     Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<23>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT454
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22
    -------------------------------------------------  ---------------------------
    Total                                     12.504ns (2.555ns logic, 9.949ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22 (FF)
  Requirement:          16.000ns
  Data Path Delay:      12.424ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.867 - 0.942)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y84.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<27>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_26
    SLICE_X51Y64.D3      net (fanout=8)        4.452   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<26>
    SLICE_X51Y64.DMUX    Tilo                  0.313   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/s_CSRarray_220<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>1
    SLICE_X50Y63.C5      net (fanout=2)        0.361   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[31]_s_FUNC_ADEM[0][31]_and_191_OUT<18>
    SLICE_X50Y63.COUT    Topcyc                0.295   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_lut<6>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o_cy<7>
    SLICE_X46Y66.A5      net (fanout=9)        0.994   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[0][31]_s_locAddr[31]_equal_193_o
    SLICE_X46Y66.BMUX    Topab                 0.469   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_lut
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT1211_cy1
    SLICE_X35Y64.A1      net (fanout=14)       1.246   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT121
    SLICE_X35Y64.A       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT51311
    SLICE_X35Y64.D3      net (fanout=10)       0.332   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT5131
    SLICE_X35Y64.D       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2441
    SLICE_X47Y63.B3      net (fanout=8)        1.099   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
    SLICE_X47Y63.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT451
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT452
    SLICE_X37Y67.B2      net (fanout=1)        1.356   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT451
    SLICE_X37Y67.CLK     Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<23>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT454
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22
    -------------------------------------------------  ---------------------------
    Total                                     12.424ns (2.584ns logic, 9.840ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_19 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.835ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.867 - 0.945)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_19 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.DQ      Tcko                  0.447   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<19>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr_19
    SLICE_X25Y54.C1      net (fanout=9)        3.263   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_locAddr<19>
    SLICE_X25Y54.CMUX    Tilo                  0.313   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[3][23]_s_FUNC_ADEM[3][23]_and_118_OUT<11>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[23]_s_FUNC_ADEM[3][23]_and_119_OUT<11>1
    SLICE_X24Y54.D4      net (fanout=3)        0.799   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_locAddr[23]_s_FUNC_ADEM[3][23]_and_119_OUT<11>
    SLICE_X24Y54.COUT    Topcyd                0.260   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[3][31]_s_locAddr[31]_equal_115_o_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[3][31]_s_locAddr[31]_equal_115_o_lut<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[3][31]_s_locAddr[31]_equal_115_o_cy<3>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[3][31]_s_locAddr[31]_equal_115_o_cy<3>
    SLICE_X24Y55.COUT    Tbyp                  0.076   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[3][31]_s_locAddr[31]_equal_115_o
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mcompar_s_FUNC_ADER[3][31]_s_locAddr[31]_equal_115_o_cy<7>
    SLICE_X32Y54.A3      net (fanout=9)        1.098   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADER[3][31]_s_locAddr[31]_equal_115_o
    SLICE_X32Y54.BMUX    Topab                 0.469   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADEM[3][31]_s_isprev_func64[3]_AND_993_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADEM[3][31]_s_isprev_func64[3]_AND_993_o111_lut
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADEM[3][31]_s_isprev_func64[3]_AND_993_o111_cy1
    SLICE_X35Y64.A3      net (fanout=3)        1.221   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/s_FUNC_ADEM[3][31]_s_isprev_func64[3]_AND_993_o11
    SLICE_X35Y64.A       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT51311
    SLICE_X35Y64.D3      net (fanout=10)       0.332   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT5131
    SLICE_X35Y64.D       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT2441
    SLICE_X47Y63.B3      net (fanout=8)        1.099   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT244
    SLICE_X47Y63.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT451
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT452
    SLICE_X37Y67.B2      net (fanout=1)        1.356   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT451
    SLICE_X37Y67.CLK     Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr<23>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Mmux_Nx_Base_Addr[63]_AddrWidth[1]_mux_211_OUT454
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Access_Decode/Inst_Funct_Match/Nx_Base_Addr_22
    -------------------------------------------------  ---------------------------
    Total                                     11.835ns (2.664ns logic, 9.171ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllxilinx_62m5_clk_buf_0 = PERIOD TIMEGRP "pllxilinx_62m5_clk_buf_0"
        TS_tdc_125m_clk_n_i / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_r_idx_shift_a_3_0 (SLICE_X48Y122.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/sfifo/r_idx_gray_0 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_r_idx_shift_a_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.071 - 0.067)
  Source Clock:         clk_62m5_pllxilinx rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/sfifo/r_idx_gray_0 to clks_crossing_125M_62M5/sfifo/Mshreg_r_idx_shift_a_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y122.CMUX   Tshcko                0.238   clks_crossing_125M_62M5/sfifo/r_idx_bnry<3>
                                                       clks_crossing_125M_62M5/sfifo/r_idx_gray_0
    SLICE_X48Y122.DI     net (fanout=2)        0.127   clks_crossing_125M_62M5/sfifo/r_idx_gray<0>
    SLICE_X48Y122.CLK    Tdh         (-Th)    -0.033   clks_crossing_125M_62M5/sfifo/r_idx_shift_a_3<0>
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_r_idx_shift_a_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.271ns logic, 0.127ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/r_idx_gray_0 (SLICE_X50Y122.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/sfifo/r_idx_bnry_1 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/r_idx_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/sfifo/r_idx_bnry_1 to clks_crossing_125M_62M5/sfifo/r_idx_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y122.CQ     Tcko                  0.200   clks_crossing_125M_62M5/sfifo/r_idx_bnry<3>
                                                       clks_crossing_125M_62M5/sfifo/r_idx_bnry_1
    SLICE_X50Y122.C5     net (fanout=6)        0.080   clks_crossing_125M_62M5/sfifo/r_idx_bnry<1>
    SLICE_X50Y122.CLK    Tah         (-Th)    -0.121   clks_crossing_125M_62M5/sfifo/r_idx_bnry<3>
                                                       clks_crossing_125M_62M5/sfifo/Mxor_n0064_1_xo<0>1
                                                       clks_crossing_125M_62M5/sfifo/r_idx_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM (RAMB8_X4Y36.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o_3 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.067 - 0.060)
  Source Clock:         clk_62m5_pllxilinx rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o_3 to U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y72.DQ      Tcko                  0.198   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o_3
    RAMB8_X4Y36.DIADI3   net (fanout=1)        0.264   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o<3>
    RAMB8_X4Y36.CLKAWRCLKTrckd_DIA   (-Th)     0.053   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.145ns logic, 0.264ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllxilinx_62m5_clk_buf_0 = PERIOD TIMEGRP "pllxilinx_62m5_clk_buf_0"
        TS_tdc_125m_clk_n_i / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Logical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Location pin: RAMB8_X3Y70.CLKBRDCLK
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Location pin: RAMB16_X4Y28.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_tdc_125m_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_tdc_125m_clk_p_i            |      8.000ns|      3.334ns|      1.562ns|            0|            0|            0|            0|
| TS_pllxilinx_62m5_clk_buf     |     16.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_tdc_125m_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_tdc_125m_clk_n_i            |      8.000ns|      7.761ns|      6.418ns|            0|            0|       553028|      1811123|
| TS_pllxilinx_62m5_clk_buf_0   |     16.000ns|     12.835ns|          N/A|            0|            0|      1811123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20m_vcxo_i |    8.039|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_125m_clk_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_125m_clk_n_i|   12.835|         |         |         |
tdc_125m_clk_p_i|   12.835|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_125m_clk_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_125m_clk_n_i|   12.835|         |         |         |
tdc_125m_clk_p_i|   12.835|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2364789 paths, 0 nets, and 32189 connections

Design statistics:
   Minimum period:  12.835ns{1}   (Maximum frequency:  77.912MHz)
   Maximum path delay from/to any node:   4.080ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 17 22:54:20 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



