// Seed: 3673268055
module module_0 (
    output supply0 id_0,
    output wor id_1
);
  assign id_1   = id_3.id_3;
  assign {1'b0} = 1'b0;
  supply1 id_4, id_5;
  assign id_5 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5
    , id_12,
    output uwire id_6,
    input supply1 id_7,
    output wand id_8,
    input wor id_9,
    input uwire id_10
);
  module_0(
      id_8, id_4
  );
endmodule
