# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 6 2022 16:00:06

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 58.14 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 93.92 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           482799      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            10183       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                   Setup Times  Clock Reference:Phase  
---------  -------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  2011         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                           4771         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                           2983         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                   Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  13569         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  14468         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  12267         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                           12794         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                           12391         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                   Hold Times  Clock Reference:Phase  
---------  -------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  -1163       clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                           -3892       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                           -2031       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                   Minimum Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  13013                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  13798                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout  11731                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                           10649                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                           10059                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_24_8_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_24_8_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_24_8_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2336/I                                   Odrv12                         0              1420  RISE       1
I__2336/O                                   Odrv12                       724              2143  RISE       1
I__2337/I                                   Span12Mux_v                    0              2143  RISE       1
I__2337/O                                   Span12Mux_v                  724              2867  RISE       1
I__2338/I                                   Span12Mux_v                    0              2867  RISE       1
I__2338/O                                   Span12Mux_v                  724              3590  RISE       1
I__2339/I                                   Span12Mux_h                    0              3590  RISE       1
I__2339/O                                   Span12Mux_h                  724              4314  RISE       1
I__2340/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2340/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2341/I                                   LocalMux                       0              4665  RISE       1
I__2341/O                                   LocalMux                     486              5151  RISE       1
I__2342/I                                   IoInMux                        0              5151  RISE       1
I__2342/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__16792/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__16792/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__16793/I                                  GlobalMux                      0              6443  RISE       1
I__16793/O                                  GlobalMux                    227              6671  RISE       1
I__16795/I                                  ClkMux                         0              6671  RISE       1
I__16795/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_24_8_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_24_8_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__16798/I                                   LocalMux                       0              7922  60143  RISE       1
I__16798/O                                   LocalMux                     486              8407  60143  RISE       1
I__16800/I                                   InMux                          0              8407  60143  RISE       1
I__16800/O                                   InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_24_8_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2336/I                                   Odrv12                         0              1420  RISE       1
I__2336/O                                   Odrv12                       724              2143  RISE       1
I__2337/I                                   Span12Mux_v                    0              2143  RISE       1
I__2337/O                                   Span12Mux_v                  724              2867  RISE       1
I__2338/I                                   Span12Mux_v                    0              2867  RISE       1
I__2338/O                                   Span12Mux_v                  724              3590  RISE       1
I__2339/I                                   Span12Mux_h                    0              3590  RISE       1
I__2339/O                                   Span12Mux_h                  724              4314  RISE       1
I__2340/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2340/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2341/I                                   LocalMux                       0              4665  RISE       1
I__2341/O                                   LocalMux                     486              5151  RISE       1
I__2342/I                                   IoInMux                        0              5151  RISE       1
I__2342/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__16792/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__16792/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__16793/I                                  GlobalMux                      0              6443  RISE       1
I__16793/O                                  GlobalMux                    227              6671  RISE       1
I__16795/I                                  ClkMux                         0              6671  RISE       1
I__16795/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_24_8_1/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 58.14 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_7_LC_17_17_3/lcout
Path End         : u_app.byte_cnt_q_15_LC_21_21_1/in1
Capture Clock    : u_app.byte_cnt_q_15_LC_21_21_1/clk
Setup Constraint : 500000p
Path slack       : 482799p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3690
- Setup Time                                 -589
----------------------------------------   ------ 
End-of-path required time (ps)             503101

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3690
+ Clock To Q                                796
+ Data Path Delay                         15816
---------------------------------------   ----- 
End-of-path arrival time (ps)             20302
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__16578/I                                      Odrv12                         0                 0  RISE       1
I__16578/O                                      Odrv12                       724               724  RISE       1
I__16580/I                                      Span12Mux_s8_h                 0               724  RISE       1
I__16580/O                                      Span12Mux_s8_h               507              1230  RISE       1
I__16581/I                                      LocalMux                       0              1230  RISE       1
I__16581/O                                      LocalMux                     486              1716  RISE       1
I__16582/I                                      IoInMux                        0              1716  RISE       1
I__16582/O                                      IoInMux                      382              2098  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2098  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3008  RISE     282
I__21009/I                                      gio2CtrlBuf                    0              3008  RISE       1
I__21009/O                                      gio2CtrlBuf                    0              3008  RISE       1
I__21010/I                                      GlobalMux                      0              3008  RISE       1
I__21010/O                                      GlobalMux                    227              3235  RISE       1
I__21074/I                                      ClkMux                         0              3235  RISE       1
I__21074/O                                      ClkMux                       455              3690  RISE       1
u_app.wait_cnt_q_7_LC_17_17_3/clk               LogicCell40_SEQ_MODE_1010      0              3690  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_7_LC_17_17_3/lcout                         LogicCell40_SEQ_MODE_1010    796              4486  482799  RISE       2
I__9885/I                                                   Odrv4                          0              4486  482799  RISE       1
I__9885/O                                                   Odrv4                        517              5003  482799  RISE       1
I__9886/I                                                   LocalMux                       0              5003  482799  RISE       1
I__9886/O                                                   LocalMux                     486              5489  482799  RISE       1
I__9888/I                                                   InMux                          0              5489  482799  RISE       1
I__9888/O                                                   InMux                        382              5871  482799  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_17_18_3/in1                   LogicCell40_SEQ_MODE_0000      0              5871  482799  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_17_18_3/lcout                 LogicCell40_SEQ_MODE_0000    589              6461  482799  RISE       1
I__9881/I                                                   Odrv12                         0              6461  482799  RISE       1
I__9881/O                                                   Odrv12                       724              7184  482799  RISE       1
I__9882/I                                                   Sp12to4                        0              7184  482799  RISE       1
I__9882/O                                                   Sp12to4                      631              7815  482799  RISE       1
I__9883/I                                                   LocalMux                       0              7815  482799  RISE       1
I__9883/O                                                   LocalMux                     486              8301  482799  RISE       1
I__9884/I                                                   InMux                          0              8301  482799  RISE       1
I__9884/O                                                   InMux                        382              8683  482799  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_17_18_1/in0                  LogicCell40_SEQ_MODE_0000      0              8683  482799  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_17_18_1/lcout                LogicCell40_SEQ_MODE_0000    662              9345  482799  RISE      13
I__14951/I                                                  LocalMux                       0              9345  482799  RISE       1
I__14951/O                                                  LocalMux                     486              9830  482799  RISE       1
I__14958/I                                                  InMux                          0              9830  482799  RISE       1
I__14958/O                                                  InMux                        382             10213  482799  RISE       1
u_app.u_flash_spi.in_ready_LC_18_18_3/in0                   LogicCell40_SEQ_MODE_0000      0             10213  482799  RISE       1
u_app.u_flash_spi.in_ready_LC_18_18_3/lcout                 LogicCell40_SEQ_MODE_0000    662             10874  482799  RISE      13
I__19322/I                                                  Odrv4                          0             10874  482799  RISE       1
I__19322/O                                                  Odrv4                        517             11391  482799  RISE       1
I__19330/I                                                  LocalMux                       0             11391  482799  RISE       1
I__19330/O                                                  LocalMux                     486             11877  482799  RISE       1
I__19339/I                                                  InMux                          0             11877  482799  RISE       1
I__19339/O                                                  InMux                        382             12260  482799  RISE       1
u_app.u_flash_spi.lfsr_d_0_sqmuxa_1_LC_18_20_6/in3          LogicCell40_SEQ_MODE_0000      0             12260  482799  RISE       1
u_app.u_flash_spi.lfsr_d_0_sqmuxa_1_LC_18_20_6/lcout        LogicCell40_SEQ_MODE_0000    465             12725  482799  RISE      26
I__21193/I                                                  Odrv4                          0             12725  482799  RISE       1
I__21193/O                                                  Odrv4                        517             13242  482799  RISE       1
I__21197/I                                                  Span4Mux_h                     0             13242  482799  RISE       1
I__21197/O                                                  Span4Mux_h                   444             13686  482799  RISE       1
I__21203/I                                                  LocalMux                       0             13686  482799  RISE       1
I__21203/O                                                  LocalMux                     486             14172  482799  RISE       1
I__21212/I                                                  InMux                          0             14172  482799  RISE       1
I__21212/O                                                  InMux                        382             14554  482799  RISE       1
u_app.u_flash_spi.un1_lfsr_d_0_sqmuxa_1_0_LC_18_18_5/in3    LogicCell40_SEQ_MODE_0000      0             14554  482799  RISE       1
u_app.u_flash_spi.un1_lfsr_d_0_sqmuxa_1_0_LC_18_18_5/lcout  LogicCell40_SEQ_MODE_0000    465             15020  482799  RISE       1
I__16261/I                                                  Odrv4                          0             15020  482799  RISE       1
I__16261/O                                                  Odrv4                        517             15536  482799  RISE       1
I__16262/I                                                  Span4Mux_h                     0             15536  482799  RISE       1
I__16262/O                                                  Span4Mux_h                   444             15981  482799  RISE       1
I__16263/I                                                  Span4Mux_h                     0             15981  482799  RISE       1
I__16263/O                                                  Span4Mux_h                   444             16425  482799  RISE       1
I__16264/I                                                  LocalMux                       0             16425  482799  RISE       1
I__16264/O                                                  LocalMux                     486             16911  482799  RISE       1
I__16265/I                                                  InMux                          0             16911  482799  RISE       1
I__16265/O                                                  InMux                        382             17294  482799  RISE       1
u_app.u_flash_spi.state_q_RNI0OE1R_13_LC_23_20_0/in1        LogicCell40_SEQ_MODE_0000      0             17294  482799  RISE       1
u_app.u_flash_spi.state_q_RNI0OE1R_13_LC_23_20_0/lcout      LogicCell40_SEQ_MODE_0000    589             17883  482799  RISE      23
I__18815/I                                                  Odrv4                          0             17883  482799  RISE       1
I__18815/O                                                  Odrv4                        517             18400  482799  RISE       1
I__18825/I                                                  Span4Mux_v                     0             18400  482799  RISE       1
I__18825/O                                                  Span4Mux_v                   517             18917  482799  RISE       1
I__18840/I                                                  Span4Mux_v                     0             18917  482799  RISE       1
I__18840/O                                                  Span4Mux_v                   517             19433  482799  RISE       1
I__18852/I                                                  LocalMux                       0             19433  482799  RISE       1
I__18852/O                                                  LocalMux                     486             19919  482799  RISE       1
I__18861/I                                                  InMux                          0             19919  482799  RISE       1
I__18861/O                                                  InMux                        382             20302  482799  RISE       1
u_app.byte_cnt_q_15_LC_21_21_1/in1                          LogicCell40_SEQ_MODE_1010      0             20302  482799  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__16578/I                                      Odrv12                         0                 0  RISE       1
I__16578/O                                      Odrv12                       724               724  RISE       1
I__16580/I                                      Span12Mux_s8_h                 0               724  RISE       1
I__16580/O                                      Span12Mux_s8_h               507              1230  RISE       1
I__16581/I                                      LocalMux                       0              1230  RISE       1
I__16581/O                                      LocalMux                     486              1716  RISE       1
I__16582/I                                      IoInMux                        0              1716  RISE       1
I__16582/O                                      IoInMux                      382              2098  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2098  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3008  RISE     282
I__21009/I                                      gio2CtrlBuf                    0              3008  RISE       1
I__21009/O                                      gio2CtrlBuf                    0              3008  RISE       1
I__21010/I                                      GlobalMux                      0              3008  RISE       1
I__21010/O                                      GlobalMux                    227              3235  RISE       1
I__21081/I                                      ClkMux                         0              3235  RISE       1
I__21081/O                                      ClkMux                       455              3690  RISE       1
u_app.byte_cnt_q_15_LC_21_21_1/clk              LogicCell40_SEQ_MODE_1010      0              3690  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 93.92 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_11_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/clk
Setup Constraint : 20830p
Path slack       : 10183p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          9159
---------------------------------------   ----- 
End-of-path arrival time (ps)             10637
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__13603/I                                                           GlobalMux                               0                 0  RISE       1
I__13603/O                                                           GlobalMux                             227               227  RISE       1
I__13616/I                                                           ClkMux                                  0               227  RISE       1
I__13616/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_11_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_11_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10183  RISE      11
I__9409/I                                                                            LocalMux                       0              1478  10183  RISE       1
I__9409/O                                                                            LocalMux                     486              1964  10183  RISE       1
I__9414/I                                                                            InMux                          0              1964  10183  RISE       1
I__9414/O                                                                            InMux                        382              2346  10183  RISE       1
I__9423/I                                                                            CascadeMux                     0              2346  10183  RISE       1
I__9423/O                                                                            CascadeMux                     0              2346  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_16_10_4/in2                         LogicCell40_SEQ_MODE_0000      0              2346  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_16_10_4/lcout                       LogicCell40_SEQ_MODE_0000    558              2905  10183  RISE       1
I__7980/I                                                                            LocalMux                       0              2905  10183  RISE       1
I__7980/O                                                                            LocalMux                     486              3391  10183  RISE       1
I__7981/I                                                                            InMux                          0              3391  10183  RISE       1
I__7981/O                                                                            InMux                        382              3773  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_16_10_0/in3                        LogicCell40_SEQ_MODE_0000      0              3773  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_16_10_0/lcout                      LogicCell40_SEQ_MODE_0000    465              4238  10183  RISE       1
I__7977/I                                                                            LocalMux                       0              4238  10183  RISE       1
I__7977/O                                                                            LocalMux                     486              4724  10183  RISE       1
I__7978/I                                                                            InMux                          0              4724  10183  RISE       1
I__7978/O                                                                            InMux                        382              5106  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_10_6/in3         LogicCell40_SEQ_MODE_0000      0              5106  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_10_6/lcout       LogicCell40_SEQ_MODE_0000    465              5572  10183  RISE       2
I__8483/I                                                                            LocalMux                       0              5572  10183  RISE       1
I__8483/O                                                                            LocalMux                     486              6057  10183  RISE       1
I__8485/I                                                                            InMux                          0              6057  10183  RISE       1
I__8485/O                                                                            InMux                        382              6440  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6440  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_10_2/ltout     LogicCell40_SEQ_MODE_0000    403              6843  10183  FALL       1
I__7982/I                                                                            CascadeMux                     0              6843  10183  FALL       1
I__7982/O                                                                            CascadeMux                     0              6843  10183  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_10_3/in2    LogicCell40_SEQ_MODE_0000      0              6843  10183  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_10_3/lcout  LogicCell40_SEQ_MODE_0000    558              7401  10183  RISE       9
I__9482/I                                                                            LocalMux                       0              7401  10183  RISE       1
I__9482/O                                                                            LocalMux                     486              7887  10183  RISE       1
I__9485/I                                                                            InMux                          0              7887  10183  RISE       1
I__9485/O                                                                            InMux                        382              8270  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_10_3/in3         LogicCell40_SEQ_MODE_0000      0              8270  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_10_3/lcout       LogicCell40_SEQ_MODE_0000    465              8735  10183  RISE      10
I__9522/I                                                                            Odrv4                          0              8735  10183  RISE       1
I__9522/O                                                                            Odrv4                        517              9252  10183  RISE       1
I__9526/I                                                                            Span4Mux_v                     0              9252  10183  RISE       1
I__9526/O                                                                            Span4Mux_v                   517              9768  10183  RISE       1
I__9529/I                                                                            LocalMux                       0              9768  10183  RISE       1
I__9529/O                                                                            LocalMux                     486             10254  10183  RISE       1
I__9531/I                                                                            InMux                          0             10254  10183  RISE       1
I__9531/O                                                                            InMux                        382             10637  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/in0                  LogicCell40_SEQ_MODE_1010      0             10637  10183  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__13603/I                                                           GlobalMux                               0                 0  RISE       1
I__13603/O                                                           GlobalMux                             227               227  RISE       1
I__13616/I                                                           ClkMux                                  0               227  RISE       1
I__13616/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_24_8_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_24_8_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_24_8_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2336/I                                   Odrv12                         0              1420  RISE       1
I__2336/O                                   Odrv12                       724              2143  RISE       1
I__2337/I                                   Span12Mux_v                    0              2143  RISE       1
I__2337/O                                   Span12Mux_v                  724              2867  RISE       1
I__2338/I                                   Span12Mux_v                    0              2867  RISE       1
I__2338/O                                   Span12Mux_v                  724              3590  RISE       1
I__2339/I                                   Span12Mux_h                    0              3590  RISE       1
I__2339/O                                   Span12Mux_h                  724              4314  RISE       1
I__2340/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2340/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2341/I                                   LocalMux                       0              4665  RISE       1
I__2341/O                                   LocalMux                     486              5151  RISE       1
I__2342/I                                   IoInMux                        0              5151  RISE       1
I__2342/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__16792/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__16792/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__16793/I                                  GlobalMux                      0              6443  RISE       1
I__16793/O                                  GlobalMux                    227              6671  RISE       1
I__16795/I                                  ClkMux                         0              6671  RISE       1
I__16795/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_24_8_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_24_8_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__16798/I                                   LocalMux                       0              7922  60143  RISE       1
I__16798/O                                   LocalMux                     486              8407  60143  RISE       1
I__16800/I                                   InMux                          0              8407  60143  RISE       1
I__16800/O                                   InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_24_8_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2336/I                                   Odrv12                         0              1420  RISE       1
I__2336/O                                   Odrv12                       724              2143  RISE       1
I__2337/I                                   Span12Mux_v                    0              2143  RISE       1
I__2337/O                                   Span12Mux_v                  724              2867  RISE       1
I__2338/I                                   Span12Mux_v                    0              2867  RISE       1
I__2338/O                                   Span12Mux_v                  724              3590  RISE       1
I__2339/I                                   Span12Mux_h                    0              3590  RISE       1
I__2339/O                                   Span12Mux_h                  724              4314  RISE       1
I__2340/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2340/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2341/I                                   LocalMux                       0              4665  RISE       1
I__2341/O                                   LocalMux                     486              5151  RISE       1
I__2342/I                                   IoInMux                        0              5151  RISE       1
I__2342/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__16792/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__16792/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__16793/I                                  GlobalMux                      0              6443  RISE       1
I__16793/O                                  GlobalMux                    227              6671  RISE       1
I__16795/I                                  ClkMux                         0              6671  RISE       1
I__16795/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_24_8_1/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_11_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/clk
Setup Constraint : 20830p
Path slack       : 10183p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          9159
---------------------------------------   ----- 
End-of-path arrival time (ps)             10637
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__13603/I                                                           GlobalMux                               0                 0  RISE       1
I__13603/O                                                           GlobalMux                             227               227  RISE       1
I__13616/I                                                           ClkMux                                  0               227  RISE       1
I__13616/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_11_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_16_11_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10183  RISE      11
I__9409/I                                                                            LocalMux                       0              1478  10183  RISE       1
I__9409/O                                                                            LocalMux                     486              1964  10183  RISE       1
I__9414/I                                                                            InMux                          0              1964  10183  RISE       1
I__9414/O                                                                            InMux                        382              2346  10183  RISE       1
I__9423/I                                                                            CascadeMux                     0              2346  10183  RISE       1
I__9423/O                                                                            CascadeMux                     0              2346  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_16_10_4/in2                         LogicCell40_SEQ_MODE_0000      0              2346  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_16_10_4/lcout                       LogicCell40_SEQ_MODE_0000    558              2905  10183  RISE       1
I__7980/I                                                                            LocalMux                       0              2905  10183  RISE       1
I__7980/O                                                                            LocalMux                     486              3391  10183  RISE       1
I__7981/I                                                                            InMux                          0              3391  10183  RISE       1
I__7981/O                                                                            InMux                        382              3773  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_16_10_0/in3                        LogicCell40_SEQ_MODE_0000      0              3773  10183  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_16_10_0/lcout                      LogicCell40_SEQ_MODE_0000    465              4238  10183  RISE       1
I__7977/I                                                                            LocalMux                       0              4238  10183  RISE       1
I__7977/O                                                                            LocalMux                     486              4724  10183  RISE       1
I__7978/I                                                                            InMux                          0              4724  10183  RISE       1
I__7978/O                                                                            InMux                        382              5106  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_10_6/in3         LogicCell40_SEQ_MODE_0000      0              5106  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_10_6/lcout       LogicCell40_SEQ_MODE_0000    465              5572  10183  RISE       2
I__8483/I                                                                            LocalMux                       0              5572  10183  RISE       1
I__8483/O                                                                            LocalMux                     486              6057  10183  RISE       1
I__8485/I                                                                            InMux                          0              6057  10183  RISE       1
I__8485/O                                                                            InMux                        382              6440  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_10_2/in3       LogicCell40_SEQ_MODE_0000      0              6440  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_10_2/ltout     LogicCell40_SEQ_MODE_0000    403              6843  10183  FALL       1
I__7982/I                                                                            CascadeMux                     0              6843  10183  FALL       1
I__7982/O                                                                            CascadeMux                     0              6843  10183  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_10_3/in2    LogicCell40_SEQ_MODE_0000      0              6843  10183  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_10_3/lcout  LogicCell40_SEQ_MODE_0000    558              7401  10183  RISE       9
I__9482/I                                                                            LocalMux                       0              7401  10183  RISE       1
I__9482/O                                                                            LocalMux                     486              7887  10183  RISE       1
I__9485/I                                                                            InMux                          0              7887  10183  RISE       1
I__9485/O                                                                            InMux                        382              8270  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_10_3/in3         LogicCell40_SEQ_MODE_0000      0              8270  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_17_10_3/lcout       LogicCell40_SEQ_MODE_0000    465              8735  10183  RISE      10
I__9522/I                                                                            Odrv4                          0              8735  10183  RISE       1
I__9522/O                                                                            Odrv4                        517              9252  10183  RISE       1
I__9526/I                                                                            Span4Mux_v                     0              9252  10183  RISE       1
I__9526/O                                                                            Span4Mux_v                   517              9768  10183  RISE       1
I__9529/I                                                                            LocalMux                       0              9768  10183  RISE       1
I__9529/O                                                                            LocalMux                     486             10254  10183  RISE       1
I__9531/I                                                                            InMux                          0             10254  10183  RISE       1
I__9531/O                                                                            InMux                        382             10637  10183  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/in0                  LogicCell40_SEQ_MODE_1010      0             10637  10183  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__13603/I                                                           GlobalMux                               0                 0  RISE       1
I__13603/O                                                           GlobalMux                             227               227  RISE       1
I__13616/I                                                           ClkMux                                  0               227  RISE       1
I__13616/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_0_LC_16_11_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_7_LC_17_17_3/lcout
Path End         : u_app.byte_cnt_q_15_LC_21_21_1/in1
Capture Clock    : u_app.byte_cnt_q_15_LC_21_21_1/clk
Setup Constraint : 500000p
Path slack       : 482799p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3690
- Setup Time                                 -589
----------------------------------------   ------ 
End-of-path required time (ps)             503101

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3690
+ Clock To Q                                796
+ Data Path Delay                         15816
---------------------------------------   ----- 
End-of-path arrival time (ps)             20302
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__16578/I                                      Odrv12                         0                 0  RISE       1
I__16578/O                                      Odrv12                       724               724  RISE       1
I__16580/I                                      Span12Mux_s8_h                 0               724  RISE       1
I__16580/O                                      Span12Mux_s8_h               507              1230  RISE       1
I__16581/I                                      LocalMux                       0              1230  RISE       1
I__16581/O                                      LocalMux                     486              1716  RISE       1
I__16582/I                                      IoInMux                        0              1716  RISE       1
I__16582/O                                      IoInMux                      382              2098  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2098  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3008  RISE     282
I__21009/I                                      gio2CtrlBuf                    0              3008  RISE       1
I__21009/O                                      gio2CtrlBuf                    0              3008  RISE       1
I__21010/I                                      GlobalMux                      0              3008  RISE       1
I__21010/O                                      GlobalMux                    227              3235  RISE       1
I__21074/I                                      ClkMux                         0              3235  RISE       1
I__21074/O                                      ClkMux                       455              3690  RISE       1
u_app.wait_cnt_q_7_LC_17_17_3/clk               LogicCell40_SEQ_MODE_1010      0              3690  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_7_LC_17_17_3/lcout                         LogicCell40_SEQ_MODE_1010    796              4486  482799  RISE       2
I__9885/I                                                   Odrv4                          0              4486  482799  RISE       1
I__9885/O                                                   Odrv4                        517              5003  482799  RISE       1
I__9886/I                                                   LocalMux                       0              5003  482799  RISE       1
I__9886/O                                                   LocalMux                     486              5489  482799  RISE       1
I__9888/I                                                   InMux                          0              5489  482799  RISE       1
I__9888/O                                                   InMux                        382              5871  482799  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_17_18_3/in1                   LogicCell40_SEQ_MODE_0000      0              5871  482799  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_17_18_3/lcout                 LogicCell40_SEQ_MODE_0000    589              6461  482799  RISE       1
I__9881/I                                                   Odrv12                         0              6461  482799  RISE       1
I__9881/O                                                   Odrv12                       724              7184  482799  RISE       1
I__9882/I                                                   Sp12to4                        0              7184  482799  RISE       1
I__9882/O                                                   Sp12to4                      631              7815  482799  RISE       1
I__9883/I                                                   LocalMux                       0              7815  482799  RISE       1
I__9883/O                                                   LocalMux                     486              8301  482799  RISE       1
I__9884/I                                                   InMux                          0              8301  482799  RISE       1
I__9884/O                                                   InMux                        382              8683  482799  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_17_18_1/in0                  LogicCell40_SEQ_MODE_0000      0              8683  482799  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_17_18_1/lcout                LogicCell40_SEQ_MODE_0000    662              9345  482799  RISE      13
I__14951/I                                                  LocalMux                       0              9345  482799  RISE       1
I__14951/O                                                  LocalMux                     486              9830  482799  RISE       1
I__14958/I                                                  InMux                          0              9830  482799  RISE       1
I__14958/O                                                  InMux                        382             10213  482799  RISE       1
u_app.u_flash_spi.in_ready_LC_18_18_3/in0                   LogicCell40_SEQ_MODE_0000      0             10213  482799  RISE       1
u_app.u_flash_spi.in_ready_LC_18_18_3/lcout                 LogicCell40_SEQ_MODE_0000    662             10874  482799  RISE      13
I__19322/I                                                  Odrv4                          0             10874  482799  RISE       1
I__19322/O                                                  Odrv4                        517             11391  482799  RISE       1
I__19330/I                                                  LocalMux                       0             11391  482799  RISE       1
I__19330/O                                                  LocalMux                     486             11877  482799  RISE       1
I__19339/I                                                  InMux                          0             11877  482799  RISE       1
I__19339/O                                                  InMux                        382             12260  482799  RISE       1
u_app.u_flash_spi.lfsr_d_0_sqmuxa_1_LC_18_20_6/in3          LogicCell40_SEQ_MODE_0000      0             12260  482799  RISE       1
u_app.u_flash_spi.lfsr_d_0_sqmuxa_1_LC_18_20_6/lcout        LogicCell40_SEQ_MODE_0000    465             12725  482799  RISE      26
I__21193/I                                                  Odrv4                          0             12725  482799  RISE       1
I__21193/O                                                  Odrv4                        517             13242  482799  RISE       1
I__21197/I                                                  Span4Mux_h                     0             13242  482799  RISE       1
I__21197/O                                                  Span4Mux_h                   444             13686  482799  RISE       1
I__21203/I                                                  LocalMux                       0             13686  482799  RISE       1
I__21203/O                                                  LocalMux                     486             14172  482799  RISE       1
I__21212/I                                                  InMux                          0             14172  482799  RISE       1
I__21212/O                                                  InMux                        382             14554  482799  RISE       1
u_app.u_flash_spi.un1_lfsr_d_0_sqmuxa_1_0_LC_18_18_5/in3    LogicCell40_SEQ_MODE_0000      0             14554  482799  RISE       1
u_app.u_flash_spi.un1_lfsr_d_0_sqmuxa_1_0_LC_18_18_5/lcout  LogicCell40_SEQ_MODE_0000    465             15020  482799  RISE       1
I__16261/I                                                  Odrv4                          0             15020  482799  RISE       1
I__16261/O                                                  Odrv4                        517             15536  482799  RISE       1
I__16262/I                                                  Span4Mux_h                     0             15536  482799  RISE       1
I__16262/O                                                  Span4Mux_h                   444             15981  482799  RISE       1
I__16263/I                                                  Span4Mux_h                     0             15981  482799  RISE       1
I__16263/O                                                  Span4Mux_h                   444             16425  482799  RISE       1
I__16264/I                                                  LocalMux                       0             16425  482799  RISE       1
I__16264/O                                                  LocalMux                     486             16911  482799  RISE       1
I__16265/I                                                  InMux                          0             16911  482799  RISE       1
I__16265/O                                                  InMux                        382             17294  482799  RISE       1
u_app.u_flash_spi.state_q_RNI0OE1R_13_LC_23_20_0/in1        LogicCell40_SEQ_MODE_0000      0             17294  482799  RISE       1
u_app.u_flash_spi.state_q_RNI0OE1R_13_LC_23_20_0/lcout      LogicCell40_SEQ_MODE_0000    589             17883  482799  RISE      23
I__18815/I                                                  Odrv4                          0             17883  482799  RISE       1
I__18815/O                                                  Odrv4                        517             18400  482799  RISE       1
I__18825/I                                                  Span4Mux_v                     0             18400  482799  RISE       1
I__18825/O                                                  Span4Mux_v                   517             18917  482799  RISE       1
I__18840/I                                                  Span4Mux_v                     0             18917  482799  RISE       1
I__18840/O                                                  Span4Mux_v                   517             19433  482799  RISE       1
I__18852/I                                                  LocalMux                       0             19433  482799  RISE       1
I__18852/O                                                  LocalMux                     486             19919  482799  RISE       1
I__18861/I                                                  InMux                          0             19919  482799  RISE       1
I__18861/O                                                  InMux                        382             20302  482799  RISE       1
u_app.byte_cnt_q_15_LC_21_21_1/in1                          LogicCell40_SEQ_MODE_1010      0             20302  482799  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__16578/I                                      Odrv12                         0                 0  RISE       1
I__16578/O                                      Odrv12                       724               724  RISE       1
I__16580/I                                      Span12Mux_s8_h                 0               724  RISE       1
I__16580/O                                      Span12Mux_s8_h               507              1230  RISE       1
I__16581/I                                      LocalMux                       0              1230  RISE       1
I__16581/O                                      LocalMux                     486              1716  RISE       1
I__16582/I                                      IoInMux                        0              1716  RISE       1
I__16582/O                                      IoInMux                      382              2098  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2098  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3008  RISE     282
I__21009/I                                      gio2CtrlBuf                    0              3008  RISE       1
I__21009/O                                      gio2CtrlBuf                    0              3008  RISE       1
I__21010/I                                      GlobalMux                      0              3008  RISE       1
I__21010/O                                      GlobalMux                    227              3235  RISE       1
I__21081/I                                      ClkMux                         0              3235  RISE       1
I__21081/O                                      ClkMux                       455              3690  RISE       1
u_app.byte_cnt_q_15_LC_21_21_1/clk              LogicCell40_SEQ_MODE_1010      0              3690  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference   : clk_app:R
Setup Time        : 2011


Data Path Delay                5298
+ Setup Time                    403
- Capture Clock Path Delay    -3690
---------------------------- ------
Setup to Clock                 2011

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__15110/I                                          Odrv12                     0      1670               RISE  1       
I__15110/O                                          Odrv12                     724    2393               RISE  1       
I__15111/I                                          Sp12to4                    0      2393               RISE  1       
I__15111/O                                          Sp12to4                    631    3024               RISE  1       
I__15112/I                                          Span4Mux_h                 0      3024               RISE  1       
I__15112/O                                          Span4Mux_h                 444    3468               RISE  1       
I__15113/I                                          Span4Mux_h                 0      3468               RISE  1       
I__15113/O                                          Span4Mux_h                 444    3913               RISE  1       
I__15114/I                                          Span4Mux_v                 0      3913               RISE  1       
I__15114/O                                          Span4Mux_v                 517    4430               RISE  1       
I__15115/I                                          LocalMux                   0      4430               RISE  1       
I__15115/O                                          LocalMux                   486    4915               RISE  1       
I__15116/I                                          InMux                      0      4915               RISE  1       
I__15116/O                                          InMux                      382    5298               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_14_4/in3  LogicCell40_SEQ_MODE_1010  0      5298               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                          Odrv12                     0      0                  RISE  1       
I__16578/O                                          Odrv12                     724    724                RISE  1       
I__16580/I                                          Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                          Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                          LocalMux                   0      1230               RISE  1       
I__16581/O                                          LocalMux                   486    1716               RISE  1       
I__16582/I                                          IoInMux                    0      1716               RISE  1       
I__16582/O                                          IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3008               RISE  282     
I__21009/I                                          gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                          gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                          GlobalMux                  0      3008               RISE  1       
I__21010/O                                          GlobalMux                  227    3235               RISE  1       
I__21032/I                                          ClkMux                     0      3235               RISE  1       
I__21032/O                                          ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_14_4/clk  LogicCell40_SEQ_MODE_1010  0      3690               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4771


Data Path Delay                5050
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4771

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5604/I                                       Odrv4                      0      1670               RISE  1       
I__5604/O                                       Odrv4                      517    2186               RISE  1       
I__5605/I                                       Span4Mux_v                 0      2186               RISE  1       
I__5605/O                                       Span4Mux_v                 517    2703               RISE  1       
I__5606/I                                       Span4Mux_v                 0      2703               RISE  1       
I__5606/O                                       Span4Mux_v                 517    3220               RISE  1       
I__5607/I                                       Span4Mux_v                 0      3220               RISE  1       
I__5607/O                                       Span4Mux_v                 517    3737               RISE  1       
I__5608/I                                       Span4Mux_h                 0      3737               RISE  1       
I__5608/O                                       Span4Mux_h                 444    4182               RISE  1       
I__5609/I                                       LocalMux                   0      4182               RISE  1       
I__5609/O                                       LocalMux                   486    4667               RISE  1       
I__5610/I                                       InMux                      0      4667               RISE  1       
I__5610/O                                       InMux                      382    5050               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/in3  LogicCell40_SEQ_MODE_1010  0      5050               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                      GlobalMux                           0      0                  RISE  1       
I__13603/O                                      GlobalMux                           227    227                RISE  1       
I__13673/I                                      ClkMux                              0      227                RISE  1       
I__13673/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2983


Data Path Delay                3262
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2983

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__2870/I                                      Odrv12                     0      1670               RISE  1       
I__2870/O                                      Odrv12                     724    2393               RISE  1       
I__2871/I                                      LocalMux                   0      2393               RISE  1       
I__2871/O                                      LocalMux                   486    2879               RISE  1       
I__2872/I                                      InMux                      0      2879               RISE  1       
I__2872/O                                      InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_4/in3  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                     GlobalMux                           0      0                  RISE  1       
I__13603/O                                     GlobalMux                           227    227                RISE  1       
I__13733/I                                     ClkMux                              0      227                RISE  1       
I__13733/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13569


Launch Clock Path Delay        3690
+ Clock To Q Delay              796
+ Data Path Delay              9083
---------------------------- ------
Clock To Out Delay            13569

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                      Odrv12                     0      0                  RISE  1       
I__16578/O                                      Odrv12                     724    724                RISE  1       
I__16580/I                                      Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                      Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                      LocalMux                   0      1230               RISE  1       
I__16581/O                                      LocalMux                   486    1716               RISE  1       
I__16582/I                                      IoInMux                    0      1716               RISE  1       
I__16582/O                                      IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    3008               RISE  282     
I__21009/I                                      gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                      gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                      GlobalMux                  0      3008               RISE  1       
I__21010/O                                      GlobalMux                  227    3235               RISE  1       
I__21110/I                                      ClkMux                     0      3235               RISE  1       
I__21110/O                                      ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_4/clk     LogicCell40_SEQ_MODE_1010  0      3690               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_4/lcout  LogicCell40_SEQ_MODE_1010  796    4486               FALL  5       
I__14865/I                                     Odrv4                      0      4486               FALL  1       
I__14865/O                                     Odrv4                      548    5034               FALL  1       
I__14869/I                                     Span4Mux_h                 0      5034               FALL  1       
I__14869/O                                     Span4Mux_h                 465    5499               FALL  1       
I__14872/I                                     Span4Mux_h                 0      5499               FALL  1       
I__14872/O                                     Span4Mux_h                 465    5964               FALL  1       
I__14875/I                                     Span4Mux_v                 0      5964               FALL  1       
I__14875/O                                     Span4Mux_v                 548    6512               FALL  1       
I__14877/I                                     Span4Mux_s3_v              0      6512               FALL  1       
I__14877/O                                     Span4Mux_s3_v              496    7008               FALL  1       
I__14878/I                                     LocalMux                   0      7008               FALL  1       
I__14878/O                                     LocalMux                   455    7463               FALL  1       
I__14879/I                                     IoInMux                    0      7463               FALL  1       
I__14879/O                                     IoInMux                    320    7784               FALL  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      7784               FALL  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     3297   11081              FALL  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      11081              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2488   13569              FALL  1       
sck                                            demo                       0      13569              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14468


Launch Clock Path Delay        3690
+ Clock To Q Delay              796
+ Data Path Delay              9982
---------------------------- ------
Clock To Out Delay            14468

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                          Odrv12                     0      0                  RISE  1       
I__16578/O                                          Odrv12                     724    724                RISE  1       
I__16580/I                                          Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                          Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                          LocalMux                   0      1230               RISE  1       
I__16581/O                                          LocalMux                   486    1716               RISE  1       
I__16582/I                                          IoInMux                    0      1716               RISE  1       
I__16582/O                                          IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3008               RISE  282     
I__21009/I                                          gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                          gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                          GlobalMux                  0      3008               RISE  1       
I__21010/O                                          GlobalMux                  227    3235               RISE  1       
I__21031/I                                          ClkMux                     0      3235               RISE  1       
I__21031/O                                          ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_15_6/clk  LogicCell40_SEQ_MODE_1010  0      3690               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_15_6/lcout  LogicCell40_SEQ_MODE_1010  796    4486               FALL  1       
I__13400/I                                            Odrv12                     0      4486               FALL  1       
I__13400/O                                            Odrv12                     796    5282               FALL  1       
I__13401/I                                            Span12Mux_v                0      5282               FALL  1       
I__13401/O                                            Span12Mux_v                796    6078               FALL  1       
I__13402/I                                            Span12Mux_h                0      6078               FALL  1       
I__13402/O                                            Span12Mux_h                796    6874               FALL  1       
I__13403/I                                            Sp12to4                    0      6874               FALL  1       
I__13403/O                                            Sp12to4                    662    7536               FALL  1       
I__13404/I                                            Span4Mux_s2_v              0      7536               FALL  1       
I__13404/O                                            Span4Mux_s2_v              372    7908               FALL  1       
I__13405/I                                            LocalMux                   0      7908               FALL  1       
I__13405/O                                            LocalMux                   455    8363               FALL  1       
I__13406/I                                            IoInMux                    0      8363               FALL  1       
I__13406/O                                            IoInMux                    320    8683               FALL  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      8683               FALL  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     3297   11980              FALL  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      11980              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2488   14468              FALL  1       
sdo                                                   demo                       0      14468              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12267


Launch Clock Path Delay        3690
+ Clock To Q Delay              796
+ Data Path Delay              7781
---------------------------- ------
Clock To Out Delay            12267

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                              Odrv12                     0      0                  RISE  1       
I__16578/O                                              Odrv12                     724    724                RISE  1       
I__16580/I                                              Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                              Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                              LocalMux                   0      1230               RISE  1       
I__16581/O                                              LocalMux                   486    1716               RISE  1       
I__16582/I                                              IoInMux                    0      1716               RISE  1       
I__16582/O                                              IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    3008               RISE  282     
I__21009/I                                              gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                              gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                              GlobalMux                  0      3008               RISE  1       
I__21010/O                                              GlobalMux                  227    3235               RISE  1       
I__21120/I                                              ClkMux                     0      3235               RISE  1       
I__21120/O                                              ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_6/clk  LogicCell40_SEQ_MODE_1011  0      3690               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_6/lcout  LogicCell40_SEQ_MODE_1011  796    4486               FALL  1       
I__12691/I                                                Odrv12                     0      4486               FALL  1       
I__12691/O                                                Odrv12                     796    5282               FALL  1       
I__12692/I                                                Span12Mux_s6_v             0      5282               FALL  1       
I__12692/O                                                Span12Mux_s6_v             424    5706               FALL  1       
I__12693/I                                                LocalMux                   0      5706               FALL  1       
I__12693/O                                                LocalMux                   455    6161               FALL  1       
I__12694/I                                                IoInMux                    0      6161               FALL  1       
I__12694/O                                                IoInMux                    320    6481               FALL  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      6481               FALL  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     3297   9779               FALL  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      9779               FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12267              FALL  1       
ss                                                        demo                       0      12267              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12794


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11316
---------------------------- ------
Clock To Out Delay            12794

Launch Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                      GlobalMux                           0      0                  RISE  1       
I__13603/O                                      GlobalMux                           227    227                RISE  1       
I__13643/I                                      ClkMux                              0      227                RISE  1       
I__13643/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_13_13_7/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_13_13_7/lcout            LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__11396/I                                                  Odrv4                      0      1478               RISE  1       
I__11396/O                                                  Odrv4                      517    1995               RISE  1       
I__11398/I                                                  Span4Mux_h                 0      1995               RISE  1       
I__11398/O                                                  Span4Mux_h                 444    2440               RISE  1       
I__11400/I                                                  Span4Mux_v                 0      2440               RISE  1       
I__11400/O                                                  Span4Mux_v                 517    2956               RISE  1       
I__11402/I                                                  LocalMux                   0      2956               RISE  1       
I__11402/O                                                  LocalMux                   486    3442               RISE  1       
I__11404/I                                                  InMux                      0      3442               RISE  1       
I__11404/O                                                  InMux                      382    3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_9_18_7/in0    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_9_18_7/lcout  LogicCell40_SEQ_MODE_0000  662    4486               RISE  1       
I__2763/I                                                   Odrv12                     0      4486               RISE  1       
I__2763/O                                                   Odrv12                     724    5210               RISE  1       
I__2764/I                                                   Span12Mux_v                0      5210               RISE  1       
I__2764/O                                                   Span12Mux_v                724    5933               RISE  1       
I__2765/I                                                   Span12Mux_s2_v             0      5933               RISE  1       
I__2765/O                                                   Span12Mux_s2_v             207    6140               RISE  1       
I__2766/I                                                   LocalMux                   0      6140               RISE  1       
I__2766/O                                                   LocalMux                   486    6626               RISE  1       
I__2767/I                                                   IoInMux                    0      6626               RISE  1       
I__2767/O                                                   IoInMux                    382    7008               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      7008               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   10306              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      10306              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   12794              FALL  1       
usb_n:out                                                   demo                       0      12794              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12391


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10913
---------------------------- ------
Clock To Out Delay            12391

Launch Clock Path
pin name                                          model name                          delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                        GlobalMux                           0      0                  RISE  1       
I__13603/O                                        GlobalMux                           227    227                RISE  1       
I__13653/I                                        ClkMux                              0      227                RISE  1       
I__13653/O                                        ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_0_LC_10_12_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_q_0_LC_10_12_0/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__11379/I                                                Odrv4                      0      1478               RISE  1       
I__11379/O                                                Odrv4                      517    1995               RISE  1       
I__11382/I                                                Span4Mux_v                 0      1995               RISE  1       
I__11382/O                                                Span4Mux_v                 517    2512               RISE  1       
I__11385/I                                                Span4Mux_h                 0      2512               RISE  1       
I__11385/O                                                Span4Mux_h                 444    2956               RISE  1       
I__11388/I                                                LocalMux                   0      2956               RISE  1       
I__11388/O                                                LocalMux                   486    3442               RISE  1       
I__11392/I                                                InMux                      0      3442               RISE  1       
I__11392/O                                                InMux                      382    3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_18_6/in0    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_18_6/lcout  LogicCell40_SEQ_MODE_0000  662    4486               RISE  1       
I__2768/I                                                 Odrv12                     0      4486               RISE  1       
I__2768/O                                                 Odrv12                     724    5210               RISE  1       
I__2769/I                                                 Span12Mux_s8_v             0      5210               RISE  1       
I__2769/O                                                 Span12Mux_s8_v             527    5737               RISE  1       
I__2770/I                                                 LocalMux                   0      5737               RISE  1       
I__2770/O                                                 LocalMux                   486    6223               RISE  1       
I__2771/I                                                 IoInMux                    0      6223               RISE  1       
I__2771/O                                                 IoInMux                    382    6605               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6605               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9903               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9903               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12391              FALL  1       
usb_p:out                                                 demo                       0      12391              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference   : clk_app:R
Hold Time         : -1163


Capture Clock Path Delay       3690
+ Hold  Time                      0
- Data Path Delay             -4853
---------------------------- ------
Hold Time                     -1163

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__15110/I                                          Odrv12                     0      1142               FALL  1       
I__15110/O                                          Odrv12                     796    1938               FALL  1       
I__15111/I                                          Sp12to4                    0      1938               FALL  1       
I__15111/O                                          Sp12to4                    662    2600               FALL  1       
I__15112/I                                          Span4Mux_h                 0      2600               FALL  1       
I__15112/O                                          Span4Mux_h                 465    3065               FALL  1       
I__15113/I                                          Span4Mux_h                 0      3065               FALL  1       
I__15113/O                                          Span4Mux_h                 465    3530               FALL  1       
I__15114/I                                          Span4Mux_v                 0      3530               FALL  1       
I__15114/O                                          Span4Mux_v                 548    4078               FALL  1       
I__15115/I                                          LocalMux                   0      4078               FALL  1       
I__15115/O                                          LocalMux                   455    4533               FALL  1       
I__15116/I                                          InMux                      0      4533               FALL  1       
I__15116/O                                          InMux                      320    4853               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_14_4/in3  LogicCell40_SEQ_MODE_1010  0      4853               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                          Odrv12                     0      0                  RISE  1       
I__16578/O                                          Odrv12                     724    724                RISE  1       
I__16580/I                                          Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                          Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                          LocalMux                   0      1230               RISE  1       
I__16581/O                                          LocalMux                   486    1716               RISE  1       
I__16582/I                                          IoInMux                    0      1716               RISE  1       
I__16582/O                                          IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3008               RISE  282     
I__21009/I                                          gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                          gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                          GlobalMux                  0      3008               RISE  1       
I__21010/O                                          GlobalMux                  227    3235               RISE  1       
I__21032/I                                          ClkMux                     0      3235               RISE  1       
I__21032/O                                          ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_22_14_4/clk  LogicCell40_SEQ_MODE_1010  0      3690               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3892


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4574
---------------------------- ------
Hold Time                     -3892

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5604/I                                       Odrv4                      0      1142               FALL  1       
I__5604/O                                       Odrv4                      548    1690               FALL  1       
I__5605/I                                       Span4Mux_v                 0      1690               FALL  1       
I__5605/O                                       Span4Mux_v                 548    2238               FALL  1       
I__5606/I                                       Span4Mux_v                 0      2238               FALL  1       
I__5606/O                                       Span4Mux_v                 548    2786               FALL  1       
I__5607/I                                       Span4Mux_v                 0      2786               FALL  1       
I__5607/O                                       Span4Mux_v                 548    3334               FALL  1       
I__5608/I                                       Span4Mux_h                 0      3334               FALL  1       
I__5608/O                                       Span4Mux_h                 465    3799               FALL  1       
I__5609/I                                       LocalMux                   0      3799               FALL  1       
I__5609/O                                       LocalMux                   455    4254               FALL  1       
I__5610/I                                       InMux                      0      4254               FALL  1       
I__5610/O                                       InMux                      320    4574               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/in3  LogicCell40_SEQ_MODE_1010  0      4574               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                      GlobalMux                           0      0                  RISE  1       
I__13603/O                                      GlobalMux                           227    227                RISE  1       
I__13673/I                                      ClkMux                              0      227                RISE  1       
I__13673/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2031


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                     -2031

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__2870/I                                      Odrv12                     0      1142               FALL  1       
I__2870/O                                      Odrv12                     796    1938               FALL  1       
I__2871/I                                      LocalMux                   0      1938               FALL  1       
I__2871/O                                      LocalMux                   455    2393               FALL  1       
I__2872/I                                      InMux                      0      2393               FALL  1       
I__2872/O                                      InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_4/in3  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                     GlobalMux                           0      0                  RISE  1       
I__13603/O                                     GlobalMux                           227    227                RISE  1       
I__13733/I                                     ClkMux                              0      227                RISE  1       
I__13733/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13013


Launch Clock Path Delay        3690
+ Clock To Q Delay              796
+ Data Path Delay              8527
---------------------------- ------
Clock To Out Delay            13013

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                      Odrv12                     0      0                  RISE  1       
I__16578/O                                      Odrv12                     724    724                RISE  1       
I__16580/I                                      Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                      Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                      LocalMux                   0      1230               RISE  1       
I__16581/O                                      LocalMux                   486    1716               RISE  1       
I__16582/I                                      IoInMux                    0      1716               RISE  1       
I__16582/O                                      IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    3008               RISE  282     
I__21009/I                                      gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                      gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                      GlobalMux                  0      3008               RISE  1       
I__21010/O                                      GlobalMux                  227    3235               RISE  1       
I__21110/I                                      ClkMux                     0      3235               RISE  1       
I__21110/O                                      ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_4/clk     LogicCell40_SEQ_MODE_1010  0      3690               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_4/lcout  LogicCell40_SEQ_MODE_1010  796    4486               RISE  5       
I__14865/I                                     Odrv4                      0      4486               RISE  1       
I__14865/O                                     Odrv4                      517    5003               RISE  1       
I__14869/I                                     Span4Mux_h                 0      5003               RISE  1       
I__14869/O                                     Span4Mux_h                 444    5448               RISE  1       
I__14872/I                                     Span4Mux_h                 0      5448               RISE  1       
I__14872/O                                     Span4Mux_h                 444    5892               RISE  1       
I__14875/I                                     Span4Mux_v                 0      5892               RISE  1       
I__14875/O                                     Span4Mux_v                 517    6409               RISE  1       
I__14877/I                                     Span4Mux_s3_v              0      6409               RISE  1       
I__14877/O                                     Span4Mux_s3_v              465    6874               RISE  1       
I__14878/I                                     LocalMux                   0      6874               RISE  1       
I__14878/O                                     LocalMux                   486    7360               RISE  1       
I__14879/I                                     IoInMux                    0      7360               RISE  1       
I__14879/O                                     IoInMux                    382    7742               RISE  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      7742               RISE  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     2956   10699              RISE  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      10699              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2314   13013              RISE  1       
sck                                            demo                       0      13013              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13798


Launch Clock Path Delay        3690
+ Clock To Q Delay              796
+ Data Path Delay              9312
---------------------------- ------
Clock To Out Delay            13798

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout         LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                          Odrv12                     0      0                  RISE  1       
I__16578/O                                          Odrv12                     724    724                RISE  1       
I__16580/I                                          Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                          Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                          LocalMux                   0      1230               RISE  1       
I__16581/O                                          LocalMux                   486    1716               RISE  1       
I__16582/I                                          IoInMux                    0      1716               RISE  1       
I__16582/O                                          IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3008               RISE  282     
I__21009/I                                          gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                          gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                          GlobalMux                  0      3008               RISE  1       
I__21010/O                                          GlobalMux                  227    3235               RISE  1       
I__21031/I                                          ClkMux                     0      3235               RISE  1       
I__21031/O                                          ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_15_6/clk  LogicCell40_SEQ_MODE_1010  0      3690               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_21_15_6/lcout  LogicCell40_SEQ_MODE_1010  796    4486               RISE  1       
I__13400/I                                            Odrv12                     0      4486               RISE  1       
I__13400/O                                            Odrv12                     724    5210               RISE  1       
I__13401/I                                            Span12Mux_v                0      5210               RISE  1       
I__13401/O                                            Span12Mux_v                724    5933               RISE  1       
I__13402/I                                            Span12Mux_h                0      5933               RISE  1       
I__13402/O                                            Span12Mux_h                724    6657               RISE  1       
I__13403/I                                            Sp12to4                    0      6657               RISE  1       
I__13403/O                                            Sp12to4                    631    7288               RISE  1       
I__13404/I                                            Span4Mux_s2_v              0      7288               RISE  1       
I__13404/O                                            Span4Mux_s2_v              372    7660               RISE  1       
I__13405/I                                            LocalMux                   0      7660               RISE  1       
I__13405/O                                            LocalMux                   486    8145               RISE  1       
I__13406/I                                            IoInMux                    0      8145               RISE  1       
I__13406/O                                            IoInMux                    382    8528               RISE  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      8528               RISE  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2956   11484              RISE  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      11484              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2314   13798              RISE  1       
sdo                                                   demo                       0      13798              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 11731


Launch Clock Path Delay        3690
+ Clock To Q Delay              796
+ Data Path Delay              7245
---------------------------- ------
Clock To Out Delay            11731

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_24_8_0/lcout             LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__16578/I                                              Odrv12                     0      0                  RISE  1       
I__16578/O                                              Odrv12                     724    724                RISE  1       
I__16580/I                                              Span12Mux_s8_h             0      724                RISE  1       
I__16580/O                                              Span12Mux_s8_h             507    1230               RISE  1       
I__16581/I                                              LocalMux                   0      1230               RISE  1       
I__16581/O                                              LocalMux                   486    1716               RISE  1       
I__16582/I                                              IoInMux                    0      1716               RISE  1       
I__16582/O                                              IoInMux                    382    2098               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      2098               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    3008               RISE  282     
I__21009/I                                              gio2CtrlBuf                0      3008               RISE  1       
I__21009/O                                              gio2CtrlBuf                0      3008               RISE  1       
I__21010/I                                              GlobalMux                  0      3008               RISE  1       
I__21010/O                                              GlobalMux                  227    3235               RISE  1       
I__21120/I                                              ClkMux                     0      3235               RISE  1       
I__21120/O                                              ClkMux                     455    3690               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_6/clk  LogicCell40_SEQ_MODE_1011  0      3690               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_7_6/lcout  LogicCell40_SEQ_MODE_1011  796    4486               RISE  1       
I__12691/I                                                Odrv12                     0      4486               RISE  1       
I__12691/O                                                Odrv12                     724    5210               RISE  1       
I__12692/I                                                Span12Mux_s6_v             0      5210               RISE  1       
I__12692/O                                                Span12Mux_s6_v             382    5592               RISE  1       
I__12693/I                                                LocalMux                   0      5592               RISE  1       
I__12693/O                                                LocalMux                   486    6078               RISE  1       
I__12694/I                                                IoInMux                    0      6078               RISE  1       
I__12694/O                                                IoInMux                    382    6461               RISE  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      6461               RISE  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2956   9417               RISE  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      9417               RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2314   11731              RISE  1       
ss                                                        demo                       0      11731              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10649


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9171
---------------------------- ------
Clock To Out Delay            10649

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                           GlobalMux                           0      0                  RISE  1       
I__13603/O                                           GlobalMux                           227    227                RISE  1       
I__13663/I                                           ClkMux                              0      227                RISE  1       
I__13663/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_12_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_12_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__2980/I                                                        LocalMux                   0      1478               FALL  1       
I__2980/O                                                        LocalMux                   455    1933               FALL  1       
I__2984/I                                                        InMux                      0      1933               FALL  1       
I__2984/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_10_12_1/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_10_12_1/lcout   LogicCell40_SEQ_MODE_0000  465    2719               RISE  8       
I__7554/I                                                        Odrv12                     0      2719               RISE  1       
I__7554/O                                                        Odrv12                     724    3442               RISE  1       
I__7559/I                                                        Span12Mux_v                0      3442               RISE  1       
I__7559/O                                                        Span12Mux_v                724    4166               RISE  1       
I__7565/I                                                        Span12Mux_h                0      4166               RISE  1       
I__7565/O                                                        Span12Mux_h                724    4889               RISE  1       
I__7571/I                                                        LocalMux                   0      4889               RISE  1       
I__7571/O                                                        LocalMux                   486    5375               RISE  1       
I__7576/I                                                        InMux                      0      5375               RISE  1       
I__7576/O                                                        InMux                      382    5758               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_24_2/in1    LogicCell40_SEQ_MODE_0000  0      5758               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_24_2/lcout  LogicCell40_SEQ_MODE_0000  558    6316               FALL  2       
I__2836/I                                                        Odrv4                      0      6316               FALL  1       
I__2836/O                                                        Odrv4                      548    6864               FALL  1       
I__2838/I                                                        Span4Mux_v                 0      6864               FALL  1       
I__2838/O                                                        Span4Mux_v                 548    7412               FALL  1       
I__2840/I                                                        Span4Mux_s1_v              0      7412               FALL  1       
I__2840/O                                                        Span4Mux_s1_v              289    7701               FALL  1       
I__2841/I                                                        LocalMux                   0      7701               FALL  1       
I__2841/O                                                        LocalMux                   455    8156               FALL  1       
I__2842/I                                                        IoInMux                    0      8156               FALL  1       
I__2842/O                                                        IoInMux                    320    8476               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      8476               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8735               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      8735               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10649              RISE  1       
usb_n:out                                                        demo                       0      10649              RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10059


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8581
---------------------------- ------
Clock To Out Delay            10059

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__13603/I                                           GlobalMux                           0      0                  RISE  1       
I__13603/O                                           GlobalMux                           227    227                RISE  1       
I__13663/I                                           ClkMux                              0      227                RISE  1       
I__13663/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_12_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_12_4/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__2980/I                                                        LocalMux                   0      1478               FALL  1       
I__2980/O                                                        LocalMux                   455    1933               FALL  1       
I__2984/I                                                        InMux                      0      1933               FALL  1       
I__2984/O                                                        InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_10_12_1/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_10_12_1/lcout   LogicCell40_SEQ_MODE_0000  465    2719               RISE  8       
I__7554/I                                                        Odrv12                     0      2719               RISE  1       
I__7554/O                                                        Odrv12                     724    3442               RISE  1       
I__7559/I                                                        Span12Mux_v                0      3442               RISE  1       
I__7559/O                                                        Span12Mux_v                724    4166               RISE  1       
I__7565/I                                                        Span12Mux_h                0      4166               RISE  1       
I__7565/O                                                        Span12Mux_h                724    4889               RISE  1       
I__7571/I                                                        LocalMux                   0      4889               RISE  1       
I__7571/O                                                        LocalMux                   486    5375               RISE  1       
I__7576/I                                                        InMux                      0      5375               RISE  1       
I__7576/O                                                        InMux                      382    5758               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_24_2/in1    LogicCell40_SEQ_MODE_0000  0      5758               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_24_2/lcout  LogicCell40_SEQ_MODE_0000  558    6316               FALL  2       
I__2835/I                                                        Odrv12                     0      6316               FALL  1       
I__2835/O                                                        Odrv12                     796    7112               FALL  1       
I__2837/I                                                        LocalMux                   0      7112               FALL  1       
I__2837/O                                                        LocalMux                   455    7567               FALL  1       
I__2839/I                                                        IoInMux                    0      7567               FALL  1       
I__2839/O                                                        IoInMux                    320    7887               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      7887               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    8145               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      8145               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   10059              RISE  1       
usb_p:out                                                        demo                       0      10059              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

