<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7a35t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="FF7F833C0DDF5D3D9A0B36D01F1AA5CD"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/encoder_counter_0_counter[31]"/>
        <net name="design_1_i/encoder_counter_0_counter[30]"/>
        <net name="design_1_i/encoder_counter_0_counter[29]"/>
        <net name="design_1_i/encoder_counter_0_counter[28]"/>
        <net name="design_1_i/encoder_counter_0_counter[27]"/>
        <net name="design_1_i/encoder_counter_0_counter[26]"/>
        <net name="design_1_i/encoder_counter_0_counter[25]"/>
        <net name="design_1_i/encoder_counter_0_counter[24]"/>
        <net name="design_1_i/encoder_counter_0_counter[23]"/>
        <net name="design_1_i/encoder_counter_0_counter[22]"/>
        <net name="design_1_i/encoder_counter_0_counter[21]"/>
        <net name="design_1_i/encoder_counter_0_counter[20]"/>
        <net name="design_1_i/encoder_counter_0_counter[19]"/>
        <net name="design_1_i/encoder_counter_0_counter[18]"/>
        <net name="design_1_i/encoder_counter_0_counter[17]"/>
        <net name="design_1_i/encoder_counter_0_counter[16]"/>
        <net name="design_1_i/encoder_counter_0_counter[15]"/>
        <net name="design_1_i/encoder_counter_0_counter[14]"/>
        <net name="design_1_i/encoder_counter_0_counter[13]"/>
        <net name="design_1_i/encoder_counter_0_counter[12]"/>
        <net name="design_1_i/encoder_counter_0_counter[11]"/>
        <net name="design_1_i/encoder_counter_0_counter[10]"/>
        <net name="design_1_i/encoder_counter_0_counter[9]"/>
        <net name="design_1_i/encoder_counter_0_counter[8]"/>
        <net name="design_1_i/encoder_counter_0_counter[7]"/>
        <net name="design_1_i/encoder_counter_0_counter[6]"/>
        <net name="design_1_i/encoder_counter_0_counter[5]"/>
        <net name="design_1_i/encoder_counter_0_counter[4]"/>
        <net name="design_1_i/encoder_counter_0_counter[3]"/>
        <net name="design_1_i/encoder_counter_0_counter[2]"/>
        <net name="design_1_i/encoder_counter_0_counter[1]"/>
        <net name="design_1_i/encoder_counter_0_counter[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
