/* Copyright 2024 The ChromiumOS Authors
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

/ {
	chosen {
		intel-ap-pwrseq,espi = &espi0;
	};

	common-pwrseq {
		compatible = "intel,ap-pwrseq";

		sys-pwrok-delay = <3>;
		all-sys-pwrgd-timeout = <20>;
		sys-reset-delay = <60>;
	};

	pwr-en-pp3300-s5 {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "EN_S5_RAILS enable output to LS";
		enum-name = "PWR_EN_PP3300_A";
		gpios = <&gpiof 2 GPIO_ACTIVE_HIGH>;
		output;
	};
	pwr-en-pp5000-s5 {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "V5P0A_EN enable output to LS";
		enum-name = "PWR_EN_PP5000_A";
		gpios = <&gpioh 3 GPIO_ACTIVE_HIGH>;
		output;
	};
	pwr-pg-ec-rsmrst-od {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "VCCPRIM_IO power good from regulator";
		enum-name = "PWR_RSMRST_PWRGD";
		gpios = <&gpiog 1 GPIO_ACTIVE_HIGH>;
		interrupt-flags = <GPIO_INT_EDGE_BOTH>;
	};
	pwr-ec-pch-rsmrst-odl {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "RSMRST_L output to PCH";
		enum-name = "PWR_EC_PCH_RSMRST";
		gpios = <&gpioi 6 GPIO_ACTIVE_LOW>;
		reset-val = <1>;
		output;
	};
	pwr-slp-s0-l {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SYS_SLP_S0IX_L input from PCH";
		enum-name = "PWR_SLP_S0";
		gpios = <&gpioj 5 GPIO_ACTIVE_LOW>;
		interrupt-flags = <GPIO_INT_EDGE_BOTH>;
	};
	pwr-pch-pwrok {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "PTL_PWROK output to PCH";
		enum-name = "PWR_PCH_PWROK";
		gpios = <&gpiob 5 (GPIO_OPEN_DRAIN | GPIO_VOLTAGE_1P8)>;
		output;
	};
	pwr-ec-pch-sys-pwrok {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SYS_PWROK output to PCH";
		enum-name = "PWR_EC_PCH_SYS_PWROK";
		gpios = <&gpiod 5 (GPIO_OPEN_DRAIN | GPIO_VOLTAGE_1P8)>;
		output;
	};
	pwr-slp-s3 {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SLP_S3_L input from PCH";
		enum-name = "PWR_SLP_S3";
		gpios = <&gpioc 6 (GPIO_ACTIVE_LOW | GPIO_VOLTAGE_1P8)>;
		interrupt-flags = <GPIO_INT_EDGE_BOTH>;
	};
	pwr-slp-s4 {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SLP_S4_L input from PCH";
		enum-name = "PWR_SLP_S4";
		gpios = <&gpioc 4 (GPIO_ACTIVE_LOW | GPIO_VOLTAGE_1P8)>;
		interrupt-flags = <GPIO_INT_EDGE_BOTH>;
	};
	pwr-slp-s5 {
		compatible = "intel,ap-pwrseq-vw";
		dbg-label = "SLP_S5 virtual wire input from PCH";
		enum-name = "PWR_SLP_S5";
		virtual-wire = "ESPI_VWIRE_SIGNAL_SLP_S5";
		reset-val = <1>;
		vw-invert;
	};
	pwr-all-sys-pwrgd {
		/*
		 * This is a board level signal, since this
		 * signal needs some special processing.
		 */
		compatible = "intel,ap-pwrseq-external";
		dbg-label = "Combined all power good";
		enum-name = "PWR_ALL_SYS_PWRGD";
	};
	pwr-sys-rst-l {
		compatible = "intel,ap-pwrseq-gpio";
		dbg-label = "SYS_RESET# output to PCH";
		enum-name = "PWR_SYS_RST";
		gpios = <&gpiog 0 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>;
		output;
	};
	ap-power {
		compatible = "ap-pwrseq-sub-states";
		chipset = "AP_POWER_STATE_S0IX";
	};
};

/*
 * Because the power signals directly reference the GPIOs,
 * the correspinding named-gpios need to have no-auto-init set.
 */
&gpio_en_s5_rails {
	no-auto-init;
};
&gpio_v5p0a_en {
	no-auto-init;
};
&gpio_vccprim_io_pgood {
	no-auto-init;
};
&gpio_ec_rsmrst_l {
	no-auto-init;
};
&gpio_sys_slp_s0ix_l {
	no-auto-init;
};
&gpio_ec_pch_pwrok {
	no-auto-init;
};
&gpio_ec_pch_sys_pwrok {
	no-auto-init;
};
&sys_rst_odl {
	no-auto-init;
};
