

================================================================
== Vivado HLS Report for 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config2_s'
================================================================
* Date:           Thu Apr 15 21:20:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        anomaly_detector_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.044|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  515|  516|  512|  512| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |  515|  515|         5|          1|          1|   512|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|  14297|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        8|      -|       1|      8|    -|
|Multiplexer      |        -|      -|       -|    726|    -|
|Register         |        0|      -|   12727|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      0|   12728|  15063|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|      11|     28|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx9_U  |dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_oubkb  |        0|  1|   8|    0|   512|    1|     1|          512|
    |w2_V_U     |dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config2_s_w2_V   |        8|  0|   0|    0|   512|  255|     1|       130560|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                              |        8|  1|   8|    0|  1024|  256|     2|       131072|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |mul_ln1118_264_fu_2330_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_265_fu_2380_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_266_fu_2430_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_267_fu_2480_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_268_fu_2530_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_269_fu_2580_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_270_fu_2630_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_271_fu_2680_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_272_fu_2730_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_273_fu_2780_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_274_fu_2830_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_275_fu_2880_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_276_fu_2930_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_277_fu_2980_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_278_fu_3030_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_279_fu_3080_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_280_fu_3130_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_281_fu_3180_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_282_fu_3230_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_283_fu_3280_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_284_fu_3330_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_285_fu_3380_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_286_fu_3430_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_287_fu_3480_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_288_fu_3530_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_289_fu_3580_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_290_fu_3630_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_291_fu_3680_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_292_fu_3730_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_293_fu_3780_p2         |     *    |      0|  0|    41|           8|           8|
    |mul_ln1118_294_fu_3830_p2         |     *    |      0|  0|    41|           7|           8|
    |mul_ln1118_fu_2280_p2             |     *    |      0|  0|    41|           8|           8|
    |acc_0_V_fu_2305_p2                |     +    |      0|  0|    39|          32|          32|
    |acc_10_V_fu_2555_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_12_V_fu_2605_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_14_V_fu_2655_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_16_V_fu_2705_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_18_V_fu_2755_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_20_V_fu_2805_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_22_V_fu_2855_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_24_V_fu_2905_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_26_V_fu_2955_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_28_V_fu_3005_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_2_V_fu_2355_p2                |     +    |      0|  0|    39|          32|          32|
    |acc_30_V_fu_3055_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_32_V_fu_3105_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_34_V_fu_3155_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_36_V_fu_3205_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_38_V_fu_3255_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_40_V_fu_3305_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_42_V_fu_3355_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_44_V_fu_3405_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_46_V_fu_3455_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_48_V_fu_3505_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_4_V_fu_2405_p2                |     +    |      0|  0|    39|          32|          32|
    |acc_50_V_fu_3555_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_52_V_fu_3605_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_54_V_fu_3655_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_56_V_fu_3705_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_58_V_fu_3755_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_60_V_fu_3805_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_62_V_fu_3855_p2               |     +    |      0|  0|    39|          32|          32|
    |acc_6_V_fu_2455_p2                |     +    |      0|  0|    39|          32|          32|
    |acc_8_V_fu_2505_p2                |     +    |      0|  0|    39|          32|          32|
    |in_index_fu_1909_p2               |     +    |      0|  0|    39|          32|           1|
    |w_index_fu_1783_p2                |     +    |      0|  0|    15|           9|           1|
    |sub_ln160_1_fu_1857_p2            |     -    |      0|  0|    12|          11|          12|
    |sub_ln160_2_fu_1863_p2            |     -    |      0|  0|    12|          12|          12|
    |sub_ln160_3_fu_1893_p2            |     -    |      0|  0|    12|          11|          12|
    |sub_ln160_fu_1851_p2              |     -    |      0|  0|    12|          12|          12|
    |and_ln160_fu_1948_p2              |    and   |      0|  0|  2048|        2048|        2048|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_206                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_591                  |    and   |      0|  0|     2|           1|           1|
    |icmp_ln151_fu_1789_p2             |   icmp   |      0|  0|    13|           9|           2|
    |icmp_ln160_fu_1823_p2             |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln168_fu_1925_p2             |   icmp   |      0|  0|    18|          24|           1|
    |lshr_ln160_1_fu_1942_p2           |   lshr   |      0|  0|  2171|           2|        2048|
    |lshr_ln160_fu_1903_p2             |   lshr   |      0|  0|  2171|        2048|        2048|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|     2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|     2|           1|           1|
    |empty_32_fu_1817_p2               |    or    |      0|  0|    13|          13|           3|
    |acc_11_V_1_fu_2561_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_11_V_2_fu_2569_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_13_V_1_fu_2611_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_13_V_2_fu_2619_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_15_V_1_fu_2661_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_15_V_2_fu_2669_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_17_V_1_fu_2711_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_17_V_2_fu_2719_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_19_V_1_fu_2761_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_19_V_2_fu_2769_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_1_V_1_fu_2311_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_1_V_2_fu_2319_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_21_V_1_fu_2811_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_21_V_2_fu_2819_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_23_V_1_fu_2861_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_23_V_2_fu_2869_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_25_V_1_fu_2911_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_25_V_2_fu_2919_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_27_V_1_fu_2961_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_27_V_2_fu_2969_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_29_V_1_fu_3011_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_29_V_2_fu_3019_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_31_V_1_fu_3061_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_31_V_2_fu_3069_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_33_V_1_fu_3111_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_33_V_2_fu_3119_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_35_V_1_fu_3161_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_35_V_2_fu_3169_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_37_V_1_fu_3211_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_37_V_2_fu_3219_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_39_V_1_fu_3261_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_39_V_2_fu_3269_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_3_V_1_fu_2361_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_3_V_2_fu_2369_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_41_V_1_fu_3311_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_41_V_2_fu_3319_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_43_V_1_fu_3361_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_43_V_2_fu_3369_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_45_V_1_fu_3411_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_45_V_2_fu_3419_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_47_V_1_fu_3461_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_47_V_2_fu_3469_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_49_V_1_fu_3511_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_49_V_2_fu_3519_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_51_V_1_fu_3561_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_51_V_2_fu_3569_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_53_V_1_fu_3611_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_53_V_2_fu_3619_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_55_V_1_fu_3661_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_55_V_2_fu_3669_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_57_V_1_fu_3711_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_57_V_2_fu_3719_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_59_V_1_fu_3761_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_59_V_2_fu_3769_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_5_V_1_fu_2411_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_5_V_2_fu_2419_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_61_V_1_fu_3811_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_61_V_2_fu_3819_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_63_V_1_fu_3861_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_63_V_2_fu_3869_p3             |  select  |      0|  0|    32|           1|          32|
    |acc_7_V_1_fu_2461_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_7_V_2_fu_2469_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_9_V_1_fu_2511_p3              |  select  |      0|  0|    32|           1|          32|
    |acc_9_V_2_fu_2519_p3              |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_10_fu_2798_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_11_fu_2848_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_12_fu_2898_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_13_fu_2948_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_14_fu_2998_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_15_fu_3048_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_16_fu_3098_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_17_fu_3148_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_18_fu_3198_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_19_fu_3248_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_1_fu_2348_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_20_fu_3298_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_21_fu_3348_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_22_fu_3398_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_23_fu_3448_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_24_fu_3498_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_25_fu_3548_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_26_fu_3598_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_27_fu_3648_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_28_fu_3698_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_29_fu_3748_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_2_fu_2398_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_30_fu_3798_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_31_fu_3848_p3       |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_3_fu_2448_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_4_fu_2498_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_5_fu_2548_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_6_fu_2598_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_7_fu_2648_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_8_fu_2698_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_9_fu_2748_p3        |  select  |      0|  0|    32|           1|          32|
    |select_ln1265_fu_2298_p3          |  select  |      0|  0|    32|           1|          32|
    |select_ln160_1_fu_1877_p3         |  select  |      0|  0|  2048|           1|        2048|
    |select_ln160_2_fu_1885_p3         |  select  |      0|  0|    12|           1|          12|
    |select_ln160_fu_1869_p3           |  select  |      0|  0|    12|           1|          12|
    |select_ln168_fu_1931_p3           |  select  |      0|  0|    32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|     2|           1|           2|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |Total                             |          |      0|  0| 14297|        5629|       12645|
    +----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+------+-----------+
    |                     Name                     | LUT| Input Size| Bits | Total Bits|
    +----------------------------------------------+----+-----------+------+-----------+
    |acc_V_0_0_i144_reg_887                        |   9|          2|    32|         64|
    |acc_V_10_0_i124_reg_1027                      |   9|          2|    32|         64|
    |acc_V_11_0_i122_reg_1041                      |   9|          2|    32|         64|
    |acc_V_12_0_i120_reg_1055                      |   9|          2|    32|         64|
    |acc_V_13_0_i118_reg_1069                      |   9|          2|    32|         64|
    |acc_V_14_0_i116_reg_1083                      |   9|          2|    32|         64|
    |acc_V_15_0_i114_reg_1097                      |   9|          2|    32|         64|
    |acc_V_16_0_i112_reg_1111                      |   9|          2|    32|         64|
    |acc_V_17_0_i110_reg_1125                      |   9|          2|    32|         64|
    |acc_V_18_0_i108_reg_1139                      |   9|          2|    32|         64|
    |acc_V_19_0_i106_reg_1153                      |   9|          2|    32|         64|
    |acc_V_1_0_i142_reg_901                        |   9|          2|    32|         64|
    |acc_V_20_0_i104_reg_1167                      |   9|          2|    32|         64|
    |acc_V_21_0_i102_reg_1181                      |   9|          2|    32|         64|
    |acc_V_22_0_i100_reg_1195                      |   9|          2|    32|         64|
    |acc_V_23_0_i98_reg_1209                       |   9|          2|    32|         64|
    |acc_V_24_0_i96_reg_1223                       |   9|          2|    32|         64|
    |acc_V_25_0_i94_reg_1237                       |   9|          2|    32|         64|
    |acc_V_26_0_i92_reg_1251                       |   9|          2|    32|         64|
    |acc_V_27_0_i90_reg_1265                       |   9|          2|    32|         64|
    |acc_V_28_0_i88_reg_1279                       |   9|          2|    32|         64|
    |acc_V_29_0_i86_reg_1293                       |   9|          2|    32|         64|
    |acc_V_2_0_i140_reg_915                        |   9|          2|    32|         64|
    |acc_V_30_0_i84_reg_1307                       |   9|          2|    32|         64|
    |acc_V_31_0_i82_reg_1321                       |   9|          2|    32|         64|
    |acc_V_32_0_i80_reg_1335                       |   9|          2|    32|         64|
    |acc_V_33_0_i78_reg_1349                       |   9|          2|    32|         64|
    |acc_V_34_0_i76_reg_1363                       |   9|          2|    32|         64|
    |acc_V_35_0_i74_reg_1377                       |   9|          2|    32|         64|
    |acc_V_36_0_i72_reg_1391                       |   9|          2|    32|         64|
    |acc_V_37_0_i70_reg_1405                       |   9|          2|    32|         64|
    |acc_V_38_0_i68_reg_1419                       |   9|          2|    32|         64|
    |acc_V_39_0_i66_reg_1433                       |   9|          2|    32|         64|
    |acc_V_3_0_i138_reg_929                        |   9|          2|    32|         64|
    |acc_V_40_0_i64_reg_1447                       |   9|          2|    32|         64|
    |acc_V_41_0_i62_reg_1461                       |   9|          2|    32|         64|
    |acc_V_42_0_i60_reg_1475                       |   9|          2|    32|         64|
    |acc_V_43_0_i58_reg_1489                       |   9|          2|    32|         64|
    |acc_V_44_0_i56_reg_1503                       |   9|          2|    32|         64|
    |acc_V_45_0_i54_reg_1517                       |   9|          2|    32|         64|
    |acc_V_46_0_i52_reg_1531                       |   9|          2|    32|         64|
    |acc_V_47_0_i50_reg_1545                       |   9|          2|    32|         64|
    |acc_V_48_0_i48_reg_1559                       |   9|          2|    32|         64|
    |acc_V_49_0_i46_reg_1573                       |   9|          2|    32|         64|
    |acc_V_4_0_i136_reg_943                        |   9|          2|    32|         64|
    |acc_V_50_0_i44_reg_1587                       |   9|          2|    32|         64|
    |acc_V_51_0_i42_reg_1601                       |   9|          2|    32|         64|
    |acc_V_52_0_i40_reg_1615                       |   9|          2|    32|         64|
    |acc_V_53_0_i38_reg_1629                       |   9|          2|    32|         64|
    |acc_V_54_0_i36_reg_1643                       |   9|          2|    32|         64|
    |acc_V_55_0_i34_reg_1657                       |   9|          2|    32|         64|
    |acc_V_56_0_i32_reg_1671                       |   9|          2|    32|         64|
    |acc_V_57_0_i30_reg_1685                       |   9|          2|    32|         64|
    |acc_V_58_0_i28_reg_1699                       |   9|          2|    32|         64|
    |acc_V_59_0_i26_reg_1713                       |   9|          2|    32|         64|
    |acc_V_5_0_i134_reg_957                        |   9|          2|    32|         64|
    |acc_V_60_0_i24_reg_1727                       |   9|          2|    32|         64|
    |acc_V_61_0_i22_reg_1741                       |   9|          2|    32|         64|
    |acc_V_62_0_i20_reg_1755                       |   9|          2|    32|         64|
    |acc_V_63_0_i18_reg_1769                       |   9|          2|    32|         64|
    |acc_V_6_0_i132_reg_971                        |   9|          2|    32|         64|
    |acc_V_7_0_i130_reg_985                        |   9|          2|    32|         64|
    |acc_V_8_0_i128_reg_999                        |   9|          2|    32|         64|
    |acc_V_9_0_i126_reg_1013                       |   9|          2|    32|         64|
    |ap_NS_fsm                                     |  15|          3|     1|          3|
    |ap_done                                       |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter4                       |   9|          2|     1|          2|
    |ap_phi_mux_data_V_load_phi_phi_fu_879_p4      |   9|          2|  2048|       4096|
    |ap_phi_mux_data_V_load_rewind_phi_fu_851_p6   |   9|          2|  2048|       4096|
    |ap_phi_mux_do_init_phi_fu_820_p6              |  15|          3|     1|          3|
    |ap_phi_mux_in_index_0_i_i146_phi_fu_865_p6    |  15|          3|    32|         96|
    |ap_phi_mux_w_index145_phi_fu_836_p6           |  15|          3|     9|         27|
    |ap_phi_reg_pp0_iter2_data_V_load_phi_reg_875  |   9|          2|  2048|       4096|
    |data_V_blk_n                                  |   9|          2|     1|          2|
    |data_V_load_phi_reg_875                       |   9|          2|  2048|       4096|
    |in_index_0_i_i146_reg_861                     |   9|          2|    32|         64|
    |w_index145_reg_832                            |   9|          2|     9|         18|
    +----------------------------------------------+----+-----------+------+-----------+
    |Total                                         | 726|        160| 10328|      20699|
    +----------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------------------+------+----+------+-----------+
    |                     Name                     |  FF  | LUT| Bits | Const Bits|
    +----------------------------------------------+------+----+------+-----------+
    |acc_V_0_0_i144_reg_887                        |    32|   0|    32|          0|
    |acc_V_10_0_i124_reg_1027                      |    32|   0|    32|          0|
    |acc_V_11_0_i122_reg_1041                      |    32|   0|    32|          0|
    |acc_V_12_0_i120_reg_1055                      |    32|   0|    32|          0|
    |acc_V_13_0_i118_reg_1069                      |    32|   0|    32|          0|
    |acc_V_14_0_i116_reg_1083                      |    32|   0|    32|          0|
    |acc_V_15_0_i114_reg_1097                      |    32|   0|    32|          0|
    |acc_V_16_0_i112_reg_1111                      |    32|   0|    32|          0|
    |acc_V_17_0_i110_reg_1125                      |    32|   0|    32|          0|
    |acc_V_18_0_i108_reg_1139                      |    32|   0|    32|          0|
    |acc_V_19_0_i106_reg_1153                      |    32|   0|    32|          0|
    |acc_V_1_0_i142_reg_901                        |    32|   0|    32|          0|
    |acc_V_20_0_i104_reg_1167                      |    32|   0|    32|          0|
    |acc_V_21_0_i102_reg_1181                      |    32|   0|    32|          0|
    |acc_V_22_0_i100_reg_1195                      |    32|   0|    32|          0|
    |acc_V_23_0_i98_reg_1209                       |    32|   0|    32|          0|
    |acc_V_24_0_i96_reg_1223                       |    32|   0|    32|          0|
    |acc_V_25_0_i94_reg_1237                       |    32|   0|    32|          0|
    |acc_V_26_0_i92_reg_1251                       |    32|   0|    32|          0|
    |acc_V_27_0_i90_reg_1265                       |    32|   0|    32|          0|
    |acc_V_28_0_i88_reg_1279                       |    32|   0|    32|          0|
    |acc_V_29_0_i86_reg_1293                       |    32|   0|    32|          0|
    |acc_V_2_0_i140_reg_915                        |    32|   0|    32|          0|
    |acc_V_30_0_i84_reg_1307                       |    32|   0|    32|          0|
    |acc_V_31_0_i82_reg_1321                       |    32|   0|    32|          0|
    |acc_V_32_0_i80_reg_1335                       |    32|   0|    32|          0|
    |acc_V_33_0_i78_reg_1349                       |    32|   0|    32|          0|
    |acc_V_34_0_i76_reg_1363                       |    32|   0|    32|          0|
    |acc_V_35_0_i74_reg_1377                       |    32|   0|    32|          0|
    |acc_V_36_0_i72_reg_1391                       |    32|   0|    32|          0|
    |acc_V_37_0_i70_reg_1405                       |    32|   0|    32|          0|
    |acc_V_38_0_i68_reg_1419                       |    32|   0|    32|          0|
    |acc_V_39_0_i66_reg_1433                       |    32|   0|    32|          0|
    |acc_V_3_0_i138_reg_929                        |    32|   0|    32|          0|
    |acc_V_40_0_i64_reg_1447                       |    32|   0|    32|          0|
    |acc_V_41_0_i62_reg_1461                       |    32|   0|    32|          0|
    |acc_V_42_0_i60_reg_1475                       |    32|   0|    32|          0|
    |acc_V_43_0_i58_reg_1489                       |    32|   0|    32|          0|
    |acc_V_44_0_i56_reg_1503                       |    32|   0|    32|          0|
    |acc_V_45_0_i54_reg_1517                       |    32|   0|    32|          0|
    |acc_V_46_0_i52_reg_1531                       |    32|   0|    32|          0|
    |acc_V_47_0_i50_reg_1545                       |    32|   0|    32|          0|
    |acc_V_48_0_i48_reg_1559                       |    32|   0|    32|          0|
    |acc_V_49_0_i46_reg_1573                       |    32|   0|    32|          0|
    |acc_V_4_0_i136_reg_943                        |    32|   0|    32|          0|
    |acc_V_50_0_i44_reg_1587                       |    32|   0|    32|          0|
    |acc_V_51_0_i42_reg_1601                       |    32|   0|    32|          0|
    |acc_V_52_0_i40_reg_1615                       |    32|   0|    32|          0|
    |acc_V_53_0_i38_reg_1629                       |    32|   0|    32|          0|
    |acc_V_54_0_i36_reg_1643                       |    32|   0|    32|          0|
    |acc_V_55_0_i34_reg_1657                       |    32|   0|    32|          0|
    |acc_V_56_0_i32_reg_1671                       |    32|   0|    32|          0|
    |acc_V_57_0_i30_reg_1685                       |    32|   0|    32|          0|
    |acc_V_58_0_i28_reg_1699                       |    32|   0|    32|          0|
    |acc_V_59_0_i26_reg_1713                       |    32|   0|    32|          0|
    |acc_V_5_0_i134_reg_957                        |    32|   0|    32|          0|
    |acc_V_60_0_i24_reg_1727                       |    32|   0|    32|          0|
    |acc_V_61_0_i22_reg_1741                       |    32|   0|    32|          0|
    |acc_V_62_0_i20_reg_1755                       |    32|   0|    32|          0|
    |acc_V_63_0_i18_reg_1769                       |    32|   0|    32|          0|
    |acc_V_6_0_i132_reg_971                        |    32|   0|    32|          0|
    |acc_V_7_0_i130_reg_985                        |    32|   0|    32|          0|
    |acc_V_8_0_i128_reg_999                        |    32|   0|    32|          0|
    |acc_V_9_0_i126_reg_1013                       |    32|   0|    32|          0|
    |ap_CS_fsm                                     |     2|   0|     2|          0|
    |ap_done_reg                                   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                       |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_data_V_load_phi_reg_875  |  2048|   0|  2048|          0|
    |ap_phi_reg_pp0_iter2_data_V_load_phi_reg_875  |  2048|   0|  2048|          0|
    |data_V_load_phi_reg_875                       |  2048|   0|  2048|          0|
    |data_V_load_rewind_reg_847                    |  2048|   0|  2048|          0|
    |do_init_reg_816                               |     1|   0|     1|          0|
    |icmp_ln151_reg_3884                           |     1|   0|     1|          0|
    |in_index_0_i_i146_reg_861                     |    32|   0|    32|          0|
    |lshr_ln160_reg_3903                           |  2048|   0|  2048|          0|
    |out_index_reg_3918                            |     1|   0|     1|          0|
    |select_ln168_reg_3913                         |    32|   0|    32|          0|
    |sub_ln160_3_reg_3898                          |    11|   0|    12|          1|
    |tmp_10_i_reg_4064                             |     8|   0|     8|          0|
    |tmp_11_i_reg_4069                             |     8|   0|     8|          0|
    |tmp_12_i_reg_4074                             |     8|   0|     8|          0|
    |tmp_13_i_reg_4079                             |     8|   0|     8|          0|
    |tmp_14_i_reg_4084                             |     8|   0|     8|          0|
    |tmp_15_i_reg_4089                             |     8|   0|     8|          0|
    |tmp_16_i_reg_4094                             |     8|   0|     8|          0|
    |tmp_17_i_reg_4099                             |     8|   0|     8|          0|
    |tmp_18_i_reg_4104                             |     8|   0|     8|          0|
    |tmp_19_i_reg_4109                             |     8|   0|     8|          0|
    |tmp_20_i_reg_4114                             |     8|   0|     8|          0|
    |tmp_21_i_reg_4119                             |     8|   0|     8|          0|
    |tmp_22_i_reg_4124                             |     8|   0|     8|          0|
    |tmp_23_i_reg_4129                             |     8|   0|     8|          0|
    |tmp_24_i_reg_4134                             |     8|   0|     8|          0|
    |tmp_25_i_reg_4139                             |     8|   0|     8|          0|
    |tmp_26_i_reg_4144                             |     8|   0|     8|          0|
    |tmp_27_i_reg_4149                             |     8|   0|     8|          0|
    |tmp_28_i_reg_4154                             |     8|   0|     8|          0|
    |tmp_29_i_reg_4159                             |     8|   0|     8|          0|
    |tmp_30_i_reg_4164                             |     8|   0|     8|          0|
    |tmp_31_i_reg_4169                             |     8|   0|     8|          0|
    |tmp_32_i_reg_4174                             |     8|   0|     8|          0|
    |tmp_3_i_reg_4029                              |     8|   0|     8|          0|
    |tmp_4_i_reg_4034                              |     8|   0|     8|          0|
    |tmp_5_i_reg_4039                              |     8|   0|     8|          0|
    |tmp_6_i_reg_4044                              |     8|   0|     8|          0|
    |tmp_7_i_reg_4049                              |     8|   0|     8|          0|
    |tmp_8_i_reg_4054                              |     8|   0|     8|          0|
    |tmp_9_i_reg_4059                              |     8|   0|     8|          0|
    |tmp_reg_4179                                  |     7|   0|     7|          0|
    |trunc_ln160_2_reg_4018                        |     8|   0|     8|          0|
    |trunc_ln160_3_reg_4024                        |     8|   0|     8|          0|
    |w_index145_reg_832                            |     9|   0|     9|          0|
    |w_index145_reg_832_pp0_iter1_reg              |     9|   0|     9|          0|
    |w_index_reg_3879                              |     9|   0|     9|          0|
    |icmp_ln151_reg_3884                           |    64|  32|     1|          0|
    +----------------------------------------------+------+----+------+-----------+
    |Total                                         | 12727|  32| 12665|          1|
    +----------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+--------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |                      Source Object                     |    C Type    |
+-----------------+-----+------+------------+--------------------------------------------------------+--------------+
|ap_clk           |  in |     1| ap_ctrl_hs | dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_rst           |  in |     1| ap_ctrl_hs | dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_start         |  in |     1| ap_ctrl_hs | dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_done          | out |     1| ap_ctrl_hs | dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_continue      |  in |     1| ap_ctrl_hs | dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_idle          | out |     1| ap_ctrl_hs | dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|ap_ready         | out |     1| ap_ctrl_hs | dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config2> | return value |
|data_V_dout      |  in |  2048|   ap_fifo  |                         data_V                         |    pointer   |
|data_V_empty_n   |  in |     1|   ap_fifo  |                         data_V                         |    pointer   |
|data_V_read      | out |     1|   ap_fifo  |                         data_V                         |    pointer   |
|res_0_V          | out |    32|   ap_vld   |                         res_0_V                        |    pointer   |
|res_0_V_ap_vld   | out |     1|   ap_vld   |                         res_0_V                        |    pointer   |
|res_1_V          | out |    32|   ap_vld   |                         res_1_V                        |    pointer   |
|res_1_V_ap_vld   | out |     1|   ap_vld   |                         res_1_V                        |    pointer   |
|res_2_V          | out |    32|   ap_vld   |                         res_2_V                        |    pointer   |
|res_2_V_ap_vld   | out |     1|   ap_vld   |                         res_2_V                        |    pointer   |
|res_3_V          | out |    32|   ap_vld   |                         res_3_V                        |    pointer   |
|res_3_V_ap_vld   | out |     1|   ap_vld   |                         res_3_V                        |    pointer   |
|res_4_V          | out |    32|   ap_vld   |                         res_4_V                        |    pointer   |
|res_4_V_ap_vld   | out |     1|   ap_vld   |                         res_4_V                        |    pointer   |
|res_5_V          | out |    32|   ap_vld   |                         res_5_V                        |    pointer   |
|res_5_V_ap_vld   | out |     1|   ap_vld   |                         res_5_V                        |    pointer   |
|res_6_V          | out |    32|   ap_vld   |                         res_6_V                        |    pointer   |
|res_6_V_ap_vld   | out |     1|   ap_vld   |                         res_6_V                        |    pointer   |
|res_7_V          | out |    32|   ap_vld   |                         res_7_V                        |    pointer   |
|res_7_V_ap_vld   | out |     1|   ap_vld   |                         res_7_V                        |    pointer   |
|res_8_V          | out |    32|   ap_vld   |                         res_8_V                        |    pointer   |
|res_8_V_ap_vld   | out |     1|   ap_vld   |                         res_8_V                        |    pointer   |
|res_9_V          | out |    32|   ap_vld   |                         res_9_V                        |    pointer   |
|res_9_V_ap_vld   | out |     1|   ap_vld   |                         res_9_V                        |    pointer   |
|res_10_V         | out |    32|   ap_vld   |                        res_10_V                        |    pointer   |
|res_10_V_ap_vld  | out |     1|   ap_vld   |                        res_10_V                        |    pointer   |
|res_11_V         | out |    32|   ap_vld   |                        res_11_V                        |    pointer   |
|res_11_V_ap_vld  | out |     1|   ap_vld   |                        res_11_V                        |    pointer   |
|res_12_V         | out |    32|   ap_vld   |                        res_12_V                        |    pointer   |
|res_12_V_ap_vld  | out |     1|   ap_vld   |                        res_12_V                        |    pointer   |
|res_13_V         | out |    32|   ap_vld   |                        res_13_V                        |    pointer   |
|res_13_V_ap_vld  | out |     1|   ap_vld   |                        res_13_V                        |    pointer   |
|res_14_V         | out |    32|   ap_vld   |                        res_14_V                        |    pointer   |
|res_14_V_ap_vld  | out |     1|   ap_vld   |                        res_14_V                        |    pointer   |
|res_15_V         | out |    32|   ap_vld   |                        res_15_V                        |    pointer   |
|res_15_V_ap_vld  | out |     1|   ap_vld   |                        res_15_V                        |    pointer   |
|res_16_V         | out |    32|   ap_vld   |                        res_16_V                        |    pointer   |
|res_16_V_ap_vld  | out |     1|   ap_vld   |                        res_16_V                        |    pointer   |
|res_17_V         | out |    32|   ap_vld   |                        res_17_V                        |    pointer   |
|res_17_V_ap_vld  | out |     1|   ap_vld   |                        res_17_V                        |    pointer   |
|res_18_V         | out |    32|   ap_vld   |                        res_18_V                        |    pointer   |
|res_18_V_ap_vld  | out |     1|   ap_vld   |                        res_18_V                        |    pointer   |
|res_19_V         | out |    32|   ap_vld   |                        res_19_V                        |    pointer   |
|res_19_V_ap_vld  | out |     1|   ap_vld   |                        res_19_V                        |    pointer   |
|res_20_V         | out |    32|   ap_vld   |                        res_20_V                        |    pointer   |
|res_20_V_ap_vld  | out |     1|   ap_vld   |                        res_20_V                        |    pointer   |
|res_21_V         | out |    32|   ap_vld   |                        res_21_V                        |    pointer   |
|res_21_V_ap_vld  | out |     1|   ap_vld   |                        res_21_V                        |    pointer   |
|res_22_V         | out |    32|   ap_vld   |                        res_22_V                        |    pointer   |
|res_22_V_ap_vld  | out |     1|   ap_vld   |                        res_22_V                        |    pointer   |
|res_23_V         | out |    32|   ap_vld   |                        res_23_V                        |    pointer   |
|res_23_V_ap_vld  | out |     1|   ap_vld   |                        res_23_V                        |    pointer   |
|res_24_V         | out |    32|   ap_vld   |                        res_24_V                        |    pointer   |
|res_24_V_ap_vld  | out |     1|   ap_vld   |                        res_24_V                        |    pointer   |
|res_25_V         | out |    32|   ap_vld   |                        res_25_V                        |    pointer   |
|res_25_V_ap_vld  | out |     1|   ap_vld   |                        res_25_V                        |    pointer   |
|res_26_V         | out |    32|   ap_vld   |                        res_26_V                        |    pointer   |
|res_26_V_ap_vld  | out |     1|   ap_vld   |                        res_26_V                        |    pointer   |
|res_27_V         | out |    32|   ap_vld   |                        res_27_V                        |    pointer   |
|res_27_V_ap_vld  | out |     1|   ap_vld   |                        res_27_V                        |    pointer   |
|res_28_V         | out |    32|   ap_vld   |                        res_28_V                        |    pointer   |
|res_28_V_ap_vld  | out |     1|   ap_vld   |                        res_28_V                        |    pointer   |
|res_29_V         | out |    32|   ap_vld   |                        res_29_V                        |    pointer   |
|res_29_V_ap_vld  | out |     1|   ap_vld   |                        res_29_V                        |    pointer   |
|res_30_V         | out |    32|   ap_vld   |                        res_30_V                        |    pointer   |
|res_30_V_ap_vld  | out |     1|   ap_vld   |                        res_30_V                        |    pointer   |
|res_31_V         | out |    32|   ap_vld   |                        res_31_V                        |    pointer   |
|res_31_V_ap_vld  | out |     1|   ap_vld   |                        res_31_V                        |    pointer   |
|res_32_V         | out |    32|   ap_vld   |                        res_32_V                        |    pointer   |
|res_32_V_ap_vld  | out |     1|   ap_vld   |                        res_32_V                        |    pointer   |
|res_33_V         | out |    32|   ap_vld   |                        res_33_V                        |    pointer   |
|res_33_V_ap_vld  | out |     1|   ap_vld   |                        res_33_V                        |    pointer   |
|res_34_V         | out |    32|   ap_vld   |                        res_34_V                        |    pointer   |
|res_34_V_ap_vld  | out |     1|   ap_vld   |                        res_34_V                        |    pointer   |
|res_35_V         | out |    32|   ap_vld   |                        res_35_V                        |    pointer   |
|res_35_V_ap_vld  | out |     1|   ap_vld   |                        res_35_V                        |    pointer   |
|res_36_V         | out |    32|   ap_vld   |                        res_36_V                        |    pointer   |
|res_36_V_ap_vld  | out |     1|   ap_vld   |                        res_36_V                        |    pointer   |
|res_37_V         | out |    32|   ap_vld   |                        res_37_V                        |    pointer   |
|res_37_V_ap_vld  | out |     1|   ap_vld   |                        res_37_V                        |    pointer   |
|res_38_V         | out |    32|   ap_vld   |                        res_38_V                        |    pointer   |
|res_38_V_ap_vld  | out |     1|   ap_vld   |                        res_38_V                        |    pointer   |
|res_39_V         | out |    32|   ap_vld   |                        res_39_V                        |    pointer   |
|res_39_V_ap_vld  | out |     1|   ap_vld   |                        res_39_V                        |    pointer   |
|res_40_V         | out |    32|   ap_vld   |                        res_40_V                        |    pointer   |
|res_40_V_ap_vld  | out |     1|   ap_vld   |                        res_40_V                        |    pointer   |
|res_41_V         | out |    32|   ap_vld   |                        res_41_V                        |    pointer   |
|res_41_V_ap_vld  | out |     1|   ap_vld   |                        res_41_V                        |    pointer   |
|res_42_V         | out |    32|   ap_vld   |                        res_42_V                        |    pointer   |
|res_42_V_ap_vld  | out |     1|   ap_vld   |                        res_42_V                        |    pointer   |
|res_43_V         | out |    32|   ap_vld   |                        res_43_V                        |    pointer   |
|res_43_V_ap_vld  | out |     1|   ap_vld   |                        res_43_V                        |    pointer   |
|res_44_V         | out |    32|   ap_vld   |                        res_44_V                        |    pointer   |
|res_44_V_ap_vld  | out |     1|   ap_vld   |                        res_44_V                        |    pointer   |
|res_45_V         | out |    32|   ap_vld   |                        res_45_V                        |    pointer   |
|res_45_V_ap_vld  | out |     1|   ap_vld   |                        res_45_V                        |    pointer   |
|res_46_V         | out |    32|   ap_vld   |                        res_46_V                        |    pointer   |
|res_46_V_ap_vld  | out |     1|   ap_vld   |                        res_46_V                        |    pointer   |
|res_47_V         | out |    32|   ap_vld   |                        res_47_V                        |    pointer   |
|res_47_V_ap_vld  | out |     1|   ap_vld   |                        res_47_V                        |    pointer   |
|res_48_V         | out |    32|   ap_vld   |                        res_48_V                        |    pointer   |
|res_48_V_ap_vld  | out |     1|   ap_vld   |                        res_48_V                        |    pointer   |
|res_49_V         | out |    32|   ap_vld   |                        res_49_V                        |    pointer   |
|res_49_V_ap_vld  | out |     1|   ap_vld   |                        res_49_V                        |    pointer   |
|res_50_V         | out |    32|   ap_vld   |                        res_50_V                        |    pointer   |
|res_50_V_ap_vld  | out |     1|   ap_vld   |                        res_50_V                        |    pointer   |
|res_51_V         | out |    32|   ap_vld   |                        res_51_V                        |    pointer   |
|res_51_V_ap_vld  | out |     1|   ap_vld   |                        res_51_V                        |    pointer   |
|res_52_V         | out |    32|   ap_vld   |                        res_52_V                        |    pointer   |
|res_52_V_ap_vld  | out |     1|   ap_vld   |                        res_52_V                        |    pointer   |
|res_53_V         | out |    32|   ap_vld   |                        res_53_V                        |    pointer   |
|res_53_V_ap_vld  | out |     1|   ap_vld   |                        res_53_V                        |    pointer   |
|res_54_V         | out |    32|   ap_vld   |                        res_54_V                        |    pointer   |
|res_54_V_ap_vld  | out |     1|   ap_vld   |                        res_54_V                        |    pointer   |
|res_55_V         | out |    32|   ap_vld   |                        res_55_V                        |    pointer   |
|res_55_V_ap_vld  | out |     1|   ap_vld   |                        res_55_V                        |    pointer   |
|res_56_V         | out |    32|   ap_vld   |                        res_56_V                        |    pointer   |
|res_56_V_ap_vld  | out |     1|   ap_vld   |                        res_56_V                        |    pointer   |
|res_57_V         | out |    32|   ap_vld   |                        res_57_V                        |    pointer   |
|res_57_V_ap_vld  | out |     1|   ap_vld   |                        res_57_V                        |    pointer   |
|res_58_V         | out |    32|   ap_vld   |                        res_58_V                        |    pointer   |
|res_58_V_ap_vld  | out |     1|   ap_vld   |                        res_58_V                        |    pointer   |
|res_59_V         | out |    32|   ap_vld   |                        res_59_V                        |    pointer   |
|res_59_V_ap_vld  | out |     1|   ap_vld   |                        res_59_V                        |    pointer   |
|res_60_V         | out |    32|   ap_vld   |                        res_60_V                        |    pointer   |
|res_60_V_ap_vld  | out |     1|   ap_vld   |                        res_60_V                        |    pointer   |
|res_61_V         | out |    32|   ap_vld   |                        res_61_V                        |    pointer   |
|res_61_V_ap_vld  | out |     1|   ap_vld   |                        res_61_V                        |    pointer   |
|res_62_V         | out |    32|   ap_vld   |                        res_62_V                        |    pointer   |
|res_62_V_ap_vld  | out |     1|   ap_vld   |                        res_62_V                        |    pointer   |
|res_63_V         | out |    32|   ap_vld   |                        res_63_V                        |    pointer   |
|res_63_V_ap_vld  | out |     1|   ap_vld   |                        res_63_V                        |    pointer   |
+-----------------+-----+------+------------+--------------------------------------------------------+--------------+

