$date
	Thu Oct 06 01:15:05 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Deserializer_tb $end
$var reg 1 ! Deser_EN_tb $end
$var reg 1 " CLK_tb $end
$var reg 1 # RST_tb $end
$var reg 1 $ Sampled_Bit_Deser_tb $end
$var reg 3 % Edge_count_tb [2:0] $end
$var wire 1 & P_Data_Deser_tb [7] $end
$var wire 1 ' P_Data_Deser_tb [6] $end
$var wire 1 ( P_Data_Deser_tb [5] $end
$var wire 1 ) P_Data_Deser_tb [4] $end
$var wire 1 * P_Data_Deser_tb [3] $end
$var wire 1 + P_Data_Deser_tb [2] $end
$var wire 1 , P_Data_Deser_tb [1] $end
$var wire 1 - P_Data_Deser_tb [0] $end
$scope module DUT $end
$var parameter 32 . Number_Edges $end
$var parameter 32 / DATA_WIDTH $end
$var parameter 1 0 ONE $end
$var parameter 1 1 ZERO $end
$var wire 1 2 Deser_EN $end
$var wire 1 3 CLK $end
$var wire 1 4 RST $end
$var wire 1 5 Sampled_Bit_Deser $end
$var wire 1 6 Edge_count [2] $end
$var wire 1 7 Edge_count [1] $end
$var wire 1 8 Edge_count [0] $end
$var reg 8 9 P_Data_Deser [7:0] $end
$var reg 8 : P_Data_Deser_Comb [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
0$
bx %
b0 9
bx :
b11 .
b1000 /
b1 0
b0 1
0-
0,
0+
0*
0)
0(
0'
0&
x8
x7
x6
05
04
03
x2
$end
#2
0!
02
#4
1#
1!
b111 %
12
18
17
16
14
#5
1"
13
#10
0"
03
#15
1"
13
#20
1$
0"
15
03
#25
1"
13
b1 9
1-
b10 9
0-
1,
#30
0"
03
#35
1"
13
b11 9
1-
b110 9
0-
1+
#40
0"
03
#45
1"
13
b111 9
1-
b1110 9
0-
1*
#50
0$
0"
05
03
#55
1"
13
b11100 9
0,
1)
#60
1$
0"
15
03
#65
1"
13
b11101 9
1-
b111010 9
0-
1,
0+
1(
#70
0"
03
#75
1"
13
b111011 9
1-
b1110110 9
0-
1+
0*
1'
#80
0!
0"
02
03
#85
1"
13
#90
0"
03
#95
1"
13
#100
0"
03
#105
1"
13
#110
0"
03
#115
1"
13
#120
0"
03
#125
1"
13
#130
0"
03
#135
1"
13
#140
0"
03
#145
1"
13
#150
0"
03
#155
1"
13
#160
0"
03
#165
1"
13
#170
0"
03
#175
1"
13
