<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_2'" level="0">
<item name = "Date">Sun Dec 29 16:52:28 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.310, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">15689, 62729, 15689, 62729, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">15687, 62727, 11, 5, 1, 3136 ~ 12544, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 10, -, -, -</column>
<column name="Expression">-, 0, 0, 1107, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 311, -</column>
<column name="Register">-, -, 640, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mac_muladd_6ns_9ns_5ns_14_1_1_U41">network_mac_muladd_6ns_9ns_5ns_14_1_1, i0 + i1 * i2</column>
<column name="network_mul_mul_16s_16s_30_1_1_U33">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U34">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U35">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U36">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U37">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U38">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U39">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U40">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U42">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln42_1_fu_551_p2">*, 0, 0, 33, 5, 7</column>
<column name="mul_ln42_fu_469_p2">*, 0, 0, 33, 5, 7</column>
<column name="mul_ln4_fu_419_p2">*, 0, 0, 17, 5, 5</column>
<column name="mul_ln51_1_fu_756_p2">*, 0, 0, 26, 5, 6</column>
<column name="mul_ln51_fu_1000_p2">*, 0, 0, 26, 5, 6</column>
<column name="tmp12_0_0_mid2_fu_651_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp12_1_0_mid2_fu_665_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp12_2_0_mid2_fu_699_p2">*, 0, 0, 51, 7, 9</column>
<column name="add_ln23_fu_788_p2">+, 0, 0, 19, 1, 14</column>
<column name="add_ln24_1_fu_638_p2">+, 0, 0, 15, 2, 8</column>
<column name="add_ln24_2_fu_670_p2">+, 0, 0, 15, 2, 8</column>
<column name="add_ln24_3_fu_680_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_4_fu_736_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_5_fu_746_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_6_fu_802_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_7_fu_812_p2">+, 0, 0, 15, 4, 8</column>
<column name="add_ln24_fu_628_p2">+, 0, 0, 15, 1, 8</column>
<column name="add_ln27_1_fu_532_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln27_fu_463_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln32_1_fu_622_p2">+, 0, 0, 14, 1, 10</column>
<column name="add_ln42_10_fu_939_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_2_fu_726_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_3_fu_760_p2">+, 0, 0, 15, 2, 5</column>
<column name="add_ln42_4_fu_769_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_5_fu_779_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_6_fu_859_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_7_fu_868_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_8_fu_921_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_9_fu_930_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln42_fu_707_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln51_1_fu_980_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln51_2_fu_985_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln51_3_fu_989_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln51_4_fu_994_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln51_5_fu_1067_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln51_6_fu_1091_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln51_7_fu_1095_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln51_8_fu_1100_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln51_9_fu_1105_p2">+, 0, 0, 16, 16, 16</column>
<column name="out_d_fu_489_p2">+, 0, 0, 15, 1, 5</column>
<column name="out_h_fu_584_p2">+, 0, 0, 15, 1, 5</column>
<column name="out_w_fu_717_p2">+, 0, 0, 15, 1, 5</column>
<column name="tmp12_1_0_mid2_v_v_fu_656_p2">+, 0, 0, 15, 1, 9</column>
<column name="tmp12_2_0_mid2_v_v_fu_690_p2">+, 0, 0, 15, 2, 9</column>
<column name="tmp13_fu_1004_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp13_mid1_fu_1029_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_0_0_fu_478_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_0_0_mid1_fu_608_p2">+, 0, 0, 15, 9, 9</column>
<column name="ap_condition_135">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_150">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln23_fu_484_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="icmp_ln32_fu_495_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln33_1_fu_572_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln33_fu_433_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="empty_59_fu_590_p2">or, 0, 0, 2, 1, 1</column>
<column name="out_w_0_mid2_fu_596_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln24_1_fu_538_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln24_2_fu_822_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln24_3_fu_556_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_4_fu_1017_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_5_fu_564_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_6_fu_1023_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_7_fu_577_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln24_fu_500_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln32_13_fu_877_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln32_fu_828_p3">select, 0, 0, 5, 1, 5</column>
<column name="tmp12_0_0_mid2_v_v_fu_614_p3">select, 0, 0, 9, 1, 9</column>
<column name="tmp14_mid2_v_v_fu_1034_p3">select, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">15, 3, 1, 3</column>
<column name="ap_phi_mux_indvar_flatten48_phi_fu_302_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_326_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_out_d_0_phi_fu_314_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_out_h_0_phi_fu_337_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_out_w_0_phi_fu_348_p4">9, 2, 5, 10</column>
<column name="indvar_flatten48_reg_298">9, 2, 14, 28</column>
<column name="indvar_flatten_reg_322">9, 2, 10, 20</column>
<column name="input_r_address0">33, 6, 14, 84</column>
<column name="input_r_address1">27, 5, 14, 70</column>
<column name="kernel_address0">33, 6, 8, 48</column>
<column name="kernel_address1">27, 5, 8, 40</column>
<column name="out_d_0_reg_310">9, 2, 5, 10</column>
<column name="out_h_0_reg_333">9, 2, 5, 10</column>
<column name="out_w_0_reg_344">9, 2, 5, 10</column>
<column name="reg_355">9, 2, 16, 32</column>
<column name="reg_368">9, 2, 16, 32</column>
<column name="reg_373">9, 2, 16, 32</column>
<column name="reg_378">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_reg_1422">14, 0, 14, 0</column>
<column name="add_ln32_1_reg_1311">10, 0, 10, 0</column>
<column name="add_ln42_10_reg_1498">14, 0, 14, 0</column>
<column name="add_ln51_4_reg_1518">16, 0, 16, 0</column>
<column name="add_ln51_5_reg_1538">16, 0, 16, 0</column>
<column name="add_ln51_9_reg_1553">16, 0, 16, 0</column>
<column name="add_ln51_reg_1548">14, 0, 14, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="empty_reg_1207">5, 0, 5, 0</column>
<column name="icmp_ln23_reg_1237">1, 0, 1, 0</column>
<column name="icmp_ln23_reg_1237_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_1246">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_1246_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_1222">1, 0, 1, 0</column>
<column name="indvar_flatten48_reg_298">14, 0, 14, 0</column>
<column name="indvar_flatten_reg_322">10, 0, 10, 0</column>
<column name="kernel_load_4_reg_1385">16, 0, 16, 0</column>
<column name="mul_ln4_reg_1212">10, 0, 10, 0</column>
<column name="mul_ln51_1_reg_1400">9, 0, 9, 0</column>
<column name="out_d_0_reg_310">5, 0, 5, 0</column>
<column name="out_d_reg_1241">5, 0, 5, 0</column>
<column name="out_h_0_reg_333">5, 0, 5, 0</column>
<column name="out_h_reg_1287">5, 0, 5, 0</column>
<column name="out_w_0_mid2_reg_1292">5, 0, 5, 0</column>
<column name="out_w_0_reg_344">5, 0, 5, 0</column>
<column name="out_w_reg_1369">5, 0, 5, 0</column>
<column name="reg_355">16, 0, 16, 0</column>
<column name="reg_360">16, 0, 16, 0</column>
<column name="reg_364">16, 0, 16, 0</column>
<column name="reg_368">16, 0, 16, 0</column>
<column name="reg_373">16, 0, 16, 0</column>
<column name="reg_378">16, 0, 16, 0</column>
<column name="select_ln24_1_reg_1264">8, 0, 8, 0</column>
<column name="select_ln24_2_reg_1437">5, 0, 5, 0</column>
<column name="select_ln24_7_reg_1281">1, 0, 1, 0</column>
<column name="select_ln24_7_reg_1281_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln24_reg_1254">5, 0, 5, 0</column>
<column name="select_ln32_13_reg_1468">10, 0, 10, 0</column>
<column name="select_ln32_reg_1443">5, 0, 5, 0</column>
<column name="tmp12_0_0_mid2_reg_1326">14, 0, 14, 0</column>
<column name="tmp12_0_0_mid2_v_v_reg_1304">9, 0, 9, 0</column>
<column name="tmp12_1_0_mid2_reg_1333">14, 0, 14, 0</column>
<column name="tmp12_2_0_mid2_reg_1350">14, 0, 14, 0</column>
<column name="tmp14_mid2_v_v_reg_1523">9, 0, 9, 0</column>
<column name="tmp_s_reg_1217">10, 0, 14, 4</column>
<column name="trunc_ln51_1_reg_1478">16, 0, 16, 0</column>
<column name="trunc_ln51_2_reg_1483">16, 0, 16, 0</column>
<column name="trunc_ln51_3_reg_1503">16, 0, 16, 0</column>
<column name="trunc_ln51_4_reg_1508">16, 0, 16, 0</column>
<column name="trunc_ln51_5_reg_1528">16, 0, 16, 0</column>
<column name="trunc_ln51_6_reg_1533">16, 0, 16, 0</column>
<column name="trunc_ln51_7_reg_1543">16, 0, 16, 0</column>
<column name="trunc_ln51_s_reg_1453">16, 0, 16, 0</column>
<column name="trunc_ln_reg_1448">16, 0, 16, 0</column>
<column name="zext_ln40_reg_1357">5, 0, 14, 9</column>
<column name="zext_ln40_reg_1357_pp0_iter1_reg">5, 0, 14, 9</column>
<column name="zext_ln42_1_cast14_reg_1189">7, 0, 14, 7</column>
<column name="zext_ln42_2_cast_mid_reg_1299">5, 0, 9, 4</column>
<column name="zext_ln42_2_cast_mid_reg_1299_pp0_iter1_reg">5, 0, 9, 4</column>
<column name="zext_ln42_2_cast_reg_1232">5, 0, 9, 4</column>
<column name="zext_ln42_2_cast_reg_1232_pp0_iter1_reg">5, 0, 9, 4</column>
<column name="zext_ln42_2_reg_1374">5, 0, 14, 9</column>
<column name="zext_ln42_4_reg_1406">5, 0, 14, 9</column>
<column name="zext_ln42_reg_1183">7, 0, 9, 2</column>
<column name="zext_ln51_1_cast_reg_1202">6, 0, 14, 8</column>
<column name="zext_ln51_1_reg_1227">5, 0, 9, 4</column>
<column name="zext_ln51_1_reg_1227_pp0_iter1_reg">5, 0, 9, 4</column>
<column name="zext_ln51_2_reg_1259">5, 0, 9, 4</column>
<column name="zext_ln51_reg_1196">6, 0, 9, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="input_height">in, 7, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="bias_address0">out, 4, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 16, ap_memory, bias, array</column>
<column name="kernel_address0">out, 8, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 16, ap_memory, kernel, array</column>
<column name="kernel_address1">out, 8, ap_memory, kernel, array</column>
<column name="kernel_ce1">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q1">in, 16, ap_memory, kernel, array</column>
</table>
</item>
</section>
</profile>
