# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
preplace inst soc_system.clk_0 -pg 1 -lvl 1 -y 310
preplace inst soc_system.hps_0.clk_0 -pg 1
preplace inst soc_system.fpga_only_master.p2b_adapter -pg 1
preplace inst soc_system.fpga_only_master.b2p_adapter -pg 1
preplace inst soc_system.hps_only_master.b2p -pg 1
preplace inst soc_system.fpga_only_master.clk_rst -pg 1
preplace inst soc_system.MemoryDMA -pg 1 -lvl 2 -y 30
preplace inst soc_system.pll_0 -pg 1 -lvl 3 -y 30
preplace inst soc_system.pio_led -pg 1 -lvl 5 -y 520
preplace inst soc_system.hps_only_master.b2p_adapter -pg 1
preplace inst soc_system.hps_0.axi_sdram -pg 1
preplace inst soc_system -pg 1 -lvl 1 -y 40 -regy -20
preplace inst soc_system.fpga_only_master.timing_adt -pg 1
preplace inst soc_system.hps_0.timer0 -pg 1
preplace inst soc_system.test -pg 1 -lvl 5 -y 900
preplace inst soc_system.hps_0.timer1 -pg 1
preplace inst soc_system.hps_0.i2c0 -pg 1
preplace inst soc_system.dma_0 -pg 1 -lvl 3 -y 560
preplace inst soc_system.hps_0.timer2 -pg 1
preplace inst soc_system.hps_0.wd_timer0 -pg 1
preplace inst soc_system.hps_0.i2c1 -pg 1
preplace inst soc_system.hps_only_master.clk_rst -pg 1
preplace inst soc_system.hps_0.timer3 -pg 1
preplace inst soc_system.hps_0.wd_timer1 -pg 1
preplace inst soc_system.hps_0.i2c2 -pg 1
preplace inst soc_system.fpga_only_master -pg 1 -lvl 3 -y 850
preplace inst soc_system.hps_0.qspi -pg 1
preplace inst soc_system.hps_0.gpio0 -pg 1
preplace inst soc_system.hps_0.i2c3 -pg 1
preplace inst soc_system.hps_0.clkmgr -pg 1
preplace inst soc_system.hps_0.gpio1 -pg 1
preplace inst soc_system.hps_0.arm_a9_0 -pg 1
preplace inst soc_system.hps_0.L2 -pg 1
preplace inst soc_system.onchip_memory2_0 -pg 1 -lvl 5 -y 360
preplace inst soc_system.hps_only_master.transacto -pg 1
preplace inst soc_system.hps_0.gpio2 -pg 1
preplace inst soc_system.hps_0.arm_a9_1 -pg 1
preplace inst soc_system.hps_0.uart0 -pg 1
preplace inst soc_system.onchip_memory2_1 -pg 1 -lvl 5 -y 440
preplace inst soc_system.hps_0.uart1 -pg 1
preplace inst soc_system.myBus -pg 1 -lvl 5 -y 150
preplace inst soc_system.hps_only_master.p2b_adapter -pg 1
preplace inst soc_system.hps_only_master -pg 1 -lvl 2 -y 310
preplace inst soc_system.hps_0.spim0 -pg 1
preplace inst soc_system.hps_0.spim1 -pg 1
preplace inst soc_system.hps_0.timer -pg 1
preplace inst soc_system.hps_0.sysmgr -pg 1
preplace inst soc_system.pio_reg1 -pg 1 -lvl 5 -y 620
preplace inst soc_system.hps_0.f2s_periph_ref_clk -pg 1
preplace inst soc_system.hps_0.l3regs -pg 1
preplace inst soc_system.pio_reg2 -pg 1 -lvl 5 -y 1100
preplace inst soc_system.hps_only_master.fifo -pg 1
preplace inst soc_system.hps_0.sdmmc -pg 1
preplace inst soc_system.hps_0.axi_ocram -pg 1
preplace inst soc_system.sysid_qsys -pg 1 -lvl 5 -y 720
preplace inst soc_system.pio_reg3 -pg 1 -lvl 5 -y 800
preplace inst soc_system.hps_only_master.jtag_phy_embedded_in_jtag_master -pg 1
preplace inst soc_system.hps_only_master.p2b -pg 1
preplace inst soc_system.hps_only_master.clk_src -pg 1
preplace inst soc_system.hps_0.arm_gic_0 -pg 1
preplace inst soc_system.hps_0.rstmgr -pg 1
preplace inst soc_system.hps_0.usb0 -pg 1
preplace inst soc_system.hps_0.scu -pg 1
preplace inst soc_system.hps_0.usb1 -pg 1
preplace inst soc_system.hps_0.hps_io -pg 1
preplace inst soc_system.fpga_only_master.p2b -pg 1
preplace inst soc_system.hps_0.nand0 -pg 1
preplace inst soc_system.fpga_only_master.clk_src -pg 1
preplace inst soc_system.hps_only_master.timing_adt -pg 1
preplace inst soc_system.fpga_only_master.fifo -pg 1
preplace inst soc_system.hps_0.gmac0 -pg 1
preplace inst soc_system.testOut -pg 1 -lvl 5 -y 1000
preplace inst soc_system.hps_0 -pg 1 -lvl 3 -y 140
preplace inst soc_system.hps_0.hps_io.border -pg 1
preplace inst soc_system.hps_0.gmac1 -pg 1
preplace inst soc_system.hps_0.eosc1 -pg 1
preplace inst soc_system.hps_0.fpgamgr -pg 1
preplace inst soc_system.mm_clock_crossing_bridge_0 -pg 1 -lvl 4 -y 30
preplace inst soc_system.jtag_uart -pg 1 -lvl 5 -y 260
preplace inst soc_system.hps_0.dcan0 -pg 1
preplace inst soc_system.hps_0.eosc2 -pg 1
preplace inst soc_system.hps_0.fpga_interfaces -pg 1
preplace inst soc_system.hps_0.dcan1 -pg 1
preplace inst soc_system.fpga_only_master.jtag_phy_embedded_in_jtag_master -pg 1
preplace inst soc_system.hps_0.f2s_sdram_ref_clk -pg 1
preplace inst soc_system.fpga_only_master.transacto -pg 1
preplace inst soc_system.hps_0.dma -pg 1
preplace inst soc_system.hps_0.sdrctl -pg 1
preplace inst soc_system.intr_capturer_0 -pg 1 -lvl 4 -y 190
preplace inst soc_system.fpga_only_master.b2p -pg 1
preplace inst soc_system.hps_0.bridges -pg 1
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)myBus.reset,(SLAVE)MemoryDMA.reset,(SLAVE)test.reset,(SLAVE)pll_0.reset,(SLAVE)onchip_memory2_1.reset1,(SLAVE)mm_clock_crossing_bridge_0.m0_reset,(SLAVE)pio_reg1.reset,(SLAVE)pio_reg2.reset,(SLAVE)fpga_only_master.clk_reset,(SLAVE)sysid_qsys.reset,(SLAVE)hps_only_master.clk_reset,(SLAVE)jtag_uart.reset,(SLAVE)dma_0.reset,(SLAVE)mm_clock_crossing_bridge_0.s0_reset,(SLAVE)pio_led.reset,(MASTER)clk_0.clk_reset,(SLAVE)intr_capturer_0.reset_sink,(SLAVE)testOut.reset,(SLAVE)pio_reg3.reset,(SLAVE)onchip_memory2_0.reset1) 1 1 4 410 180 730 440 1250 320 1520
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)pio_led.external_connection,(SLAVE)soc_system.pio_led_external_connection) 1 0 5 NJ 550 NJ 550 NJ 550 NJ 550 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.clk,(SLAVE)clk_0.clk_in) 1 0 1 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.reset,(SLAVE)clk_0.clk_in_reset) 1 0 1 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.hps_0_f2h_debug_reset_req,(SLAVE)hps_0.f2h_debug_reset_req) 1 0 3 NJ 230 NJ 230 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.hps_0_f2h_cold_reset_req,(SLAVE)hps_0.f2h_cold_reset_req) 1 0 3 NJ 210 NJ 210 NJ
preplace netloc FAN_OUT<net_container>soc_system</net_container>(MASTER)clk_0.clk,(SLAVE)jtag_uart.clk,(SLAVE)pio_reg3.clk,(SLAVE)pio_led.clk,(SLAVE)test.clk,(SLAVE)onchip_memory2_1.clk1,(SLAVE)hps_only_master.clk,(SLAVE)onchip_memory2_0.clk1,(SLAVE)MemoryDMA.clk,(SLAVE)pio_reg1.clk,(SLAVE)hps_0.h2f_axi_clock,(SLAVE)sysid_qsys.clk,(SLAVE)testOut.clk,(SLAVE)pio_reg2.clk,(SLAVE)hps_0.f2h_axi_clock,(SLAVE)mm_clock_crossing_bridge_0.s0_clk,(SLAVE)hps_0.h2f_lw_axi_clock,(SLAVE)pll_0.refclk,(SLAVE)intr_capturer_0.clock,(SLAVE)hps_0.f2h_sdram0_clock,(SLAVE)fpga_only_master.clk,(SLAVE)dma_0.clk) 1 1 4 390 160 850 420 1270 300 1560
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.test_external_connection,(SLAVE)test.external_connection) 1 0 5 NJ 930 NJ 930 NJ 930 NJ 930 NJ
preplace netloc INTERCONNECT<net_container>soc_system</net_container>(MASTER)dma_0.read_master,(SLAVE)pio_reg2.s1,(SLAVE)dma_0.control_port_slave,(MASTER)fpga_only_master.master,(SLAVE)pio_led.s1,(SLAVE)jtag_uart.avalon_jtag_slave,(SLAVE)intr_capturer_0.avalon_slave_0,(MASTER)dma_0.write_master,(SLAVE)mm_clock_crossing_bridge_0.s0,(SLAVE)pio_reg1.s1,(MASTER)MemoryDMA.m_write,(SLAVE)MemoryDMA.csr,(SLAVE)test.s1,(MASTER)hps_0.h2f_axi_master,(SLAVE)onchip_memory2_1.s1,(SLAVE)onchip_memory2_0.s1,(SLAVE)sysid_qsys.control_slave,(SLAVE)testOut.s1,(MASTER)hps_0.h2f_lw_axi_master,(SLAVE)pio_reg3.s1) 1 1 4 430 140 790 460 1230 280 1540
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.testout_external_connection,(SLAVE)testOut.external_connection) 1 0 5 NJ 1030 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc FAN_IN<net_container>soc_system</net_container>(MASTER)MemoryDMA.descriptor_write,(MASTER)MemoryDMA.m_read,(SLAVE)hps_0.f2h_axi_slave,(MASTER)hps_only_master.master,(MASTER)MemoryDMA.descriptor_read) 1 2 1 670
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)pio_reg2.external_connection,(SLAVE)soc_system.pio_reg2_external_connection) 1 0 5 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.memory,(SLAVE)hps_0.memory) 1 0 3 NJ 270 NJ 270 NJ
preplace netloc POINT_TO_POINT<net_container>soc_system</net_container>(SLAVE)myBus.s1,(MASTER)mm_clock_crossing_bridge_0.m0) 1 4 1 1620
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)hps_0.f2h_warm_reset_req,(SLAVE)soc_system.hps_0_f2h_warm_reset_req) 1 0 3 NJ 430 NJ 430 NJ
preplace netloc FAN_IN<net_container>soc_system</net_container>(MASTER)intr_capturer_0.interrupt_receiver,(SLAVE)jtag_uart.irq,(MASTER)hps_0.f2h_irq0) 1 3 2 1210 180 1580
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)pio_reg1.external_connection,(SLAVE)soc_system.pio_reg1_external_connection) 1 0 5 NJ 670 NJ 670 NJ 670 NJ 650 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.hps_0_hps_io,(SLAVE)hps_0.hps_io) 1 0 3 NJ 450 NJ 450 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.mybus_external_connection,(SLAVE)myBus.external_connection) 1 0 5 NJ 390 NJ 390 NJ 480 NJ 480 NJ
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)soc_system.pio_reg3_external_connection,(SLAVE)pio_reg3.external_connection) 1 0 5 NJ 810 NJ 810 NJ 810 NJ 830 NJ
preplace netloc FAN_OUT<net_container>soc_system</net_container>(SLAVE)mm_clock_crossing_bridge_0.m0_clk,(SLAVE)myBus.clk,(MASTER)pll_0.outclk0) 1 3 2 1210 160 N
preplace netloc EXPORT<net_container>soc_system</net_container>(SLAVE)hps_0.f2h_stm_hw_events,(SLAVE)soc_system.hps_0_f2h_stm_hw_events) 1 0 3 NJ 410 NJ 410 NJ
levelinfo -pg 1 0 180 1830
levelinfo -hier soc_system 190 220 510 990 1330 1670 1820
