{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645846702422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645846702423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 25 22:38:22 2022 " "Processing started: Fri Feb 25 22:38:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645846702423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645846702423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645846702423 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645846702511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645846702678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645846702678 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846702704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846702704 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1645846702889 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1645846702901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846702901 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645846702902 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw2 sw2 " "create_clock -period 1.000 -name sw2 sw2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645846702902 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw1 sw1 " "create_clock -period 1.000 -name sw1 sw1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645846702902 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw0 sw0 " "create_clock -period 1.000 -name sw0 sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645846702902 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currNum_tmp1\[0\] currNum_tmp1\[0\] " "create_clock -period 1.000 -name currNum_tmp1\[0\] currNum_tmp1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645846702902 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645846702902 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datab  to: combout " "Cell: Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: combout " "Cell: Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~12  from: cin  to: combout " "Cell: Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: cin  to: combout " "Cell: Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~6  from: cin  to: combout " "Cell: Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~8  from: cin  to: combout " "Cell: Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: cin  to: combout " "Cell: Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: datad  to: combout " "Cell: Add1~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: datab  to: combout " "Cell: Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[22\]~48  from: datad  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[22\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[23\]~47  from: datac  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[23\]~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~51  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~51  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~50  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[31\]~0  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[31\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[32\]~1  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[32\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[33\]~2  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[33\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[2\]~0  from: dataa  to: combout " "Cell: acc\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[3\]~2  from: cin  to: combout " "Cell: acc\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[3\]~2  from: datab  to: combout " "Cell: acc\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[4\]~4  from: cin  to: combout " "Cell: acc\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[4\]~4  from: datab  to: combout " "Cell: acc\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[5\]~6  from: cin  to: combout " "Cell: acc\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[5\]~6  from: datab  to: combout " "Cell: acc\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[6\]~8  from: cin  to: combout " "Cell: acc\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[6\]~8  from: datad  to: combout " "Cell: acc\[6\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846702906 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645846702906 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645846702908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645846702909 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645846702909 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645846702917 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1645846702923 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645846702927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.303 " "Worst-case setup slack is -30.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.303            -395.768 currNum_tmp1\[0\]  " "  -30.303            -395.768 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.319            -329.822 clk  " "   -8.319            -329.822 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007              -3.568 sw1  " "   -1.007              -3.568 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003              -4.518 sw0  " "   -1.003              -4.518 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989              -2.956 sw2  " "   -0.989              -2.956 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846702929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 sw0  " "    0.393               0.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 sw1  " "    0.393               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 sw2  " "    0.393               0.000 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 clk  " "    0.419               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.225               0.000 currNum_tmp1\[0\]  " "    2.225               0.000 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846702934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645846702936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645846702938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.003 " "Worst-case minimum pulse width slack is -10.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.003           -5751.225 currNum_tmp1\[0\]  " "  -10.003           -5751.225 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.120 clk  " "   -3.000             -59.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.821 sw0  " "   -3.000             -12.821 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 sw1  " "   -3.000             -11.418 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.015 sw2  " "   -3.000             -10.015 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846702939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846702939 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645846702949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645846702966 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645846703318 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datab  to: combout " "Cell: Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: combout " "Cell: Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~12  from: cin  to: combout " "Cell: Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: cin  to: combout " "Cell: Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~6  from: cin  to: combout " "Cell: Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~8  from: cin  to: combout " "Cell: Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: cin  to: combout " "Cell: Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: datad  to: combout " "Cell: Add1~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: datab  to: combout " "Cell: Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[22\]~48  from: datad  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[22\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[23\]~47  from: datac  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[23\]~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~51  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~51  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~50  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[31\]~0  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[31\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[32\]~1  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[32\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[33\]~2  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[33\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[2\]~0  from: dataa  to: combout " "Cell: acc\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[3\]~2  from: cin  to: combout " "Cell: acc\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[3\]~2  from: datab  to: combout " "Cell: acc\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[4\]~4  from: cin  to: combout " "Cell: acc\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[4\]~4  from: datab  to: combout " "Cell: acc\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[5\]~6  from: cin  to: combout " "Cell: acc\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[5\]~6  from: datab  to: combout " "Cell: acc\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[6\]~8  from: cin  to: combout " "Cell: acc\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[6\]~8  from: datad  to: combout " "Cell: acc\[6\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703367 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645846703367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645846703369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645846703380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.932 " "Worst-case setup slack is -27.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.932            -363.521 currNum_tmp1\[0\]  " "  -27.932            -363.521 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.559            -299.917 clk  " "   -7.559            -299.917 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815              -2.772 sw1  " "   -0.815              -2.772 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813              -3.544 sw0  " "   -0.813              -3.544 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787              -2.278 sw2  " "   -0.787              -2.278 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846703381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 sw0  " "    0.355               0.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 sw1  " "    0.355               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 sw2  " "    0.355               0.000 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk  " "    0.384               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.099               0.000 currNum_tmp1\[0\]  " "    2.099               0.000 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846703387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645846703389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645846703390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.985 " "Worst-case minimum pulse width slack is -8.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.985           -5126.560 currNum_tmp1\[0\]  " "   -8.985           -5126.560 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.120 clk  " "   -3.000             -59.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.821 sw0  " "   -3.000             -12.821 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 sw1  " "   -3.000             -11.418 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.015 sw2  " "   -3.000             -10.015 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846703392 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645846703401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datab  to: combout " "Cell: Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~10  from: cin  to: combout " "Cell: Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~12  from: cin  to: combout " "Cell: Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: cin  to: combout " "Cell: Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~4  from: cin  to: combout " "Cell: Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~6  from: cin  to: combout " "Cell: Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~8  from: cin  to: combout " "Cell: Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: cin  to: combout " "Cell: Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~10  from: datad  to: combout " "Cell: Add1~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: datab  to: combout " "Cell: Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[22\]~48  from: datad  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[22\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[23\]~47  from: datac  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|StageOut\[23\]~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~51  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[22\]~51  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~50  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[23\]~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[31\]~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[32\]~47  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datad  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|StageOut\[33\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: Mod0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[31\]~0  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[31\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[32\]~1  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[32\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[33\]~2  from: datad  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|StageOut\[33\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[2\]~0  from: dataa  to: combout " "Cell: acc\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[3\]~2  from: cin  to: combout " "Cell: acc\[3\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[3\]~2  from: datab  to: combout " "Cell: acc\[3\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[4\]~4  from: cin  to: combout " "Cell: acc\[4\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[4\]~4  from: datab  to: combout " "Cell: acc\[4\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[5\]~6  from: cin  to: combout " "Cell: acc\[5\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[5\]~6  from: datab  to: combout " "Cell: acc\[5\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[6\]~8  from: cin  to: combout " "Cell: acc\[6\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acc\[6\]~8  from: datad  to: combout " "Cell: acc\[6\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645846703531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645846703531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645846703533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645846703538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.778 " "Worst-case setup slack is -13.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.778            -177.464 currNum_tmp1\[0\]  " "  -13.778            -177.464 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.932            -115.650 clk  " "   -2.932            -115.650 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 sw2  " "    0.177               0.000 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 sw1  " "    0.213               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 sw0  " "    0.217               0.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846703540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 sw0  " "    0.170               0.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 sw1  " "    0.170               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 sw2  " "    0.170               0.000 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 currNum_tmp1\[0\]  " "    1.462               0.000 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846703546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645846703548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645846703549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.659 " "Worst-case minimum pulse width slack is -3.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.659           -1791.664 currNum_tmp1\[0\]  " "   -3.659           -1791.664 currNum_tmp1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.857 clk  " "   -3.000             -48.857 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.631 sw0  " "   -3.000             -11.631 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.482 sw1  " "   -3.000             -10.482 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.259 sw2  " "   -3.000              -9.259 sw2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645846703551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645846703551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645846704137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645846704138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645846704171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 25 22:38:24 2022 " "Processing ended: Fri Feb 25 22:38:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645846704171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645846704171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645846704171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645846704171 ""}
