
motorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014130  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  08014310  08014310  00015310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080149c0  080149c0  00016280  2**0
                  CONTENTS
  4 .ARM          00000008  080149c0  080149c0  000159c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080149c8  080149c8  00016280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080149c8  080149c8  000159c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080149cc  080149cc  000159cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000280  20000000  080149d0  00016000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b88  20000280  08014c50  00016280  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e08  08014c50  00016e08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016280  2**0
                  CONTENTS, READONLY
 12 .debug_info   000263d9  00000000  00000000  000162b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005db7  00000000  00000000  0003c689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e38  00000000  00000000  00042440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001701  00000000  00000000  00044278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284c8  00000000  00000000  00045979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c646  00000000  00000000  0006de41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9a93  00000000  00000000  0009a487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00183f1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000927c  00000000  00000000  00183f60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0018d1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000280 	.word	0x20000280
 80001fc:	00000000 	.word	0x00000000
 8000200:	080142f8 	.word	0x080142f8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000284 	.word	0x20000284
 800021c:	080142f8 	.word	0x080142f8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b09a      	sub	sp, #104	@ 0x68
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800104a:	2220      	movs	r2, #32
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f00f fca6 	bl	80109a0 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	223c      	movs	r2, #60	@ 0x3c
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f00f fca0 	bl	80109a0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001060:	4b4d      	ldr	r3, [pc, #308]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001062:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001066:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001068:	4b4b      	ldr	r3, [pc, #300]	@ (8001198 <MX_ADC1_Init+0x164>)
 800106a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800106e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001070:	4b49      	ldr	r3, [pc, #292]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001076:	4b48      	ldr	r3, [pc, #288]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107c:	4b46      	ldr	r3, [pc, #280]	@ (8001198 <MX_ADC1_Init+0x164>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001084:	2201      	movs	r2, #1
 8001086:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001088:	4b43      	ldr	r3, [pc, #268]	@ (8001198 <MX_ADC1_Init+0x164>)
 800108a:	2204      	movs	r2, #4
 800108c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001090:	2200      	movs	r2, #0
 8001092:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001094:	4b40      	ldr	r3, [pc, #256]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001096:	2200      	movs	r2, #0
 8001098:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800109a:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_ADC1_Init+0x164>)
 800109c:	2201      	movs	r2, #1
 800109e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b4:	4b38      	ldr	r3, [pc, #224]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010be:	2200      	movs	r2, #0
 80010c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c2:	4b35      	ldr	r3, [pc, #212]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ca:	4833      	ldr	r0, [pc, #204]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010cc:	f001 fea0 	bl	8002e10 <HAL_ADC_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010d6:	f000 fc74 	bl	80019c2 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010da:	2300      	movs	r3, #0
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010e2:	4619      	mov	r1, r3
 80010e4:	482c      	ldr	r0, [pc, #176]	@ (8001198 <MX_ADC1_Init+0x164>)
 80010e6:	f003 ffc9 	bl	800507c <HAL_ADCEx_MultiModeConfigChannel>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80010f0:	f000 fc67 	bl	80019c2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010f4:	4b29      	ldr	r3, [pc, #164]	@ (800119c <MX_ADC1_Init+0x168>)
 80010f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fc:	2300      	movs	r3, #0
 80010fe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001100:	237f      	movs	r3, #127	@ 0x7f
 8001102:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001104:	2304      	movs	r3, #4
 8001106:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001110:	4619      	mov	r1, r3
 8001112:	4821      	ldr	r0, [pc, #132]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001114:	f002 fa38 	bl	8003588 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800111e:	f000 fc50 	bl	80019c2 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8001122:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <MX_ADC1_Init+0x16c>)
 8001124:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001126:	2309      	movs	r3, #9
 8001128:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800112a:	2301      	movs	r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800112e:	237f      	movs	r3, #127	@ 0x7f
 8001130:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001132:	2304      	movs	r3, #4
 8001134:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T8_CC4;
 8001150:	239c      	movs	r3, #156	@ 0x9c
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001158:	2300      	movs	r3, #0
 800115a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800115e:	463b      	mov	r3, r7
 8001160:	4619      	mov	r1, r3
 8001162:	480d      	ldr	r0, [pc, #52]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001164:	f003 faaa 	bl	80046bc <HAL_ADCEx_InjectedConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 800116e:	f000 fc28 	bl	80019c2 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_15;
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_ADC1_Init+0x170>)
 8001174:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001176:	f240 130f 	movw	r3, #271	@ 0x10f
 800117a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_ADC1_Init+0x164>)
 8001182:	f003 fa9b 	bl	80046bc <HAL_ADCEx_InjectedConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 800118c:	f000 fc19 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3768      	adds	r7, #104	@ 0x68
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000029c 	.word	0x2000029c
 800119c:	08600004 	.word	0x08600004
 80011a0:	32601000 	.word	0x32601000
 80011a4:	3ef08000 	.word	0x3ef08000

080011a8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <MX_ADC2_Init+0x74>)
 80011ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001220 <MX_ADC2_Init+0x78>)
 80011b0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011b2:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <MX_ADC2_Init+0x74>)
 80011b4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011b8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011ba:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_ADC2_Init+0x74>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c0:	4b16      	ldr	r3, [pc, #88]	@ (800121c <MX_ADC2_Init+0x74>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80011c6:	4b15      	ldr	r3, [pc, #84]	@ (800121c <MX_ADC2_Init+0x74>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011cc:	4b13      	ldr	r3, [pc, #76]	@ (800121c <MX_ADC2_Init+0x74>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011d2:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_ADC2_Init+0x74>)
 80011d4:	2204      	movs	r2, #4
 80011d6:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011d8:	4b10      	ldr	r3, [pc, #64]	@ (800121c <MX_ADC2_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_ADC2_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80011e4:	4b0d      	ldr	r3, [pc, #52]	@ (800121c <MX_ADC2_Init+0x74>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_ADC2_Init+0x74>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011f2:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <MX_ADC2_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <MX_ADC2_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001200:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_ADC2_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	@ (800121c <MX_ADC2_Init+0x74>)
 800120a:	f001 fe01 	bl	8002e10 <HAL_ADC_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001214:	f000 fbd5 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000308 	.word	0x20000308
 8001220:	50000100 	.word	0x50000100

08001224 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b09e      	sub	sp, #120	@ 0x78
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	2244      	movs	r2, #68	@ 0x44
 8001242:	2100      	movs	r1, #0
 8001244:	4618      	mov	r0, r3
 8001246:	f00f fbab 	bl	80109a0 <memset>
  if(adcHandle->Instance==ADC1)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001252:	d15f      	bne.n	8001314 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001254:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001258:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800125a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800125e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001260:	f107 0320 	add.w	r3, r7, #32
 8001264:	4618      	mov	r0, r3
 8001266:	f006 f81f 	bl	80072a8 <HAL_RCCEx_PeriphCLKConfig>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001270:	f000 fba7 	bl	80019c2 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001274:	4b4f      	ldr	r3, [pc, #316]	@ (80013b4 <HAL_ADC_MspInit+0x190>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3301      	adds	r3, #1
 800127a:	4a4e      	ldr	r2, [pc, #312]	@ (80013b4 <HAL_ADC_MspInit+0x190>)
 800127c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800127e:	4b4d      	ldr	r3, [pc, #308]	@ (80013b4 <HAL_ADC_MspInit+0x190>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d10b      	bne.n	800129e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001286:	4b4c      	ldr	r3, [pc, #304]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	4a4b      	ldr	r2, [pc, #300]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 800128c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001290:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001292:	4b49      	ldr	r3, [pc, #292]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001296:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800129a:	61fb      	str	r3, [r7, #28]
 800129c:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129e:	4b46      	ldr	r3, [pc, #280]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a2:	4a45      	ldr	r2, [pc, #276]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012aa:	4b43      	ldr	r3, [pc, #268]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	61bb      	str	r3, [r7, #24]
 80012b4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b6:	4b40      	ldr	r3, [pc, #256]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ba:	4a3f      	ldr	r2, [pc, #252]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 80012bc:	f043 0302 	orr.w	r3, r3, #2
 80012c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012c2:	4b3d      	ldr	r3, [pc, #244]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	697b      	ldr	r3, [r7, #20]
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ce:	2302      	movs	r3, #2
 80012d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012d2:	2303      	movs	r3, #3
 80012d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012de:	4619      	mov	r1, r3
 80012e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e4:	f005 f84c 	bl	8006380 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_14;
 80012e8:	f245 0303 	movw	r3, #20483	@ 0x5003
 80012ec:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ee:	2303      	movs	r3, #3
 80012f0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012fa:	4619      	mov	r1, r3
 80012fc:	482f      	ldr	r0, [pc, #188]	@ (80013bc <HAL_ADC_MspInit+0x198>)
 80012fe:	f005 f83f 	bl	8006380 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	2012      	movs	r0, #18
 8001308:	f004 fa5f 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800130c:	2012      	movs	r0, #18
 800130e:	f004 fa76 	bl	80057fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001312:	e04a      	b.n	80013aa <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a29      	ldr	r2, [pc, #164]	@ (80013c0 <HAL_ADC_MspInit+0x19c>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d145      	bne.n	80013aa <HAL_ADC_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800131e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001322:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001324:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001328:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800132a:	f107 0320 	add.w	r3, r7, #32
 800132e:	4618      	mov	r0, r3
 8001330:	f005 ffba 	bl	80072a8 <HAL_RCCEx_PeriphCLKConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <HAL_ADC_MspInit+0x11a>
      Error_Handler();
 800133a:	f000 fb42 	bl	80019c2 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800133e:	4b1d      	ldr	r3, [pc, #116]	@ (80013b4 <HAL_ADC_MspInit+0x190>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	3301      	adds	r3, #1
 8001344:	4a1b      	ldr	r2, [pc, #108]	@ (80013b4 <HAL_ADC_MspInit+0x190>)
 8001346:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001348:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <HAL_ADC_MspInit+0x190>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d10b      	bne.n	8001368 <HAL_ADC_MspInit+0x144>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001350:	4b19      	ldr	r3, [pc, #100]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 8001352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001354:	4a18      	ldr	r2, [pc, #96]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 8001356:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800135a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135c:	4b16      	ldr	r3, [pc, #88]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 800135e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001364:	613b      	str	r3, [r7, #16]
 8001366:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001368:	4b13      	ldr	r3, [pc, #76]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 800136a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136c:	4a12      	ldr	r2, [pc, #72]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 800136e:	f043 0302 	orr.w	r3, r3, #2
 8001372:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001374:	4b10      	ldr	r3, [pc, #64]	@ (80013b8 <HAL_ADC_MspInit+0x194>)
 8001376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8001380:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001384:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001386:	2303      	movs	r3, #3
 8001388:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800138e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001392:	4619      	mov	r1, r3
 8001394:	4809      	ldr	r0, [pc, #36]	@ (80013bc <HAL_ADC_MspInit+0x198>)
 8001396:	f004 fff3 	bl	8006380 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800139a:	2200      	movs	r2, #0
 800139c:	2100      	movs	r1, #0
 800139e:	2012      	movs	r0, #18
 80013a0:	f004 fa13 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80013a4:	2012      	movs	r0, #18
 80013a6:	f004 fa2a 	bl	80057fe <HAL_NVIC_EnableIRQ>
}
 80013aa:	bf00      	nop
 80013ac:	3778      	adds	r7, #120	@ 0x78
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000374 	.word	0x20000374
 80013b8:	40021000 	.word	0x40021000
 80013bc:	48000400 	.word	0x48000400
 80013c0:	50000100 	.word	0x50000100

080013c4 <MX_COMP1_Init>:
COMP_HandleTypeDef hcomp1;
COMP_HandleTypeDef hcomp4;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013ca:	4a10      	ldr	r2, [pc, #64]	@ (800140c <MX_COMP1_Init+0x48>)
 80013cc:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013d4:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013d8:	2240      	movs	r2, #64	@ 0x40
 80013da:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80013dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80013e8:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013f0:	2211      	movs	r2, #17
 80013f2:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <MX_COMP1_Init+0x44>)
 80013f6:	f003 ffa3 	bl	8005340 <HAL_COMP_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8001400:	f000 fadf 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000378 	.word	0x20000378
 800140c:	40010200 	.word	0x40010200

08001410 <MX_COMP4_Init>:
/* COMP4 init function */
void MX_COMP4_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8001414:	4b0f      	ldr	r3, [pc, #60]	@ (8001454 <MX_COMP4_Init+0x44>)
 8001416:	4a10      	ldr	r2, [pc, #64]	@ (8001458 <MX_COMP4_Init+0x48>)
 8001418:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <MX_COMP4_Init+0x44>)
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8001420:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <MX_COMP4_Init+0x44>)
 8001422:	2240      	movs	r2, #64	@ 0x40
 8001424:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001426:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <MX_COMP4_Init+0x44>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_COMP4_Init+0x44>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001432:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <MX_COMP4_Init+0x44>)
 8001434:	2200      	movs	r2, #0
 8001436:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_COMP4_Init+0x44>)
 800143a:	2211      	movs	r2, #17
 800143c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	@ (8001454 <MX_COMP4_Init+0x44>)
 8001440:	f003 ff7e 	bl	8005340 <HAL_COMP_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 800144a:	f000 faba 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	2000039c 	.word	0x2000039c
 8001458:	4001020c 	.word	0x4001020c

0800145c <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	@ 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a26      	ldr	r2, [pc, #152]	@ (8001514 <HAL_COMP_MspInit+0xb8>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d120      	bne.n	80014c0 <HAL_COMP_MspInit+0x64>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	4b26      	ldr	r3, [pc, #152]	@ (8001518 <HAL_COMP_MspInit+0xbc>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001482:	4a25      	ldr	r2, [pc, #148]	@ (8001518 <HAL_COMP_MspInit+0xbc>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148a:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <HAL_COMP_MspInit+0xbc>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001496:	2302      	movs	r3, #2
 8001498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800149a:	2303      	movs	r3, #3
 800149c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	4619      	mov	r1, r3
 80014a8:	481c      	ldr	r0, [pc, #112]	@ (800151c <HAL_COMP_MspInit+0xc0>)
 80014aa:	f004 ff69 	bl	8006380 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	2040      	movs	r0, #64	@ 0x40
 80014b4:	f004 f989 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 80014b8:	2040      	movs	r0, #64	@ 0x40
 80014ba:	f004 f9a0 	bl	80057fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(COMP4_IRQn);
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }
}
 80014be:	e024      	b.n	800150a <HAL_COMP_MspInit+0xae>
  else if(compHandle->Instance==COMP4)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a16      	ldr	r2, [pc, #88]	@ (8001520 <HAL_COMP_MspInit+0xc4>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d11f      	bne.n	800150a <HAL_COMP_MspInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ca:	4b13      	ldr	r3, [pc, #76]	@ (8001518 <HAL_COMP_MspInit+0xbc>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	4a12      	ldr	r2, [pc, #72]	@ (8001518 <HAL_COMP_MspInit+0xbc>)
 80014d0:	f043 0302 	orr.w	r3, r3, #2
 80014d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d6:	4b10      	ldr	r3, [pc, #64]	@ (8001518 <HAL_COMP_MspInit+0xbc>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014e2:	2301      	movs	r3, #1
 80014e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e6:	2303      	movs	r3, #3
 80014e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	4619      	mov	r1, r3
 80014f4:	4809      	ldr	r0, [pc, #36]	@ (800151c <HAL_COMP_MspInit+0xc0>)
 80014f6:	f004 ff43 	bl	8006380 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP4_IRQn, 0, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	2041      	movs	r0, #65	@ 0x41
 8001500:	f004 f963 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP4_IRQn);
 8001504:	2041      	movs	r0, #65	@ 0x41
 8001506:	f004 f97a 	bl	80057fe <HAL_NVIC_EnableIRQ>
}
 800150a:	bf00      	nop
 800150c:	3728      	adds	r7, #40	@ 0x28
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40010200 	.word	0x40010200
 8001518:	40021000 	.word	0x40021000
 800151c:	48000400 	.word	0x48000400
 8001520:	4001020c 	.word	0x4001020c

08001524 <MX_DAC3_Init>:

DAC_HandleTypeDef hdac3;

/* DAC3 init function */
void MX_DAC3_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	@ 0x30
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800152a:	463b      	mov	r3, r7
 800152c:	2230      	movs	r2, #48	@ 0x30
 800152e:	2100      	movs	r1, #0
 8001530:	4618      	mov	r0, r3
 8001532:	f00f fa35 	bl	80109a0 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8001536:	4b1b      	ldr	r3, [pc, #108]	@ (80015a4 <MX_DAC3_Init+0x80>)
 8001538:	4a1b      	ldr	r2, [pc, #108]	@ (80015a8 <MX_DAC3_Init+0x84>)
 800153a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800153c:	4819      	ldr	r0, [pc, #100]	@ (80015a4 <MX_DAC3_Init+0x80>)
 800153e:	f004 f978 	bl	8005832 <HAL_DAC_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001548:	f000 fa3b 	bl	80019c2 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800154c:	2302      	movs	r3, #2
 800154e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001554:	2300      	movs	r3, #0
 8001556:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001560:	2300      	movs	r3, #0
 8001562:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001564:	2302      	movs	r3, #2
 8001566:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001568:	2302      	movs	r3, #2
 800156a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001570:	463b      	mov	r3, r7
 8001572:	2200      	movs	r2, #0
 8001574:	4619      	mov	r1, r3
 8001576:	480b      	ldr	r0, [pc, #44]	@ (80015a4 <MX_DAC3_Init+0x80>)
 8001578:	f004 fa18 	bl	80059ac <HAL_DAC_ConfigChannel>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001582:	f000 fa1e 	bl	80019c2 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001586:	463b      	mov	r3, r7
 8001588:	2210      	movs	r2, #16
 800158a:	4619      	mov	r1, r3
 800158c:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <MX_DAC3_Init+0x80>)
 800158e:	f004 fa0d 	bl	80059ac <HAL_DAC_ConfigChannel>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_DAC3_Init+0x78>
  {
    Error_Handler();
 8001598:	f000 fa13 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800159c:	bf00      	nop
 800159e:	3730      	adds	r7, #48	@ 0x30
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	200003c0 	.word	0x200003c0
 80015a8:	50001000 	.word	0x50001000

080015ac <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

  if(dacHandle->Instance==DAC3)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a0a      	ldr	r2, [pc, #40]	@ (80015e4 <HAL_DAC_MspInit+0x38>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d10b      	bne.n	80015d6 <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* DAC3 clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 80015be:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <HAL_DAC_MspInit+0x3c>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	4a09      	ldr	r2, [pc, #36]	@ (80015e8 <HAL_DAC_MspInit+0x3c>)
 80015c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ca:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <HAL_DAC_MspInit+0x3c>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 80015d6:	bf00      	nop
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	50001000 	.word	0x50001000
 80015e8:	40021000 	.word	0x40021000

080015ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80015f2:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <MX_DMA_Init+0x80>)
 80015f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015f6:	4a1d      	ldr	r2, [pc, #116]	@ (800166c <MX_DMA_Init+0x80>)
 80015f8:	f043 0304 	orr.w	r3, r3, #4
 80015fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80015fe:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <MX_DMA_Init+0x80>)
 8001600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001602:	f003 0304 	and.w	r3, r3, #4
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800160a:	4b18      	ldr	r3, [pc, #96]	@ (800166c <MX_DMA_Init+0x80>)
 800160c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800160e:	4a17      	ldr	r2, [pc, #92]	@ (800166c <MX_DMA_Init+0x80>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6493      	str	r3, [r2, #72]	@ 0x48
 8001616:	4b15      	ldr	r3, [pc, #84]	@ (800166c <MX_DMA_Init+0x80>)
 8001618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	603b      	str	r3, [r7, #0]
 8001620:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2101      	movs	r1, #1
 8001626:	200b      	movs	r0, #11
 8001628:	f004 f8cf 	bl	80057ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800162c:	200b      	movs	r0, #11
 800162e:	f004 f8e6 	bl	80057fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2101      	movs	r1, #1
 8001636:	200c      	movs	r0, #12
 8001638:	f004 f8c7 	bl	80057ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800163c:	200c      	movs	r0, #12
 800163e:	f004 f8de 	bl	80057fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001642:	2200      	movs	r2, #0
 8001644:	2100      	movs	r1, #0
 8001646:	200d      	movs	r0, #13
 8001648:	f004 f8bf 	bl	80057ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800164c:	200d      	movs	r0, #13
 800164e:	f004 f8d6 	bl	80057fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	200e      	movs	r0, #14
 8001658:	f004 f8b7 	bl	80057ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800165c:	200e      	movs	r0, #14
 800165e:	f004 f8ce 	bl	80057fe <HAL_NVIC_EnableIRQ>

}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000

08001670 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	@ 0x28
 8001674:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
 8001684:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001686:	4b4d      	ldr	r3, [pc, #308]	@ (80017bc <MX_GPIO_Init+0x14c>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168a:	4a4c      	ldr	r2, [pc, #304]	@ (80017bc <MX_GPIO_Init+0x14c>)
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001692:	4b4a      	ldr	r3, [pc, #296]	@ (80017bc <MX_GPIO_Init+0x14c>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	f003 0304 	and.w	r3, r3, #4
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800169e:	4b47      	ldr	r3, [pc, #284]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	4a46      	ldr	r2, [pc, #280]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016a4:	f043 0320 	orr.w	r3, r3, #32
 80016a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016aa:	4b44      	ldr	r3, [pc, #272]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	f003 0320 	and.w	r3, r3, #32
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b6:	4b41      	ldr	r3, [pc, #260]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	4a40      	ldr	r2, [pc, #256]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c2:	4b3e      	ldr	r3, [pc, #248]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ce:	4b3b      	ldr	r3, [pc, #236]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d2:	4a3a      	ldr	r2, [pc, #232]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016d4:	f043 0302 	orr.w	r3, r3, #2
 80016d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016da:	4b38      	ldr	r3, [pc, #224]	@ (80017bc <MX_GPIO_Init+0x14c>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|TEST_Pin, GPIO_PIN_SET);
 80016e6:	2201      	movs	r2, #1
 80016e8:	f44f 6101 	mov.w	r1, #2064	@ 0x810
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f0:	f004 ffe0 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS2_GPIO_Port, NSS2_Pin, GPIO_PIN_SET);
 80016f4:	2201      	movs	r2, #1
 80016f6:	2110      	movs	r1, #16
 80016f8:	4831      	ldr	r0, [pc, #196]	@ (80017c0 <MX_GPIO_Init+0x150>)
 80016fa:	f004 ffdb 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS1_GPIO_Port, NSS1_Pin, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	2108      	movs	r1, #8
 8001702:	4830      	ldr	r0, [pc, #192]	@ (80017c4 <MX_GPIO_Init+0x154>)
 8001704:	f004 ffd6 	bl	80066b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001708:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800170c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800170e:	2300      	movs	r3, #0
 8001710:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	2300      	movs	r3, #0
 8001714:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	4828      	ldr	r0, [pc, #160]	@ (80017c0 <MX_GPIO_Init+0x150>)
 800171e:	f004 fe2f 	bl	8006380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8001722:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001728:	2300      	movs	r3, #0
 800172a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800172c:	2301      	movs	r3, #1
 800172e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	4619      	mov	r1, r3
 8001736:	4822      	ldr	r0, [pc, #136]	@ (80017c0 <MX_GPIO_Init+0x150>)
 8001738:	f004 fe22 	bl	8006380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 800173c:	2310      	movs	r3, #16
 800173e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001740:	2301      	movs	r3, #1
 8001742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001748:	2303      	movs	r3, #3
 800174a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	4619      	mov	r1, r3
 8001752:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001756:	f004 fe13 	bl	8006380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NSS2_Pin;
 800175a:	2310      	movs	r3, #16
 800175c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175e:	2301      	movs	r3, #1
 8001760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001766:	2302      	movs	r3, #2
 8001768:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NSS2_GPIO_Port, &GPIO_InitStruct);
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	4619      	mov	r1, r3
 8001770:	4813      	ldr	r0, [pc, #76]	@ (80017c0 <MX_GPIO_Init+0x150>)
 8001772:	f004 fe05 	bl	8006380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEST_Pin;
 8001776:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800177a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177c:	2301      	movs	r3, #1
 800177e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001784:	2302      	movs	r3, #2
 8001786:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	4619      	mov	r1, r3
 800178e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001792:	f004 fdf5 	bl	8006380 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NSS1_Pin;
 8001796:	2308      	movs	r3, #8
 8001798:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179a:	2301      	movs	r3, #1
 800179c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a2:	2302      	movs	r3, #2
 80017a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NSS1_GPIO_Port, &GPIO_InitStruct);
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	4619      	mov	r1, r3
 80017ac:	4805      	ldr	r0, [pc, #20]	@ (80017c4 <MX_GPIO_Init+0x154>)
 80017ae:	f004 fde7 	bl	8006380 <HAL_GPIO_Init>

}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40021000 	.word	0x40021000
 80017c0:	48000800 	.word	0x48000800
 80017c4:	48000400 	.word	0x48000400

080017c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017cc:	f001 f83b 	bl	8002846 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017d0:	f000 f8ae 	bl	8001930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017d4:	f7ff ff4c 	bl	8001670 <MX_GPIO_Init>
  MX_DMA_Init();
 80017d8:	f7ff ff08 	bl	80015ec <MX_DMA_Init>
  MX_USART3_UART_Init();
 80017dc:	f000 fe5e 	bl	800249c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80017e0:	f7ff fc28 	bl	8001034 <MX_ADC1_Init>
  MX_ADC2_Init();
 80017e4:	f7ff fce0 	bl	80011a8 <MX_ADC2_Init>
  MX_TIM1_Init();
 80017e8:	f000 fb8c 	bl	8001f04 <MX_TIM1_Init>
  MX_DAC3_Init();
 80017ec:	f7ff fe9a 	bl	8001524 <MX_DAC3_Init>
  MX_SPI1_Init();
 80017f0:	f000 f8ee 	bl	80019d0 <MX_SPI1_Init>
  MX_TIM8_Init();
 80017f4:	f000 fc62 	bl	80020bc <MX_TIM8_Init>
  MX_SPI3_Init();
 80017f8:	f000 f928 	bl	8001a4c <MX_SPI3_Init>
  MX_USART2_UART_Init();
 80017fc:	f000 fe02 	bl	8002404 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 8001800:	f7ff fde0 	bl	80013c4 <MX_COMP1_Init>
  MX_COMP4_Init();
 8001804:	f7ff fe04 	bl	8001410 <MX_COMP4_Init>
  /* USER CODE BEGIN 2 */
  appInit();
 8001808:	f00b f8da 	bl	800c9c0 <appInit>
#if 1
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rxBuffer, sizeof(rxBuffer));
 800180c:	2264      	movs	r2, #100	@ 0x64
 800180e:	493c      	ldr	r1, [pc, #240]	@ (8001900 <main+0x138>)
 8001810:	483c      	ldr	r0, [pc, #240]	@ (8001904 <main+0x13c>)
 8001812:	f009 fb5e 	bl	800aed2 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001816:	4b3c      	ldr	r3, [pc, #240]	@ (8001908 <main+0x140>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b3a      	ldr	r3, [pc, #232]	@ (8001908 <main+0x140>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f022 0204 	bic.w	r2, r2, #4
 8001824:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 8001826:	2264      	movs	r2, #100	@ 0x64
 8001828:	4935      	ldr	r1, [pc, #212]	@ (8001900 <main+0x138>)
 800182a:	4838      	ldr	r0, [pc, #224]	@ (800190c <main+0x144>)
 800182c:	f009 fb51 	bl	800aed2 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8001830:	4b37      	ldr	r3, [pc, #220]	@ (8001910 <main+0x148>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	4b36      	ldr	r3, [pc, #216]	@ (8001910 <main+0x148>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f022 0204 	bic.w	r2, r2, #4
 800183e:	601a      	str	r2, [r3, #0]
  // HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001840:	217f      	movs	r1, #127	@ 0x7f
 8001842:	4834      	ldr	r0, [pc, #208]	@ (8001914 <main+0x14c>)
 8001844:	f002 fd1a 	bl	800427c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001848:	217f      	movs	r1, #127	@ 0x7f
 800184a:	4833      	ldr	r0, [pc, #204]	@ (8001918 <main+0x150>)
 800184c:	f002 fd16 	bl	800427c <HAL_ADCEx_Calibration_Start>
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_JEOC);
 8001850:	4b30      	ldr	r3, [pc, #192]	@ (8001914 <main+0x14c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2220      	movs	r2, #32
 8001856:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOC);
 8001858:	4b2e      	ldr	r3, [pc, #184]	@ (8001914 <main+0x14c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2204      	movs	r2, #4
 800185e:	601a      	str	r2, [r3, #0]
  __HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_JEOC);
 8001860:	4b2d      	ldr	r3, [pc, #180]	@ (8001918 <main+0x150>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2220      	movs	r2, #32
 8001866:	601a      	str	r2, [r3, #0]

  HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2300);
 8001868:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 800186c:	2200      	movs	r2, #0
 800186e:	2100      	movs	r1, #0
 8001870:	482a      	ldr	r0, [pc, #168]	@ (800191c <main+0x154>)
 8001872:	f004 f86d 	bl	8005950 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac3, DAC_CHANNEL_1);
 8001876:	2100      	movs	r1, #0
 8001878:	4828      	ldr	r0, [pc, #160]	@ (800191c <main+0x154>)
 800187a:	f003 fffd 	bl	8005878 <HAL_DAC_Start>
  HAL_COMP_Start(&hcomp1);
 800187e:	4828      	ldr	r0, [pc, #160]	@ (8001920 <main+0x158>)
 8001880:	f003 fe3a 	bl	80054f8 <HAL_COMP_Start>

  HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 2300);
 8001884:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8001888:	2200      	movs	r2, #0
 800188a:	2110      	movs	r1, #16
 800188c:	4823      	ldr	r0, [pc, #140]	@ (800191c <main+0x154>)
 800188e:	f004 f85f 	bl	8005950 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac3, DAC_CHANNEL_2);
 8001892:	2110      	movs	r1, #16
 8001894:	4821      	ldr	r0, [pc, #132]	@ (800191c <main+0x154>)
 8001896:	f003 ffef 	bl	8005878 <HAL_DAC_Start>
  HAL_COMP_Start(&hcomp4);
 800189a:	4822      	ldr	r0, [pc, #136]	@ (8001924 <main+0x15c>)
 800189c:	f003 fe2c 	bl	80054f8 <HAL_COMP_Start>

  HAL_ADCEx_InjectedStart_IT(&hadc1);
 80018a0:	481c      	ldr	r0, [pc, #112]	@ (8001914 <main+0x14c>)
 80018a2:	f002 fdfd 	bl	80044a0 <HAL_ADCEx_InjectedStart_IT>
  HAL_ADCEx_InjectedStart(&hadc2);
 80018a6:	481c      	ldr	r0, [pc, #112]	@ (8001918 <main+0x150>)
 80018a8:	f002 fd4a 	bl	8004340 <HAL_ADCEx_InjectedStart>

  HAL_TIM_Base_Start(&htim8);
 80018ac:	481e      	ldr	r0, [pc, #120]	@ (8001928 <main+0x160>)
 80018ae:	f006 fb83 	bl	8007fb8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80018b2:	210c      	movs	r1, #12
 80018b4:	481c      	ldr	r0, [pc, #112]	@ (8001928 <main+0x160>)
 80018b6:	f006 fc43 	bl	8008140 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80018ba:	2100      	movs	r1, #0
 80018bc:	481a      	ldr	r0, [pc, #104]	@ (8001928 <main+0x160>)
 80018be:	f006 fc3f 	bl	8008140 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80018c2:	2104      	movs	r1, #4
 80018c4:	4818      	ldr	r0, [pc, #96]	@ (8001928 <main+0x160>)
 80018c6:	f006 fc3b 	bl	8008140 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80018ca:	2108      	movs	r1, #8
 80018cc:	4816      	ldr	r0, [pc, #88]	@ (8001928 <main+0x160>)
 80018ce:	f006 fc37 	bl	8008140 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim1);
 80018d2:	4816      	ldr	r0, [pc, #88]	@ (800192c <main+0x164>)
 80018d4:	f006 fb70 	bl	8007fb8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80018d8:	210c      	movs	r1, #12
 80018da:	4814      	ldr	r0, [pc, #80]	@ (800192c <main+0x164>)
 80018dc:	f006 fc30 	bl	8008140 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018e0:	2100      	movs	r1, #0
 80018e2:	4812      	ldr	r0, [pc, #72]	@ (800192c <main+0x164>)
 80018e4:	f006 fc2c 	bl	8008140 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80018e8:	2104      	movs	r1, #4
 80018ea:	4810      	ldr	r0, [pc, #64]	@ (800192c <main+0x164>)
 80018ec:	f006 fc28 	bl	8008140 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80018f0:	2108      	movs	r1, #8
 80018f2:	480e      	ldr	r0, [pc, #56]	@ (800192c <main+0x164>)
 80018f4:	f006 fc24 	bl	8008140 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    userMain();
 80018f8:	f00d f93e 	bl	800eb78 <userMain>
 80018fc:	e7fc      	b.n	80018f8 <main+0x130>
 80018fe:	bf00      	nop
 8001900:	20000b50 	.word	0x20000b50
 8001904:	20000538 	.word	0x20000538
 8001908:	20000660 	.word	0x20000660
 800190c:	200005cc 	.word	0x200005cc
 8001910:	20000780 	.word	0x20000780
 8001914:	2000029c 	.word	0x2000029c
 8001918:	20000308 	.word	0x20000308
 800191c:	200003c0 	.word	0x200003c0
 8001920:	20000378 	.word	0x20000378
 8001924:	2000039c 	.word	0x2000039c
 8001928:	200004ec 	.word	0x200004ec
 800192c:	200004a0 	.word	0x200004a0

08001930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b094      	sub	sp, #80	@ 0x50
 8001934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001936:	f107 0318 	add.w	r3, r7, #24
 800193a:	2238      	movs	r2, #56	@ 0x38
 800193c:	2100      	movs	r1, #0
 800193e:	4618      	mov	r0, r3
 8001940:	f00f f82e 	bl	80109a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001944:	1d3b      	adds	r3, r7, #4
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
 8001950:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001952:	2000      	movs	r0, #0
 8001954:	f004 fec6 	bl	80066e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001958:	2301      	movs	r3, #1
 800195a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800195c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001960:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001962:	2302      	movs	r3, #2
 8001964:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001966:	2303      	movs	r3, #3
 8001968:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 800196a:	2303      	movs	r3, #3
 800196c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800196e:	2328      	movs	r3, #40	@ 0x28
 8001970:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001972:	2302      	movs	r3, #2
 8001974:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001976:	2302      	movs	r3, #2
 8001978:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800197a:	2302      	movs	r3, #2
 800197c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197e:	f107 0318 	add.w	r3, r7, #24
 8001982:	4618      	mov	r0, r3
 8001984:	f004 ff62 	bl	800684c <HAL_RCC_OscConfig>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800198e:	f000 f818 	bl	80019c2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001992:	230f      	movs	r3, #15
 8001994:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001996:	2303      	movs	r3, #3
 8001998:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	2104      	movs	r1, #4
 80019aa:	4618      	mov	r0, r3
 80019ac:	f005 fa60 	bl	8006e70 <HAL_RCC_ClockConfig>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80019b6:	f000 f804 	bl	80019c2 <Error_Handler>
  }
}
 80019ba:	bf00      	nop
 80019bc:	3750      	adds	r7, #80	@ 0x50
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c6:	b672      	cpsid	i
}
 80019c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ca:	bf00      	nop
 80019cc:	e7fd      	b.n	80019ca <Error_Handler+0x8>
	...

080019d0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a44 <MX_SPI1_Init+0x74>)
 80019d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001a48 <MX_SPI1_Init+0x78>)
 80019d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019da:	4b1a      	ldr	r3, [pc, #104]	@ (8001a44 <MX_SPI1_Init+0x74>)
 80019dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019e2:	4b18      	ldr	r3, [pc, #96]	@ (8001a44 <MX_SPI1_Init+0x74>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019e8:	4b16      	ldr	r3, [pc, #88]	@ (8001a44 <MX_SPI1_Init+0x74>)
 80019ea:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80019ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80019f0:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <MX_SPI1_Init+0x74>)
 80019f2:	2202      	movs	r2, #2
 80019f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019f6:	4b13      	ldr	r3, [pc, #76]	@ (8001a44 <MX_SPI1_Init+0x74>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019fc:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <MX_SPI1_Init+0x74>)
 80019fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a02:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001a04:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a06:	2238      	movs	r2, #56	@ 0x38
 8001a08:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a1e:	2207      	movs	r2, #7
 8001a20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001a28:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a2e:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <MX_SPI1_Init+0x74>)
 8001a30:	f005 fe2a 	bl	8007688 <HAL_SPI_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001a3a:	f7ff ffc2 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	200003d4 	.word	0x200003d4
 8001a48:	40013000 	.word	0x40013000

08001a4c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001a50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a52:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac4 <MX_SPI3_Init+0x78>)
 8001a54:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a56:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a5c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a5e:	4b18      	ldr	r3, [pc, #96]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001a64:	4b16      	ldr	r3, [pc, #88]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a66:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001a6a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a6c:	4b14      	ldr	r3, [pc, #80]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a72:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a78:	4b11      	ldr	r3, [pc, #68]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a7e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001a80:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a82:	2210      	movs	r2, #16
 8001a84:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a86:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a92:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a98:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001a9a:	2207      	movs	r2, #7
 8001a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a9e:	4b08      	ldr	r3, [pc, #32]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001aaa:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <MX_SPI3_Init+0x74>)
 8001aac:	f005 fdec 	bl	8007688 <HAL_SPI_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001ab6:	f7ff ff84 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000438 	.word	0x20000438
 8001ac4:	40003c00 	.word	0x40003c00

08001ac8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08c      	sub	sp, #48	@ 0x30
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad0:	f107 031c 	add.w	r3, r7, #28
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]
 8001ade:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a3d      	ldr	r2, [pc, #244]	@ (8001bdc <HAL_SPI_MspInit+0x114>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d129      	bne.n	8001b3e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001aea:	4b3d      	ldr	r3, [pc, #244]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aee:	4a3c      	ldr	r2, [pc, #240]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001af0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001af4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001af6:	4b3a      	ldr	r3, [pc, #232]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001afa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001afe:	61bb      	str	r3, [r7, #24]
 8001b00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	4b37      	ldr	r3, [pc, #220]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b06:	4a36      	ldr	r2, [pc, #216]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b0e:	4b34      	ldr	r3, [pc, #208]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b1a:	23e0      	movs	r3, #224	@ 0xe0
 8001b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b2a:	2305      	movs	r3, #5
 8001b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2e:	f107 031c 	add.w	r3, r7, #28
 8001b32:	4619      	mov	r1, r3
 8001b34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b38:	f004 fc22 	bl	8006380 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b3c:	e049      	b.n	8001bd2 <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI3)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a28      	ldr	r2, [pc, #160]	@ (8001be4 <HAL_SPI_MspInit+0x11c>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d144      	bne.n	8001bd2 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b48:	4b25      	ldr	r3, [pc, #148]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4c:	4a24      	ldr	r2, [pc, #144]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b54:	4b22      	ldr	r3, [pc, #136]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b60:	4b1f      	ldr	r3, [pc, #124]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b64:	4a1e      	ldr	r2, [pc, #120]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b66:	f043 0304 	orr.w	r3, r3, #4
 8001b6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b70:	f003 0304 	and.w	r3, r3, #4
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b78:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7c:	4a18      	ldr	r2, [pc, #96]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b7e:	f043 0302 	orr.w	r3, r3, #2
 8001b82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b84:	4b16      	ldr	r3, [pc, #88]	@ (8001be0 <HAL_SPI_MspInit+0x118>)
 8001b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b90:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ba2:	2306      	movs	r3, #6
 8001ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	480e      	ldr	r0, [pc, #56]	@ (8001be8 <HAL_SPI_MspInit+0x120>)
 8001bae:	f004 fbe7 	bl	8006380 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bb2:	2320      	movs	r3, #32
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001bc2:	2306      	movs	r3, #6
 8001bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc6:	f107 031c 	add.w	r3, r7, #28
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4807      	ldr	r0, [pc, #28]	@ (8001bec <HAL_SPI_MspInit+0x124>)
 8001bce:	f004 fbd7 	bl	8006380 <HAL_GPIO_Init>
}
 8001bd2:	bf00      	nop
 8001bd4:	3730      	adds	r7, #48	@ 0x30
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40013000 	.word	0x40013000
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40003c00 	.word	0x40003c00
 8001be8:	48000800 	.word	0x48000800
 8001bec:	48000400 	.word	0x48000400

08001bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c34 <HAL_MspInit+0x44>)
 8001bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bfa:	4a0e      	ldr	r2, [pc, #56]	@ (8001c34 <HAL_MspInit+0x44>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c02:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <HAL_MspInit+0x44>)
 8001c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <HAL_MspInit+0x44>)
 8001c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c12:	4a08      	ldr	r2, [pc, #32]	@ (8001c34 <HAL_MspInit+0x44>)
 8001c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c18:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <HAL_MspInit+0x44>)
 8001c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001c26:	f004 fe01 	bl	800682c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40021000 	.word	0x40021000

08001c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <NMI_Handler+0x4>

08001c40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <HardFault_Handler+0x4>

08001c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <MemManage_Handler+0x4>

08001c50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c8e:	f000 fe2d 	bl	80028ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001c9c:	4802      	ldr	r0, [pc, #8]	@ (8001ca8 <DMA1_Channel1_IRQHandler+0x10>)
 8001c9e:	f004 fa20 	bl	80060e2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000720 	.word	0x20000720

08001cac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001cb0:	4802      	ldr	r0, [pc, #8]	@ (8001cbc <DMA1_Channel2_IRQHandler+0x10>)
 8001cb2:	f004 fa16 	bl	80060e2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000780 	.word	0x20000780

08001cc0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001cc4:	4802      	ldr	r0, [pc, #8]	@ (8001cd0 <DMA1_Channel3_IRQHandler+0x10>)
 8001cc6:	f004 fa0c 	bl	80060e2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000660 	.word	0x20000660

08001cd4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001cd8:	4802      	ldr	r0, [pc, #8]	@ (8001ce4 <DMA1_Channel4_IRQHandler+0x10>)
 8001cda:	f004 fa02 	bl	80060e2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	200006c0 	.word	0x200006c0

08001ce8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001cec:	4803      	ldr	r0, [pc, #12]	@ (8001cfc <ADC1_2_IRQHandler+0x14>)
 8001cee:	f001 fa13 	bl	8003118 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001cf2:	4803      	ldr	r0, [pc, #12]	@ (8001d00 <ADC1_2_IRQHandler+0x18>)
 8001cf4:	f001 fa10 	bl	8003118 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001cf8:	bf00      	nop
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	2000029c 	.word	0x2000029c
 8001d00:	20000308 	.word	0x20000308

08001d04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d08:	4802      	ldr	r0, [pc, #8]	@ (8001d14 <USART2_IRQHandler+0x10>)
 8001d0a:	f007 fd55 	bl	80097b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000538 	.word	0x20000538

08001d18 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d1c:	4802      	ldr	r0, [pc, #8]	@ (8001d28 <USART3_IRQHandler+0x10>)
 8001d1e:	f007 fd4b 	bl	80097b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200005cc 	.word	0x200005cc

08001d2c <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8001d30:	4802      	ldr	r0, [pc, #8]	@ (8001d3c <COMP1_2_3_IRQHandler+0x10>)
 8001d32:	f003 fc29 	bl	8005588 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000378 	.word	0x20000378

08001d40 <COMP4_IRQHandler>:

/**
  * @brief This function handles COMP4 interrupt through EXTI line 30.
  */
void COMP4_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP4_IRQn 0 */

  /* USER CODE END COMP4_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp4);
 8001d44:	4802      	ldr	r0, [pc, #8]	@ (8001d50 <COMP4_IRQHandler+0x10>)
 8001d46:	f003 fc1f 	bl	8005588 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP4_IRQn 1 */

  /* USER CODE END COMP4_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	2000039c 	.word	0x2000039c

08001d54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return 1;
 8001d58:	2301      	movs	r3, #1
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_kill>:

int _kill(int pid, int sig)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d6e:	f00e fe7b 	bl	8010a68 <__errno>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2216      	movs	r2, #22
 8001d76:	601a      	str	r2, [r3, #0]
  return -1;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_exit>:

void _exit (int status)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ffe7 	bl	8001d64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d96:	bf00      	nop
 8001d98:	e7fd      	b.n	8001d96 <_exit+0x12>

08001d9a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e00a      	b.n	8001dc2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dac:	f3af 8000 	nop.w
 8001db0:	4601      	mov	r1, r0
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	60ba      	str	r2, [r7, #8]
 8001db8:	b2ca      	uxtb	r2, r1
 8001dba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	dbf0      	blt.n	8001dac <_read+0x12>
  }

  return len;
 8001dca:	687b      	ldr	r3, [r7, #4]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3718      	adds	r7, #24
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
 8001de4:	e009      	b.n	8001dfa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	1c5a      	adds	r2, r3, #1
 8001dea:	60ba      	str	r2, [r7, #8]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	3301      	adds	r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	dbf1      	blt.n	8001de6 <_write+0x12>
  }
  return len;
 8001e02:	687b      	ldr	r3, [r7, #4]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <_close>:

int _close(int file)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e34:	605a      	str	r2, [r3, #4]
  return 0;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <_isatty>:

int _isatty(int file)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e4c:	2301      	movs	r3, #1
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b085      	sub	sp, #20
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	60f8      	str	r0, [r7, #12]
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e7c:	4a14      	ldr	r2, [pc, #80]	@ (8001ed0 <_sbrk+0x5c>)
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <_sbrk+0x60>)
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e88:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <_sbrk+0x64>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d102      	bne.n	8001e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e90:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <_sbrk+0x64>)
 8001e92:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <_sbrk+0x68>)
 8001e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e96:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <_sbrk+0x64>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d207      	bcs.n	8001eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ea4:	f00e fde0 	bl	8010a68 <__errno>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	220c      	movs	r2, #12
 8001eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb2:	e009      	b.n	8001ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eb4:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <_sbrk+0x64>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eba:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <_sbrk+0x64>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	4a05      	ldr	r2, [pc, #20]	@ (8001ed8 <_sbrk+0x64>)
 8001ec4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20008000 	.word	0x20008000
 8001ed4:	00000400 	.word	0x00000400
 8001ed8:	2000049c 	.word	0x2000049c
 8001edc:	20000e08 	.word	0x20000e08

08001ee0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <SystemInit+0x20>)
 8001ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eea:	4a05      	ldr	r2, [pc, #20]	@ (8001f00 <SystemInit+0x20>)
 8001eec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ef0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b09c      	sub	sp, #112	@ 0x70
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f0a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	605a      	str	r2, [r3, #4]
 8001f14:	609a      	str	r2, [r3, #8]
 8001f16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f18:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f24:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]
 8001f34:	615a      	str	r2, [r3, #20]
 8001f36:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	2234      	movs	r2, #52	@ 0x34
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f00e fd2e 	bl	80109a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f44:	4b5b      	ldr	r3, [pc, #364]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f46:	4a5c      	ldr	r2, [pc, #368]	@ (80020b8 <MX_TIM1_Init+0x1b4>)
 8001f48:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1-1;
 8001f4a:	4b5a      	ldr	r3, [pc, #360]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001f50:	4b58      	ldr	r3, [pc, #352]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f52:	2220      	movs	r2, #32
 8001f54:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 8001f56:	4b57      	ldr	r3, [pc, #348]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f58:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001f5c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001f5e:	4b55      	ldr	r3, [pc, #340]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f64:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8001f66:	4b53      	ldr	r3, [pc, #332]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f6c:	4b51      	ldr	r3, [pc, #324]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f72:	4850      	ldr	r0, [pc, #320]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f74:	f005 ffc8 	bl	8007f08 <HAL_TIM_Base_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001f7e:	f7ff fd20 	bl	80019c2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f86:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f88:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4849      	ldr	r0, [pc, #292]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001f90:	f006 fb80 	bl	8008694 <HAL_TIM_ConfigClockSource>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001f9a:	f7ff fd12 	bl	80019c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f9e:	4845      	ldr	r0, [pc, #276]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001fa0:	f006 f86c 	bl	800807c <HAL_TIM_PWM_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001faa:	f7ff fd0a 	bl	80019c2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001fae:	2370      	movs	r3, #112	@ 0x70
 8001fb0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	483c      	ldr	r0, [pc, #240]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001fc2:	f007 f8b5 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8001fcc:	f7ff fcf9 	bl	80019c2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fd0:	2360      	movs	r3, #96	@ 0x60
 8001fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	482f      	ldr	r0, [pc, #188]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8001ff6:	f006 fa39 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002000:	f7ff fcdf 	bl	80019c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002004:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002008:	2204      	movs	r2, #4
 800200a:	4619      	mov	r1, r3
 800200c:	4829      	ldr	r0, [pc, #164]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 800200e:	f006 fa2d 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002018:	f7ff fcd3 	bl	80019c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800201c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002020:	2208      	movs	r2, #8
 8002022:	4619      	mov	r1, r3
 8002024:	4823      	ldr	r0, [pc, #140]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8002026:	f006 fa21 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8002030:	f7ff fcc7 	bl	80019c2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002034:	2370      	movs	r3, #112	@ 0x70
 8002036:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 7998;
 8002038:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 800203c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800203e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002042:	220c      	movs	r2, #12
 8002044:	4619      	mov	r1, r3
 8002046:	481b      	ldr	r0, [pc, #108]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8002048:	f006 fa10 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8002052:	f7ff fcb6 	bl	80019c2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002056:	2300      	movs	r3, #0
 8002058:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800205a:	2300      	movs	r3, #0
 800205c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800205e:	2300      	movs	r3, #0
 8002060:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8002066:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800206a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800206c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002070:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 2;
 8002072:	2302      	movs	r3, #2
 8002074:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002076:	2300      	movs	r3, #0
 8002078:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800207a:	2300      	movs	r3, #0
 800207c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800207e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002082:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002088:	2300      	movs	r3, #0
 800208a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	4619      	mov	r1, r3
 8002094:	4807      	ldr	r0, [pc, #28]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 8002096:	f007 f8cd 	bl	8009234 <HAL_TIMEx_ConfigBreakDeadTime>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM1_Init+0x1a0>
  {
    Error_Handler();
 80020a0:	f7ff fc8f 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020a4:	4803      	ldr	r0, [pc, #12]	@ (80020b4 <MX_TIM1_Init+0x1b0>)
 80020a6:	f000 f93f 	bl	8002328 <HAL_TIM_MspPostInit>

}
 80020aa:	bf00      	nop
 80020ac:	3770      	adds	r7, #112	@ 0x70
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200004a0 	.word	0x200004a0
 80020b8:	40012c00 	.word	0x40012c00

080020bc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b09e      	sub	sp, #120	@ 0x78
 80020c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020c2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	605a      	str	r2, [r3, #4]
 80020cc:	609a      	str	r2, [r3, #8]
 80020ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 80020dc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
 80020f8:	615a      	str	r2, [r3, #20]
 80020fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020fc:	463b      	mov	r3, r7
 80020fe:	2234      	movs	r2, #52	@ 0x34
 8002100:	2100      	movs	r1, #0
 8002102:	4618      	mov	r0, r3
 8002104:	f00e fc4c 	bl	80109a0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002108:	4b6b      	ldr	r3, [pc, #428]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 800210a:	4a6c      	ldr	r2, [pc, #432]	@ (80022bc <MX_TIM8_Init+0x200>)
 800210c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800210e:	4b6a      	ldr	r3, [pc, #424]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002110:	2200      	movs	r2, #0
 8002112:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002114:	4b68      	ldr	r3, [pc, #416]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002116:	2220      	movs	r2, #32
 8002118:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7999;
 800211a:	4b67      	ldr	r3, [pc, #412]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 800211c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002120:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8002122:	4b65      	ldr	r3, [pc, #404]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002124:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002128:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 800212a:	4b63      	ldr	r3, [pc, #396]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 800212c:	2201      	movs	r2, #1
 800212e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002130:	4b61      	ldr	r3, [pc, #388]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002132:	2200      	movs	r2, #0
 8002134:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002136:	4860      	ldr	r0, [pc, #384]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002138:	f005 fee6 	bl	8007f08 <HAL_TIM_Base_Init>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002142:	f7ff fc3e 	bl	80019c2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002146:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800214a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800214c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002150:	4619      	mov	r1, r3
 8002152:	4859      	ldr	r0, [pc, #356]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002154:	f006 fa9e 	bl	8008694 <HAL_TIM_ConfigClockSource>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800215e:	f7ff fc30 	bl	80019c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002162:	4855      	ldr	r0, [pc, #340]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002164:	f005 ff8a 	bl	800807c <HAL_TIM_PWM_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 800216e:	f7ff fc28 	bl	80019c2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002172:	2370      	movs	r3, #112	@ 0x70
 8002174:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002176:	2300      	movs	r3, #0
 8002178:	663b      	str	r3, [r7, #96]	@ 0x60
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800217a:	2300      	movs	r3, #0
 800217c:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800217e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002182:	4619      	mov	r1, r3
 8002184:	484c      	ldr	r0, [pc, #304]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002186:	f006 ffd3 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM8_Init+0xd8>
  {
    Error_Handler();
 8002190:	f7ff fc17 	bl	80019c2 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8002194:	2302      	movs	r3, #2
 8002196:	653b      	str	r3, [r7, #80]	@ 0x50
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8002198:	2301      	movs	r3, #1
 800219a:	657b      	str	r3, [r7, #84]	@ 0x54
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 800219c:	2300      	movs	r3, #0
 800219e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_ConfigBreakInput(&htim8, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80021a0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80021a4:	461a      	mov	r2, r3
 80021a6:	2101      	movs	r1, #1
 80021a8:	4843      	ldr	r0, [pc, #268]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 80021aa:	f007 f8cf 	bl	800934c <HAL_TIMEx_ConfigBreakInput>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 80021b4:	f7ff fc05 	bl	80019c2 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 80021b8:	2310      	movs	r3, #16
 80021ba:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakInput(&htim8, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80021bc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80021c0:	461a      	mov	r2, r3
 80021c2:	2101      	movs	r1, #1
 80021c4:	483c      	ldr	r0, [pc, #240]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 80021c6:	f007 f8c1 	bl	800934c <HAL_TIMEx_ConfigBreakInput>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 80021d0:	f7ff fbf7 	bl	80019c2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021d4:	2360      	movs	r3, #96	@ 0x60
 80021d6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021dc:	2300      	movs	r3, #0
 80021de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021e0:	2300      	movs	r3, #0
 80021e2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021e4:	2300      	movs	r3, #0
 80021e6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021e8:	2300      	movs	r3, #0
 80021ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80021ec:	2300      	movs	r3, #0
 80021ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021f0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80021f4:	2200      	movs	r2, #0
 80021f6:	4619      	mov	r1, r3
 80021f8:	482f      	ldr	r0, [pc, #188]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 80021fa:	f006 f937 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM8_Init+0x14c>
  {
    Error_Handler();
 8002204:	f7ff fbdd 	bl	80019c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002208:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800220c:	2204      	movs	r2, #4
 800220e:	4619      	mov	r1, r3
 8002210:	4829      	ldr	r0, [pc, #164]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 8002212:	f006 f92b 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 800221c:	f7ff fbd1 	bl	80019c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002220:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002224:	2208      	movs	r2, #8
 8002226:	4619      	mov	r1, r3
 8002228:	4823      	ldr	r0, [pc, #140]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 800222a:	f006 f91f 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM8_Init+0x17c>
  {
    Error_Handler();
 8002234:	f7ff fbc5 	bl	80019c2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002238:	2370      	movs	r3, #112	@ 0x70
 800223a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 7998;
 800223c:	f641 733e 	movw	r3, #7998	@ 0x1f3e
 8002240:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002242:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002246:	220c      	movs	r2, #12
 8002248:	4619      	mov	r1, r3
 800224a:	481b      	ldr	r0, [pc, #108]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 800224c:	f006 f90e 	bl	800846c <HAL_TIM_PWM_ConfigChannel>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_TIM8_Init+0x19e>
  {
    Error_Handler();
 8002256:	f7ff fbb4 	bl	80019c2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800225a:	2300      	movs	r3, #0
 800225c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800225e:	2300      	movs	r3, #0
 8002260:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002262:	2300      	movs	r3, #0
 8002264:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 800226a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800226e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002270:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002274:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8002276:	230a      	movs	r3, #10
 8002278:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800227e:	2300      	movs	r3, #0
 8002280:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002282:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800228c:	2300      	movs	r3, #0
 800228e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002290:	2300      	movs	r3, #0
 8002292:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002294:	463b      	mov	r3, r7
 8002296:	4619      	mov	r1, r3
 8002298:	4807      	ldr	r0, [pc, #28]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 800229a:	f006 ffcb 	bl	8009234 <HAL_TIMEx_ConfigBreakDeadTime>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM8_Init+0x1ec>
  {
    Error_Handler();
 80022a4:	f7ff fb8d 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80022a8:	4803      	ldr	r0, [pc, #12]	@ (80022b8 <MX_TIM8_Init+0x1fc>)
 80022aa:	f000 f83d 	bl	8002328 <HAL_TIM_MspPostInit>

}
 80022ae:	bf00      	nop
 80022b0:	3778      	adds	r7, #120	@ 0x78
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	200004ec 	.word	0x200004ec
 80022bc:	40013400 	.word	0x40013400

080022c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a13      	ldr	r2, [pc, #76]	@ (800231c <HAL_TIM_Base_MspInit+0x5c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d10c      	bne.n	80022ec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022d2:	4b13      	ldr	r3, [pc, #76]	@ (8002320 <HAL_TIM_Base_MspInit+0x60>)
 80022d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d6:	4a12      	ldr	r2, [pc, #72]	@ (8002320 <HAL_TIM_Base_MspInit+0x60>)
 80022d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80022de:	4b10      	ldr	r3, [pc, #64]	@ (8002320 <HAL_TIM_Base_MspInit+0x60>)
 80022e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80022ea:	e010      	b.n	800230e <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM8)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0c      	ldr	r2, [pc, #48]	@ (8002324 <HAL_TIM_Base_MspInit+0x64>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d10b      	bne.n	800230e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80022f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002320 <HAL_TIM_Base_MspInit+0x60>)
 80022f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fa:	4a09      	ldr	r2, [pc, #36]	@ (8002320 <HAL_TIM_Base_MspInit+0x60>)
 80022fc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002300:	6613      	str	r3, [r2, #96]	@ 0x60
 8002302:	4b07      	ldr	r3, [pc, #28]	@ (8002320 <HAL_TIM_Base_MspInit+0x60>)
 8002304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002306:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
}
 800230e:	bf00      	nop
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40012c00 	.word	0x40012c00
 8002320:	40021000 	.word	0x40021000
 8002324:	40013400 	.word	0x40013400

08002328 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	@ 0x28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a2b      	ldr	r2, [pc, #172]	@ (80023f4 <HAL_TIM_MspPostInit+0xcc>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d11e      	bne.n	8002388 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234a:	4b2b      	ldr	r3, [pc, #172]	@ (80023f8 <HAL_TIM_MspPostInit+0xd0>)
 800234c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234e:	4a2a      	ldr	r2, [pc, #168]	@ (80023f8 <HAL_TIM_MspPostInit+0xd0>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002356:	4b28      	ldr	r3, [pc, #160]	@ (80023f8 <HAL_TIM_MspPostInit+0xd0>)
 8002358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002362:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002368:	2302      	movs	r3, #2
 800236a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002374:	2306      	movs	r3, #6
 8002376:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002378:	f107 0314 	add.w	r3, r7, #20
 800237c:	4619      	mov	r1, r3
 800237e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002382:	f003 fffd 	bl	8006380 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002386:	e031      	b.n	80023ec <HAL_TIM_MspPostInit+0xc4>
  else if(timHandle->Instance==TIM8)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a1b      	ldr	r2, [pc, #108]	@ (80023fc <HAL_TIM_MspPostInit+0xd4>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d12c      	bne.n	80023ec <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002392:	4b19      	ldr	r3, [pc, #100]	@ (80023f8 <HAL_TIM_MspPostInit+0xd0>)
 8002394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002396:	4a18      	ldr	r2, [pc, #96]	@ (80023f8 <HAL_TIM_MspPostInit+0xd0>)
 8002398:	f043 0302 	orr.w	r3, r3, #2
 800239c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239e:	4b16      	ldr	r3, [pc, #88]	@ (80023f8 <HAL_TIM_MspPostInit+0xd0>)
 80023a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023aa:	2340      	movs	r3, #64	@ 0x40
 80023ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ae:	2302      	movs	r3, #2
 80023b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b2:	2300      	movs	r3, #0
 80023b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b6:	2300      	movs	r3, #0
 80023b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 80023ba:	2305      	movs	r3, #5
 80023bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023be:	f107 0314 	add.w	r3, r7, #20
 80023c2:	4619      	mov	r1, r3
 80023c4:	480e      	ldr	r0, [pc, #56]	@ (8002400 <HAL_TIM_MspPostInit+0xd8>)
 80023c6:	f003 ffdb 	bl	8006380 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d0:	2302      	movs	r3, #2
 80023d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d8:	2300      	movs	r3, #0
 80023da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 80023dc:	230a      	movs	r3, #10
 80023de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e0:	f107 0314 	add.w	r3, r7, #20
 80023e4:	4619      	mov	r1, r3
 80023e6:	4806      	ldr	r0, [pc, #24]	@ (8002400 <HAL_TIM_MspPostInit+0xd8>)
 80023e8:	f003 ffca 	bl	8006380 <HAL_GPIO_Init>
}
 80023ec:	bf00      	nop
 80023ee:	3728      	adds	r7, #40	@ 0x28
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40012c00 	.word	0x40012c00
 80023f8:	40021000 	.word	0x40021000
 80023fc:	40013400 	.word	0x40013400
 8002400:	48000400 	.word	0x48000400

08002404 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002408:	4b22      	ldr	r3, [pc, #136]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 800240a:	4a23      	ldr	r2, [pc, #140]	@ (8002498 <MX_USART2_UART_Init+0x94>)
 800240c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800240e:	4b21      	ldr	r3, [pc, #132]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002410:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002414:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002416:	4b1f      	ldr	r3, [pc, #124]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002418:	2200      	movs	r2, #0
 800241a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800241c:	4b1d      	ldr	r3, [pc, #116]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 800241e:	2200      	movs	r2, #0
 8002420:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002422:	4b1c      	ldr	r3, [pc, #112]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002424:	2200      	movs	r2, #0
 8002426:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002428:	4b1a      	ldr	r3, [pc, #104]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 800242a:	220c      	movs	r2, #12
 800242c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242e:	4b19      	ldr	r3, [pc, #100]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002434:	4b17      	ldr	r3, [pc, #92]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002436:	2200      	movs	r2, #0
 8002438:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800243a:	4b16      	ldr	r3, [pc, #88]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002440:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002446:	4b13      	ldr	r3, [pc, #76]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002448:	2200      	movs	r2, #0
 800244a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800244c:	4811      	ldr	r0, [pc, #68]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 800244e:	f007 f855 	bl	80094fc <HAL_UART_Init>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002458:	f7ff fab3 	bl	80019c2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800245c:	2100      	movs	r1, #0
 800245e:	480d      	ldr	r0, [pc, #52]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002460:	f008 fcbb 	bl	800adda <HAL_UARTEx_SetTxFifoThreshold>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800246a:	f7ff faaa 	bl	80019c2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800246e:	2100      	movs	r1, #0
 8002470:	4808      	ldr	r0, [pc, #32]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002472:	f008 fcf0 	bl	800ae56 <HAL_UARTEx_SetRxFifoThreshold>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800247c:	f7ff faa1 	bl	80019c2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002480:	4804      	ldr	r0, [pc, #16]	@ (8002494 <MX_USART2_UART_Init+0x90>)
 8002482:	f008 fc71 	bl	800ad68 <HAL_UARTEx_DisableFifoMode>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800248c:	f7ff fa99 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}
 8002494:	20000538 	.word	0x20000538
 8002498:	40004400 	.word	0x40004400

0800249c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024a0:	4b22      	ldr	r3, [pc, #136]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024a2:	4a23      	ldr	r2, [pc, #140]	@ (8002530 <MX_USART3_UART_Init+0x94>)
 80024a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 80024a6:	4b21      	ldr	r3, [pc, #132]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024a8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80024ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024ae:	4b1f      	ldr	r3, [pc, #124]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024b4:	4b1d      	ldr	r3, [pc, #116]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024ba:	4b1c      	ldr	r3, [pc, #112]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024bc:	2200      	movs	r2, #0
 80024be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024c0:	4b1a      	ldr	r3, [pc, #104]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024c2:	220c      	movs	r2, #12
 80024c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c6:	4b19      	ldr	r3, [pc, #100]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024cc:	4b17      	ldr	r3, [pc, #92]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024d2:	4b16      	ldr	r3, [pc, #88]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024d8:	4b14      	ldr	r3, [pc, #80]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024da:	2200      	movs	r2, #0
 80024dc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024de:	4b13      	ldr	r3, [pc, #76]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024e4:	4811      	ldr	r0, [pc, #68]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024e6:	f007 f809 	bl	80094fc <HAL_UART_Init>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024f0:	f7ff fa67 	bl	80019c2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024f4:	2100      	movs	r1, #0
 80024f6:	480d      	ldr	r0, [pc, #52]	@ (800252c <MX_USART3_UART_Init+0x90>)
 80024f8:	f008 fc6f 	bl	800adda <HAL_UARTEx_SetTxFifoThreshold>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002502:	f7ff fa5e 	bl	80019c2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002506:	2100      	movs	r1, #0
 8002508:	4808      	ldr	r0, [pc, #32]	@ (800252c <MX_USART3_UART_Init+0x90>)
 800250a:	f008 fca4 	bl	800ae56 <HAL_UARTEx_SetRxFifoThreshold>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002514:	f7ff fa55 	bl	80019c2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002518:	4804      	ldr	r0, [pc, #16]	@ (800252c <MX_USART3_UART_Init+0x90>)
 800251a:	f008 fc25 	bl	800ad68 <HAL_UARTEx_DisableFifoMode>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002524:	f7ff fa4d 	bl	80019c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}
 800252c:	200005cc 	.word	0x200005cc
 8002530:	40004800 	.word	0x40004800

08002534 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b09c      	sub	sp, #112	@ 0x70
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
 800254a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800254c:	f107 0318 	add.w	r3, r7, #24
 8002550:	2244      	movs	r2, #68	@ 0x44
 8002552:	2100      	movs	r1, #0
 8002554:	4618      	mov	r0, r3
 8002556:	f00e fa23 	bl	80109a0 <memset>
  if(uartHandle->Instance==USART2)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a99      	ldr	r2, [pc, #612]	@ (80027c4 <HAL_UART_MspInit+0x290>)
 8002560:	4293      	cmp	r3, r2
 8002562:	f040 8093 	bne.w	800268c <HAL_UART_MspInit+0x158>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002566:	2302      	movs	r3, #2
 8002568:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800256a:	2300      	movs	r3, #0
 800256c:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256e:	f107 0318 	add.w	r3, r7, #24
 8002572:	4618      	mov	r0, r3
 8002574:	f004 fe98 	bl	80072a8 <HAL_RCCEx_PeriphCLKConfig>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800257e:	f7ff fa20 	bl	80019c2 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002582:	4b91      	ldr	r3, [pc, #580]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 8002584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002586:	4a90      	ldr	r2, [pc, #576]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 8002588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800258c:	6593      	str	r3, [r2, #88]	@ 0x58
 800258e:	4b8e      	ldr	r3, [pc, #568]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 8002590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259a:	4b8b      	ldr	r3, [pc, #556]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 800259c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259e:	4a8a      	ldr	r2, [pc, #552]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025a6:	4b88      	ldr	r3, [pc, #544]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80025a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025b2:	230c      	movs	r3, #12
 80025b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025c2:	2307      	movs	r3, #7
 80025c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80025ca:	4619      	mov	r1, r3
 80025cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025d0:	f003 fed6 	bl	8006380 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel3;
 80025d4:	4b7d      	ldr	r3, [pc, #500]	@ (80027cc <HAL_UART_MspInit+0x298>)
 80025d6:	4a7e      	ldr	r2, [pc, #504]	@ (80027d0 <HAL_UART_MspInit+0x29c>)
 80025d8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80025da:	4b7c      	ldr	r3, [pc, #496]	@ (80027cc <HAL_UART_MspInit+0x298>)
 80025dc:	221a      	movs	r2, #26
 80025de:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025e0:	4b7a      	ldr	r3, [pc, #488]	@ (80027cc <HAL_UART_MspInit+0x298>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e6:	4b79      	ldr	r3, [pc, #484]	@ (80027cc <HAL_UART_MspInit+0x298>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025ec:	4b77      	ldr	r3, [pc, #476]	@ (80027cc <HAL_UART_MspInit+0x298>)
 80025ee:	2280      	movs	r2, #128	@ 0x80
 80025f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025f2:	4b76      	ldr	r3, [pc, #472]	@ (80027cc <HAL_UART_MspInit+0x298>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025f8:	4b74      	ldr	r3, [pc, #464]	@ (80027cc <HAL_UART_MspInit+0x298>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80025fe:	4b73      	ldr	r3, [pc, #460]	@ (80027cc <HAL_UART_MspInit+0x298>)
 8002600:	2200      	movs	r2, #0
 8002602:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002604:	4b71      	ldr	r3, [pc, #452]	@ (80027cc <HAL_UART_MspInit+0x298>)
 8002606:	2200      	movs	r2, #0
 8002608:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800260a:	4870      	ldr	r0, [pc, #448]	@ (80027cc <HAL_UART_MspInit+0x298>)
 800260c:	f003 fb86 	bl	8005d1c <HAL_DMA_Init>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8002616:	f7ff f9d4 	bl	80019c2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a6b      	ldr	r2, [pc, #428]	@ (80027cc <HAL_UART_MspInit+0x298>)
 800261e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002622:	4a6a      	ldr	r2, [pc, #424]	@ (80027cc <HAL_UART_MspInit+0x298>)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8002628:	4b6a      	ldr	r3, [pc, #424]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 800262a:	4a6b      	ldr	r2, [pc, #428]	@ (80027d8 <HAL_UART_MspInit+0x2a4>)
 800262c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800262e:	4b69      	ldr	r3, [pc, #420]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002630:	221b      	movs	r2, #27
 8002632:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002634:	4b67      	ldr	r3, [pc, #412]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002636:	2210      	movs	r2, #16
 8002638:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800263a:	4b66      	ldr	r3, [pc, #408]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 800263c:	2200      	movs	r2, #0
 800263e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002640:	4b64      	ldr	r3, [pc, #400]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002642:	2280      	movs	r2, #128	@ 0x80
 8002644:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002646:	4b63      	ldr	r3, [pc, #396]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002648:	2200      	movs	r2, #0
 800264a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800264c:	4b61      	ldr	r3, [pc, #388]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 800264e:	2200      	movs	r2, #0
 8002650:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002652:	4b60      	ldr	r3, [pc, #384]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002654:	2200      	movs	r2, #0
 8002656:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002658:	4b5e      	ldr	r3, [pc, #376]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 800265a:	2200      	movs	r2, #0
 800265c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800265e:	485d      	ldr	r0, [pc, #372]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002660:	f003 fb5c 	bl	8005d1c <HAL_DMA_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800266a:	f7ff f9aa 	bl	80019c2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a58      	ldr	r2, [pc, #352]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002672:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002674:	4a57      	ldr	r2, [pc, #348]	@ (80027d4 <HAL_UART_MspInit+0x2a0>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	2026      	movs	r0, #38	@ 0x26
 8002680:	f003 f8a3 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002684:	2026      	movs	r0, #38	@ 0x26
 8002686:	f003 f8ba 	bl	80057fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800268a:	e097      	b.n	80027bc <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART3)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a52      	ldr	r2, [pc, #328]	@ (80027dc <HAL_UART_MspInit+0x2a8>)
 8002692:	4293      	cmp	r3, r2
 8002694:	f040 8092 	bne.w	80027bc <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002698:	2304      	movs	r3, #4
 800269a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800269c:	2300      	movs	r3, #0
 800269e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026a0:	f107 0318 	add.w	r3, r7, #24
 80026a4:	4618      	mov	r0, r3
 80026a6:	f004 fdff 	bl	80072a8 <HAL_RCCEx_PeriphCLKConfig>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_UART_MspInit+0x180>
      Error_Handler();
 80026b0:	f7ff f987 	bl	80019c2 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80026b4:	4b44      	ldr	r3, [pc, #272]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80026b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b8:	4a43      	ldr	r2, [pc, #268]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80026ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026be:	6593      	str	r3, [r2, #88]	@ 0x58
 80026c0:	4b41      	ldr	r3, [pc, #260]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80026c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026cc:	4b3e      	ldr	r3, [pc, #248]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80026ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d0:	4a3d      	ldr	r2, [pc, #244]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80026d2:	f043 0302 	orr.w	r3, r3, #2
 80026d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026d8:	4b3b      	ldr	r3, [pc, #236]	@ (80027c8 <HAL_UART_MspInit+0x294>)
 80026da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026e4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80026e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ea:	2302      	movs	r3, #2
 80026ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ee:	2300      	movs	r3, #0
 80026f0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f2:	2300      	movs	r3, #0
 80026f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026f6:	2307      	movs	r3, #7
 80026f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026fa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80026fe:	4619      	mov	r1, r3
 8002700:	4837      	ldr	r0, [pc, #220]	@ (80027e0 <HAL_UART_MspInit+0x2ac>)
 8002702:	f003 fe3d 	bl	8006380 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel1;
 8002706:	4b37      	ldr	r3, [pc, #220]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002708:	4a37      	ldr	r2, [pc, #220]	@ (80027e8 <HAL_UART_MspInit+0x2b4>)
 800270a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800270c:	4b35      	ldr	r3, [pc, #212]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 800270e:	221d      	movs	r2, #29
 8002710:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002712:	4b34      	ldr	r3, [pc, #208]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002714:	2210      	movs	r2, #16
 8002716:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002718:	4b32      	ldr	r3, [pc, #200]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 800271a:	2200      	movs	r2, #0
 800271c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800271e:	4b31      	ldr	r3, [pc, #196]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002720:	2280      	movs	r2, #128	@ 0x80
 8002722:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002724:	4b2f      	ldr	r3, [pc, #188]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002726:	2200      	movs	r2, #0
 8002728:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800272a:	4b2e      	ldr	r3, [pc, #184]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002730:	4b2c      	ldr	r3, [pc, #176]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002732:	2200      	movs	r2, #0
 8002734:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002736:	4b2b      	ldr	r3, [pc, #172]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002738:	2200      	movs	r2, #0
 800273a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800273c:	4829      	ldr	r0, [pc, #164]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 800273e:	f003 faed 	bl	8005d1c <HAL_DMA_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_UART_MspInit+0x218>
      Error_Handler();
 8002748:	f7ff f93b 	bl	80019c2 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a25      	ldr	r2, [pc, #148]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002750:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002752:	4a24      	ldr	r2, [pc, #144]	@ (80027e4 <HAL_UART_MspInit+0x2b0>)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart3_rx.Instance = DMA1_Channel2;
 8002758:	4b24      	ldr	r3, [pc, #144]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 800275a:	4a25      	ldr	r2, [pc, #148]	@ (80027f0 <HAL_UART_MspInit+0x2bc>)
 800275c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800275e:	4b23      	ldr	r3, [pc, #140]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 8002760:	221c      	movs	r2, #28
 8002762:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002764:	4b21      	ldr	r3, [pc, #132]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 8002766:	2200      	movs	r2, #0
 8002768:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800276a:	4b20      	ldr	r3, [pc, #128]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 800276c:	2200      	movs	r2, #0
 800276e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002770:	4b1e      	ldr	r3, [pc, #120]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 8002772:	2280      	movs	r2, #128	@ 0x80
 8002774:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002776:	4b1d      	ldr	r3, [pc, #116]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 8002778:	2200      	movs	r2, #0
 800277a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800277c:	4b1b      	ldr	r3, [pc, #108]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 800277e:	2200      	movs	r2, #0
 8002780:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002782:	4b1a      	ldr	r3, [pc, #104]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 8002784:	2200      	movs	r2, #0
 8002786:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002788:	4b18      	ldr	r3, [pc, #96]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 800278a:	2200      	movs	r2, #0
 800278c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800278e:	4817      	ldr	r0, [pc, #92]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 8002790:	f003 fac4 	bl	8005d1c <HAL_DMA_Init>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_UART_MspInit+0x26a>
      Error_Handler();
 800279a:	f7ff f912 	bl	80019c2 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a12      	ldr	r2, [pc, #72]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 80027a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80027a6:	4a11      	ldr	r2, [pc, #68]	@ (80027ec <HAL_UART_MspInit+0x2b8>)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80027ac:	2200      	movs	r2, #0
 80027ae:	2101      	movs	r1, #1
 80027b0:	2027      	movs	r0, #39	@ 0x27
 80027b2:	f003 f80a 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80027b6:	2027      	movs	r0, #39	@ 0x27
 80027b8:	f003 f821 	bl	80057fe <HAL_NVIC_EnableIRQ>
}
 80027bc:	bf00      	nop
 80027be:	3770      	adds	r7, #112	@ 0x70
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40004400 	.word	0x40004400
 80027c8:	40021000 	.word	0x40021000
 80027cc:	20000660 	.word	0x20000660
 80027d0:	40020030 	.word	0x40020030
 80027d4:	200006c0 	.word	0x200006c0
 80027d8:	40020044 	.word	0x40020044
 80027dc:	40004800 	.word	0x40004800
 80027e0:	48000400 	.word	0x48000400
 80027e4:	20000720 	.word	0x20000720
 80027e8:	40020008 	.word	0x40020008
 80027ec:	20000780 	.word	0x20000780
 80027f0:	4002001c 	.word	0x4002001c

080027f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027f4:	480d      	ldr	r0, [pc, #52]	@ (800282c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027f6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80027f8:	f7ff fb72 	bl	8001ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027fc:	480c      	ldr	r0, [pc, #48]	@ (8002830 <LoopForever+0x6>)
  ldr r1, =_edata
 80027fe:	490d      	ldr	r1, [pc, #52]	@ (8002834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002800:	4a0d      	ldr	r2, [pc, #52]	@ (8002838 <LoopForever+0xe>)
  movs r3, #0
 8002802:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002804:	e002      	b.n	800280c <LoopCopyDataInit>

08002806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280a:	3304      	adds	r3, #4

0800280c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800280c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800280e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002810:	d3f9      	bcc.n	8002806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002814:	4c0a      	ldr	r4, [pc, #40]	@ (8002840 <LoopForever+0x16>)
  movs r3, #0
 8002816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002818:	e001      	b.n	800281e <LoopFillZerobss>

0800281a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800281c:	3204      	adds	r2, #4

0800281e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800281e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002820:	d3fb      	bcc.n	800281a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002822:	f00e f927 	bl	8010a74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002826:	f7fe ffcf 	bl	80017c8 <main>

0800282a <LoopForever>:

LoopForever:
    b LoopForever
 800282a:	e7fe      	b.n	800282a <LoopForever>
  ldr   r0, =_estack
 800282c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002834:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 8002838:	080149d0 	.word	0x080149d0
  ldr r2, =_sbss
 800283c:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 8002840:	20000e08 	.word	0x20000e08

08002844 <CORDIC_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002844:	e7fe      	b.n	8002844 <CORDIC_IRQHandler>

08002846 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002850:	2003      	movs	r0, #3
 8002852:	f002 ffaf 	bl	80057b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002856:	200f      	movs	r0, #15
 8002858:	f000 f80e 	bl	8002878 <HAL_InitTick>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d002      	beq.n	8002868 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	71fb      	strb	r3, [r7, #7]
 8002866:	e001      	b.n	800286c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002868:	f7ff f9c2 	bl	8001bf0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800286c:	79fb      	ldrb	r3, [r7, #7]

}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002884:	4b16      	ldr	r3, [pc, #88]	@ (80028e0 <HAL_InitTick+0x68>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d022      	beq.n	80028d2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800288c:	4b15      	ldr	r3, [pc, #84]	@ (80028e4 <HAL_InitTick+0x6c>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4b13      	ldr	r3, [pc, #76]	@ (80028e0 <HAL_InitTick+0x68>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002898:	fbb1 f3f3 	udiv	r3, r1, r3
 800289c:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a0:	4618      	mov	r0, r3
 80028a2:	f002 ffba 	bl	800581a <HAL_SYSTICK_Config>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d10f      	bne.n	80028cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b0f      	cmp	r3, #15
 80028b0:	d809      	bhi.n	80028c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028b2:	2200      	movs	r2, #0
 80028b4:	6879      	ldr	r1, [r7, #4]
 80028b6:	f04f 30ff 	mov.w	r0, #4294967295
 80028ba:	f002 ff86 	bl	80057ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028be:	4a0a      	ldr	r2, [pc, #40]	@ (80028e8 <HAL_InitTick+0x70>)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	e007      	b.n	80028d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
 80028ca:	e004      	b.n	80028d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	73fb      	strb	r3, [r7, #15]
 80028d0:	e001      	b.n	80028d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20000008 	.word	0x20000008
 80028e4:	20000000 	.word	0x20000000
 80028e8:	20000004 	.word	0x20000004

080028ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028f0:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <HAL_IncTick+0x1c>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	4b05      	ldr	r3, [pc, #20]	@ (800290c <HAL_IncTick+0x20>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4413      	add	r3, r2
 80028fa:	4a03      	ldr	r2, [pc, #12]	@ (8002908 <HAL_IncTick+0x1c>)
 80028fc:	6013      	str	r3, [r2, #0]
}
 80028fe:	bf00      	nop
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	200007e0 	.word	0x200007e0
 800290c:	20000008 	.word	0x20000008

08002910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return uwTick;
 8002914:	4b03      	ldr	r3, [pc, #12]	@ (8002924 <HAL_GetTick+0x14>)
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	4618      	mov	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	200007e0 	.word	0x200007e0

08002928 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002930:	f7ff ffee 	bl	8002910 <HAL_GetTick>
 8002934:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002940:	d004      	beq.n	800294c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002942:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <HAL_Delay+0x40>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4413      	add	r3, r2
 800294a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800294c:	bf00      	nop
 800294e:	f7ff ffdf 	bl	8002910 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	429a      	cmp	r2, r3
 800295c:	d8f7      	bhi.n	800294e <HAL_Delay+0x26>
  {
  }
}
 800295e:	bf00      	nop
 8002960:	bf00      	nop
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	20000008 	.word	0x20000008

0800296c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	431a      	orrs	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	609a      	str	r2, [r3, #8]
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
 800299a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	431a      	orrs	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	609a      	str	r2, [r3, #8]
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
 80029e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	3360      	adds	r3, #96	@ 0x60
 80029e6:	461a      	mov	r2, r3
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b08      	ldr	r3, [pc, #32]	@ (8002a18 <LL_ADC_SetOffset+0x44>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002a0c:	bf00      	nop
 8002a0e:	371c      	adds	r7, #28
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr
 8002a18:	03fff000 	.word	0x03fff000

08002a1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3360      	adds	r3, #96	@ 0x60
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4413      	add	r3, r2
 8002a32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b087      	sub	sp, #28
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	3360      	adds	r3, #96	@ 0x60
 8002a58:	461a      	mov	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4413      	add	r3, r2
 8002a60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a72:	bf00      	nop
 8002a74:	371c      	adds	r7, #28
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b087      	sub	sp, #28
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3360      	adds	r3, #96	@ 0x60
 8002a8e:	461a      	mov	r2, r3
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002aa8:	bf00      	nop
 8002aaa:	371c      	adds	r7, #28
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	3360      	adds	r3, #96	@ 0x60
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002ade:	bf00      	nop
 8002ae0:	371c      	adds	r7, #28
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr

08002aea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002aea:	b480      	push	{r7}
 8002aec:	b083      	sub	sp, #12
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
 8002af2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	615a      	str	r2, [r3, #20]
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b24:	2301      	movs	r3, #1
 8002b26:	e000      	b.n	8002b2a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b087      	sub	sp, #28
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	3330      	adds	r3, #48	@ 0x30
 8002b46:	461a      	mov	r2, r3
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	0a1b      	lsrs	r3, r3, #8
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	f003 030c 	and.w	r3, r3, #12
 8002b52:	4413      	add	r3, r2
 8002b54:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	211f      	movs	r1, #31
 8002b62:	fa01 f303 	lsl.w	r3, r1, r3
 8002b66:	43db      	mvns	r3, r3
 8002b68:	401a      	ands	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	0e9b      	lsrs	r3, r3, #26
 8002b6e:	f003 011f 	and.w	r1, r3, #31
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b82:	bf00      	nop
 8002b84:	371c      	adds	r7, #28
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b083      	sub	sp, #12
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b087      	sub	sp, #28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3314      	adds	r3, #20
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	0e5b      	lsrs	r3, r3, #25
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	4413      	add	r3, r2
 8002bd2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	0d1b      	lsrs	r3, r3, #20
 8002bdc:	f003 031f 	and.w	r3, r3, #31
 8002be0:	2107      	movs	r1, #7
 8002be2:	fa01 f303 	lsl.w	r3, r1, r3
 8002be6:	43db      	mvns	r3, r3
 8002be8:	401a      	ands	r2, r3
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	0d1b      	lsrs	r3, r3, #20
 8002bee:	f003 031f 	and.w	r3, r3, #31
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002bfe:	bf00      	nop
 8002c00:	371c      	adds	r7, #28
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c24:	43db      	mvns	r3, r3
 8002c26:	401a      	ands	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f003 0318 	and.w	r3, r3, #24
 8002c2e:	4908      	ldr	r1, [pc, #32]	@ (8002c50 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002c30:	40d9      	lsrs	r1, r3
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	400b      	ands	r3, r1
 8002c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002c42:	bf00      	nop
 8002c44:	3714      	adds	r7, #20
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	0007ffff 	.word	0x0007ffff

08002c54 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f003 031f 	and.w	r3, r3, #31
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002c9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	6093      	str	r3, [r2, #8]
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cc4:	d101      	bne.n	8002cca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e000      	b.n	8002ccc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002ce8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002cec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d14:	d101      	bne.n	8002d1a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d16:	2301      	movs	r3, #1
 8002d18:	e000      	b.n	8002d1c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d3c:	f043 0201 	orr.w	r2, r3, #1
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d64:	f043 0202 	orr.w	r2, r3, #2
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d101      	bne.n	8002d90 <LL_ADC_IsEnabled+0x18>
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e000      	b.n	8002d92 <LL_ADC_IsEnabled+0x1a>
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d101      	bne.n	8002db6 <LL_ADC_IsDisableOngoing+0x18>
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <LL_ADC_IsDisableOngoing+0x1a>
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b04      	cmp	r3, #4
 8002dd6:	d101      	bne.n	8002ddc <LL_ADC_REG_IsConversionOngoing+0x18>
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e000      	b.n	8002dde <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b083      	sub	sp, #12
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 0308 	and.w	r3, r3, #8
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d101      	bne.n	8002e02 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e000      	b.n	8002e04 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e10:	b590      	push	{r4, r7, lr}
 8002e12:	b089      	sub	sp, #36	@ 0x24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e167      	b.n	80030fa <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d109      	bne.n	8002e4c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7fe f9f3 	bl	8001224 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff ff2d 	bl	8002cb0 <LL_ADC_IsDeepPowerDownEnabled>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d004      	beq.n	8002e66 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff ff13 	bl	8002c8c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff ff48 	bl	8002d00 <LL_ADC_IsInternalRegulatorEnabled>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d115      	bne.n	8002ea2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff ff2c 	bl	8002cd8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e80:	4ba0      	ldr	r3, [pc, #640]	@ (8003104 <HAL_ADC_Init+0x2f4>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	099b      	lsrs	r3, r3, #6
 8002e86:	4aa0      	ldr	r2, [pc, #640]	@ (8003108 <HAL_ADC_Init+0x2f8>)
 8002e88:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8c:	099b      	lsrs	r3, r3, #6
 8002e8e:	3301      	adds	r3, #1
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002e94:	e002      	b.n	8002e9c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f9      	bne.n	8002e96 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff ff2a 	bl	8002d00 <LL_ADC_IsInternalRegulatorEnabled>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10d      	bne.n	8002ece <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb6:	f043 0210 	orr.w	r2, r3, #16
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ec2:	f043 0201 	orr.w	r2, r3, #1
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff ff76 	bl	8002dc4 <LL_ADC_REG_IsConversionOngoing>
 8002ed8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ede:	f003 0310 	and.w	r3, r3, #16
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f040 8100 	bne.w	80030e8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f040 80fc 	bne.w	80030e8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002ef8:	f043 0202 	orr.w	r2, r3, #2
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff ff37 	bl	8002d78 <LL_ADC_IsEnabled>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d111      	bne.n	8002f34 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f10:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002f14:	f7ff ff30 	bl	8002d78 <LL_ADC_IsEnabled>
 8002f18:	4604      	mov	r4, r0
 8002f1a:	487c      	ldr	r0, [pc, #496]	@ (800310c <HAL_ADC_Init+0x2fc>)
 8002f1c:	f7ff ff2c 	bl	8002d78 <LL_ADC_IsEnabled>
 8002f20:	4603      	mov	r3, r0
 8002f22:	4323      	orrs	r3, r4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d105      	bne.n	8002f34 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4878      	ldr	r0, [pc, #480]	@ (8003110 <HAL_ADC_Init+0x300>)
 8002f30:	f7ff fd1c 	bl	800296c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	7f5b      	ldrb	r3, [r3, #29]
 8002f38:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f3e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002f44:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002f4a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f52:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d106      	bne.n	8002f70 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	3b01      	subs	r3, #1
 8002f68:	045b      	lsls	r3, r3, #17
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d009      	beq.n	8002f8c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f84:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	4b60      	ldr	r3, [pc, #384]	@ (8003114 <HAL_ADC_Init+0x304>)
 8002f94:	4013      	ands	r3, r2
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	6812      	ldr	r2, [r2, #0]
 8002f9a:	69b9      	ldr	r1, [r7, #24]
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff ff15 	bl	8002dea <LL_ADC_INJ_IsConversionOngoing>
 8002fc0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d16d      	bne.n	80030a4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d16a      	bne.n	80030a4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fd2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002fda:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002fea:	f023 0302 	bic.w	r3, r3, #2
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6812      	ldr	r2, [r2, #0]
 8002ff2:	69b9      	ldr	r1, [r7, #24]
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d017      	beq.n	8003030 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	691a      	ldr	r2, [r3, #16]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800300e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003018:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800301c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003020:	687a      	ldr	r2, [r7, #4]
 8003022:	6911      	ldr	r1, [r2, #16]
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	430b      	orrs	r3, r1
 800302a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800302e:	e013      	b.n	8003058 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691a      	ldr	r2, [r3, #16]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800303e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003050:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003054:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800305e:	2b01      	cmp	r3, #1
 8003060:	d118      	bne.n	8003094 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800306c:	f023 0304 	bic.w	r3, r3, #4
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003078:	4311      	orrs	r1, r2
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800307e:	4311      	orrs	r1, r2
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003084:	430a      	orrs	r2, r1
 8003086:	431a      	orrs	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0201 	orr.w	r2, r2, #1
 8003090:	611a      	str	r2, [r3, #16]
 8003092:	e007      	b.n	80030a4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	691a      	ldr	r2, [r3, #16]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 0201 	bic.w	r2, r2, #1
 80030a2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d10c      	bne.n	80030c6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	f023 010f 	bic.w	r1, r3, #15
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	1e5a      	subs	r2, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80030c4:	e007      	b.n	80030d6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 020f 	bic.w	r2, r2, #15
 80030d4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030da:	f023 0303 	bic.w	r3, r3, #3
 80030de:	f043 0201 	orr.w	r2, r3, #1
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030e6:	e007      	b.n	80030f8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ec:	f043 0210 	orr.w	r2, r3, #16
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3724      	adds	r7, #36	@ 0x24
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd90      	pop	{r4, r7, pc}
 8003102:	bf00      	nop
 8003104:	20000000 	.word	0x20000000
 8003108:	053e2d63 	.word	0x053e2d63
 800310c:	50000100 	.word	0x50000100
 8003110:	50000300 	.word	0x50000300
 8003114:	fff04007 	.word	0xfff04007

08003118 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b08a      	sub	sp, #40	@ 0x28
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003120:	2300      	movs	r3, #0
 8003122:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003134:	4883      	ldr	r0, [pc, #524]	@ (8003344 <HAL_ADC_IRQHandler+0x22c>)
 8003136:	f7ff fd8d 	bl	8002c54 <LL_ADC_GetMultimode>
 800313a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d017      	beq.n	8003176 <HAL_ADC_IRQHandler+0x5e>
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d012      	beq.n	8003176 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b00      	cmp	r3, #0
 800315a:	d105      	bne.n	8003168 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003160:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f001 fa9d 	bl	80046a8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2202      	movs	r2, #2
 8003174:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	2b00      	cmp	r3, #0
 800317e:	d004      	beq.n	800318a <HAL_ADC_IRQHandler+0x72>
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10a      	bne.n	80031a0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 8085 	beq.w	80032a0 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	2b00      	cmp	r3, #0
 800319e:	d07f      	beq.n	80032a0 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a4:	f003 0310 	and.w	r3, r3, #16
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d105      	bne.n	80031b8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff fca7 	bl	8002b10 <LL_ADC_REG_IsTriggerSourceSWStart>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d064      	beq.n	8003292 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a5e      	ldr	r2, [pc, #376]	@ (8003348 <HAL_ADC_IRQHandler+0x230>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d002      	beq.n	80031d8 <HAL_ADC_IRQHandler+0xc0>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	e001      	b.n	80031dc <HAL_ADC_IRQHandler+0xc4>
 80031d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	6812      	ldr	r2, [r2, #0]
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d008      	beq.n	80031f6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d005      	beq.n	80031f6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	2b05      	cmp	r3, #5
 80031ee:	d002      	beq.n	80031f6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	2b09      	cmp	r3, #9
 80031f4:	d104      	bne.n	8003200 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	623b      	str	r3, [r7, #32]
 80031fe:	e00d      	b.n	800321c <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a50      	ldr	r2, [pc, #320]	@ (8003348 <HAL_ADC_IRQHandler+0x230>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d002      	beq.n	8003210 <HAL_ADC_IRQHandler+0xf8>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	e001      	b.n	8003214 <HAL_ADC_IRQHandler+0xfc>
 8003210:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003214:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800321c:	6a3b      	ldr	r3, [r7, #32]
 800321e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d135      	bne.n	8003292 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0308 	and.w	r3, r3, #8
 8003230:	2b08      	cmp	r3, #8
 8003232:	d12e      	bne.n	8003292 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff fdc3 	bl	8002dc4 <LL_ADC_REG_IsConversionOngoing>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d11a      	bne.n	800327a <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	685a      	ldr	r2, [r3, #4]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 020c 	bic.w	r2, r2, #12
 8003252:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003258:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003264:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d112      	bne.n	8003292 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003270:	f043 0201 	orr.w	r2, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003278:	e00b      	b.n	8003292 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800327e:	f043 0210 	orr.w	r2, r3, #16
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800328a:	f043 0201 	orr.w	r2, r3, #1
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f95a 	bl	800354c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	220c      	movs	r2, #12
 800329e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d004      	beq.n	80032b4 <HAL_ADC_IRQHandler+0x19c>
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10b      	bne.n	80032cc <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f000 809e 	beq.w	80033fc <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 8098 	beq.w	80033fc <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d0:	f003 0310 	and.w	r3, r3, #16
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d105      	bne.n	80032e4 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032dc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7ff fc50 	bl	8002b8e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80032ee:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff fc0b 	bl	8002b10 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032fa:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a11      	ldr	r2, [pc, #68]	@ (8003348 <HAL_ADC_IRQHandler+0x230>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d002      	beq.n	800330c <HAL_ADC_IRQHandler+0x1f4>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	e001      	b.n	8003310 <HAL_ADC_IRQHandler+0x1f8>
 800330c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	4293      	cmp	r3, r2
 8003316:	d008      	beq.n	800332a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d005      	beq.n	800332a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2b06      	cmp	r3, #6
 8003322:	d002      	beq.n	800332a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	2b07      	cmp	r3, #7
 8003328:	d104      	bne.n	8003334 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	623b      	str	r3, [r7, #32]
 8003332:	e011      	b.n	8003358 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a03      	ldr	r2, [pc, #12]	@ (8003348 <HAL_ADC_IRQHandler+0x230>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d006      	beq.n	800334c <HAL_ADC_IRQHandler+0x234>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	e005      	b.n	8003350 <HAL_ADC_IRQHandler+0x238>
 8003344:	50000300 	.word	0x50000300
 8003348:	50000100 	.word	0x50000100
 800334c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003350:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d047      	beq.n	80033ee <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d007      	beq.n	8003378 <HAL_ADC_IRQHandler+0x260>
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d03f      	beq.n	80033ee <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003374:	2b00      	cmp	r3, #0
 8003376:	d13a      	bne.n	80033ee <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003382:	2b40      	cmp	r3, #64	@ 0x40
 8003384:	d133      	bne.n	80033ee <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003386:	6a3b      	ldr	r3, [r7, #32]
 8003388:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d12e      	bne.n	80033ee <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff fd28 	bl	8002dea <LL_ADC_INJ_IsConversionOngoing>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d11a      	bne.n	80033d6 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685a      	ldr	r2, [r3, #4]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80033ae:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d112      	bne.n	80033ee <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033cc:	f043 0201 	orr.w	r2, r3, #1
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80033d4:	e00b      	b.n	80033ee <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033da:	f043 0210 	orr.w	r2, r3, #16
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e6:	f043 0201 	orr.w	r2, r3, #1
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f009 fc32 	bl	800cc58 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2260      	movs	r2, #96	@ 0x60
 80033fa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003402:	2b00      	cmp	r3, #0
 8003404:	d011      	beq.n	800342a <HAL_ADC_IRQHandler+0x312>
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00c      	beq.n	800342a <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003414:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f89f 	bl	8003560 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2280      	movs	r2, #128	@ 0x80
 8003428:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003430:	2b00      	cmp	r3, #0
 8003432:	d012      	beq.n	800345a <HAL_ADC_IRQHandler+0x342>
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00d      	beq.n	800345a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003442:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f001 f918 	bl	8004680 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003458:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003460:	2b00      	cmp	r3, #0
 8003462:	d012      	beq.n	800348a <HAL_ADC_IRQHandler+0x372>
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00d      	beq.n	800348a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003472:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f001 f90a 	bl	8004694 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003488:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	f003 0310 	and.w	r3, r3, #16
 8003490:	2b00      	cmp	r3, #0
 8003492:	d036      	beq.n	8003502 <HAL_ADC_IRQHandler+0x3ea>
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	2b00      	cmp	r3, #0
 800349c:	d031      	beq.n	8003502 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d102      	bne.n	80034ac <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80034a6:	2301      	movs	r3, #1
 80034a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80034aa:	e014      	b.n	80034d6 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d008      	beq.n	80034c4 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80034b2:	4825      	ldr	r0, [pc, #148]	@ (8003548 <HAL_ADC_IRQHandler+0x430>)
 80034b4:	f7ff fbdc 	bl	8002c70 <LL_ADC_GetMultiDMATransfer>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00b      	beq.n	80034d6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034be:	2301      	movs	r3, #1
 80034c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80034c2:	e008      	b.n	80034d6 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034d2:	2301      	movs	r3, #1
 80034d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80034d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d10e      	bne.n	80034fa <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ec:	f043 0202 	orr.w	r2, r3, #2
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f83d 	bl	8003574 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2210      	movs	r2, #16
 8003500:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003508:	2b00      	cmp	r3, #0
 800350a:	d018      	beq.n	800353e <HAL_ADC_IRQHandler+0x426>
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003512:	2b00      	cmp	r3, #0
 8003514:	d013      	beq.n	800353e <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003526:	f043 0208 	orr.w	r2, r3, #8
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003536:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f001 f897 	bl	800466c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800353e:	bf00      	nop
 8003540:	3728      	adds	r7, #40	@ 0x28
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	50000300 	.word	0x50000300

0800354c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b0b6      	sub	sp, #216	@ 0xd8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003592:	2300      	movs	r3, #0
 8003594:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d101      	bne.n	80035aa <HAL_ADC_ConfigChannel+0x22>
 80035a6:	2302      	movs	r3, #2
 80035a8:	e3c8      	b.n	8003d3c <HAL_ADC_ConfigChannel+0x7b4>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fc04 	bl	8002dc4 <LL_ADC_REG_IsConversionOngoing>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f040 83ad 	bne.w	8003d1e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6818      	ldr	r0, [r3, #0]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	6859      	ldr	r1, [r3, #4]
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	461a      	mov	r2, r3
 80035d2:	f7ff fab0 	bl	8002b36 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff fbf2 	bl	8002dc4 <LL_ADC_REG_IsConversionOngoing>
 80035e0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff fbfe 	bl	8002dea <LL_ADC_INJ_IsConversionOngoing>
 80035ee:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f040 81d9 	bne.w	80039ae <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003600:	2b00      	cmp	r3, #0
 8003602:	f040 81d4 	bne.w	80039ae <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800360e:	d10f      	bne.n	8003630 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6818      	ldr	r0, [r3, #0]
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2200      	movs	r2, #0
 800361a:	4619      	mov	r1, r3
 800361c:	f7ff faca 	bl	8002bb4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fa5e 	bl	8002aea <LL_ADC_SetSamplingTimeCommonConfig>
 800362e:	e00e      	b.n	800364e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6818      	ldr	r0, [r3, #0]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	6819      	ldr	r1, [r3, #0]
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	461a      	mov	r2, r3
 800363e:	f7ff fab9 	bl	8002bb4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2100      	movs	r1, #0
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff fa4e 	bl	8002aea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	695a      	ldr	r2, [r3, #20]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	08db      	lsrs	r3, r3, #3
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	2b04      	cmp	r3, #4
 800366e:	d022      	beq.n	80036b6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	6919      	ldr	r1, [r3, #16]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003680:	f7ff f9a8 	bl	80029d4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6818      	ldr	r0, [r3, #0]
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	6919      	ldr	r1, [r3, #16]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	461a      	mov	r2, r3
 8003692:	f7ff f9f4 	bl	8002a7e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d102      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x124>
 80036a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036aa:	e000      	b.n	80036ae <HAL_ADC_ConfigChannel+0x126>
 80036ac:	2300      	movs	r3, #0
 80036ae:	461a      	mov	r2, r3
 80036b0:	f7ff fa00 	bl	8002ab4 <LL_ADC_SetOffsetSaturation>
 80036b4:	e17b      	b.n	80039ae <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2100      	movs	r1, #0
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff f9ad 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 80036c2:	4603      	mov	r3, r0
 80036c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10a      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x15a>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2100      	movs	r1, #0
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff f9a2 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 80036d8:	4603      	mov	r3, r0
 80036da:	0e9b      	lsrs	r3, r3, #26
 80036dc:	f003 021f 	and.w	r2, r3, #31
 80036e0:	e01e      	b.n	8003720 <HAL_ADC_ConfigChannel+0x198>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2100      	movs	r1, #0
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff f997 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 80036ee:	4603      	mov	r3, r0
 80036f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80036f8:	fa93 f3a3 	rbit	r3, r3
 80036fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003700:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003704:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003708:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003710:	2320      	movs	r3, #32
 8003712:	e004      	b.n	800371e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003714:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003718:	fab3 f383 	clz	r3, r3
 800371c:	b2db      	uxtb	r3, r3
 800371e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003728:	2b00      	cmp	r3, #0
 800372a:	d105      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x1b0>
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	f003 031f 	and.w	r3, r3, #31
 8003736:	e018      	b.n	800376a <HAL_ADC_ConfigChannel+0x1e2>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003740:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003744:	fa93 f3a3 	rbit	r3, r3
 8003748:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800374c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003750:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003754:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003758:	2b00      	cmp	r3, #0
 800375a:	d101      	bne.n	8003760 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800375c:	2320      	movs	r3, #32
 800375e:	e004      	b.n	800376a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003760:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003764:	fab3 f383 	clz	r3, r3
 8003768:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800376a:	429a      	cmp	r2, r3
 800376c:	d106      	bne.n	800377c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2200      	movs	r2, #0
 8003774:	2100      	movs	r1, #0
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff f966 	bl	8002a48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2101      	movs	r1, #1
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff f94a 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 8003788:	4603      	mov	r3, r0
 800378a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10a      	bne.n	80037a8 <HAL_ADC_ConfigChannel+0x220>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2101      	movs	r1, #1
 8003798:	4618      	mov	r0, r3
 800379a:	f7ff f93f 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 800379e:	4603      	mov	r3, r0
 80037a0:	0e9b      	lsrs	r3, r3, #26
 80037a2:	f003 021f 	and.w	r2, r3, #31
 80037a6:	e01e      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x25e>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2101      	movs	r1, #1
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff f934 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 80037b4:	4603      	mov	r3, r0
 80037b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80037be:	fa93 f3a3 	rbit	r3, r3
 80037c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80037c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80037ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80037d6:	2320      	movs	r3, #32
 80037d8:	e004      	b.n	80037e4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80037da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037de:	fab3 f383 	clz	r3, r3
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d105      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x276>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	0e9b      	lsrs	r3, r3, #26
 80037f8:	f003 031f 	and.w	r3, r3, #31
 80037fc:	e018      	b.n	8003830 <HAL_ADC_ConfigChannel+0x2a8>
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003806:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800380a:	fa93 f3a3 	rbit	r3, r3
 800380e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003812:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003816:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800381a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003822:	2320      	movs	r3, #32
 8003824:	e004      	b.n	8003830 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003826:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003830:	429a      	cmp	r2, r3
 8003832:	d106      	bne.n	8003842 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2200      	movs	r2, #0
 800383a:	2101      	movs	r1, #1
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff f903 	bl	8002a48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2102      	movs	r1, #2
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff f8e7 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 800384e:	4603      	mov	r3, r0
 8003850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10a      	bne.n	800386e <HAL_ADC_ConfigChannel+0x2e6>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2102      	movs	r1, #2
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff f8dc 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 8003864:	4603      	mov	r3, r0
 8003866:	0e9b      	lsrs	r3, r3, #26
 8003868:	f003 021f 	and.w	r2, r3, #31
 800386c:	e01e      	b.n	80038ac <HAL_ADC_ConfigChannel+0x324>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2102      	movs	r1, #2
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff f8d1 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 800387a:	4603      	mov	r3, r0
 800387c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003880:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003884:	fa93 f3a3 	rbit	r3, r3
 8003888:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800388c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003890:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003894:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800389c:	2320      	movs	r3, #32
 800389e:	e004      	b.n	80038aa <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80038a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80038a4:	fab3 f383 	clz	r3, r3
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d105      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x33c>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	0e9b      	lsrs	r3, r3, #26
 80038be:	f003 031f 	and.w	r3, r3, #31
 80038c2:	e016      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x36a>
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038d0:	fa93 f3a3 	rbit	r3, r3
 80038d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80038d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80038dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80038e4:	2320      	movs	r3, #32
 80038e6:	e004      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80038e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038ec:	fab3 f383 	clz	r3, r3
 80038f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d106      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2200      	movs	r2, #0
 80038fc:	2102      	movs	r1, #2
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff f8a2 	bl	8002a48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2103      	movs	r1, #3
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff f886 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 8003910:	4603      	mov	r3, r0
 8003912:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10a      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x3a8>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2103      	movs	r1, #3
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff f87b 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 8003926:	4603      	mov	r3, r0
 8003928:	0e9b      	lsrs	r3, r3, #26
 800392a:	f003 021f 	and.w	r2, r3, #31
 800392e:	e017      	b.n	8003960 <HAL_ADC_ConfigChannel+0x3d8>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2103      	movs	r1, #3
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff f870 	bl	8002a1c <LL_ADC_GetOffsetChannel>
 800393c:	4603      	mov	r3, r0
 800393e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003940:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003942:	fa93 f3a3 	rbit	r3, r3
 8003946:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003948:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800394a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800394c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003952:	2320      	movs	r3, #32
 8003954:	e003      	b.n	800395e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003956:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003958:	fab3 f383 	clz	r3, r3
 800395c:	b2db      	uxtb	r3, r3
 800395e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003968:	2b00      	cmp	r3, #0
 800396a:	d105      	bne.n	8003978 <HAL_ADC_ConfigChannel+0x3f0>
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	0e9b      	lsrs	r3, r3, #26
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	e011      	b.n	800399c <HAL_ADC_ConfigChannel+0x414>
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800397e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003980:	fa93 f3a3 	rbit	r3, r3
 8003984:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003986:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003988:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800398a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003990:	2320      	movs	r3, #32
 8003992:	e003      	b.n	800399c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003994:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003996:	fab3 f383 	clz	r3, r3
 800399a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800399c:	429a      	cmp	r2, r3
 800399e:	d106      	bne.n	80039ae <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2200      	movs	r2, #0
 80039a6:	2103      	movs	r1, #3
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff f84d 	bl	8002a48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff f9e0 	bl	8002d78 <LL_ADC_IsEnabled>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f040 8140 	bne.w	8003c40 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6818      	ldr	r0, [r3, #0]
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	6819      	ldr	r1, [r3, #0]
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	461a      	mov	r2, r3
 80039ce:	f7ff f91d 	bl	8002c0c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	4a8f      	ldr	r2, [pc, #572]	@ (8003c14 <HAL_ADC_ConfigChannel+0x68c>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	f040 8131 	bne.w	8003c40 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10b      	bne.n	8003a06 <HAL_ADC_ConfigChannel+0x47e>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	0e9b      	lsrs	r3, r3, #26
 80039f4:	3301      	adds	r3, #1
 80039f6:	f003 031f 	and.w	r3, r3, #31
 80039fa:	2b09      	cmp	r3, #9
 80039fc:	bf94      	ite	ls
 80039fe:	2301      	movls	r3, #1
 8003a00:	2300      	movhi	r3, #0
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	e019      	b.n	8003a3a <HAL_ADC_ConfigChannel+0x4b2>
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003a14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a16:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003a18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003a1e:	2320      	movs	r3, #32
 8003a20:	e003      	b.n	8003a2a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003a22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a24:	fab3 f383 	clz	r3, r3
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	f003 031f 	and.w	r3, r3, #31
 8003a30:	2b09      	cmp	r3, #9
 8003a32:	bf94      	ite	ls
 8003a34:	2301      	movls	r3, #1
 8003a36:	2300      	movhi	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d079      	beq.n	8003b32 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d107      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x4d2>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	0e9b      	lsrs	r3, r3, #26
 8003a50:	3301      	adds	r3, #1
 8003a52:	069b      	lsls	r3, r3, #26
 8003a54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a58:	e015      	b.n	8003a86 <HAL_ADC_ConfigChannel+0x4fe>
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a6a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003a6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003a72:	2320      	movs	r3, #32
 8003a74:	e003      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003a76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a78:	fab3 f383 	clz	r3, r3
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	069b      	lsls	r3, r3, #26
 8003a82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d109      	bne.n	8003aa6 <HAL_ADC_ConfigChannel+0x51e>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	0e9b      	lsrs	r3, r3, #26
 8003a98:	3301      	adds	r3, #1
 8003a9a:	f003 031f 	and.w	r3, r3, #31
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa4:	e017      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0x54e>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003ab4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003ab8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003abe:	2320      	movs	r3, #32
 8003ac0:	e003      	b.n	8003aca <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ac4:	fab3 f383 	clz	r3, r3
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	3301      	adds	r3, #1
 8003acc:	f003 031f 	and.w	r3, r3, #31
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	ea42 0103 	orr.w	r1, r2, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10a      	bne.n	8003afc <HAL_ADC_ConfigChannel+0x574>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	0e9b      	lsrs	r3, r3, #26
 8003aec:	3301      	adds	r3, #1
 8003aee:	f003 021f 	and.w	r2, r3, #31
 8003af2:	4613      	mov	r3, r2
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	4413      	add	r3, r2
 8003af8:	051b      	lsls	r3, r3, #20
 8003afa:	e018      	b.n	8003b2e <HAL_ADC_ConfigChannel+0x5a6>
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b04:	fa93 f3a3 	rbit	r3, r3
 8003b08:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003b14:	2320      	movs	r3, #32
 8003b16:	e003      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	3301      	adds	r3, #1
 8003b22:	f003 021f 	and.w	r2, r3, #31
 8003b26:	4613      	mov	r3, r2
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	4413      	add	r3, r2
 8003b2c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b2e:	430b      	orrs	r3, r1
 8003b30:	e081      	b.n	8003c36 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d107      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x5c6>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	0e9b      	lsrs	r3, r3, #26
 8003b44:	3301      	adds	r3, #1
 8003b46:	069b      	lsls	r3, r3, #26
 8003b48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b4c:	e015      	b.n	8003b7a <HAL_ADC_ConfigChannel+0x5f2>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003b66:	2320      	movs	r3, #32
 8003b68:	e003      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6c:	fab3 f383 	clz	r3, r3
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	069b      	lsls	r3, r3, #26
 8003b76:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <HAL_ADC_ConfigChannel+0x612>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	0e9b      	lsrs	r3, r3, #26
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	f003 031f 	and.w	r3, r3, #31
 8003b92:	2101      	movs	r1, #1
 8003b94:	fa01 f303 	lsl.w	r3, r1, r3
 8003b98:	e017      	b.n	8003bca <HAL_ADC_ConfigChannel+0x642>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	fa93 f3a3 	rbit	r3, r3
 8003ba6:	61fb      	str	r3, [r7, #28]
  return result;
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003bb2:	2320      	movs	r3, #32
 8003bb4:	e003      	b.n	8003bbe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	fab3 f383 	clz	r3, r3
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	f003 031f 	and.w	r3, r3, #31
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bca:	ea42 0103 	orr.w	r1, r2, r3
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10d      	bne.n	8003bf6 <HAL_ADC_ConfigChannel+0x66e>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	0e9b      	lsrs	r3, r3, #26
 8003be0:	3301      	adds	r3, #1
 8003be2:	f003 021f 	and.w	r2, r3, #31
 8003be6:	4613      	mov	r3, r2
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	4413      	add	r3, r2
 8003bec:	3b1e      	subs	r3, #30
 8003bee:	051b      	lsls	r3, r3, #20
 8003bf0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003bf4:	e01e      	b.n	8003c34 <HAL_ADC_ConfigChannel+0x6ac>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	fa93 f3a3 	rbit	r3, r3
 8003c02:	613b      	str	r3, [r7, #16]
  return result;
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d104      	bne.n	8003c18 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003c0e:	2320      	movs	r3, #32
 8003c10:	e006      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x698>
 8003c12:	bf00      	nop
 8003c14:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	3301      	adds	r3, #1
 8003c22:	f003 021f 	and.w	r2, r3, #31
 8003c26:	4613      	mov	r3, r2
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	4413      	add	r3, r2
 8003c2c:	3b1e      	subs	r3, #30
 8003c2e:	051b      	lsls	r3, r3, #20
 8003c30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c34:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	f7fe ffba 	bl	8002bb4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	4b3f      	ldr	r3, [pc, #252]	@ (8003d44 <HAL_ADC_ConfigChannel+0x7bc>)
 8003c46:	4013      	ands	r3, r2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d071      	beq.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c4c:	483e      	ldr	r0, [pc, #248]	@ (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c4e:	f7fe feb3 	bl	80029b8 <LL_ADC_GetCommonPathInternalCh>
 8003c52:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a3c      	ldr	r2, [pc, #240]	@ (8003d4c <HAL_ADC_ConfigChannel+0x7c4>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d004      	beq.n	8003c6a <HAL_ADC_ConfigChannel+0x6e2>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a3a      	ldr	r2, [pc, #232]	@ (8003d50 <HAL_ADC_ConfigChannel+0x7c8>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d127      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d121      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c7e:	d157      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c88:	4619      	mov	r1, r3
 8003c8a:	482f      	ldr	r0, [pc, #188]	@ (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c8c:	f7fe fe81 	bl	8002992 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c90:	4b30      	ldr	r3, [pc, #192]	@ (8003d54 <HAL_ADC_ConfigChannel+0x7cc>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	4a30      	ldr	r2, [pc, #192]	@ (8003d58 <HAL_ADC_ConfigChannel+0x7d0>)
 8003c98:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9c:	099b      	lsrs	r3, r3, #6
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003caa:	e002      	b.n	8003cb2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f9      	bne.n	8003cac <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cb8:	e03a      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a27      	ldr	r2, [pc, #156]	@ (8003d5c <HAL_ADC_ConfigChannel+0x7d4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d113      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10d      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a22      	ldr	r2, [pc, #136]	@ (8003d60 <HAL_ADC_ConfigChannel+0x7d8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d02a      	beq.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4818      	ldr	r0, [pc, #96]	@ (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003ce6:	f7fe fe54 	bl	8002992 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cea:	e021      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a1c      	ldr	r2, [pc, #112]	@ (8003d64 <HAL_ADC_ConfigChannel+0x7dc>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d11c      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003cf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d116      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a16      	ldr	r2, [pc, #88]	@ (8003d60 <HAL_ADC_ConfigChannel+0x7d8>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d011      	beq.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d10:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d14:	4619      	mov	r1, r3
 8003d16:	480c      	ldr	r0, [pc, #48]	@ (8003d48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d18:	f7fe fe3b 	bl	8002992 <LL_ADC_SetCommonPathInternalCh>
 8003d1c:	e008      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d22:	f043 0220 	orr.w	r2, r3, #32
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d38:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	37d8      	adds	r7, #216	@ 0xd8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	80080000 	.word	0x80080000
 8003d48:	50000300 	.word	0x50000300
 8003d4c:	c3210000 	.word	0xc3210000
 8003d50:	90c00010 	.word	0x90c00010
 8003d54:	20000000 	.word	0x20000000
 8003d58:	053e2d63 	.word	0x053e2d63
 8003d5c:	c7520000 	.word	0xc7520000
 8003d60:	50000100 	.word	0x50000100
 8003d64:	cb840000 	.word	0xcb840000

08003d68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d70:	2300      	movs	r3, #0
 8003d72:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fe fffd 	bl	8002d78 <LL_ADC_IsEnabled>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d169      	bne.n	8003e58 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689a      	ldr	r2, [r3, #8]
 8003d8a:	4b36      	ldr	r3, [pc, #216]	@ (8003e64 <ADC_Enable+0xfc>)
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00d      	beq.n	8003dae <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d96:	f043 0210 	orr.w	r2, r3, #16
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da2:	f043 0201 	orr.w	r2, r3, #1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e055      	b.n	8003e5a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe ffb8 	bl	8002d28 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003db8:	482b      	ldr	r0, [pc, #172]	@ (8003e68 <ADC_Enable+0x100>)
 8003dba:	f7fe fdfd 	bl	80029b8 <LL_ADC_GetCommonPathInternalCh>
 8003dbe:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003dc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d013      	beq.n	8003df0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dc8:	4b28      	ldr	r3, [pc, #160]	@ (8003e6c <ADC_Enable+0x104>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	099b      	lsrs	r3, r3, #6
 8003dce:	4a28      	ldr	r2, [pc, #160]	@ (8003e70 <ADC_Enable+0x108>)
 8003dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd4:	099b      	lsrs	r3, r3, #6
 8003dd6:	1c5a      	adds	r2, r3, #1
 8003dd8:	4613      	mov	r3, r2
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003de2:	e002      	b.n	8003dea <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1f9      	bne.n	8003de4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003df0:	f7fe fd8e 	bl	8002910 <HAL_GetTick>
 8003df4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003df6:	e028      	b.n	8003e4a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fe ffbb 	bl	8002d78 <LL_ADC_IsEnabled>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d104      	bne.n	8003e12 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7fe ff8b 	bl	8002d28 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e12:	f7fe fd7d 	bl	8002910 <HAL_GetTick>
 8003e16:	4602      	mov	r2, r0
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d914      	bls.n	8003e4a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d00d      	beq.n	8003e4a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e32:	f043 0210 	orr.w	r2, r3, #16
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e3e:	f043 0201 	orr.w	r2, r3, #1
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e007      	b.n	8003e5a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d1cf      	bne.n	8003df8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	8000003f 	.word	0x8000003f
 8003e68:	50000300 	.word	0x50000300
 8003e6c:	20000000 	.word	0x20000000
 8003e70:	053e2d63 	.word	0x053e2d63

08003e74 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7fe ff8c 	bl	8002d9e <LL_ADC_IsDisableOngoing>
 8003e86:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7fe ff73 	bl	8002d78 <LL_ADC_IsEnabled>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d047      	beq.n	8003f28 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d144      	bne.n	8003f28 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f003 030d 	and.w	r3, r3, #13
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d10c      	bne.n	8003ec6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7fe ff4d 	bl	8002d50 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2203      	movs	r2, #3
 8003ebc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ebe:	f7fe fd27 	bl	8002910 <HAL_GetTick>
 8003ec2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ec4:	e029      	b.n	8003f1a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eca:	f043 0210 	orr.w	r2, r3, #16
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ed6:	f043 0201 	orr.w	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e023      	b.n	8003f2a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ee2:	f7fe fd15 	bl	8002910 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d914      	bls.n	8003f1a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00d      	beq.n	8003f1a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f02:	f043 0210 	orr.w	r2, r3, #16
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f0e:	f043 0201 	orr.w	r2, r3, #1
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e007      	b.n	8003f2a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1dc      	bne.n	8003ee2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <LL_ADC_SetCommonPathInternalCh>:
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	609a      	str	r2, [r3, #8]
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <LL_ADC_GetCommonPathInternalCh>:
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <LL_ADC_SetOffset>:
{
 8003f74:	b480      	push	{r7}
 8003f76:	b087      	sub	sp, #28
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
 8003f80:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3360      	adds	r3, #96	@ 0x60
 8003f86:	461a      	mov	r2, r3
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	4b08      	ldr	r3, [pc, #32]	@ (8003fb8 <LL_ADC_SetOffset+0x44>)
 8003f96:	4013      	ands	r3, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	601a      	str	r2, [r3, #0]
}
 8003fac:	bf00      	nop
 8003fae:	371c      	adds	r7, #28
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	03fff000 	.word	0x03fff000

08003fbc <LL_ADC_GetOffsetChannel>:
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	3360      	adds	r3, #96	@ 0x60
 8003fca:	461a      	mov	r2, r3
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4413      	add	r3, r2
 8003fd2:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <LL_ADC_SetOffsetState>:
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b087      	sub	sp, #28
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	3360      	adds	r3, #96	@ 0x60
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	431a      	orrs	r2, r3
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	601a      	str	r2, [r3, #0]
}
 8004012:	bf00      	nop
 8004014:	371c      	adds	r7, #28
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <LL_ADC_SetOffsetSign>:
{
 800401e:	b480      	push	{r7}
 8004020:	b087      	sub	sp, #28
 8004022:	af00      	add	r7, sp, #0
 8004024:	60f8      	str	r0, [r7, #12]
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	3360      	adds	r3, #96	@ 0x60
 800402e:	461a      	mov	r2, r3
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	4413      	add	r3, r2
 8004036:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	431a      	orrs	r2, r3
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	601a      	str	r2, [r3, #0]
}
 8004048:	bf00      	nop
 800404a:	371c      	adds	r7, #28
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <LL_ADC_SetOffsetSaturation>:
{
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	3360      	adds	r3, #96	@ 0x60
 8004064:	461a      	mov	r2, r3
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4413      	add	r3, r2
 800406c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	431a      	orrs	r2, r3
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	601a      	str	r2, [r3, #0]
}
 800407e:	bf00      	nop
 8004080:	371c      	adds	r7, #28
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800408a:	b480      	push	{r7}
 800408c:	b083      	sub	sp, #12
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
 8004092:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	615a      	str	r2, [r3, #20]
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <LL_ADC_INJ_GetTrigAuto>:
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <LL_ADC_SetChannelSamplingTime>:
{
 80040cc:	b480      	push	{r7}
 80040ce:	b087      	sub	sp, #28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	3314      	adds	r3, #20
 80040dc:	461a      	mov	r2, r3
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	0e5b      	lsrs	r3, r3, #25
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	4413      	add	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	0d1b      	lsrs	r3, r3, #20
 80040f4:	f003 031f 	and.w	r3, r3, #31
 80040f8:	2107      	movs	r1, #7
 80040fa:	fa01 f303 	lsl.w	r3, r1, r3
 80040fe:	43db      	mvns	r3, r3
 8004100:	401a      	ands	r2, r3
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	0d1b      	lsrs	r3, r3, #20
 8004106:	f003 031f 	and.w	r3, r3, #31
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	fa01 f303 	lsl.w	r3, r1, r3
 8004110:	431a      	orrs	r2, r3
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	601a      	str	r2, [r3, #0]
}
 8004116:	bf00      	nop
 8004118:	371c      	adds	r7, #28
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <LL_ADC_SetChannelSingleDiff>:
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800413c:	43db      	mvns	r3, r3
 800413e:	401a      	ands	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f003 0318 	and.w	r3, r3, #24
 8004146:	4908      	ldr	r1, [pc, #32]	@ (8004168 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004148:	40d9      	lsrs	r1, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	400b      	ands	r3, r1
 800414e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004152:	431a      	orrs	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800415a:	bf00      	nop
 800415c:	3714      	adds	r7, #20
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	0007ffff 	.word	0x0007ffff

0800416c <LL_ADC_GetMultimode>:
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f003 031f 	and.w	r3, r3, #31
}
 800417c:	4618      	mov	r0, r3
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <LL_ADC_IsEnabled>:
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <LL_ADC_IsEnabled+0x18>
 800419c:	2301      	movs	r3, #1
 800419e:	e000      	b.n	80041a2 <LL_ADC_IsEnabled+0x1a>
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr

080041ae <LL_ADC_StartCalibration>:
{
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
 80041b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80041c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80041ca:	4313      	orrs	r3, r2
 80041cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	609a      	str	r2, [r3, #8]
}
 80041d4:	bf00      	nop
 80041d6:	370c      	adds	r7, #12
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <LL_ADC_IsCalibrationOnGoing>:
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041f4:	d101      	bne.n	80041fa <LL_ADC_IsCalibrationOnGoing+0x1a>
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80041fa:	2300      	movs	r3, #0
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <LL_ADC_REG_IsConversionOngoing>:
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b04      	cmp	r3, #4
 800421a:	d101      	bne.n	8004220 <LL_ADC_REG_IsConversionOngoing+0x18>
 800421c:	2301      	movs	r3, #1
 800421e:	e000      	b.n	8004222 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <LL_ADC_INJ_StartConversion>:
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800423e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004242:	f043 0208 	orr.w	r2, r3, #8
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	609a      	str	r2, [r3, #8]
}
 800424a:	bf00      	nop
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr

08004256 <LL_ADC_INJ_IsConversionOngoing>:
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f003 0308 	and.w	r3, r3, #8
 8004266:	2b08      	cmp	r3, #8
 8004268:	d101      	bne.n	800426e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004286:	2300      	movs	r3, #0
 8004288:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004290:	2b01      	cmp	r3, #1
 8004292:	d101      	bne.n	8004298 <HAL_ADCEx_Calibration_Start+0x1c>
 8004294:	2302      	movs	r3, #2
 8004296:	e04d      	b.n	8004334 <HAL_ADCEx_Calibration_Start+0xb8>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff fde7 	bl	8003e74 <ADC_Disable>
 80042a6:	4603      	mov	r3, r0
 80042a8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d136      	bne.n	800431e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80042b8:	f023 0302 	bic.w	r3, r3, #2
 80042bc:	f043 0202 	orr.w	r2, r3, #2
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6839      	ldr	r1, [r7, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7ff ff6f 	bl	80041ae <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042d0:	e014      	b.n	80042fc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	3301      	adds	r3, #1
 80042d6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	4a18      	ldr	r2, [pc, #96]	@ (800433c <HAL_ADCEx_Calibration_Start+0xc0>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d90d      	bls.n	80042fc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e4:	f023 0312 	bic.w	r3, r3, #18
 80042e8:	f043 0210 	orr.w	r2, r3, #16
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e01b      	b.n	8004334 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff ff6d 	bl	80041e0 <LL_ADC_IsCalibrationOnGoing>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1e2      	bne.n	80042d2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004310:	f023 0303 	bic.w	r3, r3, #3
 8004314:	f043 0201 	orr.w	r2, r3, #1
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800431c:	e005      	b.n	800432a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004322:	f043 0210 	orr.w	r2, r3, #16
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004332:	7bfb      	ldrb	r3, [r7, #15]
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	0004de01 	.word	0x0004de01

08004340 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004348:	4853      	ldr	r0, [pc, #332]	@ (8004498 <HAL_ADCEx_InjectedStart+0x158>)
 800434a:	f7ff ff0f 	bl	800416c <LL_ADC_GetMultimode>
 800434e:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4618      	mov	r0, r3
 8004356:	f7ff ff7e 	bl	8004256 <LL_ADC_INJ_IsConversionOngoing>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d001      	beq.n	8004364 <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8004360:	2302      	movs	r3, #2
 8004362:	e094      	b.n	800448e <HAL_ADCEx_InjectedStart+0x14e>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800436e:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004376:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10a      	bne.n	8004394 <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d107      	bne.n	8004394 <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004388:	f043 0220 	orr.w	r2, r3, #32
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e07c      	b.n	800448e <HAL_ADCEx_InjectedStart+0x14e>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800439a:	2b01      	cmp	r3, #1
 800439c:	d101      	bne.n	80043a2 <HAL_ADCEx_InjectedStart+0x62>
 800439e:	2302      	movs	r3, #2
 80043a0:	e075      	b.n	800448e <HAL_ADCEx_InjectedStart+0x14e>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff fcdc 	bl	8003d68 <ADC_Enable>
 80043b0:	4603      	mov	r3, r0
 80043b2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d164      	bne.n	8004484 <HAL_ADCEx_InjectedStart+0x144>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d006      	beq.n	80043d4 <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ca:	f023 0208 	bic.w	r2, r3, #8
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	661a      	str	r2, [r3, #96]	@ 0x60
 80043d2:	e002      	b.n	80043da <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043de:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80043e2:	f023 0301 	bic.w	r3, r3, #1
 80043e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a2a      	ldr	r2, [pc, #168]	@ (800449c <HAL_ADCEx_InjectedStart+0x15c>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d002      	beq.n	80043fe <HAL_ADCEx_InjectedStart+0xbe>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	e001      	b.n	8004402 <HAL_ADCEx_InjectedStart+0xc2>
 80043fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	4293      	cmp	r3, r2
 8004408:	d002      	beq.n	8004410 <HAL_ADCEx_InjectedStart+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d105      	bne.n	800441c <HAL_ADCEx_InjectedStart+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004414:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2260      	movs	r2, #96	@ 0x60
 8004422:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a1a      	ldr	r2, [pc, #104]	@ (800449c <HAL_ADCEx_InjectedStart+0x15c>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d002      	beq.n	800443c <HAL_ADCEx_InjectedStart+0xfc>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	e001      	b.n	8004440 <HAL_ADCEx_InjectedStart+0x100>
 800443c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6812      	ldr	r2, [r2, #0]
 8004444:	4293      	cmp	r3, r2
 8004446:	d008      	beq.n	800445a <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b06      	cmp	r3, #6
 8004452:	d002      	beq.n	800445a <HAL_ADCEx_InjectedStart+0x11a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	2b07      	cmp	r3, #7
 8004458:	d10d      	bne.n	8004476 <HAL_ADCEx_InjectedStart+0x136>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4618      	mov	r0, r3
 8004460:	f7ff fe26 	bl	80040b0 <LL_ADC_INJ_GetTrigAuto>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d110      	bne.n	800448c <HAL_ADCEx_InjectedStart+0x14c>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4618      	mov	r0, r3
 8004470:	f7ff fedd 	bl	800422e <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004474:	e00a      	b.n	800448c <HAL_ADCEx_InjectedStart+0x14c>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004482:	e003      	b.n	800448c <HAL_ADCEx_InjectedStart+0x14c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 800448c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800448e:	4618      	mov	r0, r3
 8004490:	3718      	adds	r7, #24
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	50000300 	.word	0x50000300
 800449c:	50000100 	.word	0x50000100

080044a0 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044a8:	486e      	ldr	r0, [pc, #440]	@ (8004664 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 80044aa:	f7ff fe5f 	bl	800416c <LL_ADC_GetMultimode>
 80044ae:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f7ff fece 	bl	8004256 <LL_ADC_INJ_IsConversionOngoing>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 80044c0:	2302      	movs	r3, #2
 80044c2:	e0ca      	b.n	800465a <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044ce:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10a      	bne.n	80044f4 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d107      	bne.n	80044f4 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e8:	f043 0220 	orr.w	r2, r3, #32
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e0b2      	b.n	800465a <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <HAL_ADCEx_InjectedStart_IT+0x62>
 80044fe:	2302      	movs	r3, #2
 8004500:	e0ab      	b.n	800465a <HAL_ADCEx_InjectedStart_IT+0x1ba>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7ff fc2c 	bl	8003d68 <ADC_Enable>
 8004510:	4603      	mov	r3, r0
 8004512:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	2b00      	cmp	r3, #0
 8004518:	f040 809a 	bne.w	8004650 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004524:	2b00      	cmp	r3, #0
 8004526:	d006      	beq.n	8004536 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800452c:	f023 0208 	bic.w	r2, r3, #8
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	661a      	str	r2, [r3, #96]	@ 0x60
 8004534:	e002      	b.n	800453c <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004540:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004544:	f023 0301 	bic.w	r3, r3, #1
 8004548:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a44      	ldr	r2, [pc, #272]	@ (8004668 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d002      	beq.n	8004560 <HAL_ADCEx_InjectedStart_IT+0xc0>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	e001      	b.n	8004564 <HAL_ADCEx_InjectedStart_IT+0xc4>
 8004560:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	6812      	ldr	r2, [r2, #0]
 8004568:	4293      	cmp	r3, r2
 800456a:	d002      	beq.n	8004572 <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d105      	bne.n	800457e <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004576:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2260      	movs	r2, #96	@ 0x60
 8004584:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d007      	beq.n	80045ac <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045aa:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d110      	bne.n	80045d6 <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 0220 	bic.w	r2, r2, #32
 80045c2:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045d2:	605a      	str	r2, [r3, #4]
          break;
 80045d4:	e010      	b.n	80045f8 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045e4:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0220 	orr.w	r2, r2, #32
 80045f4:	605a      	str	r2, [r3, #4]
          break;
 80045f6:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004668 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d002      	beq.n	8004608 <HAL_ADCEx_InjectedStart_IT+0x168>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	e001      	b.n	800460c <HAL_ADCEx_InjectedStart_IT+0x16c>
 8004608:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	4293      	cmp	r3, r2
 8004612:	d008      	beq.n	8004626 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d005      	beq.n	8004626 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	2b06      	cmp	r3, #6
 800461e:	d002      	beq.n	8004626 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	2b07      	cmp	r3, #7
 8004624:	d10d      	bne.n	8004642 <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7ff fd40 	bl	80040b0 <LL_ADC_INJ_GetTrigAuto>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d110      	bne.n	8004658 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff fdf7 	bl	800422e <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004640:	e00a      	b.n	8004658 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004646:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800464e:	e003      	b.n	8004658 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004658:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	50000300 	.word	0x50000300
 8004668:	50000100 	.word	0x50000100

0800466c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b0b6      	sub	sp, #216	@ 0xd8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046c6:	2300      	movs	r3, #0
 80046c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d102      	bne.n	80046e6 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80046e0:	2302      	movs	r3, #2
 80046e2:	f000 bcb5 	b.w	8005050 <HAL_ADCEx_InjectedConfigChannel+0x994>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	695b      	ldr	r3, [r3, #20]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d130      	bne.n	8004760 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	2b09      	cmp	r3, #9
 8004704:	d179      	bne.n	80047fa <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	2b00      	cmp	r3, #0
 800470c:	d010      	beq.n	8004730 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	0e9b      	lsrs	r3, r3, #26
 8004714:	025b      	lsls	r3, r3, #9
 8004716:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471e:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004722:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004728:	4313      	orrs	r3, r2
 800472a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800472e:	e007      	b.n	8004740 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	0e9b      	lsrs	r3, r3, #26
 8004736:	025b      	lsls	r3, r3, #9
 8004738:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800473c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004746:	4b84      	ldr	r3, [pc, #528]	@ (8004958 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004748:	4013      	ands	r3, r2
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004752:	430b      	orrs	r3, r1
 8004754:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800475c:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800475e:	e04c      	b.n	80047fa <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004764:	2b00      	cmp	r3, #0
 8004766:	d11d      	bne.n	80047a4 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	6a1a      	ldr	r2, [r3, #32]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00d      	beq.n	800479a <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004788:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800478c:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004792:	4313      	orrs	r3, r2
 8004794:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004798:	e004      	b.n	80047a4 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	3b01      	subs	r3, #1
 80047a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	0e9b      	lsrs	r3, r3, #26
 80047aa:	f003 021f 	and.w	r2, r3, #31
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	f003 031f 	and.w	r3, r3, #31
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047c8:	1e5a      	subs	r2, r3, #1
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80047d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d10a      	bne.n	80047fa <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80047ea:	4b5b      	ldr	r3, [pc, #364]	@ (8004958 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80047ec:	4013      	ands	r3, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6812      	ldr	r2, [r2, #0]
 80047f6:	430b      	orrs	r3, r1
 80047f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff fd29 	bl	8004256 <LL_ADC_INJ_IsConversionOngoing>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d124      	bne.n	8004854 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004810:	2b00      	cmp	r3, #0
 8004812:	d112      	bne.n	800483a <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004824:	055a      	lsls	r2, r3, #21
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800482c:	051b      	lsls	r3, r3, #20
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	60da      	str	r2, [r3, #12]
 8004838:	e00c      	b.n	8004854 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800484a:	055a      	lsls	r2, r3, #21
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	f7ff fcd5 	bl	8004208 <LL_ADC_REG_IsConversionOngoing>
 800485e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f7ff fcf5 	bl	8004256 <LL_ADC_INJ_IsConversionOngoing>
 800486c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004870:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004874:	2b00      	cmp	r3, #0
 8004876:	f040 822e 	bne.w	8004cd6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800487a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800487e:	2b00      	cmp	r3, #0
 8004880:	f040 8229 	bne.w	8004cd6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004888:	2b00      	cmp	r3, #0
 800488a:	d003      	beq.n	8004894 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004890:	2b00      	cmp	r3, #0
 8004892:	d116      	bne.n	80048c2 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800489a:	2b01      	cmp	r3, #1
 800489c:	d108      	bne.n	80048b0 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68da      	ldr	r2, [r3, #12]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80048ac:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80048ae:	e01f      	b.n	80048f0 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80048be:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80048c0:	e016      	b.n	80048f0 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d109      	bne.n	80048e0 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048d0:	f043 0220 	orr.w	r2, r3, #32
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80048de:	e007      	b.n	80048f0 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80048ee:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d110      	bne.n	800491c <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490c:	430b      	orrs	r3, r1
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f042 0202 	orr.w	r2, r2, #2
 8004918:	611a      	str	r2, [r3, #16]
 800491a:	e007      	b.n	800492c <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	691a      	ldr	r2, [r3, #16]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f022 0202 	bic.w	r2, r2, #2
 800492a:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004934:	d112      	bne.n	800495c <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6818      	ldr	r0, [r3, #0]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2200      	movs	r2, #0
 8004940:	4619      	mov	r1, r3
 8004942:	f7ff fbc3 	bl	80040cc <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800494e:	4618      	mov	r0, r3
 8004950:	f7ff fb9b 	bl	800408a <LL_ADC_SetSamplingTimeCommonConfig>
 8004954:	e011      	b.n	800497a <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8004956:	bf00      	nop
 8004958:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6818      	ldr	r0, [r3, #0]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004968:	461a      	mov	r2, r3
 800496a:	f7ff fbaf 	bl	80040cc <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2100      	movs	r1, #0
 8004974:	4618      	mov	r0, r3
 8004976:	f7ff fb88 	bl	800408a <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	695a      	ldr	r2, [r3, #20]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	08db      	lsrs	r3, r3, #3
 8004986:	f003 0303 	and.w	r3, r3, #3
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	fa02 f303 	lsl.w	r3, r2, r3
 8004990:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	2b04      	cmp	r3, #4
 800499a:	d022      	beq.n	80049e2 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6818      	ldr	r0, [r3, #0]
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	6919      	ldr	r1, [r3, #16]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049ac:	f7ff fae2 	bl	8003f74 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6818      	ldr	r0, [r3, #0]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	6919      	ldr	r1, [r3, #16]
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	461a      	mov	r2, r3
 80049be:	f7ff fb2e 	bl	800401e <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d102      	bne.n	80049d8 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80049d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049d6:	e000      	b.n	80049da <HAL_ADCEx_InjectedConfigChannel+0x31e>
 80049d8:	2300      	movs	r3, #0
 80049da:	461a      	mov	r2, r3
 80049dc:	f7ff fb3a 	bl	8004054 <LL_ADC_SetOffsetSaturation>
 80049e0:	e179      	b.n	8004cd6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2100      	movs	r1, #0
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7ff fae7 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 80049ee:	4603      	mov	r3, r0
 80049f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10a      	bne.n	8004a0e <HAL_ADCEx_InjectedConfigChannel+0x352>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2100      	movs	r1, #0
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7ff fadc 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004a04:	4603      	mov	r3, r0
 8004a06:	0e9b      	lsrs	r3, r3, #26
 8004a08:	f003 021f 	and.w	r2, r3, #31
 8004a0c:	e01e      	b.n	8004a4c <HAL_ADCEx_InjectedConfigChannel+0x390>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	2100      	movs	r1, #0
 8004a14:	4618      	mov	r0, r3
 8004a16:	f7ff fad1 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a20:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a24:	fa93 f3a3 	rbit	r3, r3
 8004a28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8004a2c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a30:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8004a34:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8004a3c:	2320      	movs	r3, #32
 8004a3e:	e004      	b.n	8004a4a <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8004a40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a44:	fab3 f383 	clz	r3, r3
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d105      	bne.n	8004a64 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	0e9b      	lsrs	r3, r3, #26
 8004a5e:	f003 031f 	and.w	r3, r3, #31
 8004a62:	e018      	b.n	8004a96 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a70:	fa93 f3a3 	rbit	r3, r3
 8004a74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004a78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004a80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d101      	bne.n	8004a8c <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004a88:	2320      	movs	r3, #32
 8004a8a:	e004      	b.n	8004a96 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004a8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a90:	fab3 f383 	clz	r3, r3
 8004a94:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d106      	bne.n	8004aa8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7ff faa0 	bl	8003fe8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2101      	movs	r1, #1
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7ff fa84 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10a      	bne.n	8004ad4 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f7ff fa79 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004aca:	4603      	mov	r3, r0
 8004acc:	0e9b      	lsrs	r3, r3, #26
 8004ace:	f003 021f 	and.w	r2, r3, #31
 8004ad2:	e01e      	b.n	8004b12 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2101      	movs	r1, #1
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7ff fa6e 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ae6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004aea:	fa93 f3a3 	rbit	r3, r3
 8004aee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004af2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004af6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004afa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8004b02:	2320      	movs	r3, #32
 8004b04:	e004      	b.n	8004b10 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8004b06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b0a:	fab3 f383 	clz	r3, r3
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d105      	bne.n	8004b2a <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	0e9b      	lsrs	r3, r3, #26
 8004b24:	f003 031f 	and.w	r3, r3, #31
 8004b28:	e018      	b.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b36:	fa93 f3a3 	rbit	r3, r3
 8004b3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004b3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b42:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004b46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004b4e:	2320      	movs	r3, #32
 8004b50:	e004      	b.n	8004b5c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8004b52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b56:	fab3 f383 	clz	r3, r3
 8004b5a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d106      	bne.n	8004b6e <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2200      	movs	r2, #0
 8004b66:	2101      	movs	r1, #1
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff fa3d 	bl	8003fe8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2102      	movs	r1, #2
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff fa21 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10a      	bne.n	8004b9a <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2102      	movs	r1, #2
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7ff fa16 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004b90:	4603      	mov	r3, r0
 8004b92:	0e9b      	lsrs	r3, r3, #26
 8004b94:	f003 021f 	and.w	r2, r3, #31
 8004b98:	e01e      	b.n	8004bd8 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2102      	movs	r1, #2
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7ff fa0b 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bb0:	fa93 f3a3 	rbit	r3, r3
 8004bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004bb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bbc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004bc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d101      	bne.n	8004bcc <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8004bc8:	2320      	movs	r3, #32
 8004bca:	e004      	b.n	8004bd6 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8004bcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bd0:	fab3 f383 	clz	r3, r3
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d105      	bne.n	8004bf0 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	0e9b      	lsrs	r3, r3, #26
 8004bea:	f003 031f 	and.w	r3, r3, #31
 8004bee:	e014      	b.n	8004c1a <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bf8:	fa93 f3a3 	rbit	r3, r3
 8004bfc:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004bfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004c04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004c0c:	2320      	movs	r3, #32
 8004c0e:	e004      	b.n	8004c1a <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004c10:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c14:	fab3 f383 	clz	r3, r3
 8004c18:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d106      	bne.n	8004c2c <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2200      	movs	r2, #0
 8004c24:	2102      	movs	r1, #2
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7ff f9de 	bl	8003fe8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2103      	movs	r1, #3
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7ff f9c2 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10a      	bne.n	8004c58 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2103      	movs	r1, #3
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff f9b7 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	0e9b      	lsrs	r3, r3, #26
 8004c52:	f003 021f 	and.w	r2, r3, #31
 8004c56:	e017      	b.n	8004c88 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2103      	movs	r1, #3
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff f9ac 	bl	8003fbc <LL_ADC_GetOffsetChannel>
 8004c64:	4603      	mov	r3, r0
 8004c66:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c6a:	fa93 f3a3 	rbit	r3, r3
 8004c6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c72:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004c74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8004c7a:	2320      	movs	r3, #32
 8004c7c:	e003      	b.n	8004c86 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8004c7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c80:	fab3 f383 	clz	r3, r3
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d105      	bne.n	8004ca0 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	0e9b      	lsrs	r3, r3, #26
 8004c9a:	f003 031f 	and.w	r3, r3, #31
 8004c9e:	e011      	b.n	8004cc4 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ca8:	fa93 f3a3 	rbit	r3, r3
 8004cac:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004cae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cb0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004cb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d101      	bne.n	8004cbc <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8004cb8:	2320      	movs	r3, #32
 8004cba:	e003      	b.n	8004cc4 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8004cbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004cbe:	fab3 f383 	clz	r3, r3
 8004cc2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d106      	bne.n	8004cd6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	2103      	movs	r1, #3
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7ff f989 	bl	8003fe8 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7ff fa54 	bl	8004188 <LL_ADC_IsEnabled>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f040 8140 	bne.w	8004f68 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6818      	ldr	r0, [r3, #0]
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	6819      	ldr	r1, [r3, #0]
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	f7ff fa15 	bl	8004124 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	4a8f      	ldr	r2, [pc, #572]	@ (8004f3c <HAL_ADCEx_InjectedConfigChannel+0x880>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	f040 8131 	bne.w	8004f68 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10b      	bne.n	8004d2e <HAL_ADCEx_InjectedConfigChannel+0x672>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	0e9b      	lsrs	r3, r3, #26
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	f003 031f 	and.w	r3, r3, #31
 8004d22:	2b09      	cmp	r3, #9
 8004d24:	bf94      	ite	ls
 8004d26:	2301      	movls	r3, #1
 8004d28:	2300      	movhi	r3, #0
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	e019      	b.n	8004d62 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d36:	fa93 f3a3 	rbit	r3, r3
 8004d3a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004d40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8004d46:	2320      	movs	r3, #32
 8004d48:	e003      	b.n	8004d52 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8004d4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d4c:	fab3 f383 	clz	r3, r3
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	3301      	adds	r3, #1
 8004d54:	f003 031f 	and.w	r3, r3, #31
 8004d58:	2b09      	cmp	r3, #9
 8004d5a:	bf94      	ite	ls
 8004d5c:	2301      	movls	r3, #1
 8004d5e:	2300      	movhi	r3, #0
 8004d60:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d079      	beq.n	8004e5a <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d107      	bne.n	8004d82 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	0e9b      	lsrs	r3, r3, #26
 8004d78:	3301      	adds	r3, #1
 8004d7a:	069b      	lsls	r3, r3, #26
 8004d7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d80:	e015      	b.n	8004dae <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d8a:	fa93 f3a3 	rbit	r3, r3
 8004d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004d90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d92:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004d94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8004d9a:	2320      	movs	r3, #32
 8004d9c:	e003      	b.n	8004da6 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8004d9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004da0:	fab3 f383 	clz	r3, r3
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	3301      	adds	r3, #1
 8004da8:	069b      	lsls	r3, r3, #26
 8004daa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d109      	bne.n	8004dce <HAL_ADCEx_InjectedConfigChannel+0x712>
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	0e9b      	lsrs	r3, r3, #26
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	f003 031f 	and.w	r3, r3, #31
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dcc:	e017      	b.n	8004dfe <HAL_ADCEx_InjectedConfigChannel+0x742>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dd6:	fa93 f3a3 	rbit	r3, r3
 8004dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dde:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004de0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8004de6:	2320      	movs	r3, #32
 8004de8:	e003      	b.n	8004df2 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004dea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dec:	fab3 f383 	clz	r3, r3
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	3301      	adds	r3, #1
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	2101      	movs	r1, #1
 8004dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004dfe:	ea42 0103 	orr.w	r1, r2, r3
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d10a      	bne.n	8004e24 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	0e9b      	lsrs	r3, r3, #26
 8004e14:	3301      	adds	r3, #1
 8004e16:	f003 021f 	and.w	r2, r3, #31
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	4413      	add	r3, r2
 8004e20:	051b      	lsls	r3, r3, #20
 8004e22:	e018      	b.n	8004e56 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e2c:	fa93 f3a3 	rbit	r3, r3
 8004e30:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e34:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d101      	bne.n	8004e40 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8004e3c:	2320      	movs	r3, #32
 8004e3e:	e003      	b.n	8004e48 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8004e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e42:	fab3 f383 	clz	r3, r3
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	3301      	adds	r3, #1
 8004e4a:	f003 021f 	and.w	r2, r3, #31
 8004e4e:	4613      	mov	r3, r2
 8004e50:	005b      	lsls	r3, r3, #1
 8004e52:	4413      	add	r3, r2
 8004e54:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e56:	430b      	orrs	r3, r1
 8004e58:	e081      	b.n	8004f5e <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d107      	bne.n	8004e76 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	0e9b      	lsrs	r3, r3, #26
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	069b      	lsls	r3, r3, #26
 8004e70:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e74:	e015      	b.n	8004ea2 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7e:	fa93 f3a3 	rbit	r3, r3
 8004e82:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8004e8e:	2320      	movs	r3, #32
 8004e90:	e003      	b.n	8004e9a <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8004e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e94:	fab3 f383 	clz	r3, r3
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	069b      	lsls	r3, r3, #26
 8004e9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d109      	bne.n	8004ec2 <HAL_ADCEx_InjectedConfigChannel+0x806>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	0e9b      	lsrs	r3, r3, #26
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	f003 031f 	and.w	r3, r3, #31
 8004eba:	2101      	movs	r1, #1
 8004ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec0:	e017      	b.n	8004ef2 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	fa93 f3a3 	rbit	r3, r3
 8004ece:	61bb      	str	r3, [r7, #24]
  return result;
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8004eda:	2320      	movs	r3, #32
 8004edc:	e003      	b.n	8004ee6 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	fab3 f383 	clz	r3, r3
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	2101      	movs	r1, #1
 8004eee:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef2:	ea42 0103 	orr.w	r1, r2, r3
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10d      	bne.n	8004f1e <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	0e9b      	lsrs	r3, r3, #26
 8004f08:	3301      	adds	r3, #1
 8004f0a:	f003 021f 	and.w	r2, r3, #31
 8004f0e:	4613      	mov	r3, r2
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	4413      	add	r3, r2
 8004f14:	3b1e      	subs	r3, #30
 8004f16:	051b      	lsls	r3, r3, #20
 8004f18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004f1c:	e01e      	b.n	8004f5c <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	fa93 f3a3 	rbit	r3, r3
 8004f2a:	60fb      	str	r3, [r7, #12]
  return result;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d104      	bne.n	8004f40 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8004f36:	2320      	movs	r3, #32
 8004f38:	e006      	b.n	8004f48 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 8004f3a:	bf00      	nop
 8004f3c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	fab3 f383 	clz	r3, r3
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	3301      	adds	r3, #1
 8004f4a:	f003 021f 	and.w	r2, r3, #31
 8004f4e:	4613      	mov	r3, r2
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	4413      	add	r3, r2
 8004f54:	3b1e      	subs	r3, #30
 8004f56:	051b      	lsls	r3, r3, #20
 8004f58:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f5c:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f62:	4619      	mov	r1, r3
 8004f64:	f7ff f8b2 	bl	80040cc <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	4b3a      	ldr	r3, [pc, #232]	@ (8005058 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 8004f6e:	4013      	ands	r3, r2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d067      	beq.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f74:	4839      	ldr	r0, [pc, #228]	@ (800505c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004f76:	f7fe ffef 	bl	8003f58 <LL_ADC_GetCommonPathInternalCh>
 8004f7a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a37      	ldr	r2, [pc, #220]	@ (8005060 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d004      	beq.n	8004f92 <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a35      	ldr	r2, [pc, #212]	@ (8005064 <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d127      	bne.n	8004fe2 <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004f96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d121      	bne.n	8004fe2 <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fa6:	d14d      	bne.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fa8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004fac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	482a      	ldr	r0, [pc, #168]	@ (800505c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8004fb4:	f7fe ffbd 	bl	8003f32 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8005068 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	099b      	lsrs	r3, r3, #6
 8004fbe:	4a2b      	ldr	r2, [pc, #172]	@ (800506c <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 8004fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc4:	099a      	lsrs	r2, r3, #6
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	4413      	add	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004fd0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004fd2:	e002      	b.n	8004fda <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1f9      	bne.n	8004fd4 <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004fe0:	e030      	b.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a22      	ldr	r2, [pc, #136]	@ (8005070 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d113      	bne.n	8005014 <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004fec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ff0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10d      	bne.n	8005014 <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8005074 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d020      	beq.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005002:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005006:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800500a:	4619      	mov	r1, r3
 800500c:	4813      	ldr	r0, [pc, #76]	@ (800505c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 800500e:	f7fe ff90 	bl	8003f32 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005012:	e017      	b.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a17      	ldr	r2, [pc, #92]	@ (8005078 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d112      	bne.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800501e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10c      	bne.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a11      	ldr	r2, [pc, #68]	@ (8005074 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d007      	beq.n	8005044 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005034:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005038:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800503c:	4619      	mov	r1, r3
 800503e:	4807      	ldr	r0, [pc, #28]	@ (800505c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8005040:	f7fe ff77 	bl	8003f32 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800504c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005050:	4618      	mov	r0, r3
 8005052:	37d8      	adds	r7, #216	@ 0xd8
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	80080000 	.word	0x80080000
 800505c:	50000300 	.word	0x50000300
 8005060:	c3210000 	.word	0xc3210000
 8005064:	90c00010 	.word	0x90c00010
 8005068:	20000000 	.word	0x20000000
 800506c:	053e2d63 	.word	0x053e2d63
 8005070:	c7520000 	.word	0xc7520000
 8005074:	50000100 	.word	0x50000100
 8005078:	cb840000 	.word	0xcb840000

0800507c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800507c:	b590      	push	{r4, r7, lr}
 800507e:	b0a1      	sub	sp, #132	@ 0x84
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005086:	2300      	movs	r3, #0
 8005088:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005092:	2b01      	cmp	r3, #1
 8005094:	d101      	bne.n	800509a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005096:	2302      	movs	r3, #2
 8005098:	e08b      	b.n	80051b2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80050a2:	2300      	movs	r3, #0
 80050a4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80050a6:	2300      	movs	r3, #0
 80050a8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050b2:	d102      	bne.n	80050ba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80050b4:	4b41      	ldr	r3, [pc, #260]	@ (80051bc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80050b6:	60bb      	str	r3, [r7, #8]
 80050b8:	e001      	b.n	80050be <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80050ba:	2300      	movs	r3, #0
 80050bc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10b      	bne.n	80050dc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050c8:	f043 0220 	orr.w	r2, r3, #32
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e06a      	b.n	80051b2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	4618      	mov	r0, r3
 80050e0:	f7ff f892 	bl	8004208 <LL_ADC_REG_IsConversionOngoing>
 80050e4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7ff f88c 	bl	8004208 <LL_ADC_REG_IsConversionOngoing>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d14c      	bne.n	8005190 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80050f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d149      	bne.n	8005190 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80050fc:	4b30      	ldr	r3, [pc, #192]	@ (80051c0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80050fe:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d028      	beq.n	800515a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005108:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	6859      	ldr	r1, [r3, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800511a:	035b      	lsls	r3, r3, #13
 800511c:	430b      	orrs	r3, r1
 800511e:	431a      	orrs	r2, r3
 8005120:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005122:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005124:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005128:	f7ff f82e 	bl	8004188 <LL_ADC_IsEnabled>
 800512c:	4604      	mov	r4, r0
 800512e:	4823      	ldr	r0, [pc, #140]	@ (80051bc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005130:	f7ff f82a 	bl	8004188 <LL_ADC_IsEnabled>
 8005134:	4603      	mov	r3, r0
 8005136:	4323      	orrs	r3, r4
 8005138:	2b00      	cmp	r3, #0
 800513a:	d133      	bne.n	80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800513c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005144:	f023 030f 	bic.w	r3, r3, #15
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	6811      	ldr	r1, [r2, #0]
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	6892      	ldr	r2, [r2, #8]
 8005150:	430a      	orrs	r2, r1
 8005152:	431a      	orrs	r2, r3
 8005154:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005156:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005158:	e024      	b.n	80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800515a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005162:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005164:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005166:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800516a:	f7ff f80d 	bl	8004188 <LL_ADC_IsEnabled>
 800516e:	4604      	mov	r4, r0
 8005170:	4812      	ldr	r0, [pc, #72]	@ (80051bc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005172:	f7ff f809 	bl	8004188 <LL_ADC_IsEnabled>
 8005176:	4603      	mov	r3, r0
 8005178:	4323      	orrs	r3, r4
 800517a:	2b00      	cmp	r3, #0
 800517c:	d112      	bne.n	80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800517e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005186:	f023 030f 	bic.w	r3, r3, #15
 800518a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800518c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800518e:	e009      	b.n	80051a4 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005194:	f043 0220 	orr.w	r2, r3, #32
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80051a2:	e000      	b.n	80051a6 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80051a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80051ae:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3784      	adds	r7, #132	@ 0x84
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd90      	pop	{r4, r7, pc}
 80051ba:	bf00      	nop
 80051bc:	50000100 	.word	0x50000100
 80051c0:	50000300 	.word	0x50000300

080051c4 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80051cc:	4b05      	ldr	r3, [pc, #20]	@ (80051e4 <LL_EXTI_EnableIT_0_31+0x20>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	4904      	ldr	r1, [pc, #16]	@ (80051e4 <LL_EXTI_EnableIT_0_31+0x20>)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	600b      	str	r3, [r1, #0]
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr
 80051e4:	40010400 	.word	0x40010400

080051e8 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80051f0:	4b06      	ldr	r3, [pc, #24]	@ (800520c <LL_EXTI_DisableIT_0_31+0x24>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	43db      	mvns	r3, r3
 80051f8:	4904      	ldr	r1, [pc, #16]	@ (800520c <LL_EXTI_DisableIT_0_31+0x24>)
 80051fa:	4013      	ands	r3, r2
 80051fc:	600b      	str	r3, [r1, #0]
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	40010400 	.word	0x40010400

08005210 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005218:	4b05      	ldr	r3, [pc, #20]	@ (8005230 <LL_EXTI_EnableEvent_0_31+0x20>)
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	4904      	ldr	r1, [pc, #16]	@ (8005230 <LL_EXTI_EnableEvent_0_31+0x20>)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4313      	orrs	r3, r2
 8005222:	604b      	str	r3, [r1, #4]

}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	40010400 	.word	0x40010400

08005234 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800523c:	4b06      	ldr	r3, [pc, #24]	@ (8005258 <LL_EXTI_DisableEvent_0_31+0x24>)
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	43db      	mvns	r3, r3
 8005244:	4904      	ldr	r1, [pc, #16]	@ (8005258 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005246:	4013      	ands	r3, r2
 8005248:	604b      	str	r3, [r1, #4]
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40010400 	.word	0x40010400

0800525c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005264:	4b05      	ldr	r3, [pc, #20]	@ (800527c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	4904      	ldr	r1, [pc, #16]	@ (800527c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4313      	orrs	r3, r2
 800526e:	608b      	str	r3, [r1, #8]

}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	40010400 	.word	0x40010400

08005280 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005288:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	43db      	mvns	r3, r3
 8005290:	4904      	ldr	r1, [pc, #16]	@ (80052a4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005292:	4013      	ands	r3, r2
 8005294:	608b      	str	r3, [r1, #8]

}
 8005296:	bf00      	nop
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	40010400 	.word	0x40010400

080052a8 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80052b0:	4b05      	ldr	r3, [pc, #20]	@ (80052c8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	4904      	ldr	r1, [pc, #16]	@ (80052c8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60cb      	str	r3, [r1, #12]
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	40010400 	.word	0x40010400

080052cc <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80052d4:	4b06      	ldr	r3, [pc, #24]	@ (80052f0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052d6:	68da      	ldr	r2, [r3, #12]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	43db      	mvns	r3, r3
 80052dc:	4904      	ldr	r1, [pc, #16]	@ (80052f0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80052de:	4013      	ands	r3, r2
 80052e0:	60cb      	str	r3, [r1, #12]
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	40010400 	.word	0x40010400

080052f4 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80052fc:	4b07      	ldr	r3, [pc, #28]	@ (800531c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80052fe:	695a      	ldr	r2, [r3, #20]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4013      	ands	r3, r2
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	429a      	cmp	r2, r3
 8005308:	d101      	bne.n	800530e <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800530a:	2301      	movs	r3, #1
 800530c:	e000      	b.n	8005310 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	40010400 	.word	0x40010400

08005320 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005328:	4a04      	ldr	r2, [pc, #16]	@ (800533c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6153      	str	r3, [r2, #20]
}
 800532e:	bf00      	nop
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	40010400 	.word	0x40010400

08005340 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b088      	sub	sp, #32
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8005348:	2300      	movs	r3, #0
 800534a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800534c:	2300      	movs	r3, #0
 800534e:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d102      	bne.n	800535c <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	77fb      	strb	r3, [r7, #31]
 800535a:	e0bc      	b.n	80054d6 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005366:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800536a:	d102      	bne.n	8005372 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	77fb      	strb	r3, [r7, #31]
 8005370:	e0b1      	b.n	80054d6 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	7f5b      	ldrb	r3, [r3, #29]
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b00      	cmp	r3, #0
 800537a:	d108      	bne.n	800538e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f7fc f867 	bl	800145c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005398:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 80053b4:	4313      	orrs	r3, r2
 80053b6:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	4b48      	ldr	r3, [pc, #288]	@ (80054e0 <HAL_COMP_Init+0x1a0>)
 80053c0:	4013      	ands	r3, r2
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6812      	ldr	r2, [r2, #0]
 80053c6:	6979      	ldr	r1, [r7, #20]
 80053c8:	430b      	orrs	r3, r1
 80053ca:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d016      	beq.n	8005408 <HAL_COMP_Init+0xc8>
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d113      	bne.n	8005408 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053e0:	4b40      	ldr	r3, [pc, #256]	@ (80054e4 <HAL_COMP_Init+0x1a4>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	099b      	lsrs	r3, r3, #6
 80053e6:	4a40      	ldr	r2, [pc, #256]	@ (80054e8 <HAL_COMP_Init+0x1a8>)
 80053e8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ec:	099b      	lsrs	r3, r3, #6
 80053ee:	1c5a      	adds	r2, r3, #1
 80053f0:	4613      	mov	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80053fa:	e002      	b.n	8005402 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	3b01      	subs	r3, #1
 8005400:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1f9      	bne.n	80053fc <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a37      	ldr	r2, [pc, #220]	@ (80054ec <HAL_COMP_Init+0x1ac>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d012      	beq.n	8005438 <HAL_COMP_Init+0xf8>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a36      	ldr	r2, [pc, #216]	@ (80054f0 <HAL_COMP_Init+0x1b0>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d00a      	beq.n	8005432 <HAL_COMP_Init+0xf2>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a34      	ldr	r2, [pc, #208]	@ (80054f4 <HAL_COMP_Init+0x1b4>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d102      	bne.n	800542c <HAL_COMP_Init+0xec>
 8005426:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800542a:	e007      	b.n	800543c <HAL_COMP_Init+0xfc>
 800542c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005430:	e004      	b.n	800543c <HAL_COMP_Init+0xfc>
 8005432:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005436:	e001      	b.n	800543c <HAL_COMP_Init+0xfc>
 8005438:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800543c:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	f003 0303 	and.w	r3, r3, #3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d037      	beq.n	80054ba <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	f003 0310 	and.w	r3, r3, #16
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8005456:	6938      	ldr	r0, [r7, #16]
 8005458:	f7ff ff00 	bl	800525c <LL_EXTI_EnableRisingTrig_0_31>
 800545c:	e002      	b.n	8005464 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800545e:	6938      	ldr	r0, [r7, #16]
 8005460:	f7ff ff0e 	bl	8005280 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	f003 0320 	and.w	r3, r3, #32
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8005470:	6938      	ldr	r0, [r7, #16]
 8005472:	f7ff ff19 	bl	80052a8 <LL_EXTI_EnableFallingTrig_0_31>
 8005476:	e002      	b.n	800547e <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8005478:	6938      	ldr	r0, [r7, #16]
 800547a:	f7ff ff27 	bl	80052cc <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 800547e:	6938      	ldr	r0, [r7, #16]
 8005480:	f7ff ff4e 	bl	8005320 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d003      	beq.n	8005498 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8005490:	6938      	ldr	r0, [r7, #16]
 8005492:	f7ff febd 	bl	8005210 <LL_EXTI_EnableEvent_0_31>
 8005496:	e002      	b.n	800549e <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8005498:	6938      	ldr	r0, [r7, #16]
 800549a:	f7ff fecb 	bl	8005234 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 80054aa:	6938      	ldr	r0, [r7, #16]
 80054ac:	f7ff fe8a 	bl	80051c4 <LL_EXTI_EnableIT_0_31>
 80054b0:	e009      	b.n	80054c6 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 80054b2:	6938      	ldr	r0, [r7, #16]
 80054b4:	f7ff fe98 	bl	80051e8 <LL_EXTI_DisableIT_0_31>
 80054b8:	e005      	b.n	80054c6 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 80054ba:	6938      	ldr	r0, [r7, #16]
 80054bc:	f7ff feba 	bl	8005234 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 80054c0:	6938      	ldr	r0, [r7, #16]
 80054c2:	f7ff fe91 	bl	80051e8 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	7f5b      	ldrb	r3, [r3, #29]
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d102      	bne.n	80054d6 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80054d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3720      	adds	r7, #32
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	ff007e0f 	.word	0xff007e0f
 80054e4:	20000000 	.word	0x20000000
 80054e8:	053e2d63 	.word	0x053e2d63
 80054ec:	40010200 	.word	0x40010200
 80054f0:	40010204 	.word	0x40010204
 80054f4:	40010208 	.word	0x40010208

080054f8 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8005500:	2300      	movs	r3, #0
 8005502:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005504:	2300      	movs	r3, #0
 8005506:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d102      	bne.n	8005514 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	73fb      	strb	r3, [r7, #15]
 8005512:	e02e      	b.n	8005572 <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800551e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005522:	d102      	bne.n	800552a <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
 8005528:	e023      	b.n	8005572 <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	7f5b      	ldrb	r3, [r3, #29]
 800552e:	b2db      	uxtb	r3, r3
 8005530:	2b01      	cmp	r3, #1
 8005532:	d11c      	bne.n	800556e <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f042 0201 	orr.w	r2, r2, #1
 8005542:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2202      	movs	r2, #2
 8005548:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 800554a:	4b0d      	ldr	r3, [pc, #52]	@ (8005580 <HAL_COMP_Start+0x88>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a0d      	ldr	r2, [pc, #52]	@ (8005584 <HAL_COMP_Start+0x8c>)
 8005550:	fba2 2303 	umull	r2, r3, r2, r3
 8005554:	0cda      	lsrs	r2, r3, #19
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800555e:	e002      	b.n	8005566 <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	3b01      	subs	r3, #1
 8005564:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1f9      	bne.n	8005560 <HAL_COMP_Start+0x68>
 800556c:	e001      	b.n	8005572 <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005572:	7bfb      	ldrb	r3, [r7, #15]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	20000000 	.word	0x20000000
 8005584:	431bde83 	.word	0x431bde83

08005588 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a17      	ldr	r2, [pc, #92]	@ (80055f4 <HAL_COMP_IRQHandler+0x6c>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d012      	beq.n	80055c0 <HAL_COMP_IRQHandler+0x38>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a16      	ldr	r2, [pc, #88]	@ (80055f8 <HAL_COMP_IRQHandler+0x70>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d00a      	beq.n	80055ba <HAL_COMP_IRQHandler+0x32>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a14      	ldr	r2, [pc, #80]	@ (80055fc <HAL_COMP_IRQHandler+0x74>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d102      	bne.n	80055b4 <HAL_COMP_IRQHandler+0x2c>
 80055ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80055b2:	e007      	b.n	80055c4 <HAL_COMP_IRQHandler+0x3c>
 80055b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80055b8:	e004      	b.n	80055c4 <HAL_COMP_IRQHandler+0x3c>
 80055ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80055be:	e001      	b.n	80055c4 <HAL_COMP_IRQHandler+0x3c>
 80055c0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80055c4:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 80055c6:	2300      	movs	r3, #0
 80055c8:	60fb      	str	r3, [r7, #12]
    {
      tmp_comp_exti_flag_set = 1UL;
    }
  }
#else
  if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 80055ca:	68b8      	ldr	r0, [r7, #8]
 80055cc:	f7ff fe92 	bl	80052f4 <LL_EXTI_IsActiveFlag_0_31>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <HAL_COMP_IRQHandler+0x52>
  {
    tmp_comp_exti_flag_set = 1UL;
 80055d6:	2301      	movs	r3, #1
 80055d8:	60fb      	str	r3, [r7, #12]
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d005      	beq.n	80055ec <HAL_COMP_IRQHandler+0x64>
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
    }
#else
    LL_EXTI_ClearFlag_0_31(exti_line);
 80055e0:	68b8      	ldr	r0, [r7, #8]
 80055e2:	f7ff fe9d 	bl	8005320 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f80a 	bl	8005600 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 80055ec:	bf00      	nop
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	40010200 	.word	0x40010200
 80055f8:	40010204 	.word	0x40010204
 80055fc:	40010208 	.word	0x40010208

08005600 <HAL_COMP_TriggerCallback>:
  * @brief  Comparator trigger callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f003 0307 	and.w	r3, r3, #7
 8005622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005624:	4b0c      	ldr	r3, [pc, #48]	@ (8005658 <__NVIC_SetPriorityGrouping+0x44>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005630:	4013      	ands	r3, r2
 8005632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800563c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005640:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005646:	4a04      	ldr	r2, [pc, #16]	@ (8005658 <__NVIC_SetPriorityGrouping+0x44>)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	60d3      	str	r3, [r2, #12]
}
 800564c:	bf00      	nop
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	e000ed00 	.word	0xe000ed00

0800565c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800565c:	b480      	push	{r7}
 800565e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005660:	4b04      	ldr	r3, [pc, #16]	@ (8005674 <__NVIC_GetPriorityGrouping+0x18>)
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	0a1b      	lsrs	r3, r3, #8
 8005666:	f003 0307 	and.w	r3, r3, #7
}
 800566a:	4618      	mov	r0, r3
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	e000ed00 	.word	0xe000ed00

08005678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	4603      	mov	r3, r0
 8005680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005686:	2b00      	cmp	r3, #0
 8005688:	db0b      	blt.n	80056a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	f003 021f 	and.w	r2, r3, #31
 8005690:	4907      	ldr	r1, [pc, #28]	@ (80056b0 <__NVIC_EnableIRQ+0x38>)
 8005692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005696:	095b      	lsrs	r3, r3, #5
 8005698:	2001      	movs	r0, #1
 800569a:	fa00 f202 	lsl.w	r2, r0, r2
 800569e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80056a2:	bf00      	nop
 80056a4:	370c      	adds	r7, #12
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	e000e100 	.word	0xe000e100

080056b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	4603      	mov	r3, r0
 80056bc:	6039      	str	r1, [r7, #0]
 80056be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	db0a      	blt.n	80056de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	490c      	ldr	r1, [pc, #48]	@ (8005700 <__NVIC_SetPriority+0x4c>)
 80056ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056d2:	0112      	lsls	r2, r2, #4
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	440b      	add	r3, r1
 80056d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056dc:	e00a      	b.n	80056f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	b2da      	uxtb	r2, r3
 80056e2:	4908      	ldr	r1, [pc, #32]	@ (8005704 <__NVIC_SetPriority+0x50>)
 80056e4:	79fb      	ldrb	r3, [r7, #7]
 80056e6:	f003 030f 	and.w	r3, r3, #15
 80056ea:	3b04      	subs	r3, #4
 80056ec:	0112      	lsls	r2, r2, #4
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	440b      	add	r3, r1
 80056f2:	761a      	strb	r2, [r3, #24]
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	e000e100 	.word	0xe000e100
 8005704:	e000ed00 	.word	0xe000ed00

08005708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005708:	b480      	push	{r7}
 800570a:	b089      	sub	sp, #36	@ 0x24
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f003 0307 	and.w	r3, r3, #7
 800571a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	f1c3 0307 	rsb	r3, r3, #7
 8005722:	2b04      	cmp	r3, #4
 8005724:	bf28      	it	cs
 8005726:	2304      	movcs	r3, #4
 8005728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	3304      	adds	r3, #4
 800572e:	2b06      	cmp	r3, #6
 8005730:	d902      	bls.n	8005738 <NVIC_EncodePriority+0x30>
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	3b03      	subs	r3, #3
 8005736:	e000      	b.n	800573a <NVIC_EncodePriority+0x32>
 8005738:	2300      	movs	r3, #0
 800573a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800573c:	f04f 32ff 	mov.w	r2, #4294967295
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	43da      	mvns	r2, r3
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	401a      	ands	r2, r3
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005750:	f04f 31ff 	mov.w	r1, #4294967295
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	fa01 f303 	lsl.w	r3, r1, r3
 800575a:	43d9      	mvns	r1, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005760:	4313      	orrs	r3, r2
         );
}
 8005762:	4618      	mov	r0, r3
 8005764:	3724      	adds	r7, #36	@ 0x24
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
	...

08005770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3b01      	subs	r3, #1
 800577c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005780:	d301      	bcc.n	8005786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005782:	2301      	movs	r3, #1
 8005784:	e00f      	b.n	80057a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005786:	4a0a      	ldr	r2, [pc, #40]	@ (80057b0 <SysTick_Config+0x40>)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3b01      	subs	r3, #1
 800578c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800578e:	210f      	movs	r1, #15
 8005790:	f04f 30ff 	mov.w	r0, #4294967295
 8005794:	f7ff ff8e 	bl	80056b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005798:	4b05      	ldr	r3, [pc, #20]	@ (80057b0 <SysTick_Config+0x40>)
 800579a:	2200      	movs	r2, #0
 800579c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800579e:	4b04      	ldr	r3, [pc, #16]	@ (80057b0 <SysTick_Config+0x40>)
 80057a0:	2207      	movs	r2, #7
 80057a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	e000e010 	.word	0xe000e010

080057b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f7ff ff29 	bl	8005614 <__NVIC_SetPriorityGrouping>
}
 80057c2:	bf00      	nop
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b086      	sub	sp, #24
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	4603      	mov	r3, r0
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	607a      	str	r2, [r7, #4]
 80057d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057d8:	f7ff ff40 	bl	800565c <__NVIC_GetPriorityGrouping>
 80057dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	68b9      	ldr	r1, [r7, #8]
 80057e2:	6978      	ldr	r0, [r7, #20]
 80057e4:	f7ff ff90 	bl	8005708 <NVIC_EncodePriority>
 80057e8:	4602      	mov	r2, r0
 80057ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ee:	4611      	mov	r1, r2
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff ff5f 	bl	80056b4 <__NVIC_SetPriority>
}
 80057f6:	bf00      	nop
 80057f8:	3718      	adds	r7, #24
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b082      	sub	sp, #8
 8005802:	af00      	add	r7, sp, #0
 8005804:	4603      	mov	r3, r0
 8005806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800580c:	4618      	mov	r0, r3
 800580e:	f7ff ff33 	bl	8005678 <__NVIC_EnableIRQ>
}
 8005812:	bf00      	nop
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b082      	sub	sp, #8
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7ff ffa4 	bl	8005770 <SysTick_Config>
 8005828:	4603      	mov	r3, r0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3708      	adds	r7, #8
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b082      	sub	sp, #8
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d101      	bne.n	8005844 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e014      	b.n	800586e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	791b      	ldrb	r3, [r3, #4]
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d105      	bne.n	800585a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f7fb fea9 	bl	80015ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2202      	movs	r2, #2
 800585e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2201      	movs	r2, #1
 800586a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3708      	adds	r7, #8
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
	...

08005878 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d101      	bne.n	800588c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e056      	b.n	800593a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	795b      	ldrb	r3, [r3, #5]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d101      	bne.n	8005898 <HAL_DAC_Start+0x20>
 8005894:	2302      	movs	r3, #2
 8005896:	e050      	b.n	800593a <HAL_DAC_Start+0xc2>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2202      	movs	r2, #2
 80058a2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6819      	ldr	r1, [r3, #0]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	f003 0310 	and.w	r3, r3, #16
 80058b0:	2201      	movs	r2, #1
 80058b2:	409a      	lsls	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	430a      	orrs	r2, r1
 80058ba:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058bc:	4b22      	ldr	r3, [pc, #136]	@ (8005948 <HAL_DAC_Start+0xd0>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	099b      	lsrs	r3, r3, #6
 80058c2:	4a22      	ldr	r2, [pc, #136]	@ (800594c <HAL_DAC_Start+0xd4>)
 80058c4:	fba2 2303 	umull	r2, r3, r2, r3
 80058c8:	099b      	lsrs	r3, r3, #6
 80058ca:	3301      	adds	r3, #1
 80058cc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058ce:	e002      	b.n	80058d6 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1f9      	bne.n	80058d0 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10f      	bne.n	8005902 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d11d      	bne.n	800592c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0201 	orr.w	r2, r2, #1
 80058fe:	605a      	str	r2, [r3, #4]
 8005900:	e014      	b.n	800592c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	f003 0310 	and.w	r3, r3, #16
 8005912:	2102      	movs	r1, #2
 8005914:	fa01 f303 	lsl.w	r3, r1, r3
 8005918:	429a      	cmp	r2, r3
 800591a:	d107      	bne.n	800592c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685a      	ldr	r2, [r3, #4]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f042 0202 	orr.w	r2, r2, #2
 800592a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	20000000 	.word	0x20000000
 800594c:	053e2d63 	.word	0x053e2d63

08005950 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
 800595c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800595e:	2300      	movs	r3, #0
 8005960:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e018      	b.n	800599e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d105      	bne.n	800598a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4413      	add	r3, r2
 8005984:	3308      	adds	r3, #8
 8005986:	617b      	str	r3, [r7, #20]
 8005988:	e004      	b.n	8005994 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800598a:	697a      	ldr	r2, [r7, #20]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4413      	add	r3, r2
 8005990:	3314      	adds	r3, #20
 8005992:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	461a      	mov	r2, r3
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	371c      	adds	r7, #28
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
	...

080059ac <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08a      	sub	sp, #40	@ 0x28
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059b8:	2300      	movs	r3, #0
 80059ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d002      	beq.n	80059c8 <HAL_DAC_ConfigChannel+0x1c>
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d101      	bne.n	80059cc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e19e      	b.n	8005d0a <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	795b      	ldrb	r3, [r3, #5]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d101      	bne.n	80059d8 <HAL_DAC_ConfigChannel+0x2c>
 80059d4:	2302      	movs	r3, #2
 80059d6:	e198      	b.n	8005d0a <HAL_DAC_ConfigChannel+0x35e>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2201      	movs	r2, #1
 80059dc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2202      	movs	r2, #2
 80059e2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	d17a      	bne.n	8005ae2 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80059ec:	f7fc ff90 	bl	8002910 <HAL_GetTick>
 80059f0:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d13d      	bne.n	8005a74 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80059f8:	e018      	b.n	8005a2c <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80059fa:	f7fc ff89 	bl	8002910 <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d911      	bls.n	8005a2c <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00a      	beq.n	8005a2c <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	f043 0208 	orr.w	r2, r3, #8
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2203      	movs	r2, #3
 8005a26:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e16e      	b.n	8005d0a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1df      	bne.n	80059fa <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a42:	641a      	str	r2, [r3, #64]	@ 0x40
 8005a44:	e020      	b.n	8005a88 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005a46:	f7fc ff63 	bl	8002910 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d90f      	bls.n	8005a74 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	da0a      	bge.n	8005a74 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	f043 0208 	orr.w	r2, r3, #8
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2203      	movs	r2, #3
 8005a6e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e14a      	b.n	8005d0a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	dbe3      	blt.n	8005a46 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a86:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f003 0310 	and.w	r3, r3, #16
 8005a94:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005a98:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9c:	43db      	mvns	r3, r3
 8005a9e:	ea02 0103 	and.w	r1, r2, r3
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f003 0310 	and.w	r3, r3, #16
 8005aac:	409a      	lsls	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f003 0310 	and.w	r3, r3, #16
 8005ac2:	21ff      	movs	r1, #255	@ 0xff
 8005ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac8:	43db      	mvns	r3, r3
 8005aca:	ea02 0103 	and.w	r1, r2, r3
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f003 0310 	and.w	r3, r3, #16
 8005ad8:	409a      	lsls	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	69db      	ldr	r3, [r3, #28]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d11d      	bne.n	8005b26 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f003 0310 	and.w	r3, r3, #16
 8005af8:	221f      	movs	r2, #31
 8005afa:	fa02 f303 	lsl.w	r3, r2, r3
 8005afe:	43db      	mvns	r3, r3
 8005b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b02:	4013      	ands	r3, r2
 8005b04:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f003 0310 	and.w	r3, r3, #16
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	fa02 f303 	lsl.w	r3, r2, r3
 8005b18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b24:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f003 0310 	and.w	r3, r3, #16
 8005b34:	2207      	movs	r2, #7
 8005b36:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3a:	43db      	mvns	r3, r3
 8005b3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b3e:	4013      	ands	r3, r2
 8005b40:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d102      	bne.n	8005b50 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	623b      	str	r3, [r7, #32]
 8005b4e:	e00f      	b.n	8005b70 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d102      	bne.n	8005b5e <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	623b      	str	r3, [r7, #32]
 8005b5c:	e008      	b.n	8005b70 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d102      	bne.n	8005b6c <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005b66:	2301      	movs	r3, #1
 8005b68:	623b      	str	r3, [r7, #32]
 8005b6a:	e001      	b.n	8005b70 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	695b      	ldr	r3, [r3, #20]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	6a3a      	ldr	r2, [r7, #32]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f003 0310 	and.w	r3, r3, #16
 8005b86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8e:	43db      	mvns	r3, r3
 8005b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b92:	4013      	ands	r3, r2
 8005b94:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	791b      	ldrb	r3, [r3, #4]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d102      	bne.n	8005ba4 <HAL_DAC_ConfigChannel+0x1f8>
 8005b9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ba2:	e000      	b.n	8005ba6 <HAL_DAC_ConfigChannel+0x1fa>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	795b      	ldrb	r3, [r3, #5]
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d102      	bne.n	8005bd0 <HAL_DAC_ConfigChannel+0x224>
 8005bca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bce:	e000      	b.n	8005bd2 <HAL_DAC_ConfigChannel+0x226>
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bda:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005bde:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d114      	bne.n	8005c12 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005be8:	f001 fae0 	bl	80071ac <HAL_RCC_GetHCLKFreq>
 8005bec:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	4a48      	ldr	r2, [pc, #288]	@ (8005d14 <HAL_DAC_ConfigChannel+0x368>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d904      	bls.n	8005c00 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bfe:	e00f      	b.n	8005c20 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	4a45      	ldr	r2, [pc, #276]	@ (8005d18 <HAL_DAC_ConfigChannel+0x36c>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d90a      	bls.n	8005c1e <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c10:	e006      	b.n	8005c20 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c1c:	e000      	b.n	8005c20 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005c1e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f003 0310 	and.w	r3, r3, #16
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	6819      	ldr	r1, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f003 0310 	and.w	r3, r3, #16
 8005c46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4e:	43da      	mvns	r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	400a      	ands	r2, r1
 8005c56:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f003 0310 	and.w	r3, r3, #16
 8005c66:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6e:	43db      	mvns	r3, r3
 8005c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c72:	4013      	ands	r3, r2
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f003 0310 	and.w	r3, r3, #16
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	fa02 f303 	lsl.w	r3, r2, r3
 8005c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c94:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6819      	ldr	r1, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f003 0310 	and.w	r3, r3, #16
 8005ca2:	22c0      	movs	r2, #192	@ 0xc0
 8005ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca8:	43da      	mvns	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	400a      	ands	r2, r1
 8005cb0:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	089b      	lsrs	r3, r3, #2
 8005cb8:	f003 030f 	and.w	r3, r3, #15
 8005cbc:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	089b      	lsrs	r3, r3, #2
 8005cc4:	021b      	lsls	r3, r3, #8
 8005cc6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f003 0310 	and.w	r3, r3, #16
 8005cdc:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8005ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ce4:	43db      	mvns	r3, r3
 8005ce6:	ea02 0103 	and.w	r1, r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f003 0310 	and.w	r3, r3, #16
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	409a      	lsls	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	430a      	orrs	r2, r1
 8005cfa:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005d08:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3728      	adds	r7, #40	@ 0x28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	09896800 	.word	0x09896800
 8005d18:	04c4b400 	.word	0x04c4b400

08005d1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e08d      	b.n	8005e4a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	461a      	mov	r2, r3
 8005d34:	4b47      	ldr	r3, [pc, #284]	@ (8005e54 <HAL_DMA_Init+0x138>)
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d80f      	bhi.n	8005d5a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	461a      	mov	r2, r3
 8005d40:	4b45      	ldr	r3, [pc, #276]	@ (8005e58 <HAL_DMA_Init+0x13c>)
 8005d42:	4413      	add	r3, r2
 8005d44:	4a45      	ldr	r2, [pc, #276]	@ (8005e5c <HAL_DMA_Init+0x140>)
 8005d46:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4a:	091b      	lsrs	r3, r3, #4
 8005d4c:	009a      	lsls	r2, r3, #2
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a42      	ldr	r2, [pc, #264]	@ (8005e60 <HAL_DMA_Init+0x144>)
 8005d56:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d58:	e00e      	b.n	8005d78 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	461a      	mov	r2, r3
 8005d60:	4b40      	ldr	r3, [pc, #256]	@ (8005e64 <HAL_DMA_Init+0x148>)
 8005d62:	4413      	add	r3, r2
 8005d64:	4a3d      	ldr	r2, [pc, #244]	@ (8005e5c <HAL_DMA_Init+0x140>)
 8005d66:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6a:	091b      	lsrs	r3, r3, #4
 8005d6c:	009a      	lsls	r2, r3, #2
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a3c      	ldr	r2, [pc, #240]	@ (8005e68 <HAL_DMA_Init+0x14c>)
 8005d76:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005da8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005db4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 fa76 	bl	80062bc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dd8:	d102      	bne.n	8005de0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005de8:	b2d2      	uxtb	r2, r2
 8005dea:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005df4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d010      	beq.n	8005e20 <HAL_DMA_Init+0x104>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	2b04      	cmp	r3, #4
 8005e04:	d80c      	bhi.n	8005e20 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 fa96 	bl	8006338 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e10:	2200      	movs	r2, #0
 8005e12:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005e1c:	605a      	str	r2, [r3, #4]
 8005e1e:	e008      	b.n	8005e32 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3710      	adds	r7, #16
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	40020407 	.word	0x40020407
 8005e58:	bffdfff8 	.word	0xbffdfff8
 8005e5c:	cccccccd 	.word	0xcccccccd
 8005e60:	40020000 	.word	0x40020000
 8005e64:	bffdfbf8 	.word	0xbffdfbf8
 8005e68:	40020400 	.word	0x40020400

08005e6c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d101      	bne.n	8005e8c <HAL_DMA_Start_IT+0x20>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e066      	b.n	8005f5a <HAL_DMA_Start_IT+0xee>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d155      	bne.n	8005f4c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0201 	bic.w	r2, r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	68b9      	ldr	r1, [r7, #8]
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f9bb 	bl	8006240 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d008      	beq.n	8005ee4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f042 020e 	orr.w	r2, r2, #14
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	e00f      	b.n	8005f04 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f022 0204 	bic.w	r2, r2, #4
 8005ef2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 020a 	orr.w	r2, r2, #10
 8005f02:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d007      	beq.n	8005f22 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f20:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d007      	beq.n	8005f3a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f38:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f042 0201 	orr.w	r2, r2, #1
 8005f48:	601a      	str	r2, [r3, #0]
 8005f4a:	e005      	b.n	8005f58 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005f54:	2302      	movs	r3, #2
 8005f56:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3718      	adds	r7, #24
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b085      	sub	sp, #20
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d005      	beq.n	8005f86 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2204      	movs	r2, #4
 8005f7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	73fb      	strb	r3, [r7, #15]
 8005f84:	e037      	b.n	8005ff6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 020e 	bic.w	r2, r2, #14
 8005f94:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fa0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fa4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 0201 	bic.w	r2, r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fba:	f003 021f 	and.w	r2, r3, #31
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	2101      	movs	r1, #1
 8005fc4:	fa01 f202 	lsl.w	r2, r1, r2
 8005fc8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005fd2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d00c      	beq.n	8005ff6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fe6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fea:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005ff4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006006:	7bfb      	ldrb	r3, [r7, #15]
}
 8006008:	4618      	mov	r0, r3
 800600a:	3714      	adds	r7, #20
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800601c:	2300      	movs	r3, #0
 800601e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006026:	b2db      	uxtb	r3, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d00d      	beq.n	8006048 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2204      	movs	r2, #4
 8006030:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	73fb      	strb	r3, [r7, #15]
 8006046:	e047      	b.n	80060d8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 020e 	bic.w	r2, r2, #14
 8006056:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f022 0201 	bic.w	r2, r2, #1
 8006066:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006072:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006076:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607c:	f003 021f 	and.w	r2, r3, #31
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006084:	2101      	movs	r1, #1
 8006086:	fa01 f202 	lsl.w	r2, r1, r2
 800608a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006094:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609a:	2b00      	cmp	r3, #0
 800609c:	d00c      	beq.n	80060b8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060ac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060b6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d003      	beq.n	80060d8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	4798      	blx	r3
    }
  }
  return status;
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80060e2:	b580      	push	{r7, lr}
 80060e4:	b084      	sub	sp, #16
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060fe:	f003 031f 	and.w	r3, r3, #31
 8006102:	2204      	movs	r2, #4
 8006104:	409a      	lsls	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	4013      	ands	r3, r2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d026      	beq.n	800615c <HAL_DMA_IRQHandler+0x7a>
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	f003 0304 	and.w	r3, r3, #4
 8006114:	2b00      	cmp	r3, #0
 8006116:	d021      	beq.n	800615c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0320 	and.w	r3, r3, #32
 8006122:	2b00      	cmp	r3, #0
 8006124:	d107      	bne.n	8006136 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f022 0204 	bic.w	r2, r2, #4
 8006134:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800613a:	f003 021f 	and.w	r2, r3, #31
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006142:	2104      	movs	r1, #4
 8006144:	fa01 f202 	lsl.w	r2, r1, r2
 8006148:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800614e:	2b00      	cmp	r3, #0
 8006150:	d071      	beq.n	8006236 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800615a:	e06c      	b.n	8006236 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006160:	f003 031f 	and.w	r3, r3, #31
 8006164:	2202      	movs	r2, #2
 8006166:	409a      	lsls	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	4013      	ands	r3, r2
 800616c:	2b00      	cmp	r3, #0
 800616e:	d02e      	beq.n	80061ce <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d029      	beq.n	80061ce <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0320 	and.w	r3, r3, #32
 8006184:	2b00      	cmp	r3, #0
 8006186:	d10b      	bne.n	80061a0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 020a 	bic.w	r2, r2, #10
 8006196:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a4:	f003 021f 	and.w	r2, r3, #31
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ac:	2102      	movs	r1, #2
 80061ae:	fa01 f202 	lsl.w	r2, r1, r2
 80061b2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d038      	beq.n	8006236 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80061cc:	e033      	b.n	8006236 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061d2:	f003 031f 	and.w	r3, r3, #31
 80061d6:	2208      	movs	r2, #8
 80061d8:	409a      	lsls	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4013      	ands	r3, r2
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d02a      	beq.n	8006238 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f003 0308 	and.w	r3, r3, #8
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d025      	beq.n	8006238 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 020e 	bic.w	r2, r2, #14
 80061fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006200:	f003 021f 	and.w	r2, r3, #31
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006208:	2101      	movs	r1, #1
 800620a:	fa01 f202 	lsl.w	r2, r1, r2
 800620e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800622a:	2b00      	cmp	r3, #0
 800622c:	d004      	beq.n	8006238 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006236:	bf00      	nop
 8006238:	bf00      	nop
}
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	607a      	str	r2, [r7, #4]
 800624c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006256:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800625c:	2b00      	cmp	r3, #0
 800625e:	d004      	beq.n	800626a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006268:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800626e:	f003 021f 	and.w	r2, r3, #31
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006276:	2101      	movs	r1, #1
 8006278:	fa01 f202 	lsl.w	r2, r1, r2
 800627c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	2b10      	cmp	r3, #16
 800628c:	d108      	bne.n	80062a0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800629e:	e007      	b.n	80062b0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	60da      	str	r2, [r3, #12]
}
 80062b0:	bf00      	nop
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	461a      	mov	r2, r3
 80062ca:	4b16      	ldr	r3, [pc, #88]	@ (8006324 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d802      	bhi.n	80062d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80062d0:	4b15      	ldr	r3, [pc, #84]	@ (8006328 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80062d2:	617b      	str	r3, [r7, #20]
 80062d4:	e001      	b.n	80062da <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80062d6:	4b15      	ldr	r3, [pc, #84]	@ (800632c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80062d8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	3b08      	subs	r3, #8
 80062e6:	4a12      	ldr	r2, [pc, #72]	@ (8006330 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80062e8:	fba2 2303 	umull	r2, r3, r2, r3
 80062ec:	091b      	lsrs	r3, r3, #4
 80062ee:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062f4:	089b      	lsrs	r3, r3, #2
 80062f6:	009a      	lsls	r2, r3, #2
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	4413      	add	r3, r2
 80062fc:	461a      	mov	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a0b      	ldr	r2, [pc, #44]	@ (8006334 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006306:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f003 031f 	and.w	r3, r3, #31
 800630e:	2201      	movs	r2, #1
 8006310:	409a      	lsls	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40020407 	.word	0x40020407
 8006328:	40020800 	.word	0x40020800
 800632c:	40020820 	.word	0x40020820
 8006330:	cccccccd 	.word	0xcccccccd
 8006334:	40020880 	.word	0x40020880

08006338 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	b2db      	uxtb	r3, r3
 8006346:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	4b0b      	ldr	r3, [pc, #44]	@ (8006378 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800634c:	4413      	add	r3, r2
 800634e:	009b      	lsls	r3, r3, #2
 8006350:	461a      	mov	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a08      	ldr	r2, [pc, #32]	@ (800637c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800635a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	3b01      	subs	r3, #1
 8006360:	f003 031f 	and.w	r3, r3, #31
 8006364:	2201      	movs	r2, #1
 8006366:	409a      	lsls	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800636c:	bf00      	nop
 800636e:	3714      	adds	r7, #20
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr
 8006378:	1000823f 	.word	0x1000823f
 800637c:	40020940 	.word	0x40020940

08006380 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006380:	b480      	push	{r7}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800638a:	2300      	movs	r3, #0
 800638c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800638e:	e15a      	b.n	8006646 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	2101      	movs	r1, #1
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	fa01 f303 	lsl.w	r3, r1, r3
 800639c:	4013      	ands	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 814c 	beq.w	8006640 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f003 0303 	and.w	r3, r3, #3
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d005      	beq.n	80063c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d130      	bne.n	8006422 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	2203      	movs	r2, #3
 80063cc:	fa02 f303 	lsl.w	r3, r2, r3
 80063d0:	43db      	mvns	r3, r3
 80063d2:	693a      	ldr	r2, [r7, #16]
 80063d4:	4013      	ands	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	005b      	lsls	r3, r3, #1
 80063e0:	fa02 f303 	lsl.w	r3, r2, r3
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80063f6:	2201      	movs	r2, #1
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	fa02 f303 	lsl.w	r3, r2, r3
 80063fe:	43db      	mvns	r3, r3
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	4013      	ands	r3, r2
 8006404:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	091b      	lsrs	r3, r3, #4
 800640c:	f003 0201 	and.w	r2, r3, #1
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	fa02 f303 	lsl.w	r3, r2, r3
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	4313      	orrs	r3, r2
 800641a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f003 0303 	and.w	r3, r3, #3
 800642a:	2b03      	cmp	r3, #3
 800642c:	d017      	beq.n	800645e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	2203      	movs	r2, #3
 800643a:	fa02 f303 	lsl.w	r3, r2, r3
 800643e:	43db      	mvns	r3, r3
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	4013      	ands	r3, r2
 8006444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	689a      	ldr	r2, [r3, #8]
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	005b      	lsls	r3, r3, #1
 800644e:	fa02 f303 	lsl.w	r3, r2, r3
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	4313      	orrs	r3, r2
 8006456:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	f003 0303 	and.w	r3, r3, #3
 8006466:	2b02      	cmp	r3, #2
 8006468:	d123      	bne.n	80064b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	08da      	lsrs	r2, r3, #3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	3208      	adds	r2, #8
 8006472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006476:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	f003 0307 	and.w	r3, r3, #7
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	220f      	movs	r2, #15
 8006482:	fa02 f303 	lsl.w	r3, r2, r3
 8006486:	43db      	mvns	r3, r3
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	4013      	ands	r3, r2
 800648c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	691a      	ldr	r2, [r3, #16]
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	fa02 f303 	lsl.w	r3, r2, r3
 800649e:	693a      	ldr	r2, [r7, #16]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	08da      	lsrs	r2, r3, #3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	3208      	adds	r2, #8
 80064ac:	6939      	ldr	r1, [r7, #16]
 80064ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	005b      	lsls	r3, r3, #1
 80064bc:	2203      	movs	r2, #3
 80064be:	fa02 f303 	lsl.w	r3, r2, r3
 80064c2:	43db      	mvns	r3, r3
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	4013      	ands	r3, r2
 80064c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	f003 0203 	and.w	r2, r3, #3
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	fa02 f303 	lsl.w	r3, r2, r3
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	4313      	orrs	r3, r2
 80064de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 80a6 	beq.w	8006640 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064f4:	4b5b      	ldr	r3, [pc, #364]	@ (8006664 <HAL_GPIO_Init+0x2e4>)
 80064f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f8:	4a5a      	ldr	r2, [pc, #360]	@ (8006664 <HAL_GPIO_Init+0x2e4>)
 80064fa:	f043 0301 	orr.w	r3, r3, #1
 80064fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8006500:	4b58      	ldr	r3, [pc, #352]	@ (8006664 <HAL_GPIO_Init+0x2e4>)
 8006502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	60bb      	str	r3, [r7, #8]
 800650a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800650c:	4a56      	ldr	r2, [pc, #344]	@ (8006668 <HAL_GPIO_Init+0x2e8>)
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	089b      	lsrs	r3, r3, #2
 8006512:	3302      	adds	r3, #2
 8006514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006518:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f003 0303 	and.w	r3, r3, #3
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	220f      	movs	r2, #15
 8006524:	fa02 f303 	lsl.w	r3, r2, r3
 8006528:	43db      	mvns	r3, r3
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	4013      	ands	r3, r2
 800652e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006536:	d01f      	beq.n	8006578 <HAL_GPIO_Init+0x1f8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a4c      	ldr	r2, [pc, #304]	@ (800666c <HAL_GPIO_Init+0x2ec>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d019      	beq.n	8006574 <HAL_GPIO_Init+0x1f4>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a4b      	ldr	r2, [pc, #300]	@ (8006670 <HAL_GPIO_Init+0x2f0>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d013      	beq.n	8006570 <HAL_GPIO_Init+0x1f0>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a4a      	ldr	r2, [pc, #296]	@ (8006674 <HAL_GPIO_Init+0x2f4>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00d      	beq.n	800656c <HAL_GPIO_Init+0x1ec>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a49      	ldr	r2, [pc, #292]	@ (8006678 <HAL_GPIO_Init+0x2f8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d007      	beq.n	8006568 <HAL_GPIO_Init+0x1e8>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a48      	ldr	r2, [pc, #288]	@ (800667c <HAL_GPIO_Init+0x2fc>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d101      	bne.n	8006564 <HAL_GPIO_Init+0x1e4>
 8006560:	2305      	movs	r3, #5
 8006562:	e00a      	b.n	800657a <HAL_GPIO_Init+0x1fa>
 8006564:	2306      	movs	r3, #6
 8006566:	e008      	b.n	800657a <HAL_GPIO_Init+0x1fa>
 8006568:	2304      	movs	r3, #4
 800656a:	e006      	b.n	800657a <HAL_GPIO_Init+0x1fa>
 800656c:	2303      	movs	r3, #3
 800656e:	e004      	b.n	800657a <HAL_GPIO_Init+0x1fa>
 8006570:	2302      	movs	r3, #2
 8006572:	e002      	b.n	800657a <HAL_GPIO_Init+0x1fa>
 8006574:	2301      	movs	r3, #1
 8006576:	e000      	b.n	800657a <HAL_GPIO_Init+0x1fa>
 8006578:	2300      	movs	r3, #0
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	f002 0203 	and.w	r2, r2, #3
 8006580:	0092      	lsls	r2, r2, #2
 8006582:	4093      	lsls	r3, r2
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	4313      	orrs	r3, r2
 8006588:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800658a:	4937      	ldr	r1, [pc, #220]	@ (8006668 <HAL_GPIO_Init+0x2e8>)
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	089b      	lsrs	r3, r3, #2
 8006590:	3302      	adds	r3, #2
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006598:	4b39      	ldr	r3, [pc, #228]	@ (8006680 <HAL_GPIO_Init+0x300>)
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	43db      	mvns	r3, r3
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	4013      	ands	r3, r2
 80065a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d003      	beq.n	80065bc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80065bc:	4a30      	ldr	r2, [pc, #192]	@ (8006680 <HAL_GPIO_Init+0x300>)
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80065c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006680 <HAL_GPIO_Init+0x300>)
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	43db      	mvns	r3, r3
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	4013      	ands	r3, r2
 80065d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d003      	beq.n	80065e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80065e6:	4a26      	ldr	r2, [pc, #152]	@ (8006680 <HAL_GPIO_Init+0x300>)
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80065ec:	4b24      	ldr	r3, [pc, #144]	@ (8006680 <HAL_GPIO_Init+0x300>)
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	43db      	mvns	r3, r3
 80065f6:	693a      	ldr	r2, [r7, #16]
 80065f8:	4013      	ands	r3, r2
 80065fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d003      	beq.n	8006610 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	4313      	orrs	r3, r2
 800660e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006610:	4a1b      	ldr	r2, [pc, #108]	@ (8006680 <HAL_GPIO_Init+0x300>)
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006616:	4b1a      	ldr	r3, [pc, #104]	@ (8006680 <HAL_GPIO_Init+0x300>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	43db      	mvns	r3, r3
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	4013      	ands	r3, r2
 8006624:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	4313      	orrs	r3, r2
 8006638:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800663a:	4a11      	ldr	r2, [pc, #68]	@ (8006680 <HAL_GPIO_Init+0x300>)
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	3301      	adds	r3, #1
 8006644:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	fa22 f303 	lsr.w	r3, r2, r3
 8006650:	2b00      	cmp	r3, #0
 8006652:	f47f ae9d 	bne.w	8006390 <HAL_GPIO_Init+0x10>
  }
}
 8006656:	bf00      	nop
 8006658:	bf00      	nop
 800665a:	371c      	adds	r7, #28
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr
 8006664:	40021000 	.word	0x40021000
 8006668:	40010000 	.word	0x40010000
 800666c:	48000400 	.word	0x48000400
 8006670:	48000800 	.word	0x48000800
 8006674:	48000c00 	.word	0x48000c00
 8006678:	48001000 	.word	0x48001000
 800667c:	48001400 	.word	0x48001400
 8006680:	40010400 	.word	0x40010400

08006684 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	691a      	ldr	r2, [r3, #16]
 8006694:	887b      	ldrh	r3, [r7, #2]
 8006696:	4013      	ands	r3, r2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800669c:	2301      	movs	r3, #1
 800669e:	73fb      	strb	r3, [r7, #15]
 80066a0:	e001      	b.n	80066a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066a2:	2300      	movs	r3, #0
 80066a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	460b      	mov	r3, r1
 80066be:	807b      	strh	r3, [r7, #2]
 80066c0:	4613      	mov	r3, r2
 80066c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80066c4:	787b      	ldrb	r3, [r7, #1]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d003      	beq.n	80066d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80066ca:	887a      	ldrh	r2, [r7, #2]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80066d0:	e002      	b.n	80066d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80066d2:	887a      	ldrh	r2, [r7, #2]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d141      	bne.n	8006776 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80066f2:	4b4b      	ldr	r3, [pc, #300]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80066fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066fe:	d131      	bne.n	8006764 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006700:	4b47      	ldr	r3, [pc, #284]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006706:	4a46      	ldr	r2, [pc, #280]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800670c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006710:	4b43      	ldr	r3, [pc, #268]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006718:	4a41      	ldr	r2, [pc, #260]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800671a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800671e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006720:	4b40      	ldr	r3, [pc, #256]	@ (8006824 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2232      	movs	r2, #50	@ 0x32
 8006726:	fb02 f303 	mul.w	r3, r2, r3
 800672a:	4a3f      	ldr	r2, [pc, #252]	@ (8006828 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800672c:	fba2 2303 	umull	r2, r3, r2, r3
 8006730:	0c9b      	lsrs	r3, r3, #18
 8006732:	3301      	adds	r3, #1
 8006734:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006736:	e002      	b.n	800673e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	3b01      	subs	r3, #1
 800673c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800673e:	4b38      	ldr	r3, [pc, #224]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800674a:	d102      	bne.n	8006752 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1f2      	bne.n	8006738 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006752:	4b33      	ldr	r3, [pc, #204]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006754:	695b      	ldr	r3, [r3, #20]
 8006756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800675a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800675e:	d158      	bne.n	8006812 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006760:	2303      	movs	r3, #3
 8006762:	e057      	b.n	8006814 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006764:	4b2e      	ldr	r3, [pc, #184]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800676a:	4a2d      	ldr	r2, [pc, #180]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800676c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006770:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006774:	e04d      	b.n	8006812 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800677c:	d141      	bne.n	8006802 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800677e:	4b28      	ldr	r3, [pc, #160]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800678a:	d131      	bne.n	80067f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800678c:	4b24      	ldr	r3, [pc, #144]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800678e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006792:	4a23      	ldr	r2, [pc, #140]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006798:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800679c:	4b20      	ldr	r3, [pc, #128]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80067a4:	4a1e      	ldr	r2, [pc, #120]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006824 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2232      	movs	r2, #50	@ 0x32
 80067b2:	fb02 f303 	mul.w	r3, r2, r3
 80067b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006828 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	0c9b      	lsrs	r3, r3, #18
 80067be:	3301      	adds	r3, #1
 80067c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067c2:	e002      	b.n	80067ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	3b01      	subs	r3, #1
 80067c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067ca:	4b15      	ldr	r3, [pc, #84]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067d6:	d102      	bne.n	80067de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1f2      	bne.n	80067c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80067de:	4b10      	ldr	r3, [pc, #64]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067ea:	d112      	bne.n	8006812 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e011      	b.n	8006814 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006800:	e007      	b.n	8006812 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006802:	4b07      	ldr	r3, [pc, #28]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800680a:	4a05      	ldr	r2, [pc, #20]	@ (8006820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800680c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006810:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	40007000 	.word	0x40007000
 8006824:	20000000 	.word	0x20000000
 8006828:	431bde83 	.word	0x431bde83

0800682c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800682c:	b480      	push	{r7}
 800682e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006830:	4b05      	ldr	r3, [pc, #20]	@ (8006848 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	4a04      	ldr	r2, [pc, #16]	@ (8006848 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006836:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800683a:	6093      	str	r3, [r2, #8]
}
 800683c:	bf00      	nop
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	40007000 	.word	0x40007000

0800684c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b088      	sub	sp, #32
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e2fe      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d075      	beq.n	8006956 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800686a:	4b97      	ldr	r3, [pc, #604]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	f003 030c 	and.w	r3, r3, #12
 8006872:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006874:	4b94      	ldr	r3, [pc, #592]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	f003 0303 	and.w	r3, r3, #3
 800687c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	2b0c      	cmp	r3, #12
 8006882:	d102      	bne.n	800688a <HAL_RCC_OscConfig+0x3e>
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	2b03      	cmp	r3, #3
 8006888:	d002      	beq.n	8006890 <HAL_RCC_OscConfig+0x44>
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	2b08      	cmp	r3, #8
 800688e:	d10b      	bne.n	80068a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006890:	4b8d      	ldr	r3, [pc, #564]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d05b      	beq.n	8006954 <HAL_RCC_OscConfig+0x108>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d157      	bne.n	8006954 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e2d9      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068b0:	d106      	bne.n	80068c0 <HAL_RCC_OscConfig+0x74>
 80068b2:	4b85      	ldr	r3, [pc, #532]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a84      	ldr	r2, [pc, #528]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068bc:	6013      	str	r3, [r2, #0]
 80068be:	e01d      	b.n	80068fc <HAL_RCC_OscConfig+0xb0>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068c8:	d10c      	bne.n	80068e4 <HAL_RCC_OscConfig+0x98>
 80068ca:	4b7f      	ldr	r3, [pc, #508]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a7e      	ldr	r2, [pc, #504]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	4b7c      	ldr	r3, [pc, #496]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a7b      	ldr	r2, [pc, #492]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	e00b      	b.n	80068fc <HAL_RCC_OscConfig+0xb0>
 80068e4:	4b78      	ldr	r3, [pc, #480]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a77      	ldr	r2, [pc, #476]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068ee:	6013      	str	r3, [r2, #0]
 80068f0:	4b75      	ldr	r3, [pc, #468]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a74      	ldr	r2, [pc, #464]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80068f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d013      	beq.n	800692c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006904:	f7fc f804 	bl	8002910 <HAL_GetTick>
 8006908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800690a:	e008      	b.n	800691e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800690c:	f7fc f800 	bl	8002910 <HAL_GetTick>
 8006910:	4602      	mov	r2, r0
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	2b64      	cmp	r3, #100	@ 0x64
 8006918:	d901      	bls.n	800691e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e29e      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800691e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d0f0      	beq.n	800690c <HAL_RCC_OscConfig+0xc0>
 800692a:	e014      	b.n	8006956 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800692c:	f7fb fff0 	bl	8002910 <HAL_GetTick>
 8006930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006932:	e008      	b.n	8006946 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006934:	f7fb ffec 	bl	8002910 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b64      	cmp	r3, #100	@ 0x64
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e28a      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006946:	4b60      	ldr	r3, [pc, #384]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1f0      	bne.n	8006934 <HAL_RCC_OscConfig+0xe8>
 8006952:	e000      	b.n	8006956 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006954:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b00      	cmp	r3, #0
 8006960:	d075      	beq.n	8006a4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006962:	4b59      	ldr	r3, [pc, #356]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f003 030c 	and.w	r3, r3, #12
 800696a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800696c:	4b56      	ldr	r3, [pc, #344]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0303 	and.w	r3, r3, #3
 8006974:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	2b0c      	cmp	r3, #12
 800697a:	d102      	bne.n	8006982 <HAL_RCC_OscConfig+0x136>
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	2b02      	cmp	r3, #2
 8006980:	d002      	beq.n	8006988 <HAL_RCC_OscConfig+0x13c>
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	2b04      	cmp	r3, #4
 8006986:	d11f      	bne.n	80069c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006988:	4b4f      	ldr	r3, [pc, #316]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006990:	2b00      	cmp	r3, #0
 8006992:	d005      	beq.n	80069a0 <HAL_RCC_OscConfig+0x154>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d101      	bne.n	80069a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e25d      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069a0:	4b49      	ldr	r3, [pc, #292]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	061b      	lsls	r3, r3, #24
 80069ae:	4946      	ldr	r1, [pc, #280]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80069b4:	4b45      	ldr	r3, [pc, #276]	@ (8006acc <HAL_RCC_OscConfig+0x280>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7fb ff5d 	bl	8002878 <HAL_InitTick>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d043      	beq.n	8006a4c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e249      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d023      	beq.n	8006a18 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069d0:	4b3d      	ldr	r3, [pc, #244]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a3c      	ldr	r2, [pc, #240]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80069d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069dc:	f7fb ff98 	bl	8002910 <HAL_GetTick>
 80069e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80069e2:	e008      	b.n	80069f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069e4:	f7fb ff94 	bl	8002910 <HAL_GetTick>
 80069e8:	4602      	mov	r2, r0
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d901      	bls.n	80069f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e232      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80069f6:	4b34      	ldr	r3, [pc, #208]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d0f0      	beq.n	80069e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a02:	4b31      	ldr	r3, [pc, #196]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	061b      	lsls	r3, r3, #24
 8006a10:	492d      	ldr	r1, [pc, #180]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a12:	4313      	orrs	r3, r2
 8006a14:	604b      	str	r3, [r1, #4]
 8006a16:	e01a      	b.n	8006a4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a18:	4b2b      	ldr	r3, [pc, #172]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a24:	f7fb ff74 	bl	8002910 <HAL_GetTick>
 8006a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a2c:	f7fb ff70 	bl	8002910 <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e20e      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a3e:	4b22      	ldr	r3, [pc, #136]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1f0      	bne.n	8006a2c <HAL_RCC_OscConfig+0x1e0>
 8006a4a:	e000      	b.n	8006a4e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0308 	and.w	r3, r3, #8
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d041      	beq.n	8006ade <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d01c      	beq.n	8006a9c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a62:	4b19      	ldr	r3, [pc, #100]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a68:	4a17      	ldr	r2, [pc, #92]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a6a:	f043 0301 	orr.w	r3, r3, #1
 8006a6e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a72:	f7fb ff4d 	bl	8002910 <HAL_GetTick>
 8006a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a78:	e008      	b.n	8006a8c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a7a:	f7fb ff49 	bl	8002910 <HAL_GetTick>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d901      	bls.n	8006a8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e1e7      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a92:	f003 0302 	and.w	r3, r3, #2
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d0ef      	beq.n	8006a7a <HAL_RCC_OscConfig+0x22e>
 8006a9a:	e020      	b.n	8006ade <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aa2:	4a09      	ldr	r2, [pc, #36]	@ (8006ac8 <HAL_RCC_OscConfig+0x27c>)
 8006aa4:	f023 0301 	bic.w	r3, r3, #1
 8006aa8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aac:	f7fb ff30 	bl	8002910 <HAL_GetTick>
 8006ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ab2:	e00d      	b.n	8006ad0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ab4:	f7fb ff2c 	bl	8002910 <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d906      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e1ca      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
 8006ac6:	bf00      	nop
 8006ac8:	40021000 	.word	0x40021000
 8006acc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006ad0:	4b8c      	ldr	r3, [pc, #560]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1ea      	bne.n	8006ab4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0304 	and.w	r3, r3, #4
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f000 80a6 	beq.w	8006c38 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006aec:	2300      	movs	r3, #0
 8006aee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006af0:	4b84      	ldr	r3, [pc, #528]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d101      	bne.n	8006b00 <HAL_RCC_OscConfig+0x2b4>
 8006afc:	2301      	movs	r3, #1
 8006afe:	e000      	b.n	8006b02 <HAL_RCC_OscConfig+0x2b6>
 8006b00:	2300      	movs	r3, #0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00d      	beq.n	8006b22 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b06:	4b7f      	ldr	r3, [pc, #508]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b0a:	4a7e      	ldr	r2, [pc, #504]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b10:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b12:	4b7c      	ldr	r3, [pc, #496]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b1a:	60fb      	str	r3, [r7, #12]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b22:	4b79      	ldr	r3, [pc, #484]	@ (8006d08 <HAL_RCC_OscConfig+0x4bc>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d118      	bne.n	8006b60 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b2e:	4b76      	ldr	r3, [pc, #472]	@ (8006d08 <HAL_RCC_OscConfig+0x4bc>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a75      	ldr	r2, [pc, #468]	@ (8006d08 <HAL_RCC_OscConfig+0x4bc>)
 8006b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b3a:	f7fb fee9 	bl	8002910 <HAL_GetTick>
 8006b3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b40:	e008      	b.n	8006b54 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b42:	f7fb fee5 	bl	8002910 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d901      	bls.n	8006b54 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	e183      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b54:	4b6c      	ldr	r3, [pc, #432]	@ (8006d08 <HAL_RCC_OscConfig+0x4bc>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d0f0      	beq.n	8006b42 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d108      	bne.n	8006b7a <HAL_RCC_OscConfig+0x32e>
 8006b68:	4b66      	ldr	r3, [pc, #408]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b6e:	4a65      	ldr	r2, [pc, #404]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b70:	f043 0301 	orr.w	r3, r3, #1
 8006b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b78:	e024      	b.n	8006bc4 <HAL_RCC_OscConfig+0x378>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	2b05      	cmp	r3, #5
 8006b80:	d110      	bne.n	8006ba4 <HAL_RCC_OscConfig+0x358>
 8006b82:	4b60      	ldr	r3, [pc, #384]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b88:	4a5e      	ldr	r2, [pc, #376]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b8a:	f043 0304 	orr.w	r3, r3, #4
 8006b8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b92:	4b5c      	ldr	r3, [pc, #368]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b98:	4a5a      	ldr	r2, [pc, #360]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006b9a:	f043 0301 	orr.w	r3, r3, #1
 8006b9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ba2:	e00f      	b.n	8006bc4 <HAL_RCC_OscConfig+0x378>
 8006ba4:	4b57      	ldr	r3, [pc, #348]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006baa:	4a56      	ldr	r2, [pc, #344]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006bac:	f023 0301 	bic.w	r3, r3, #1
 8006bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006bb4:	4b53      	ldr	r3, [pc, #332]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bba:	4a52      	ldr	r2, [pc, #328]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006bbc:	f023 0304 	bic.w	r3, r3, #4
 8006bc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d016      	beq.n	8006bfa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bcc:	f7fb fea0 	bl	8002910 <HAL_GetTick>
 8006bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bd2:	e00a      	b.n	8006bea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bd4:	f7fb fe9c 	bl	8002910 <HAL_GetTick>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	1ad3      	subs	r3, r2, r3
 8006bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d901      	bls.n	8006bea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006be6:	2303      	movs	r3, #3
 8006be8:	e138      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bea:	4b46      	ldr	r3, [pc, #280]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bf0:	f003 0302 	and.w	r3, r3, #2
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d0ed      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x388>
 8006bf8:	e015      	b.n	8006c26 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bfa:	f7fb fe89 	bl	8002910 <HAL_GetTick>
 8006bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c00:	e00a      	b.n	8006c18 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c02:	f7fb fe85 	bl	8002910 <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d901      	bls.n	8006c18 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e121      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c18:	4b3a      	ldr	r3, [pc, #232]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c1e:	f003 0302 	and.w	r3, r3, #2
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1ed      	bne.n	8006c02 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c26:	7ffb      	ldrb	r3, [r7, #31]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d105      	bne.n	8006c38 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c2c:	4b35      	ldr	r3, [pc, #212]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c30:	4a34      	ldr	r2, [pc, #208]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c36:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0320 	and.w	r3, r3, #32
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d03c      	beq.n	8006cbe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d01c      	beq.n	8006c86 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c52:	4a2c      	ldr	r2, [pc, #176]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c54:	f043 0301 	orr.w	r3, r3, #1
 8006c58:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c5c:	f7fb fe58 	bl	8002910 <HAL_GetTick>
 8006c60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c62:	e008      	b.n	8006c76 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c64:	f7fb fe54 	bl	8002910 <HAL_GetTick>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	1ad3      	subs	r3, r2, r3
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d901      	bls.n	8006c76 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e0f2      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c76:	4b23      	ldr	r3, [pc, #140]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d0ef      	beq.n	8006c64 <HAL_RCC_OscConfig+0x418>
 8006c84:	e01b      	b.n	8006cbe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006c86:	4b1f      	ldr	r3, [pc, #124]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006c8e:	f023 0301 	bic.w	r3, r3, #1
 8006c92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c96:	f7fb fe3b 	bl	8002910 <HAL_GetTick>
 8006c9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c9c:	e008      	b.n	8006cb0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c9e:	f7fb fe37 	bl	8002910 <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d901      	bls.n	8006cb0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e0d5      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006cb0:	4b14      	ldr	r3, [pc, #80]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006cb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006cb6:	f003 0302 	and.w	r3, r3, #2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1ef      	bne.n	8006c9e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	69db      	ldr	r3, [r3, #28]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f000 80c9 	beq.w	8006e5a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f003 030c 	and.w	r3, r3, #12
 8006cd0:	2b0c      	cmp	r3, #12
 8006cd2:	f000 8083 	beq.w	8006ddc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	2b02      	cmp	r3, #2
 8006cdc:	d15e      	bne.n	8006d9c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cde:	4b09      	ldr	r3, [pc, #36]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a08      	ldr	r2, [pc, #32]	@ (8006d04 <HAL_RCC_OscConfig+0x4b8>)
 8006ce4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cea:	f7fb fe11 	bl	8002910 <HAL_GetTick>
 8006cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cf0:	e00c      	b.n	8006d0c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cf2:	f7fb fe0d 	bl	8002910 <HAL_GetTick>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	1ad3      	subs	r3, r2, r3
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d905      	bls.n	8006d0c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d00:	2303      	movs	r3, #3
 8006d02:	e0ab      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
 8006d04:	40021000 	.word	0x40021000
 8006d08:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d0c:	4b55      	ldr	r3, [pc, #340]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1ec      	bne.n	8006cf2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d18:	4b52      	ldr	r3, [pc, #328]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d1a:	68da      	ldr	r2, [r3, #12]
 8006d1c:	4b52      	ldr	r3, [pc, #328]	@ (8006e68 <HAL_RCC_OscConfig+0x61c>)
 8006d1e:	4013      	ands	r3, r2
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	6a11      	ldr	r1, [r2, #32]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d28:	3a01      	subs	r2, #1
 8006d2a:	0112      	lsls	r2, r2, #4
 8006d2c:	4311      	orrs	r1, r2
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006d32:	0212      	lsls	r2, r2, #8
 8006d34:	4311      	orrs	r1, r2
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006d3a:	0852      	lsrs	r2, r2, #1
 8006d3c:	3a01      	subs	r2, #1
 8006d3e:	0552      	lsls	r2, r2, #21
 8006d40:	4311      	orrs	r1, r2
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006d46:	0852      	lsrs	r2, r2, #1
 8006d48:	3a01      	subs	r2, #1
 8006d4a:	0652      	lsls	r2, r2, #25
 8006d4c:	4311      	orrs	r1, r2
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d52:	06d2      	lsls	r2, r2, #27
 8006d54:	430a      	orrs	r2, r1
 8006d56:	4943      	ldr	r1, [pc, #268]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d5c:	4b41      	ldr	r3, [pc, #260]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a40      	ldr	r2, [pc, #256]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d66:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006d68:	4b3e      	ldr	r3, [pc, #248]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	4a3d      	ldr	r2, [pc, #244]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d72:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d74:	f7fb fdcc 	bl	8002910 <HAL_GetTick>
 8006d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d7a:	e008      	b.n	8006d8e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d7c:	f7fb fdc8 	bl	8002910 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d901      	bls.n	8006d8e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e066      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d8e:	4b35      	ldr	r3, [pc, #212]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d0f0      	beq.n	8006d7c <HAL_RCC_OscConfig+0x530>
 8006d9a:	e05e      	b.n	8006e5a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d9c:	4b31      	ldr	r3, [pc, #196]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a30      	ldr	r2, [pc, #192]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006da2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006da6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006da8:	f7fb fdb2 	bl	8002910 <HAL_GetTick>
 8006dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dae:	e008      	b.n	8006dc2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006db0:	f7fb fdae 	bl	8002910 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d901      	bls.n	8006dc2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e04c      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006dc2:	4b28      	ldr	r3, [pc, #160]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1f0      	bne.n	8006db0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006dce:	4b25      	ldr	r3, [pc, #148]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006dd0:	68da      	ldr	r2, [r3, #12]
 8006dd2:	4924      	ldr	r1, [pc, #144]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006dd4:	4b25      	ldr	r3, [pc, #148]	@ (8006e6c <HAL_RCC_OscConfig+0x620>)
 8006dd6:	4013      	ands	r3, r2
 8006dd8:	60cb      	str	r3, [r1, #12]
 8006dda:	e03e      	b.n	8006e5a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	69db      	ldr	r3, [r3, #28]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d101      	bne.n	8006de8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e039      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006de8:	4b1e      	ldr	r3, [pc, #120]	@ (8006e64 <HAL_RCC_OscConfig+0x618>)
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f003 0203 	and.w	r2, r3, #3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a1b      	ldr	r3, [r3, #32]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d12c      	bne.n	8006e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e06:	3b01      	subs	r3, #1
 8006e08:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d123      	bne.n	8006e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e18:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d11b      	bne.n	8006e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e28:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d113      	bne.n	8006e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e38:	085b      	lsrs	r3, r3, #1
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d109      	bne.n	8006e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e4c:	085b      	lsrs	r3, r3, #1
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d001      	beq.n	8006e5a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	e000      	b.n	8006e5c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3720      	adds	r7, #32
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	40021000 	.word	0x40021000
 8006e68:	019f800c 	.word	0x019f800c
 8006e6c:	feeefffc 	.word	0xfeeefffc

08006e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b086      	sub	sp, #24
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d101      	bne.n	8006e88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	e11e      	b.n	80070c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e88:	4b91      	ldr	r3, [pc, #580]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 030f 	and.w	r3, r3, #15
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d910      	bls.n	8006eb8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e96:	4b8e      	ldr	r3, [pc, #568]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f023 020f 	bic.w	r2, r3, #15
 8006e9e:	498c      	ldr	r1, [pc, #560]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ea6:	4b8a      	ldr	r3, [pc, #552]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 030f 	and.w	r3, r3, #15
 8006eae:	683a      	ldr	r2, [r7, #0]
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d001      	beq.n	8006eb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e106      	b.n	80070c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0301 	and.w	r3, r3, #1
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d073      	beq.n	8006fac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	2b03      	cmp	r3, #3
 8006eca:	d129      	bne.n	8006f20 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ecc:	4b81      	ldr	r3, [pc, #516]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d101      	bne.n	8006edc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0f4      	b.n	80070c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006edc:	f000 f99e 	bl	800721c <RCC_GetSysClockFreqFromPLLSource>
 8006ee0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	4a7c      	ldr	r2, [pc, #496]	@ (80070d8 <HAL_RCC_ClockConfig+0x268>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d93f      	bls.n	8006f6a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006eea:	4b7a      	ldr	r3, [pc, #488]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d009      	beq.n	8006f0a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d033      	beq.n	8006f6a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d12f      	bne.n	8006f6a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f0a:	4b72      	ldr	r3, [pc, #456]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f12:	4a70      	ldr	r2, [pc, #448]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f18:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006f1a:	2380      	movs	r3, #128	@ 0x80
 8006f1c:	617b      	str	r3, [r7, #20]
 8006f1e:	e024      	b.n	8006f6a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	d107      	bne.n	8006f38 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f28:	4b6a      	ldr	r3, [pc, #424]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d109      	bne.n	8006f48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e0c6      	b.n	80070c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f38:	4b66      	ldr	r3, [pc, #408]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d101      	bne.n	8006f48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e0be      	b.n	80070c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006f48:	f000 f8ce 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 8006f4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	4a61      	ldr	r2, [pc, #388]	@ (80070d8 <HAL_RCC_ClockConfig+0x268>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d909      	bls.n	8006f6a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f56:	4b5f      	ldr	r3, [pc, #380]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f5e:	4a5d      	ldr	r2, [pc, #372]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f64:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006f66:	2380      	movs	r3, #128	@ 0x80
 8006f68:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f6a:	4b5a      	ldr	r3, [pc, #360]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f023 0203 	bic.w	r2, r3, #3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	4957      	ldr	r1, [pc, #348]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f7c:	f7fb fcc8 	bl	8002910 <HAL_GetTick>
 8006f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f82:	e00a      	b.n	8006f9a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f84:	f7fb fcc4 	bl	8002910 <HAL_GetTick>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d901      	bls.n	8006f9a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e095      	b.n	80070c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f9a:	4b4e      	ldr	r3, [pc, #312]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f003 020c 	and.w	r2, r3, #12
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d1eb      	bne.n	8006f84 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d023      	beq.n	8007000 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0304 	and.w	r3, r3, #4
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d005      	beq.n	8006fd0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006fc4:	4b43      	ldr	r3, [pc, #268]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	4a42      	ldr	r2, [pc, #264]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006fca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006fce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d007      	beq.n	8006fec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006fdc:	4b3d      	ldr	r3, [pc, #244]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006fe4:	4a3b      	ldr	r2, [pc, #236]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006fe6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006fea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fec:	4b39      	ldr	r3, [pc, #228]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	4936      	ldr	r1, [pc, #216]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	608b      	str	r3, [r1, #8]
 8006ffe:	e008      	b.n	8007012 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	2b80      	cmp	r3, #128	@ 0x80
 8007004:	d105      	bne.n	8007012 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007006:	4b33      	ldr	r3, [pc, #204]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	4a32      	ldr	r2, [pc, #200]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 800700c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007010:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007012:	4b2f      	ldr	r3, [pc, #188]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 030f 	and.w	r3, r3, #15
 800701a:	683a      	ldr	r2, [r7, #0]
 800701c:	429a      	cmp	r2, r3
 800701e:	d21d      	bcs.n	800705c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007020:	4b2b      	ldr	r3, [pc, #172]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f023 020f 	bic.w	r2, r3, #15
 8007028:	4929      	ldr	r1, [pc, #164]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	4313      	orrs	r3, r2
 800702e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007030:	f7fb fc6e 	bl	8002910 <HAL_GetTick>
 8007034:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007036:	e00a      	b.n	800704e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007038:	f7fb fc6a 	bl	8002910 <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007046:	4293      	cmp	r3, r2
 8007048:	d901      	bls.n	800704e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800704a:	2303      	movs	r3, #3
 800704c:	e03b      	b.n	80070c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800704e:	4b20      	ldr	r3, [pc, #128]	@ (80070d0 <HAL_RCC_ClockConfig+0x260>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 030f 	and.w	r3, r3, #15
 8007056:	683a      	ldr	r2, [r7, #0]
 8007058:	429a      	cmp	r2, r3
 800705a:	d1ed      	bne.n	8007038 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0304 	and.w	r3, r3, #4
 8007064:	2b00      	cmp	r3, #0
 8007066:	d008      	beq.n	800707a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007068:	4b1a      	ldr	r3, [pc, #104]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	4917      	ldr	r1, [pc, #92]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8007076:	4313      	orrs	r3, r2
 8007078:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0308 	and.w	r3, r3, #8
 8007082:	2b00      	cmp	r3, #0
 8007084:	d009      	beq.n	800709a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007086:	4b13      	ldr	r3, [pc, #76]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	00db      	lsls	r3, r3, #3
 8007094:	490f      	ldr	r1, [pc, #60]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 8007096:	4313      	orrs	r3, r2
 8007098:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800709a:	f000 f825 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 800709e:	4602      	mov	r2, r0
 80070a0:	4b0c      	ldr	r3, [pc, #48]	@ (80070d4 <HAL_RCC_ClockConfig+0x264>)
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	091b      	lsrs	r3, r3, #4
 80070a6:	f003 030f 	and.w	r3, r3, #15
 80070aa:	490c      	ldr	r1, [pc, #48]	@ (80070dc <HAL_RCC_ClockConfig+0x26c>)
 80070ac:	5ccb      	ldrb	r3, [r1, r3]
 80070ae:	f003 031f 	and.w	r3, r3, #31
 80070b2:	fa22 f303 	lsr.w	r3, r2, r3
 80070b6:	4a0a      	ldr	r2, [pc, #40]	@ (80070e0 <HAL_RCC_ClockConfig+0x270>)
 80070b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80070ba:	4b0a      	ldr	r3, [pc, #40]	@ (80070e4 <HAL_RCC_ClockConfig+0x274>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4618      	mov	r0, r3
 80070c0:	f7fb fbda 	bl	8002878 <HAL_InitTick>
 80070c4:	4603      	mov	r3, r0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3718      	adds	r7, #24
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	40022000 	.word	0x40022000
 80070d4:	40021000 	.word	0x40021000
 80070d8:	04c4b400 	.word	0x04c4b400
 80070dc:	080144d0 	.word	0x080144d0
 80070e0:	20000000 	.word	0x20000000
 80070e4:	20000004 	.word	0x20000004

080070e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b087      	sub	sp, #28
 80070ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80070ee:	4b2c      	ldr	r3, [pc, #176]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f003 030c 	and.w	r3, r3, #12
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	d102      	bne.n	8007100 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80070fa:	4b2a      	ldr	r3, [pc, #168]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80070fc:	613b      	str	r3, [r7, #16]
 80070fe:	e047      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007100:	4b27      	ldr	r3, [pc, #156]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f003 030c 	and.w	r3, r3, #12
 8007108:	2b08      	cmp	r3, #8
 800710a:	d102      	bne.n	8007112 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800710c:	4b26      	ldr	r3, [pc, #152]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800710e:	613b      	str	r3, [r7, #16]
 8007110:	e03e      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007112:	4b23      	ldr	r3, [pc, #140]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f003 030c 	and.w	r3, r3, #12
 800711a:	2b0c      	cmp	r3, #12
 800711c:	d136      	bne.n	800718c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800711e:	4b20      	ldr	r3, [pc, #128]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	f003 0303 	and.w	r3, r3, #3
 8007126:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007128:	4b1d      	ldr	r3, [pc, #116]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	091b      	lsrs	r3, r3, #4
 800712e:	f003 030f 	and.w	r3, r3, #15
 8007132:	3301      	adds	r3, #1
 8007134:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2b03      	cmp	r3, #3
 800713a:	d10c      	bne.n	8007156 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800713c:	4a1a      	ldr	r2, [pc, #104]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	fbb2 f3f3 	udiv	r3, r2, r3
 8007144:	4a16      	ldr	r2, [pc, #88]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007146:	68d2      	ldr	r2, [r2, #12]
 8007148:	0a12      	lsrs	r2, r2, #8
 800714a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800714e:	fb02 f303 	mul.w	r3, r2, r3
 8007152:	617b      	str	r3, [r7, #20]
      break;
 8007154:	e00c      	b.n	8007170 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007156:	4a13      	ldr	r2, [pc, #76]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	fbb2 f3f3 	udiv	r3, r2, r3
 800715e:	4a10      	ldr	r2, [pc, #64]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007160:	68d2      	ldr	r2, [r2, #12]
 8007162:	0a12      	lsrs	r2, r2, #8
 8007164:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007168:	fb02 f303 	mul.w	r3, r2, r3
 800716c:	617b      	str	r3, [r7, #20]
      break;
 800716e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007170:	4b0b      	ldr	r3, [pc, #44]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	0e5b      	lsrs	r3, r3, #25
 8007176:	f003 0303 	and.w	r3, r3, #3
 800717a:	3301      	adds	r3, #1
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007180:	697a      	ldr	r2, [r7, #20]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	fbb2 f3f3 	udiv	r3, r2, r3
 8007188:	613b      	str	r3, [r7, #16]
 800718a:	e001      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800718c:	2300      	movs	r3, #0
 800718e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007190:	693b      	ldr	r3, [r7, #16]
}
 8007192:	4618      	mov	r0, r3
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	40021000 	.word	0x40021000
 80071a4:	00f42400 	.word	0x00f42400
 80071a8:	016e3600 	.word	0x016e3600

080071ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071ac:	b480      	push	{r7}
 80071ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071b0:	4b03      	ldr	r3, [pc, #12]	@ (80071c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80071b2:	681b      	ldr	r3, [r3, #0]
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	20000000 	.word	0x20000000

080071c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80071c8:	f7ff fff0 	bl	80071ac <HAL_RCC_GetHCLKFreq>
 80071cc:	4602      	mov	r2, r0
 80071ce:	4b06      	ldr	r3, [pc, #24]	@ (80071e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	0a1b      	lsrs	r3, r3, #8
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	4904      	ldr	r1, [pc, #16]	@ (80071ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80071da:	5ccb      	ldrb	r3, [r1, r3]
 80071dc:	f003 031f 	and.w	r3, r3, #31
 80071e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	40021000 	.word	0x40021000
 80071ec:	080144e0 	.word	0x080144e0

080071f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80071f4:	f7ff ffda 	bl	80071ac <HAL_RCC_GetHCLKFreq>
 80071f8:	4602      	mov	r2, r0
 80071fa:	4b06      	ldr	r3, [pc, #24]	@ (8007214 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	0adb      	lsrs	r3, r3, #11
 8007200:	f003 0307 	and.w	r3, r3, #7
 8007204:	4904      	ldr	r1, [pc, #16]	@ (8007218 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007206:	5ccb      	ldrb	r3, [r1, r3]
 8007208:	f003 031f 	and.w	r3, r3, #31
 800720c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007210:	4618      	mov	r0, r3
 8007212:	bd80      	pop	{r7, pc}
 8007214:	40021000 	.word	0x40021000
 8007218:	080144e0 	.word	0x080144e0

0800721c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800721c:	b480      	push	{r7}
 800721e:	b087      	sub	sp, #28
 8007220:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007222:	4b1e      	ldr	r3, [pc, #120]	@ (800729c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	f003 0303 	and.w	r3, r3, #3
 800722a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800722c:	4b1b      	ldr	r3, [pc, #108]	@ (800729c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	091b      	lsrs	r3, r3, #4
 8007232:	f003 030f 	and.w	r3, r3, #15
 8007236:	3301      	adds	r3, #1
 8007238:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	2b03      	cmp	r3, #3
 800723e:	d10c      	bne.n	800725a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007240:	4a17      	ldr	r2, [pc, #92]	@ (80072a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	fbb2 f3f3 	udiv	r3, r2, r3
 8007248:	4a14      	ldr	r2, [pc, #80]	@ (800729c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800724a:	68d2      	ldr	r2, [r2, #12]
 800724c:	0a12      	lsrs	r2, r2, #8
 800724e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007252:	fb02 f303 	mul.w	r3, r2, r3
 8007256:	617b      	str	r3, [r7, #20]
    break;
 8007258:	e00c      	b.n	8007274 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800725a:	4a12      	ldr	r2, [pc, #72]	@ (80072a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007262:	4a0e      	ldr	r2, [pc, #56]	@ (800729c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007264:	68d2      	ldr	r2, [r2, #12]
 8007266:	0a12      	lsrs	r2, r2, #8
 8007268:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800726c:	fb02 f303 	mul.w	r3, r2, r3
 8007270:	617b      	str	r3, [r7, #20]
    break;
 8007272:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007274:	4b09      	ldr	r3, [pc, #36]	@ (800729c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	0e5b      	lsrs	r3, r3, #25
 800727a:	f003 0303 	and.w	r3, r3, #3
 800727e:	3301      	adds	r3, #1
 8007280:	005b      	lsls	r3, r3, #1
 8007282:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007284:	697a      	ldr	r2, [r7, #20]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	fbb2 f3f3 	udiv	r3, r2, r3
 800728c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800728e:	687b      	ldr	r3, [r7, #4]
}
 8007290:	4618      	mov	r0, r3
 8007292:	371c      	adds	r7, #28
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr
 800729c:	40021000 	.word	0x40021000
 80072a0:	016e3600 	.word	0x016e3600
 80072a4:	00f42400 	.word	0x00f42400

080072a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80072b0:	2300      	movs	r3, #0
 80072b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072b4:	2300      	movs	r3, #0
 80072b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 8098 	beq.w	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072c6:	2300      	movs	r3, #0
 80072c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072ca:	4b43      	ldr	r3, [pc, #268]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10d      	bne.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072d6:	4b40      	ldr	r3, [pc, #256]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072da:	4a3f      	ldr	r2, [pc, #252]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80072e2:	4b3d      	ldr	r3, [pc, #244]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072ea:	60bb      	str	r3, [r7, #8]
 80072ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072ee:	2301      	movs	r3, #1
 80072f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072f2:	4b3a      	ldr	r3, [pc, #232]	@ (80073dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a39      	ldr	r2, [pc, #228]	@ (80073dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80072f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072fe:	f7fb fb07 	bl	8002910 <HAL_GetTick>
 8007302:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007304:	e009      	b.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007306:	f7fb fb03 	bl	8002910 <HAL_GetTick>
 800730a:	4602      	mov	r2, r0
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	2b02      	cmp	r3, #2
 8007312:	d902      	bls.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007314:	2303      	movs	r3, #3
 8007316:	74fb      	strb	r3, [r7, #19]
        break;
 8007318:	e005      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800731a:	4b30      	ldr	r3, [pc, #192]	@ (80073dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007322:	2b00      	cmp	r3, #0
 8007324:	d0ef      	beq.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007326:	7cfb      	ldrb	r3, [r7, #19]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d159      	bne.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800732c:	4b2a      	ldr	r3, [pc, #168]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800732e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007336:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d01e      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	429a      	cmp	r2, r3
 8007346:	d019      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007348:	4b23      	ldr	r3, [pc, #140]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800734a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800734e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007352:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007354:	4b20      	ldr	r3, [pc, #128]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800735a:	4a1f      	ldr	r2, [pc, #124]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800735c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007360:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007364:	4b1c      	ldr	r3, [pc, #112]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736a:	4a1b      	ldr	r2, [pc, #108]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800736c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007374:	4a18      	ldr	r2, [pc, #96]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d016      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007386:	f7fb fac3 	bl	8002910 <HAL_GetTick>
 800738a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800738c:	e00b      	b.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800738e:	f7fb fabf 	bl	8002910 <HAL_GetTick>
 8007392:	4602      	mov	r2, r0
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	1ad3      	subs	r3, r2, r3
 8007398:	f241 3288 	movw	r2, #5000	@ 0x1388
 800739c:	4293      	cmp	r3, r2
 800739e:	d902      	bls.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80073a0:	2303      	movs	r3, #3
 80073a2:	74fb      	strb	r3, [r7, #19]
            break;
 80073a4:	e006      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073a6:	4b0c      	ldr	r3, [pc, #48]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d0ec      	beq.n	800738e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80073b4:	7cfb      	ldrb	r3, [r7, #19]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10b      	bne.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073ba:	4b07      	ldr	r3, [pc, #28]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c8:	4903      	ldr	r1, [pc, #12]	@ (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80073d0:	e008      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073d2:	7cfb      	ldrb	r3, [r7, #19]
 80073d4:	74bb      	strb	r3, [r7, #18]
 80073d6:	e005      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80073d8:	40021000 	.word	0x40021000
 80073dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e0:	7cfb      	ldrb	r3, [r7, #19]
 80073e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80073e4:	7c7b      	ldrb	r3, [r7, #17]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d105      	bne.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073ea:	4ba6      	ldr	r3, [pc, #664]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ee:	4aa5      	ldr	r2, [pc, #660]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d00a      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007402:	4ba0      	ldr	r3, [pc, #640]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007408:	f023 0203 	bic.w	r2, r3, #3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	499c      	ldr	r1, [pc, #624]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007412:	4313      	orrs	r3, r2
 8007414:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 0302 	and.w	r3, r3, #2
 8007420:	2b00      	cmp	r3, #0
 8007422:	d00a      	beq.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007424:	4b97      	ldr	r3, [pc, #604]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800742a:	f023 020c 	bic.w	r2, r3, #12
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	4994      	ldr	r1, [pc, #592]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007434:	4313      	orrs	r3, r2
 8007436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0304 	and.w	r3, r3, #4
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00a      	beq.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007446:	4b8f      	ldr	r3, [pc, #572]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	498b      	ldr	r1, [pc, #556]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007456:	4313      	orrs	r3, r2
 8007458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0308 	and.w	r3, r3, #8
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00a      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007468:	4b86      	ldr	r3, [pc, #536]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800746a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800746e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	4983      	ldr	r1, [pc, #524]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007478:	4313      	orrs	r3, r2
 800747a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0320 	and.w	r3, r3, #32
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00a      	beq.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800748a:	4b7e      	ldr	r3, [pc, #504]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800748c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007490:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	695b      	ldr	r3, [r3, #20]
 8007498:	497a      	ldr	r1, [pc, #488]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800749a:	4313      	orrs	r3, r2
 800749c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00a      	beq.n	80074c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074ac:	4b75      	ldr	r3, [pc, #468]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074b2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	699b      	ldr	r3, [r3, #24]
 80074ba:	4972      	ldr	r1, [pc, #456]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074bc:	4313      	orrs	r3, r2
 80074be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00a      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80074ce:	4b6d      	ldr	r3, [pc, #436]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074d4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	69db      	ldr	r3, [r3, #28]
 80074dc:	4969      	ldr	r1, [pc, #420]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00a      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80074f0:	4b64      	ldr	r3, [pc, #400]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6a1b      	ldr	r3, [r3, #32]
 80074fe:	4961      	ldr	r1, [pc, #388]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007500:	4313      	orrs	r3, r2
 8007502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800750e:	2b00      	cmp	r3, #0
 8007510:	d00a      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007512:	4b5c      	ldr	r3, [pc, #368]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007518:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007520:	4958      	ldr	r1, [pc, #352]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007522:	4313      	orrs	r3, r2
 8007524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007530:	2b00      	cmp	r3, #0
 8007532:	d015      	beq.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007534:	4b53      	ldr	r3, [pc, #332]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007542:	4950      	ldr	r1, [pc, #320]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007544:	4313      	orrs	r3, r2
 8007546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800754e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007552:	d105      	bne.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007554:	4b4b      	ldr	r3, [pc, #300]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	4a4a      	ldr	r2, [pc, #296]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800755a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800755e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007568:	2b00      	cmp	r3, #0
 800756a:	d015      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800756c:	4b45      	ldr	r3, [pc, #276]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800756e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007572:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800757a:	4942      	ldr	r1, [pc, #264]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800757c:	4313      	orrs	r3, r2
 800757e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007586:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800758a:	d105      	bne.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800758c:	4b3d      	ldr	r3, [pc, #244]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	4a3c      	ldr	r2, [pc, #240]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007596:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d015      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80075a4:	4b37      	ldr	r3, [pc, #220]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075aa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b2:	4934      	ldr	r1, [pc, #208]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075c2:	d105      	bne.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075c4:	4b2f      	ldr	r3, [pc, #188]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	4a2e      	ldr	r2, [pc, #184]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075ce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d015      	beq.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80075dc:	4b29      	ldr	r3, [pc, #164]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075ea:	4926      	ldr	r1, [pc, #152]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ec:	4313      	orrs	r3, r2
 80075ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075fa:	d105      	bne.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075fc:	4b21      	ldr	r3, [pc, #132]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	4a20      	ldr	r2, [pc, #128]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007606:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007610:	2b00      	cmp	r3, #0
 8007612:	d015      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007614:	4b1b      	ldr	r3, [pc, #108]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007622:	4918      	ldr	r1, [pc, #96]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007624:	4313      	orrs	r3, r2
 8007626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800762e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007632:	d105      	bne.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007634:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	4a12      	ldr	r2, [pc, #72]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800763a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800763e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d015      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800764c:	4b0d      	ldr	r3, [pc, #52]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800764e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007652:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800765a:	490a      	ldr	r1, [pc, #40]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800765c:	4313      	orrs	r3, r2
 800765e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007666:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800766a:	d105      	bne.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800766c:	4b05      	ldr	r3, [pc, #20]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	4a04      	ldr	r2, [pc, #16]	@ (8007684 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007676:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007678:	7cbb      	ldrb	r3, [r7, #18]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	40021000 	.word	0x40021000

08007688 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d101      	bne.n	800769a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e09d      	b.n	80077d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d108      	bne.n	80076b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076aa:	d009      	beq.n	80076c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	61da      	str	r2, [r3, #28]
 80076b2:	e005      	b.n	80076c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d106      	bne.n	80076e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f7fa f9f4 	bl	8001ac8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2202      	movs	r2, #2
 80076e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007700:	d902      	bls.n	8007708 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007702:	2300      	movs	r3, #0
 8007704:	60fb      	str	r3, [r7, #12]
 8007706:	e002      	b.n	800770e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007708:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800770c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007716:	d007      	beq.n	8007728 <HAL_SPI_Init+0xa0>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007720:	d002      	beq.n	8007728 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007738:	431a      	orrs	r2, r3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	f003 0302 	and.w	r3, r3, #2
 8007742:	431a      	orrs	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	695b      	ldr	r3, [r3, #20]
 8007748:	f003 0301 	and.w	r3, r3, #1
 800774c:	431a      	orrs	r2, r3
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007756:	431a      	orrs	r2, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	69db      	ldr	r3, [r3, #28]
 800775c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007760:	431a      	orrs	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800776a:	ea42 0103 	orr.w	r1, r2, r3
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007772:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	430a      	orrs	r2, r1
 800777c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	0c1b      	lsrs	r3, r3, #16
 8007784:	f003 0204 	and.w	r2, r3, #4
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778c:	f003 0310 	and.w	r3, r3, #16
 8007790:	431a      	orrs	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007796:	f003 0308 	and.w	r3, r3, #8
 800779a:	431a      	orrs	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80077a4:	ea42 0103 	orr.w	r1, r2, r3
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	430a      	orrs	r2, r1
 80077b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	69da      	ldr	r2, [r3, #28]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80077c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2200      	movs	r2, #0
 80077ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80077d4:	2300      	movs	r3, #0
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b08a      	sub	sp, #40	@ 0x28
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	607a      	str	r2, [r7, #4]
 80077ea:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80077ec:	2301      	movs	r3, #1
 80077ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80077f0:	2300      	movs	r3, #0
 80077f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d101      	bne.n	8007804 <HAL_SPI_TransmitReceive+0x26>
 8007800:	2302      	movs	r3, #2
 8007802:	e20a      	b.n	8007c1a <HAL_SPI_TransmitReceive+0x43c>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800780c:	f7fb f880 	bl	8002910 <HAL_GetTick>
 8007810:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007818:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007820:	887b      	ldrh	r3, [r7, #2]
 8007822:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007824:	887b      	ldrh	r3, [r7, #2]
 8007826:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007828:	7efb      	ldrb	r3, [r7, #27]
 800782a:	2b01      	cmp	r3, #1
 800782c:	d00e      	beq.n	800784c <HAL_SPI_TransmitReceive+0x6e>
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007834:	d106      	bne.n	8007844 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d102      	bne.n	8007844 <HAL_SPI_TransmitReceive+0x66>
 800783e:	7efb      	ldrb	r3, [r7, #27]
 8007840:	2b04      	cmp	r3, #4
 8007842:	d003      	beq.n	800784c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007844:	2302      	movs	r3, #2
 8007846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800784a:	e1e0      	b.n	8007c0e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d005      	beq.n	800785e <HAL_SPI_TransmitReceive+0x80>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d002      	beq.n	800785e <HAL_SPI_TransmitReceive+0x80>
 8007858:	887b      	ldrh	r3, [r7, #2]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d103      	bne.n	8007866 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800785e:	2301      	movs	r3, #1
 8007860:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007864:	e1d3      	b.n	8007c0e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b04      	cmp	r3, #4
 8007870:	d003      	beq.n	800787a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2205      	movs	r2, #5
 8007876:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	887a      	ldrh	r2, [r7, #2]
 800788a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	887a      	ldrh	r2, [r7, #2]
 8007892:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	887a      	ldrh	r2, [r7, #2]
 80078a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	887a      	ldrh	r2, [r7, #2]
 80078a6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2200      	movs	r2, #0
 80078ac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80078bc:	d802      	bhi.n	80078c4 <HAL_SPI_TransmitReceive+0xe6>
 80078be:	8a3b      	ldrh	r3, [r7, #16]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d908      	bls.n	80078d6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80078d2:	605a      	str	r2, [r3, #4]
 80078d4:	e007      	b.n	80078e6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80078e4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f0:	2b40      	cmp	r3, #64	@ 0x40
 80078f2:	d007      	beq.n	8007904 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007902:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800790c:	f240 8081 	bls.w	8007a12 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <HAL_SPI_TransmitReceive+0x140>
 8007918:	8a7b      	ldrh	r3, [r7, #18]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d16d      	bne.n	80079fa <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007922:	881a      	ldrh	r2, [r3, #0]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800792e:	1c9a      	adds	r2, r3, #2
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007938:	b29b      	uxth	r3, r3
 800793a:	3b01      	subs	r3, #1
 800793c:	b29a      	uxth	r2, r3
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007942:	e05a      	b.n	80079fa <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b02      	cmp	r3, #2
 8007950:	d11b      	bne.n	800798a <HAL_SPI_TransmitReceive+0x1ac>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007956:	b29b      	uxth	r3, r3
 8007958:	2b00      	cmp	r3, #0
 800795a:	d016      	beq.n	800798a <HAL_SPI_TransmitReceive+0x1ac>
 800795c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795e:	2b01      	cmp	r3, #1
 8007960:	d113      	bne.n	800798a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007966:	881a      	ldrh	r2, [r3, #0]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007972:	1c9a      	adds	r2, r3, #2
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800797c:	b29b      	uxth	r3, r3
 800797e:	3b01      	subs	r3, #1
 8007980:	b29a      	uxth	r2, r3
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007986:	2300      	movs	r3, #0
 8007988:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f003 0301 	and.w	r3, r3, #1
 8007994:	2b01      	cmp	r3, #1
 8007996:	d11c      	bne.n	80079d2 <HAL_SPI_TransmitReceive+0x1f4>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800799e:	b29b      	uxth	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d016      	beq.n	80079d2 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68da      	ldr	r2, [r3, #12]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ae:	b292      	uxth	r2, r2
 80079b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079b6:	1c9a      	adds	r2, r3, #2
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	3b01      	subs	r3, #1
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80079ce:	2301      	movs	r3, #1
 80079d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80079d2:	f7fa ff9d 	bl	8002910 <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079de:	429a      	cmp	r2, r3
 80079e0:	d80b      	bhi.n	80079fa <HAL_SPI_TransmitReceive+0x21c>
 80079e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e8:	d007      	beq.n	80079fa <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80079ea:	2303      	movs	r3, #3
 80079ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80079f8:	e109      	b.n	8007c0e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d19f      	bne.n	8007944 <HAL_SPI_TransmitReceive+0x166>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d199      	bne.n	8007944 <HAL_SPI_TransmitReceive+0x166>
 8007a10:	e0e3      	b.n	8007bda <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d003      	beq.n	8007a22 <HAL_SPI_TransmitReceive+0x244>
 8007a1a:	8a7b      	ldrh	r3, [r7, #18]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	f040 80cf 	bne.w	8007bc0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d912      	bls.n	8007a52 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a30:	881a      	ldrh	r2, [r3, #0]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a3c:	1c9a      	adds	r2, r3, #2
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	3b02      	subs	r3, #2
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a50:	e0b6      	b.n	8007bc0 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	330c      	adds	r3, #12
 8007a5c:	7812      	ldrb	r2, [r2, #0]
 8007a5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a64:	1c5a      	adds	r2, r3, #1
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	3b01      	subs	r3, #1
 8007a72:	b29a      	uxth	r2, r3
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a78:	e0a2      	b.n	8007bc0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f003 0302 	and.w	r3, r3, #2
 8007a84:	2b02      	cmp	r3, #2
 8007a86:	d134      	bne.n	8007af2 <HAL_SPI_TransmitReceive+0x314>
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d02f      	beq.n	8007af2 <HAL_SPI_TransmitReceive+0x314>
 8007a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d12c      	bne.n	8007af2 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d912      	bls.n	8007ac8 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa6:	881a      	ldrh	r2, [r3, #0]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab2:	1c9a      	adds	r2, r3, #2
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	3b02      	subs	r3, #2
 8007ac0:	b29a      	uxth	r2, r3
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ac6:	e012      	b.n	8007aee <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	330c      	adds	r3, #12
 8007ad2:	7812      	ldrb	r2, [r2, #0]
 8007ad4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ada:	1c5a      	adds	r2, r3, #1
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007aee:	2300      	movs	r3, #0
 8007af0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	f003 0301 	and.w	r3, r3, #1
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d148      	bne.n	8007b92 <HAL_SPI_TransmitReceive+0x3b4>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d042      	beq.n	8007b92 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d923      	bls.n	8007b60 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68da      	ldr	r2, [r3, #12]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b22:	b292      	uxth	r2, r2
 8007b24:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b2a:	1c9a      	adds	r2, r3, #2
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	3b02      	subs	r3, #2
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d81f      	bhi.n	8007b8e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685a      	ldr	r2, [r3, #4]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007b5c:	605a      	str	r2, [r3, #4]
 8007b5e:	e016      	b.n	8007b8e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f103 020c 	add.w	r2, r3, #12
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b6c:	7812      	ldrb	r2, [r2, #0]
 8007b6e:	b2d2      	uxtb	r2, r2
 8007b70:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b76:	1c5a      	adds	r2, r3, #1
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	3b01      	subs	r3, #1
 8007b86:	b29a      	uxth	r2, r3
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007b92:	f7fa febd 	bl	8002910 <HAL_GetTick>
 8007b96:	4602      	mov	r2, r0
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d803      	bhi.n	8007baa <HAL_SPI_TransmitReceive+0x3cc>
 8007ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba8:	d102      	bne.n	8007bb0 <HAL_SPI_TransmitReceive+0x3d2>
 8007baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d107      	bne.n	8007bc0 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007bbe:	e026      	b.n	8007c0e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f47f af57 	bne.w	8007a7a <HAL_SPI_TransmitReceive+0x29c>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f47f af50 	bne.w	8007a7a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007bda:	69fa      	ldr	r2, [r7, #28]
 8007bdc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	f000 f94c 	bl	8007e7c <SPI_EndRxTxTransaction>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d005      	beq.n	8007bf6 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d003      	beq.n	8007c06 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c04:	e003      	b.n	8007c0e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2200      	movs	r2, #0
 8007c12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007c16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3728      	adds	r7, #40	@ 0x28
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b083      	sub	sp, #12
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c30:	b2db      	uxtb	r3, r3
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	370c      	adds	r7, #12
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr
	...

08007c40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	603b      	str	r3, [r7, #0]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007c50:	f7fa fe5e 	bl	8002910 <HAL_GetTick>
 8007c54:	4602      	mov	r2, r0
 8007c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c58:	1a9b      	subs	r3, r3, r2
 8007c5a:	683a      	ldr	r2, [r7, #0]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007c60:	f7fa fe56 	bl	8002910 <HAL_GetTick>
 8007c64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007c66:	4b39      	ldr	r3, [pc, #228]	@ (8007d4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	015b      	lsls	r3, r3, #5
 8007c6c:	0d1b      	lsrs	r3, r3, #20
 8007c6e:	69fa      	ldr	r2, [r7, #28]
 8007c70:	fb02 f303 	mul.w	r3, r2, r3
 8007c74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c76:	e054      	b.n	8007d22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7e:	d050      	beq.n	8007d22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007c80:	f7fa fe46 	bl	8002910 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	69bb      	ldr	r3, [r7, #24]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	69fa      	ldr	r2, [r7, #28]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d902      	bls.n	8007c96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007c90:	69fb      	ldr	r3, [r7, #28]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d13d      	bne.n	8007d12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	685a      	ldr	r2, [r3, #4]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ca4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cae:	d111      	bne.n	8007cd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cb8:	d004      	beq.n	8007cc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cc2:	d107      	bne.n	8007cd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cdc:	d10f      	bne.n	8007cfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007cec:	601a      	str	r2, [r3, #0]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007cfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2201      	movs	r2, #1
 8007d02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007d0e:	2303      	movs	r3, #3
 8007d10:	e017      	b.n	8007d42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d101      	bne.n	8007d1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	3b01      	subs	r3, #1
 8007d20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	68ba      	ldr	r2, [r7, #8]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	bf0c      	ite	eq
 8007d32:	2301      	moveq	r3, #1
 8007d34:	2300      	movne	r3, #0
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	461a      	mov	r2, r3
 8007d3a:	79fb      	ldrb	r3, [r7, #7]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d19b      	bne.n	8007c78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3720      	adds	r7, #32
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20000000 	.word	0x20000000

08007d50 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b08a      	sub	sp, #40	@ 0x28
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	607a      	str	r2, [r7, #4]
 8007d5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007d62:	f7fa fdd5 	bl	8002910 <HAL_GetTick>
 8007d66:	4602      	mov	r2, r0
 8007d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6a:	1a9b      	subs	r3, r3, r2
 8007d6c:	683a      	ldr	r2, [r7, #0]
 8007d6e:	4413      	add	r3, r2
 8007d70:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007d72:	f7fa fdcd 	bl	8002910 <HAL_GetTick>
 8007d76:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	330c      	adds	r3, #12
 8007d7e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007d80:	4b3d      	ldr	r3, [pc, #244]	@ (8007e78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	4613      	mov	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4413      	add	r3, r2
 8007d8a:	00da      	lsls	r2, r3, #3
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	0d1b      	lsrs	r3, r3, #20
 8007d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d92:	fb02 f303 	mul.w	r3, r2, r3
 8007d96:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007d98:	e060      	b.n	8007e5c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007da0:	d107      	bne.n	8007db2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d104      	bne.n	8007db2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007db0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db8:	d050      	beq.n	8007e5c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007dba:	f7fa fda9 	bl	8002910 <HAL_GetTick>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	6a3b      	ldr	r3, [r7, #32]
 8007dc2:	1ad3      	subs	r3, r2, r3
 8007dc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d902      	bls.n	8007dd0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d13d      	bne.n	8007e4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685a      	ldr	r2, [r3, #4]
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007dde:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007de8:	d111      	bne.n	8007e0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007df2:	d004      	beq.n	8007dfe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dfc:	d107      	bne.n	8007e0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e16:	d10f      	bne.n	8007e38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e26:	601a      	str	r2, [r3, #0]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e010      	b.n	8007e6e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d101      	bne.n	8007e56 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007e52:	2300      	movs	r3, #0
 8007e54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	689a      	ldr	r2, [r3, #8]
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	4013      	ands	r3, r2
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d196      	bne.n	8007d9a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3728      	adds	r7, #40	@ 0x28
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop
 8007e78:	20000000 	.word	0x20000000

08007e7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b086      	sub	sp, #24
 8007e80:	af02      	add	r7, sp, #8
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	f7ff ff5b 	bl	8007d50 <SPI_WaitFifoStateUntilTimeout>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d007      	beq.n	8007eb0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ea4:	f043 0220 	orr.w	r2, r3, #32
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007eac:	2303      	movs	r3, #3
 8007eae:	e027      	b.n	8007f00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2180      	movs	r1, #128	@ 0x80
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	f7ff fec0 	bl	8007c40 <SPI_WaitFlagStateUntilTimeout>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d007      	beq.n	8007ed6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007eca:	f043 0220 	orr.w	r2, r3, #32
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007ed2:	2303      	movs	r3, #3
 8007ed4:	e014      	b.n	8007f00 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f7ff ff34 	bl	8007d50 <SPI_WaitFifoStateUntilTimeout>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d007      	beq.n	8007efe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ef2:	f043 0220 	orr.w	r2, r3, #32
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007efa:	2303      	movs	r3, #3
 8007efc:	e000      	b.n	8007f00 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d101      	bne.n	8007f1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	e049      	b.n	8007fae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d106      	bne.n	8007f34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7fa f9c6 	bl	80022c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3304      	adds	r3, #4
 8007f44:	4619      	mov	r1, r3
 8007f46:	4610      	mov	r0, r2
 8007f48:	f000 fc9e 	bl	8008888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3708      	adds	r7, #8
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
	...

08007fb8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b085      	sub	sp, #20
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d001      	beq.n	8007fd0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e042      	b.n	8008056 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a21      	ldr	r2, [pc, #132]	@ (8008064 <HAL_TIM_Base_Start+0xac>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d018      	beq.n	8008014 <HAL_TIM_Base_Start+0x5c>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fea:	d013      	beq.n	8008014 <HAL_TIM_Base_Start+0x5c>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8008068 <HAL_TIM_Base_Start+0xb0>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d00e      	beq.n	8008014 <HAL_TIM_Base_Start+0x5c>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a1c      	ldr	r2, [pc, #112]	@ (800806c <HAL_TIM_Base_Start+0xb4>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d009      	beq.n	8008014 <HAL_TIM_Base_Start+0x5c>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a1a      	ldr	r2, [pc, #104]	@ (8008070 <HAL_TIM_Base_Start+0xb8>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d004      	beq.n	8008014 <HAL_TIM_Base_Start+0x5c>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a19      	ldr	r2, [pc, #100]	@ (8008074 <HAL_TIM_Base_Start+0xbc>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d115      	bne.n	8008040 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	689a      	ldr	r2, [r3, #8]
 800801a:	4b17      	ldr	r3, [pc, #92]	@ (8008078 <HAL_TIM_Base_Start+0xc0>)
 800801c:	4013      	ands	r3, r2
 800801e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2b06      	cmp	r3, #6
 8008024:	d015      	beq.n	8008052 <HAL_TIM_Base_Start+0x9a>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800802c:	d011      	beq.n	8008052 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f042 0201 	orr.w	r2, r2, #1
 800803c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800803e:	e008      	b.n	8008052 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f042 0201 	orr.w	r2, r2, #1
 800804e:	601a      	str	r2, [r3, #0]
 8008050:	e000      	b.n	8008054 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008052:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3714      	adds	r7, #20
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	40012c00 	.word	0x40012c00
 8008068:	40000400 	.word	0x40000400
 800806c:	40000800 	.word	0x40000800
 8008070:	40013400 	.word	0x40013400
 8008074:	40014000 	.word	0x40014000
 8008078:	00010007 	.word	0x00010007

0800807c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b082      	sub	sp, #8
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d101      	bne.n	800808e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e049      	b.n	8008122 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	d106      	bne.n	80080a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 f841 	bl	800812a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2202      	movs	r2, #2
 80080ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	3304      	adds	r3, #4
 80080b8:	4619      	mov	r1, r3
 80080ba:	4610      	mov	r0, r2
 80080bc:	f000 fbe4 	bl	8008888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2201      	movs	r2, #1
 80080e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2201      	movs	r2, #1
 80080ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2201      	movs	r2, #1
 8008114:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800812a:	b480      	push	{r7}
 800812c:	b083      	sub	sp, #12
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008132:	bf00      	nop
 8008134:	370c      	adds	r7, #12
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
	...

08008140 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d109      	bne.n	8008164 <HAL_TIM_PWM_Start+0x24>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008156:	b2db      	uxtb	r3, r3
 8008158:	2b01      	cmp	r3, #1
 800815a:	bf14      	ite	ne
 800815c:	2301      	movne	r3, #1
 800815e:	2300      	moveq	r3, #0
 8008160:	b2db      	uxtb	r3, r3
 8008162:	e03c      	b.n	80081de <HAL_TIM_PWM_Start+0x9e>
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	2b04      	cmp	r3, #4
 8008168:	d109      	bne.n	800817e <HAL_TIM_PWM_Start+0x3e>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b01      	cmp	r3, #1
 8008174:	bf14      	ite	ne
 8008176:	2301      	movne	r3, #1
 8008178:	2300      	moveq	r3, #0
 800817a:	b2db      	uxtb	r3, r3
 800817c:	e02f      	b.n	80081de <HAL_TIM_PWM_Start+0x9e>
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b08      	cmp	r3, #8
 8008182:	d109      	bne.n	8008198 <HAL_TIM_PWM_Start+0x58>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b01      	cmp	r3, #1
 800818e:	bf14      	ite	ne
 8008190:	2301      	movne	r3, #1
 8008192:	2300      	moveq	r3, #0
 8008194:	b2db      	uxtb	r3, r3
 8008196:	e022      	b.n	80081de <HAL_TIM_PWM_Start+0x9e>
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	2b0c      	cmp	r3, #12
 800819c:	d109      	bne.n	80081b2 <HAL_TIM_PWM_Start+0x72>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	bf14      	ite	ne
 80081aa:	2301      	movne	r3, #1
 80081ac:	2300      	moveq	r3, #0
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	e015      	b.n	80081de <HAL_TIM_PWM_Start+0x9e>
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	2b10      	cmp	r3, #16
 80081b6:	d109      	bne.n	80081cc <HAL_TIM_PWM_Start+0x8c>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	bf14      	ite	ne
 80081c4:	2301      	movne	r3, #1
 80081c6:	2300      	moveq	r3, #0
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	e008      	b.n	80081de <HAL_TIM_PWM_Start+0x9e>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	bf14      	ite	ne
 80081d8:	2301      	movne	r3, #1
 80081da:	2300      	moveq	r3, #0
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d001      	beq.n	80081e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e097      	b.n	8008316 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d104      	bne.n	80081f6 <HAL_TIM_PWM_Start+0xb6>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2202      	movs	r2, #2
 80081f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081f4:	e023      	b.n	800823e <HAL_TIM_PWM_Start+0xfe>
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b04      	cmp	r3, #4
 80081fa:	d104      	bne.n	8008206 <HAL_TIM_PWM_Start+0xc6>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2202      	movs	r2, #2
 8008200:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008204:	e01b      	b.n	800823e <HAL_TIM_PWM_Start+0xfe>
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b08      	cmp	r3, #8
 800820a:	d104      	bne.n	8008216 <HAL_TIM_PWM_Start+0xd6>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2202      	movs	r2, #2
 8008210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008214:	e013      	b.n	800823e <HAL_TIM_PWM_Start+0xfe>
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	2b0c      	cmp	r3, #12
 800821a:	d104      	bne.n	8008226 <HAL_TIM_PWM_Start+0xe6>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2202      	movs	r2, #2
 8008220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008224:	e00b      	b.n	800823e <HAL_TIM_PWM_Start+0xfe>
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	2b10      	cmp	r3, #16
 800822a:	d104      	bne.n	8008236 <HAL_TIM_PWM_Start+0xf6>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008234:	e003      	b.n	800823e <HAL_TIM_PWM_Start+0xfe>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2202      	movs	r2, #2
 800823a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2201      	movs	r2, #1
 8008244:	6839      	ldr	r1, [r7, #0]
 8008246:	4618      	mov	r0, r3
 8008248:	f000 ff4c 	bl	80090e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a33      	ldr	r2, [pc, #204]	@ (8008320 <HAL_TIM_PWM_Start+0x1e0>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d013      	beq.n	800827e <HAL_TIM_PWM_Start+0x13e>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a32      	ldr	r2, [pc, #200]	@ (8008324 <HAL_TIM_PWM_Start+0x1e4>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d00e      	beq.n	800827e <HAL_TIM_PWM_Start+0x13e>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a30      	ldr	r2, [pc, #192]	@ (8008328 <HAL_TIM_PWM_Start+0x1e8>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d009      	beq.n	800827e <HAL_TIM_PWM_Start+0x13e>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a2f      	ldr	r2, [pc, #188]	@ (800832c <HAL_TIM_PWM_Start+0x1ec>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d004      	beq.n	800827e <HAL_TIM_PWM_Start+0x13e>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a2d      	ldr	r2, [pc, #180]	@ (8008330 <HAL_TIM_PWM_Start+0x1f0>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d101      	bne.n	8008282 <HAL_TIM_PWM_Start+0x142>
 800827e:	2301      	movs	r3, #1
 8008280:	e000      	b.n	8008284 <HAL_TIM_PWM_Start+0x144>
 8008282:	2300      	movs	r3, #0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d007      	beq.n	8008298 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008296:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a20      	ldr	r2, [pc, #128]	@ (8008320 <HAL_TIM_PWM_Start+0x1e0>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d018      	beq.n	80082d4 <HAL_TIM_PWM_Start+0x194>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082aa:	d013      	beq.n	80082d4 <HAL_TIM_PWM_Start+0x194>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a20      	ldr	r2, [pc, #128]	@ (8008334 <HAL_TIM_PWM_Start+0x1f4>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d00e      	beq.n	80082d4 <HAL_TIM_PWM_Start+0x194>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008338 <HAL_TIM_PWM_Start+0x1f8>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d009      	beq.n	80082d4 <HAL_TIM_PWM_Start+0x194>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a17      	ldr	r2, [pc, #92]	@ (8008324 <HAL_TIM_PWM_Start+0x1e4>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d004      	beq.n	80082d4 <HAL_TIM_PWM_Start+0x194>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a16      	ldr	r2, [pc, #88]	@ (8008328 <HAL_TIM_PWM_Start+0x1e8>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d115      	bne.n	8008300 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689a      	ldr	r2, [r3, #8]
 80082da:	4b18      	ldr	r3, [pc, #96]	@ (800833c <HAL_TIM_PWM_Start+0x1fc>)
 80082dc:	4013      	ands	r3, r2
 80082de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2b06      	cmp	r3, #6
 80082e4:	d015      	beq.n	8008312 <HAL_TIM_PWM_Start+0x1d2>
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082ec:	d011      	beq.n	8008312 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f042 0201 	orr.w	r2, r2, #1
 80082fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082fe:	e008      	b.n	8008312 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f042 0201 	orr.w	r2, r2, #1
 800830e:	601a      	str	r2, [r3, #0]
 8008310:	e000      	b.n	8008314 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008312:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	40012c00 	.word	0x40012c00
 8008324:	40013400 	.word	0x40013400
 8008328:	40014000 	.word	0x40014000
 800832c:	40014400 	.word	0x40014400
 8008330:	40014800 	.word	0x40014800
 8008334:	40000400 	.word	0x40000400
 8008338:	40000800 	.word	0x40000800
 800833c:	00010007 	.word	0x00010007

08008340 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b082      	sub	sp, #8
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2200      	movs	r2, #0
 8008350:	6839      	ldr	r1, [r7, #0]
 8008352:	4618      	mov	r0, r3
 8008354:	f000 fec6 	bl	80090e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a3e      	ldr	r2, [pc, #248]	@ (8008458 <HAL_TIM_PWM_Stop+0x118>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d013      	beq.n	800838a <HAL_TIM_PWM_Stop+0x4a>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a3d      	ldr	r2, [pc, #244]	@ (800845c <HAL_TIM_PWM_Stop+0x11c>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d00e      	beq.n	800838a <HAL_TIM_PWM_Stop+0x4a>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a3b      	ldr	r2, [pc, #236]	@ (8008460 <HAL_TIM_PWM_Stop+0x120>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d009      	beq.n	800838a <HAL_TIM_PWM_Stop+0x4a>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a3a      	ldr	r2, [pc, #232]	@ (8008464 <HAL_TIM_PWM_Stop+0x124>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d004      	beq.n	800838a <HAL_TIM_PWM_Stop+0x4a>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a38      	ldr	r2, [pc, #224]	@ (8008468 <HAL_TIM_PWM_Stop+0x128>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d101      	bne.n	800838e <HAL_TIM_PWM_Stop+0x4e>
 800838a:	2301      	movs	r3, #1
 800838c:	e000      	b.n	8008390 <HAL_TIM_PWM_Stop+0x50>
 800838e:	2300      	movs	r3, #0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d017      	beq.n	80083c4 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	6a1a      	ldr	r2, [r3, #32]
 800839a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800839e:	4013      	ands	r3, r2
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d10f      	bne.n	80083c4 <HAL_TIM_PWM_Stop+0x84>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	6a1a      	ldr	r2, [r3, #32]
 80083aa:	f244 4344 	movw	r3, #17476	@ 0x4444
 80083ae:	4013      	ands	r3, r2
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d107      	bne.n	80083c4 <HAL_TIM_PWM_Stop+0x84>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80083c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6a1a      	ldr	r2, [r3, #32]
 80083ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80083ce:	4013      	ands	r3, r2
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d10f      	bne.n	80083f4 <HAL_TIM_PWM_Stop+0xb4>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	6a1a      	ldr	r2, [r3, #32]
 80083da:	f244 4344 	movw	r3, #17476	@ 0x4444
 80083de:	4013      	ands	r3, r2
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d107      	bne.n	80083f4 <HAL_TIM_PWM_Stop+0xb4>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f022 0201 	bic.w	r2, r2, #1
 80083f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d104      	bne.n	8008404 <HAL_TIM_PWM_Stop+0xc4>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008402:	e023      	b.n	800844c <HAL_TIM_PWM_Stop+0x10c>
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	2b04      	cmp	r3, #4
 8008408:	d104      	bne.n	8008414 <HAL_TIM_PWM_Stop+0xd4>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008412:	e01b      	b.n	800844c <HAL_TIM_PWM_Stop+0x10c>
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	2b08      	cmp	r3, #8
 8008418:	d104      	bne.n	8008424 <HAL_TIM_PWM_Stop+0xe4>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2201      	movs	r2, #1
 800841e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008422:	e013      	b.n	800844c <HAL_TIM_PWM_Stop+0x10c>
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	2b0c      	cmp	r3, #12
 8008428:	d104      	bne.n	8008434 <HAL_TIM_PWM_Stop+0xf4>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2201      	movs	r2, #1
 800842e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008432:	e00b      	b.n	800844c <HAL_TIM_PWM_Stop+0x10c>
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	2b10      	cmp	r3, #16
 8008438:	d104      	bne.n	8008444 <HAL_TIM_PWM_Stop+0x104>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008442:	e003      	b.n	800844c <HAL_TIM_PWM_Stop+0x10c>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3708      	adds	r7, #8
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	40012c00 	.word	0x40012c00
 800845c:	40013400 	.word	0x40013400
 8008460:	40014000 	.word	0x40014000
 8008464:	40014400 	.word	0x40014400
 8008468:	40014800 	.word	0x40014800

0800846c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008478:	2300      	movs	r3, #0
 800847a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008482:	2b01      	cmp	r3, #1
 8008484:	d101      	bne.n	800848a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008486:	2302      	movs	r3, #2
 8008488:	e0ff      	b.n	800868a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2201      	movs	r2, #1
 800848e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2b14      	cmp	r3, #20
 8008496:	f200 80f0 	bhi.w	800867a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800849a:	a201      	add	r2, pc, #4	@ (adr r2, 80084a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800849c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a0:	080084f5 	.word	0x080084f5
 80084a4:	0800867b 	.word	0x0800867b
 80084a8:	0800867b 	.word	0x0800867b
 80084ac:	0800867b 	.word	0x0800867b
 80084b0:	08008535 	.word	0x08008535
 80084b4:	0800867b 	.word	0x0800867b
 80084b8:	0800867b 	.word	0x0800867b
 80084bc:	0800867b 	.word	0x0800867b
 80084c0:	08008577 	.word	0x08008577
 80084c4:	0800867b 	.word	0x0800867b
 80084c8:	0800867b 	.word	0x0800867b
 80084cc:	0800867b 	.word	0x0800867b
 80084d0:	080085b7 	.word	0x080085b7
 80084d4:	0800867b 	.word	0x0800867b
 80084d8:	0800867b 	.word	0x0800867b
 80084dc:	0800867b 	.word	0x0800867b
 80084e0:	080085f9 	.word	0x080085f9
 80084e4:	0800867b 	.word	0x0800867b
 80084e8:	0800867b 	.word	0x0800867b
 80084ec:	0800867b 	.word	0x0800867b
 80084f0:	08008639 	.word	0x08008639
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68b9      	ldr	r1, [r7, #8]
 80084fa:	4618      	mov	r0, r3
 80084fc:	f000 fa60 	bl	80089c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	699a      	ldr	r2, [r3, #24]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f042 0208 	orr.w	r2, r2, #8
 800850e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	699a      	ldr	r2, [r3, #24]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f022 0204 	bic.w	r2, r2, #4
 800851e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	6999      	ldr	r1, [r3, #24]
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	691a      	ldr	r2, [r3, #16]
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	430a      	orrs	r2, r1
 8008530:	619a      	str	r2, [r3, #24]
      break;
 8008532:	e0a5      	b.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	68b9      	ldr	r1, [r7, #8]
 800853a:	4618      	mov	r0, r3
 800853c:	f000 fad0 	bl	8008ae0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	699a      	ldr	r2, [r3, #24]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800854e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	699a      	ldr	r2, [r3, #24]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800855e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6999      	ldr	r1, [r3, #24]
 8008566:	68bb      	ldr	r3, [r7, #8]
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	021a      	lsls	r2, r3, #8
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	430a      	orrs	r2, r1
 8008572:	619a      	str	r2, [r3, #24]
      break;
 8008574:	e084      	b.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	68b9      	ldr	r1, [r7, #8]
 800857c:	4618      	mov	r0, r3
 800857e:	f000 fb39 	bl	8008bf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	69da      	ldr	r2, [r3, #28]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f042 0208 	orr.w	r2, r2, #8
 8008590:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	69da      	ldr	r2, [r3, #28]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 0204 	bic.w	r2, r2, #4
 80085a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	69d9      	ldr	r1, [r3, #28]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	691a      	ldr	r2, [r3, #16]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	430a      	orrs	r2, r1
 80085b2:	61da      	str	r2, [r3, #28]
      break;
 80085b4:	e064      	b.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	68b9      	ldr	r1, [r7, #8]
 80085bc:	4618      	mov	r0, r3
 80085be:	f000 fba1 	bl	8008d04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	69da      	ldr	r2, [r3, #28]
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	69da      	ldr	r2, [r3, #28]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80085e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	69d9      	ldr	r1, [r3, #28]
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	691b      	ldr	r3, [r3, #16]
 80085ec:	021a      	lsls	r2, r3, #8
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	430a      	orrs	r2, r1
 80085f4:	61da      	str	r2, [r3, #28]
      break;
 80085f6:	e043      	b.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	68b9      	ldr	r1, [r7, #8]
 80085fe:	4618      	mov	r0, r3
 8008600:	f000 fc0a 	bl	8008e18 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f042 0208 	orr.w	r2, r2, #8
 8008612:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f022 0204 	bic.w	r2, r2, #4
 8008622:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	691a      	ldr	r2, [r3, #16]
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	430a      	orrs	r2, r1
 8008634:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008636:	e023      	b.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68b9      	ldr	r1, [r7, #8]
 800863e:	4618      	mov	r0, r3
 8008640:	f000 fc4e 	bl	8008ee0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008652:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008662:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	021a      	lsls	r2, r3, #8
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	430a      	orrs	r2, r1
 8008676:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008678:	e002      	b.n	8008680 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800867a:	2301      	movs	r3, #1
 800867c:	75fb      	strb	r3, [r7, #23]
      break;
 800867e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008688:	7dfb      	ldrb	r3, [r7, #23]
}
 800868a:	4618      	mov	r0, r3
 800868c:	3718      	adds	r7, #24
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
 8008692:	bf00      	nop

08008694 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800869e:	2300      	movs	r3, #0
 80086a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d101      	bne.n	80086b0 <HAL_TIM_ConfigClockSource+0x1c>
 80086ac:	2302      	movs	r3, #2
 80086ae:	e0de      	b.n	800886e <HAL_TIM_ConfigClockSource+0x1da>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2202      	movs	r2, #2
 80086bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80086ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80086d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	68ba      	ldr	r2, [r7, #8]
 80086e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a63      	ldr	r2, [pc, #396]	@ (8008878 <HAL_TIM_ConfigClockSource+0x1e4>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	f000 80a9 	beq.w	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 80086f0:	4a61      	ldr	r2, [pc, #388]	@ (8008878 <HAL_TIM_ConfigClockSource+0x1e4>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	f200 80ae 	bhi.w	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 80086f8:	4a60      	ldr	r2, [pc, #384]	@ (800887c <HAL_TIM_ConfigClockSource+0x1e8>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	f000 80a1 	beq.w	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 8008700:	4a5e      	ldr	r2, [pc, #376]	@ (800887c <HAL_TIM_ConfigClockSource+0x1e8>)
 8008702:	4293      	cmp	r3, r2
 8008704:	f200 80a6 	bhi.w	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008708:	4a5d      	ldr	r2, [pc, #372]	@ (8008880 <HAL_TIM_ConfigClockSource+0x1ec>)
 800870a:	4293      	cmp	r3, r2
 800870c:	f000 8099 	beq.w	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 8008710:	4a5b      	ldr	r2, [pc, #364]	@ (8008880 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008712:	4293      	cmp	r3, r2
 8008714:	f200 809e 	bhi.w	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008718:	4a5a      	ldr	r2, [pc, #360]	@ (8008884 <HAL_TIM_ConfigClockSource+0x1f0>)
 800871a:	4293      	cmp	r3, r2
 800871c:	f000 8091 	beq.w	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 8008720:	4a58      	ldr	r2, [pc, #352]	@ (8008884 <HAL_TIM_ConfigClockSource+0x1f0>)
 8008722:	4293      	cmp	r3, r2
 8008724:	f200 8096 	bhi.w	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008728:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800872c:	f000 8089 	beq.w	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 8008730:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008734:	f200 808e 	bhi.w	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008738:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800873c:	d03e      	beq.n	80087bc <HAL_TIM_ConfigClockSource+0x128>
 800873e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008742:	f200 8087 	bhi.w	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008746:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800874a:	f000 8086 	beq.w	800885a <HAL_TIM_ConfigClockSource+0x1c6>
 800874e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008752:	d87f      	bhi.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008754:	2b70      	cmp	r3, #112	@ 0x70
 8008756:	d01a      	beq.n	800878e <HAL_TIM_ConfigClockSource+0xfa>
 8008758:	2b70      	cmp	r3, #112	@ 0x70
 800875a:	d87b      	bhi.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 800875c:	2b60      	cmp	r3, #96	@ 0x60
 800875e:	d050      	beq.n	8008802 <HAL_TIM_ConfigClockSource+0x16e>
 8008760:	2b60      	cmp	r3, #96	@ 0x60
 8008762:	d877      	bhi.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008764:	2b50      	cmp	r3, #80	@ 0x50
 8008766:	d03c      	beq.n	80087e2 <HAL_TIM_ConfigClockSource+0x14e>
 8008768:	2b50      	cmp	r3, #80	@ 0x50
 800876a:	d873      	bhi.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 800876c:	2b40      	cmp	r3, #64	@ 0x40
 800876e:	d058      	beq.n	8008822 <HAL_TIM_ConfigClockSource+0x18e>
 8008770:	2b40      	cmp	r3, #64	@ 0x40
 8008772:	d86f      	bhi.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008774:	2b30      	cmp	r3, #48	@ 0x30
 8008776:	d064      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 8008778:	2b30      	cmp	r3, #48	@ 0x30
 800877a:	d86b      	bhi.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 800877c:	2b20      	cmp	r3, #32
 800877e:	d060      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 8008780:	2b20      	cmp	r3, #32
 8008782:	d867      	bhi.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
 8008784:	2b00      	cmp	r3, #0
 8008786:	d05c      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 8008788:	2b10      	cmp	r3, #16
 800878a:	d05a      	beq.n	8008842 <HAL_TIM_ConfigClockSource+0x1ae>
 800878c:	e062      	b.n	8008854 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800879e:	f000 fc81 	bl	80090a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80087b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68ba      	ldr	r2, [r7, #8]
 80087b8:	609a      	str	r2, [r3, #8]
      break;
 80087ba:	e04f      	b.n	800885c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80087cc:	f000 fc6a 	bl	80090a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689a      	ldr	r2, [r3, #8]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087de:	609a      	str	r2, [r3, #8]
      break;
 80087e0:	e03c      	b.n	800885c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80087ee:	461a      	mov	r2, r3
 80087f0:	f000 fbdc 	bl	8008fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2150      	movs	r1, #80	@ 0x50
 80087fa:	4618      	mov	r0, r3
 80087fc:	f000 fc35 	bl	800906a <TIM_ITRx_SetConfig>
      break;
 8008800:	e02c      	b.n	800885c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800880e:	461a      	mov	r2, r3
 8008810:	f000 fbfb 	bl	800900a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2160      	movs	r1, #96	@ 0x60
 800881a:	4618      	mov	r0, r3
 800881c:	f000 fc25 	bl	800906a <TIM_ITRx_SetConfig>
      break;
 8008820:	e01c      	b.n	800885c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800882e:	461a      	mov	r2, r3
 8008830:	f000 fbbc 	bl	8008fac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2140      	movs	r1, #64	@ 0x40
 800883a:	4618      	mov	r0, r3
 800883c:	f000 fc15 	bl	800906a <TIM_ITRx_SetConfig>
      break;
 8008840:	e00c      	b.n	800885c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4619      	mov	r1, r3
 800884c:	4610      	mov	r0, r2
 800884e:	f000 fc0c 	bl	800906a <TIM_ITRx_SetConfig>
      break;
 8008852:	e003      	b.n	800885c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	73fb      	strb	r3, [r7, #15]
      break;
 8008858:	e000      	b.n	800885c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800885a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800886c:	7bfb      	ldrb	r3, [r7, #15]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	00100070 	.word	0x00100070
 800887c:	00100040 	.word	0x00100040
 8008880:	00100030 	.word	0x00100030
 8008884:	00100020 	.word	0x00100020

08008888 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a42      	ldr	r2, [pc, #264]	@ (80089a4 <TIM_Base_SetConfig+0x11c>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d00f      	beq.n	80088c0 <TIM_Base_SetConfig+0x38>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088a6:	d00b      	beq.n	80088c0 <TIM_Base_SetConfig+0x38>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	4a3f      	ldr	r2, [pc, #252]	@ (80089a8 <TIM_Base_SetConfig+0x120>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d007      	beq.n	80088c0 <TIM_Base_SetConfig+0x38>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a3e      	ldr	r2, [pc, #248]	@ (80089ac <TIM_Base_SetConfig+0x124>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d003      	beq.n	80088c0 <TIM_Base_SetConfig+0x38>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	4a3d      	ldr	r2, [pc, #244]	@ (80089b0 <TIM_Base_SetConfig+0x128>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d108      	bne.n	80088d2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	68fa      	ldr	r2, [r7, #12]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a33      	ldr	r2, [pc, #204]	@ (80089a4 <TIM_Base_SetConfig+0x11c>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d01b      	beq.n	8008912 <TIM_Base_SetConfig+0x8a>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088e0:	d017      	beq.n	8008912 <TIM_Base_SetConfig+0x8a>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a30      	ldr	r2, [pc, #192]	@ (80089a8 <TIM_Base_SetConfig+0x120>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d013      	beq.n	8008912 <TIM_Base_SetConfig+0x8a>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4a2f      	ldr	r2, [pc, #188]	@ (80089ac <TIM_Base_SetConfig+0x124>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d00f      	beq.n	8008912 <TIM_Base_SetConfig+0x8a>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4a2e      	ldr	r2, [pc, #184]	@ (80089b0 <TIM_Base_SetConfig+0x128>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d00b      	beq.n	8008912 <TIM_Base_SetConfig+0x8a>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a2d      	ldr	r2, [pc, #180]	@ (80089b4 <TIM_Base_SetConfig+0x12c>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d007      	beq.n	8008912 <TIM_Base_SetConfig+0x8a>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a2c      	ldr	r2, [pc, #176]	@ (80089b8 <TIM_Base_SetConfig+0x130>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d003      	beq.n	8008912 <TIM_Base_SetConfig+0x8a>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a2b      	ldr	r2, [pc, #172]	@ (80089bc <TIM_Base_SetConfig+0x134>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d108      	bne.n	8008924 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008918:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	4313      	orrs	r3, r2
 8008922:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	695b      	ldr	r3, [r3, #20]
 800892e:	4313      	orrs	r3, r2
 8008930:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	68fa      	ldr	r2, [r7, #12]
 8008936:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	689a      	ldr	r2, [r3, #8]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4a16      	ldr	r2, [pc, #88]	@ (80089a4 <TIM_Base_SetConfig+0x11c>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d00f      	beq.n	8008970 <TIM_Base_SetConfig+0xe8>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	4a17      	ldr	r2, [pc, #92]	@ (80089b0 <TIM_Base_SetConfig+0x128>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d00b      	beq.n	8008970 <TIM_Base_SetConfig+0xe8>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a16      	ldr	r2, [pc, #88]	@ (80089b4 <TIM_Base_SetConfig+0x12c>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d007      	beq.n	8008970 <TIM_Base_SetConfig+0xe8>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	4a15      	ldr	r2, [pc, #84]	@ (80089b8 <TIM_Base_SetConfig+0x130>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d003      	beq.n	8008970 <TIM_Base_SetConfig+0xe8>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a14      	ldr	r2, [pc, #80]	@ (80089bc <TIM_Base_SetConfig+0x134>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d103      	bne.n	8008978 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	691a      	ldr	r2, [r3, #16]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2201      	movs	r2, #1
 800897c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	f003 0301 	and.w	r3, r3, #1
 8008986:	2b01      	cmp	r3, #1
 8008988:	d105      	bne.n	8008996 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	691b      	ldr	r3, [r3, #16]
 800898e:	f023 0201 	bic.w	r2, r3, #1
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	611a      	str	r2, [r3, #16]
  }
}
 8008996:	bf00      	nop
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	40012c00 	.word	0x40012c00
 80089a8:	40000400 	.word	0x40000400
 80089ac:	40000800 	.word	0x40000800
 80089b0:	40013400 	.word	0x40013400
 80089b4:	40014000 	.word	0x40014000
 80089b8:	40014400 	.word	0x40014400
 80089bc:	40014800 	.word	0x40014800

080089c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b087      	sub	sp, #28
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a1b      	ldr	r3, [r3, #32]
 80089ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6a1b      	ldr	r3, [r3, #32]
 80089d4:	f023 0201 	bic.w	r2, r3, #1
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	699b      	ldr	r3, [r3, #24]
 80089e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f023 0303 	bic.w	r3, r3, #3
 80089fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	f023 0302 	bic.w	r3, r3, #2
 8008a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	697a      	ldr	r2, [r7, #20]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	4a2c      	ldr	r2, [pc, #176]	@ (8008acc <TIM_OC1_SetConfig+0x10c>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d00f      	beq.n	8008a40 <TIM_OC1_SetConfig+0x80>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a2b      	ldr	r2, [pc, #172]	@ (8008ad0 <TIM_OC1_SetConfig+0x110>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d00b      	beq.n	8008a40 <TIM_OC1_SetConfig+0x80>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a2a      	ldr	r2, [pc, #168]	@ (8008ad4 <TIM_OC1_SetConfig+0x114>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d007      	beq.n	8008a40 <TIM_OC1_SetConfig+0x80>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a29      	ldr	r2, [pc, #164]	@ (8008ad8 <TIM_OC1_SetConfig+0x118>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d003      	beq.n	8008a40 <TIM_OC1_SetConfig+0x80>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a28      	ldr	r2, [pc, #160]	@ (8008adc <TIM_OC1_SetConfig+0x11c>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d10c      	bne.n	8008a5a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	f023 0308 	bic.w	r3, r3, #8
 8008a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	697a      	ldr	r2, [r7, #20]
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	f023 0304 	bic.w	r3, r3, #4
 8008a58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8008acc <TIM_OC1_SetConfig+0x10c>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d00f      	beq.n	8008a82 <TIM_OC1_SetConfig+0xc2>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	4a1a      	ldr	r2, [pc, #104]	@ (8008ad0 <TIM_OC1_SetConfig+0x110>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d00b      	beq.n	8008a82 <TIM_OC1_SetConfig+0xc2>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4a19      	ldr	r2, [pc, #100]	@ (8008ad4 <TIM_OC1_SetConfig+0x114>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d007      	beq.n	8008a82 <TIM_OC1_SetConfig+0xc2>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a18      	ldr	r2, [pc, #96]	@ (8008ad8 <TIM_OC1_SetConfig+0x118>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d003      	beq.n	8008a82 <TIM_OC1_SetConfig+0xc2>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	4a17      	ldr	r2, [pc, #92]	@ (8008adc <TIM_OC1_SetConfig+0x11c>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d111      	bne.n	8008aa6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008a90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	695b      	ldr	r3, [r3, #20]
 8008a96:	693a      	ldr	r2, [r7, #16]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	699b      	ldr	r3, [r3, #24]
 8008aa0:	693a      	ldr	r2, [r7, #16]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	68fa      	ldr	r2, [r7, #12]
 8008ab0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	685a      	ldr	r2, [r3, #4]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	697a      	ldr	r2, [r7, #20]
 8008abe:	621a      	str	r2, [r3, #32]
}
 8008ac0:	bf00      	nop
 8008ac2:	371c      	adds	r7, #28
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr
 8008acc:	40012c00 	.word	0x40012c00
 8008ad0:	40013400 	.word	0x40013400
 8008ad4:	40014000 	.word	0x40014000
 8008ad8:	40014400 	.word	0x40014400
 8008adc:	40014800 	.word	0x40014800

08008ae0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b087      	sub	sp, #28
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6a1b      	ldr	r3, [r3, #32]
 8008aee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6a1b      	ldr	r3, [r3, #32]
 8008af4:	f023 0210 	bic.w	r2, r3, #16
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008b0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	021b      	lsls	r3, r3, #8
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	4313      	orrs	r3, r2
 8008b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f023 0320 	bic.w	r3, r3, #32
 8008b2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	011b      	lsls	r3, r3, #4
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	4313      	orrs	r3, r2
 8008b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a28      	ldr	r2, [pc, #160]	@ (8008be0 <TIM_OC2_SetConfig+0x100>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d003      	beq.n	8008b4c <TIM_OC2_SetConfig+0x6c>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4a27      	ldr	r2, [pc, #156]	@ (8008be4 <TIM_OC2_SetConfig+0x104>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d10d      	bne.n	8008b68 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	011b      	lsls	r3, r3, #4
 8008b5a:	697a      	ldr	r2, [r7, #20]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8008be0 <TIM_OC2_SetConfig+0x100>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d00f      	beq.n	8008b90 <TIM_OC2_SetConfig+0xb0>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4a1c      	ldr	r2, [pc, #112]	@ (8008be4 <TIM_OC2_SetConfig+0x104>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d00b      	beq.n	8008b90 <TIM_OC2_SetConfig+0xb0>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a1b      	ldr	r2, [pc, #108]	@ (8008be8 <TIM_OC2_SetConfig+0x108>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d007      	beq.n	8008b90 <TIM_OC2_SetConfig+0xb0>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4a1a      	ldr	r2, [pc, #104]	@ (8008bec <TIM_OC2_SetConfig+0x10c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d003      	beq.n	8008b90 <TIM_OC2_SetConfig+0xb0>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a19      	ldr	r2, [pc, #100]	@ (8008bf0 <TIM_OC2_SetConfig+0x110>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d113      	bne.n	8008bb8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	695b      	ldr	r3, [r3, #20]
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	693a      	ldr	r2, [r7, #16]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	699b      	ldr	r3, [r3, #24]
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	693a      	ldr	r2, [r7, #16]
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	693a      	ldr	r2, [r7, #16]
 8008bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	68fa      	ldr	r2, [r7, #12]
 8008bc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	685a      	ldr	r2, [r3, #4]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	697a      	ldr	r2, [r7, #20]
 8008bd0:	621a      	str	r2, [r3, #32]
}
 8008bd2:	bf00      	nop
 8008bd4:	371c      	adds	r7, #28
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bdc:	4770      	bx	lr
 8008bde:	bf00      	nop
 8008be0:	40012c00 	.word	0x40012c00
 8008be4:	40013400 	.word	0x40013400
 8008be8:	40014000 	.word	0x40014000
 8008bec:	40014400 	.word	0x40014400
 8008bf0:	40014800 	.word	0x40014800

08008bf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b087      	sub	sp, #28
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6a1b      	ldr	r3, [r3, #32]
 8008c02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6a1b      	ldr	r3, [r3, #32]
 8008c08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	69db      	ldr	r3, [r3, #28]
 8008c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f023 0303 	bic.w	r3, r3, #3
 8008c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	021b      	lsls	r3, r3, #8
 8008c48:	697a      	ldr	r2, [r7, #20]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4a27      	ldr	r2, [pc, #156]	@ (8008cf0 <TIM_OC3_SetConfig+0xfc>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d003      	beq.n	8008c5e <TIM_OC3_SetConfig+0x6a>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	4a26      	ldr	r2, [pc, #152]	@ (8008cf4 <TIM_OC3_SetConfig+0x100>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d10d      	bne.n	8008c7a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	021b      	lsls	r3, r3, #8
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8008cf0 <TIM_OC3_SetConfig+0xfc>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d00f      	beq.n	8008ca2 <TIM_OC3_SetConfig+0xae>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a1b      	ldr	r2, [pc, #108]	@ (8008cf4 <TIM_OC3_SetConfig+0x100>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d00b      	beq.n	8008ca2 <TIM_OC3_SetConfig+0xae>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a1a      	ldr	r2, [pc, #104]	@ (8008cf8 <TIM_OC3_SetConfig+0x104>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d007      	beq.n	8008ca2 <TIM_OC3_SetConfig+0xae>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a19      	ldr	r2, [pc, #100]	@ (8008cfc <TIM_OC3_SetConfig+0x108>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d003      	beq.n	8008ca2 <TIM_OC3_SetConfig+0xae>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4a18      	ldr	r2, [pc, #96]	@ (8008d00 <TIM_OC3_SetConfig+0x10c>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d113      	bne.n	8008cca <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ca8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	011b      	lsls	r3, r3, #4
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	699b      	ldr	r3, [r3, #24]
 8008cc2:	011b      	lsls	r3, r3, #4
 8008cc4:	693a      	ldr	r2, [r7, #16]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	68fa      	ldr	r2, [r7, #12]
 8008cd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	685a      	ldr	r2, [r3, #4]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	621a      	str	r2, [r3, #32]
}
 8008ce4:	bf00      	nop
 8008ce6:	371c      	adds	r7, #28
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr
 8008cf0:	40012c00 	.word	0x40012c00
 8008cf4:	40013400 	.word	0x40013400
 8008cf8:	40014000 	.word	0x40014000
 8008cfc:	40014400 	.word	0x40014400
 8008d00:	40014800 	.word	0x40014800

08008d04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b087      	sub	sp, #28
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6a1b      	ldr	r3, [r3, #32]
 8008d12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6a1b      	ldr	r3, [r3, #32]
 8008d18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	69db      	ldr	r3, [r3, #28]
 8008d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	021b      	lsls	r3, r3, #8
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	031b      	lsls	r3, r3, #12
 8008d5a:	697a      	ldr	r2, [r7, #20]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a28      	ldr	r2, [pc, #160]	@ (8008e04 <TIM_OC4_SetConfig+0x100>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d003      	beq.n	8008d70 <TIM_OC4_SetConfig+0x6c>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	4a27      	ldr	r2, [pc, #156]	@ (8008e08 <TIM_OC4_SetConfig+0x104>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d10d      	bne.n	8008d8c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	031b      	lsls	r3, r3, #12
 8008d7e:	697a      	ldr	r2, [r7, #20]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4a1d      	ldr	r2, [pc, #116]	@ (8008e04 <TIM_OC4_SetConfig+0x100>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d00f      	beq.n	8008db4 <TIM_OC4_SetConfig+0xb0>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	4a1c      	ldr	r2, [pc, #112]	@ (8008e08 <TIM_OC4_SetConfig+0x104>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d00b      	beq.n	8008db4 <TIM_OC4_SetConfig+0xb0>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8008e0c <TIM_OC4_SetConfig+0x108>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d007      	beq.n	8008db4 <TIM_OC4_SetConfig+0xb0>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a1a      	ldr	r2, [pc, #104]	@ (8008e10 <TIM_OC4_SetConfig+0x10c>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d003      	beq.n	8008db4 <TIM_OC4_SetConfig+0xb0>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a19      	ldr	r2, [pc, #100]	@ (8008e14 <TIM_OC4_SetConfig+0x110>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d113      	bne.n	8008ddc <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008dba:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008dc2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	695b      	ldr	r3, [r3, #20]
 8008dc8:	019b      	lsls	r3, r3, #6
 8008dca:	693a      	ldr	r2, [r7, #16]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	699b      	ldr	r3, [r3, #24]
 8008dd4:	019b      	lsls	r3, r3, #6
 8008dd6:	693a      	ldr	r2, [r7, #16]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	697a      	ldr	r2, [r7, #20]
 8008df4:	621a      	str	r2, [r3, #32]
}
 8008df6:	bf00      	nop
 8008df8:	371c      	adds	r7, #28
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	40012c00 	.word	0x40012c00
 8008e08:	40013400 	.word	0x40013400
 8008e0c:	40014000 	.word	0x40014000
 8008e10:	40014400 	.word	0x40014400
 8008e14:	40014800 	.word	0x40014800

08008e18 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b087      	sub	sp, #28
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6a1b      	ldr	r3, [r3, #32]
 8008e2c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	68fa      	ldr	r2, [r7, #12]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008e56:	693b      	ldr	r3, [r7, #16]
 8008e58:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008e5c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	689b      	ldr	r3, [r3, #8]
 8008e62:	041b      	lsls	r3, r3, #16
 8008e64:	693a      	ldr	r2, [r7, #16]
 8008e66:	4313      	orrs	r3, r2
 8008e68:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a17      	ldr	r2, [pc, #92]	@ (8008ecc <TIM_OC5_SetConfig+0xb4>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d00f      	beq.n	8008e92 <TIM_OC5_SetConfig+0x7a>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a16      	ldr	r2, [pc, #88]	@ (8008ed0 <TIM_OC5_SetConfig+0xb8>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d00b      	beq.n	8008e92 <TIM_OC5_SetConfig+0x7a>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	4a15      	ldr	r2, [pc, #84]	@ (8008ed4 <TIM_OC5_SetConfig+0xbc>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d007      	beq.n	8008e92 <TIM_OC5_SetConfig+0x7a>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	4a14      	ldr	r2, [pc, #80]	@ (8008ed8 <TIM_OC5_SetConfig+0xc0>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d003      	beq.n	8008e92 <TIM_OC5_SetConfig+0x7a>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a13      	ldr	r2, [pc, #76]	@ (8008edc <TIM_OC5_SetConfig+0xc4>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d109      	bne.n	8008ea6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e98:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	695b      	ldr	r3, [r3, #20]
 8008e9e:	021b      	lsls	r3, r3, #8
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	697a      	ldr	r2, [r7, #20]
 8008eaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	685a      	ldr	r2, [r3, #4]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	693a      	ldr	r2, [r7, #16]
 8008ebe:	621a      	str	r2, [r3, #32]
}
 8008ec0:	bf00      	nop
 8008ec2:	371c      	adds	r7, #28
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr
 8008ecc:	40012c00 	.word	0x40012c00
 8008ed0:	40013400 	.word	0x40013400
 8008ed4:	40014000 	.word	0x40014000
 8008ed8:	40014400 	.word	0x40014400
 8008edc:	40014800 	.word	0x40014800

08008ee0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b087      	sub	sp, #28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6a1b      	ldr	r3, [r3, #32]
 8008ef4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008f0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	021b      	lsls	r3, r3, #8
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008f26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	051b      	lsls	r3, r3, #20
 8008f2e:	693a      	ldr	r2, [r7, #16]
 8008f30:	4313      	orrs	r3, r2
 8008f32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	4a18      	ldr	r2, [pc, #96]	@ (8008f98 <TIM_OC6_SetConfig+0xb8>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d00f      	beq.n	8008f5c <TIM_OC6_SetConfig+0x7c>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a17      	ldr	r2, [pc, #92]	@ (8008f9c <TIM_OC6_SetConfig+0xbc>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d00b      	beq.n	8008f5c <TIM_OC6_SetConfig+0x7c>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a16      	ldr	r2, [pc, #88]	@ (8008fa0 <TIM_OC6_SetConfig+0xc0>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d007      	beq.n	8008f5c <TIM_OC6_SetConfig+0x7c>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	4a15      	ldr	r2, [pc, #84]	@ (8008fa4 <TIM_OC6_SetConfig+0xc4>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d003      	beq.n	8008f5c <TIM_OC6_SetConfig+0x7c>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a14      	ldr	r2, [pc, #80]	@ (8008fa8 <TIM_OC6_SetConfig+0xc8>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d109      	bne.n	8008f70 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008f62:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	695b      	ldr	r3, [r3, #20]
 8008f68:	029b      	lsls	r3, r3, #10
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	697a      	ldr	r2, [r7, #20]
 8008f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	685a      	ldr	r2, [r3, #4]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	621a      	str	r2, [r3, #32]
}
 8008f8a:	bf00      	nop
 8008f8c:	371c      	adds	r7, #28
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	40012c00 	.word	0x40012c00
 8008f9c:	40013400 	.word	0x40013400
 8008fa0:	40014000 	.word	0x40014000
 8008fa4:	40014400 	.word	0x40014400
 8008fa8:	40014800 	.word	0x40014800

08008fac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b087      	sub	sp, #28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	6a1b      	ldr	r3, [r3, #32]
 8008fbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	6a1b      	ldr	r3, [r3, #32]
 8008fc2:	f023 0201 	bic.w	r2, r3, #1
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	699b      	ldr	r3, [r3, #24]
 8008fce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	011b      	lsls	r3, r3, #4
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	f023 030a 	bic.w	r3, r3, #10
 8008fe8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fea:	697a      	ldr	r2, [r7, #20]
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	621a      	str	r2, [r3, #32]
}
 8008ffe:	bf00      	nop
 8009000:	371c      	adds	r7, #28
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr

0800900a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800900a:	b480      	push	{r7}
 800900c:	b087      	sub	sp, #28
 800900e:	af00      	add	r7, sp, #0
 8009010:	60f8      	str	r0, [r7, #12]
 8009012:	60b9      	str	r1, [r7, #8]
 8009014:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6a1b      	ldr	r3, [r3, #32]
 800901a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6a1b      	ldr	r3, [r3, #32]
 8009020:	f023 0210 	bic.w	r2, r3, #16
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	699b      	ldr	r3, [r3, #24]
 800902c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009034:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	031b      	lsls	r3, r3, #12
 800903a:	693a      	ldr	r2, [r7, #16]
 800903c:	4313      	orrs	r3, r2
 800903e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009046:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	011b      	lsls	r3, r3, #4
 800904c:	697a      	ldr	r2, [r7, #20]
 800904e:	4313      	orrs	r3, r2
 8009050:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	693a      	ldr	r2, [r7, #16]
 8009056:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	621a      	str	r2, [r3, #32]
}
 800905e:	bf00      	nop
 8009060:	371c      	adds	r7, #28
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr

0800906a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800906a:	b480      	push	{r7}
 800906c:	b085      	sub	sp, #20
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
 8009072:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009080:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009084:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	4313      	orrs	r3, r2
 800908c:	f043 0307 	orr.w	r3, r3, #7
 8009090:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68fa      	ldr	r2, [r7, #12]
 8009096:	609a      	str	r2, [r3, #8]
}
 8009098:	bf00      	nop
 800909a:	3714      	adds	r7, #20
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b087      	sub	sp, #28
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	60b9      	str	r1, [r7, #8]
 80090ae:	607a      	str	r2, [r7, #4]
 80090b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	021a      	lsls	r2, r3, #8
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	431a      	orrs	r2, r3
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	4313      	orrs	r3, r2
 80090cc:	697a      	ldr	r2, [r7, #20]
 80090ce:	4313      	orrs	r3, r2
 80090d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	697a      	ldr	r2, [r7, #20]
 80090d6:	609a      	str	r2, [r3, #8]
}
 80090d8:	bf00      	nop
 80090da:	371c      	adds	r7, #28
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b087      	sub	sp, #28
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	f003 031f 	and.w	r3, r3, #31
 80090f6:	2201      	movs	r2, #1
 80090f8:	fa02 f303 	lsl.w	r3, r2, r3
 80090fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	6a1a      	ldr	r2, [r3, #32]
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	43db      	mvns	r3, r3
 8009106:	401a      	ands	r2, r3
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6a1a      	ldr	r2, [r3, #32]
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	f003 031f 	and.w	r3, r3, #31
 8009116:	6879      	ldr	r1, [r7, #4]
 8009118:	fa01 f303 	lsl.w	r3, r1, r3
 800911c:	431a      	orrs	r2, r3
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	621a      	str	r2, [r3, #32]
}
 8009122:	bf00      	nop
 8009124:	371c      	adds	r7, #28
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
	...

08009130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009130:	b480      	push	{r7}
 8009132:	b085      	sub	sp, #20
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009140:	2b01      	cmp	r3, #1
 8009142:	d101      	bne.n	8009148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009144:	2302      	movs	r3, #2
 8009146:	e065      	b.n	8009214 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2201      	movs	r2, #1
 800914c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2202      	movs	r2, #2
 8009154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a2c      	ldr	r2, [pc, #176]	@ (8009220 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d004      	beq.n	800917c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a2b      	ldr	r2, [pc, #172]	@ (8009224 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d108      	bne.n	800918e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009182:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	68fa      	ldr	r2, [r7, #12]
 800918a:	4313      	orrs	r3, r2
 800918c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009198:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	4313      	orrs	r3, r2
 80091a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a1b      	ldr	r2, [pc, #108]	@ (8009220 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d018      	beq.n	80091e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091be:	d013      	beq.n	80091e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a18      	ldr	r2, [pc, #96]	@ (8009228 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d00e      	beq.n	80091e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a17      	ldr	r2, [pc, #92]	@ (800922c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d009      	beq.n	80091e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a12      	ldr	r2, [pc, #72]	@ (8009224 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d004      	beq.n	80091e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a13      	ldr	r2, [pc, #76]	@ (8009230 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d10c      	bne.n	8009202 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	68ba      	ldr	r2, [r7, #8]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	68ba      	ldr	r2, [r7, #8]
 8009200:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2200      	movs	r2, #0
 800920e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3714      	adds	r7, #20
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	40012c00 	.word	0x40012c00
 8009224:	40013400 	.word	0x40013400
 8009228:	40000400 	.word	0x40000400
 800922c:	40000800 	.word	0x40000800
 8009230:	40014000 	.word	0x40014000

08009234 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009234:	b480      	push	{r7}
 8009236:	b085      	sub	sp, #20
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800923e:	2300      	movs	r3, #0
 8009240:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009248:	2b01      	cmp	r3, #1
 800924a:	d101      	bne.n	8009250 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800924c:	2302      	movs	r3, #2
 800924e:	e073      	b.n	8009338 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2201      	movs	r2, #1
 8009254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	68db      	ldr	r3, [r3, #12]
 8009262:	4313      	orrs	r3, r2
 8009264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	4313      	orrs	r3, r2
 8009272:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	4313      	orrs	r3, r2
 8009280:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4313      	orrs	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	4313      	orrs	r3, r2
 800929c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	695b      	ldr	r3, [r3, #20]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092b6:	4313      	orrs	r3, r2
 80092b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	699b      	ldr	r3, [r3, #24]
 80092c4:	041b      	lsls	r3, r3, #16
 80092c6:	4313      	orrs	r3, r2
 80092c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	69db      	ldr	r3, [r3, #28]
 80092d4:	4313      	orrs	r3, r2
 80092d6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a19      	ldr	r2, [pc, #100]	@ (8009344 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d004      	beq.n	80092ec <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a18      	ldr	r2, [pc, #96]	@ (8009348 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d11c      	bne.n	8009326 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f6:	051b      	lsls	r3, r3, #20
 80092f8:	4313      	orrs	r3, r2
 80092fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	6a1b      	ldr	r3, [r3, #32]
 8009306:	4313      	orrs	r3, r2
 8009308:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009314:	4313      	orrs	r3, r2
 8009316:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009322:	4313      	orrs	r3, r2
 8009324:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	68fa      	ldr	r2, [r7, #12]
 800932c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009336:	2300      	movs	r3, #0
}
 8009338:	4618      	mov	r0, r3
 800933a:	3714      	adds	r7, #20
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr
 8009344:	40012c00 	.word	0x40012c00
 8009348:	40013400 	.word	0x40013400

0800934c <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 800934c:	b480      	push	{r7}
 800934e:	b08b      	sub	sp, #44	@ 0x2c
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009358:	2300      	movs	r3, #0
 800935a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009364:	2b01      	cmp	r3, #1
 8009366:	d101      	bne.n	800936c <HAL_TIMEx_ConfigBreakInput+0x20>
 8009368:	2302      	movs	r3, #2
 800936a:	e0c1      	b.n	80094f0 <HAL_TIMEx_ConfigBreakInput+0x1a4>
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2201      	movs	r2, #1
 8009370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (sBreakInputConfig->Source)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	3b01      	subs	r3, #1
 800937a:	2b0f      	cmp	r3, #15
 800937c:	d854      	bhi.n	8009428 <HAL_TIMEx_ConfigBreakInput+0xdc>
 800937e:	a201      	add	r2, pc, #4	@ (adr r2, 8009384 <HAL_TIMEx_ConfigBreakInput+0x38>)
 8009380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009384:	080093c5 	.word	0x080093c5
 8009388:	080093d9 	.word	0x080093d9
 800938c:	08009429 	.word	0x08009429
 8009390:	080093ed 	.word	0x080093ed
 8009394:	08009429 	.word	0x08009429
 8009398:	08009429 	.word	0x08009429
 800939c:	08009429 	.word	0x08009429
 80093a0:	08009401 	.word	0x08009401
 80093a4:	08009429 	.word	0x08009429
 80093a8:	08009429 	.word	0x08009429
 80093ac:	08009429 	.word	0x08009429
 80093b0:	08009429 	.word	0x08009429
 80093b4:	08009429 	.word	0x08009429
 80093b8:	08009429 	.word	0x08009429
 80093bc:	08009429 	.word	0x08009429
 80093c0:	08009415 	.word	0x08009415
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 80093c4:	2301      	movs	r3, #1
 80093c6:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 80093c8:	2300      	movs	r3, #0
 80093ca:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 80093cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80093d0:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 80093d2:	2309      	movs	r3, #9
 80093d4:	617b      	str	r3, [r7, #20]
      break;
 80093d6:	e030      	b.n	800943a <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 80093d8:	2302      	movs	r3, #2
 80093da:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 80093dc:	2301      	movs	r3, #1
 80093de:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 80093e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093e4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 80093e6:	230a      	movs	r3, #10
 80093e8:	617b      	str	r3, [r7, #20]
      break;
 80093ea:	e026      	b.n	800943a <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 80093ec:	2304      	movs	r3, #4
 80093ee:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 80093f0:	2302      	movs	r3, #2
 80093f2:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 80093f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80093f8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 80093fa:	230b      	movs	r3, #11
 80093fc:	617b      	str	r3, [r7, #20]
      break;
 80093fe:	e01c      	b.n	800943a <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 8009400:	2308      	movs	r3, #8
 8009402:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8009404:	2303      	movs	r3, #3
 8009406:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8009408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800940c:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 800940e:	230c      	movs	r3, #12
 8009410:	617b      	str	r3, [r7, #20]
      break;
 8009412:	e012      	b.n	800943a <HAL_TIMEx_ConfigBreakInput+0xee>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 8009414:	2310      	movs	r3, #16
 8009416:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 8009418:	2304      	movs	r3, #4
 800941a:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 800941c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009420:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 8009422:	230d      	movs	r3, #13
 8009424:	617b      	str	r3, [r7, #20]
      break;
 8009426:	e008      	b.n	800943a <HAL_TIMEx_ConfigBreakInput+0xee>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 8009428:	2300      	movs	r3, #0
 800942a:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 800942c:	2300      	movs	r3, #0
 800942e:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8009430:	2300      	movs	r3, #0
 8009432:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8009434:	2300      	movs	r3, #0
 8009436:	617b      	str	r3, [r7, #20]
      break;
 8009438:	bf00      	nop
    }
  }

  switch (BreakInput)
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2b01      	cmp	r3, #1
 800943e:	d003      	beq.n	8009448 <HAL_TIMEx_ConfigBreakInput+0xfc>
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	2b02      	cmp	r3, #2
 8009444:	d025      	beq.n	8009492 <HAL_TIMEx_ConfigBreakInput+0x146>
 8009446:	e049      	b.n	80094dc <HAL_TIMEx_ConfigBreakInput+0x190>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800944e:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8009450:	6a3b      	ldr	r3, [r7, #32]
 8009452:	43db      	mvns	r3, r3
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	4013      	ands	r3, r2
 8009458:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	685a      	ldr	r2, [r3, #4]
 800945e:	69bb      	ldr	r3, [r7, #24]
 8009460:	409a      	lsls	r2, r3
 8009462:	6a3b      	ldr	r3, [r7, #32]
 8009464:	4013      	ands	r3, r2
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	4313      	orrs	r3, r2
 800946a:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	43db      	mvns	r3, r3
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	4013      	ands	r3, r2
 8009474:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	689a      	ldr	r2, [r3, #8]
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	409a      	lsls	r2, r3
 800947e:	69fb      	ldr	r3, [r7, #28]
 8009480:	4013      	ands	r3, r2
 8009482:	693a      	ldr	r2, [r7, #16]
 8009484:	4313      	orrs	r3, r2
 8009486:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	693a      	ldr	r2, [r7, #16]
 800948e:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8009490:	e028      	b.n	80094e4 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009498:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800949a:	6a3b      	ldr	r3, [r7, #32]
 800949c:	43db      	mvns	r3, r3
 800949e:	693a      	ldr	r2, [r7, #16]
 80094a0:	4013      	ands	r3, r2
 80094a2:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	685a      	ldr	r2, [r3, #4]
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	409a      	lsls	r2, r3
 80094ac:	6a3b      	ldr	r3, [r7, #32]
 80094ae:	4013      	ands	r3, r2
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 80094b6:	69fb      	ldr	r3, [r7, #28]
 80094b8:	43db      	mvns	r3, r3
 80094ba:	693a      	ldr	r2, [r7, #16]
 80094bc:	4013      	ands	r3, r2
 80094be:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	689a      	ldr	r2, [r3, #8]
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	409a      	lsls	r2, r3
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	4013      	ands	r3, r2
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	4313      	orrs	r3, r2
 80094d0:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 80094da:	e003      	b.n	80094e4 <HAL_TIMEx_ConfigBreakInput+0x198>
    }
    default:
      status = HAL_ERROR;
 80094dc:	2301      	movs	r3, #1
 80094de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80094e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2200      	movs	r2, #0
 80094e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80094ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	372c      	adds	r7, #44	@ 0x2c
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr

080094fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b082      	sub	sp, #8
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d101      	bne.n	800950e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800950a:	2301      	movs	r3, #1
 800950c:	e042      	b.n	8009594 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009514:	2b00      	cmp	r3, #0
 8009516:	d106      	bne.n	8009526 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2200      	movs	r2, #0
 800951c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f7f9 f807 	bl	8002534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2224      	movs	r2, #36	@ 0x24
 800952a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681a      	ldr	r2, [r3, #0]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f022 0201 	bic.w	r2, r2, #1
 800953c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009542:	2b00      	cmp	r3, #0
 8009544:	d002      	beq.n	800954c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 ff58 	bl	800a3fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f000 fc89 	bl	8009e64 <UART_SetConfig>
 8009552:	4603      	mov	r3, r0
 8009554:	2b01      	cmp	r3, #1
 8009556:	d101      	bne.n	800955c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	e01b      	b.n	8009594 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	685a      	ldr	r2, [r3, #4]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800956a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	689a      	ldr	r2, [r3, #8]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800957a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f042 0201 	orr.w	r2, r2, #1
 800958a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 ffd7 	bl	800a540 <UART_CheckIdleState>
 8009592:	4603      	mov	r3, r0
}
 8009594:	4618      	mov	r0, r3
 8009596:	3708      	adds	r7, #8
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b08a      	sub	sp, #40	@ 0x28
 80095a0:	af02      	add	r7, sp, #8
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	603b      	str	r3, [r7, #0]
 80095a8:	4613      	mov	r3, r2
 80095aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095b2:	2b20      	cmp	r3, #32
 80095b4:	d17b      	bne.n	80096ae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d002      	beq.n	80095c2 <HAL_UART_Transmit+0x26>
 80095bc:	88fb      	ldrh	r3, [r7, #6]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d101      	bne.n	80095c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e074      	b.n	80096b0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2200      	movs	r2, #0
 80095ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2221      	movs	r2, #33	@ 0x21
 80095d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80095d6:	f7f9 f99b 	bl	8002910 <HAL_GetTick>
 80095da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	88fa      	ldrh	r2, [r7, #6]
 80095e0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	88fa      	ldrh	r2, [r7, #6]
 80095e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095f4:	d108      	bne.n	8009608 <HAL_UART_Transmit+0x6c>
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d104      	bne.n	8009608 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80095fe:	2300      	movs	r3, #0
 8009600:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	61bb      	str	r3, [r7, #24]
 8009606:	e003      	b.n	8009610 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800960c:	2300      	movs	r3, #0
 800960e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009610:	e030      	b.n	8009674 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	9300      	str	r3, [sp, #0]
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	2200      	movs	r2, #0
 800961a:	2180      	movs	r1, #128	@ 0x80
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f001 f839 	bl	800a694 <UART_WaitOnFlagUntilTimeout>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d005      	beq.n	8009634 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2220      	movs	r2, #32
 800962c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009630:	2303      	movs	r3, #3
 8009632:	e03d      	b.n	80096b0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d10b      	bne.n	8009652 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	881b      	ldrh	r3, [r3, #0]
 800963e:	461a      	mov	r2, r3
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009648:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	3302      	adds	r3, #2
 800964e:	61bb      	str	r3, [r7, #24]
 8009650:	e007      	b.n	8009662 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	781a      	ldrb	r2, [r3, #0]
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	3301      	adds	r3, #1
 8009660:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009668:	b29b      	uxth	r3, r3
 800966a:	3b01      	subs	r3, #1
 800966c:	b29a      	uxth	r2, r3
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800967a:	b29b      	uxth	r3, r3
 800967c:	2b00      	cmp	r3, #0
 800967e:	d1c8      	bne.n	8009612 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	2200      	movs	r2, #0
 8009688:	2140      	movs	r1, #64	@ 0x40
 800968a:	68f8      	ldr	r0, [r7, #12]
 800968c:	f001 f802 	bl	800a694 <UART_WaitOnFlagUntilTimeout>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d005      	beq.n	80096a2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2220      	movs	r2, #32
 800969a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800969e:	2303      	movs	r3, #3
 80096a0:	e006      	b.n	80096b0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2220      	movs	r2, #32
 80096a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80096aa:	2300      	movs	r3, #0
 80096ac:	e000      	b.n	80096b0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80096ae:	2302      	movs	r3, #2
  }
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3720      	adds	r7, #32
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b08a      	sub	sp, #40	@ 0x28
 80096bc:	af00      	add	r7, sp, #0
 80096be:	60f8      	str	r0, [r7, #12]
 80096c0:	60b9      	str	r1, [r7, #8]
 80096c2:	4613      	mov	r3, r2
 80096c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096cc:	2b20      	cmp	r3, #32
 80096ce:	d167      	bne.n	80097a0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d002      	beq.n	80096dc <HAL_UART_Transmit_DMA+0x24>
 80096d6:	88fb      	ldrh	r3, [r7, #6]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d101      	bne.n	80096e0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e060      	b.n	80097a2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	68ba      	ldr	r2, [r7, #8]
 80096e4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	88fa      	ldrh	r2, [r7, #6]
 80096ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	88fa      	ldrh	r2, [r7, #6]
 80096f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2221      	movs	r2, #33	@ 0x21
 8009702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800970a:	2b00      	cmp	r3, #0
 800970c:	d028      	beq.n	8009760 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009712:	4a26      	ldr	r2, [pc, #152]	@ (80097ac <HAL_UART_Transmit_DMA+0xf4>)
 8009714:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800971a:	4a25      	ldr	r2, [pc, #148]	@ (80097b0 <HAL_UART_Transmit_DMA+0xf8>)
 800971c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009722:	4a24      	ldr	r2, [pc, #144]	@ (80097b4 <HAL_UART_Transmit_DMA+0xfc>)
 8009724:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800972a:	2200      	movs	r2, #0
 800972c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009736:	4619      	mov	r1, r3
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	3328      	adds	r3, #40	@ 0x28
 800973e:	461a      	mov	r2, r3
 8009740:	88fb      	ldrh	r3, [r7, #6]
 8009742:	f7fc fb93 	bl	8005e6c <HAL_DMA_Start_IT>
 8009746:	4603      	mov	r3, r0
 8009748:	2b00      	cmp	r3, #0
 800974a:	d009      	beq.n	8009760 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2210      	movs	r2, #16
 8009750:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2220      	movs	r2, #32
 8009758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	e020      	b.n	80097a2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2240      	movs	r2, #64	@ 0x40
 8009766:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	3308      	adds	r3, #8
 800976e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	e853 3f00 	ldrex	r3, [r3]
 8009776:	613b      	str	r3, [r7, #16]
   return(result);
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800977e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	3308      	adds	r3, #8
 8009786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009788:	623a      	str	r2, [r7, #32]
 800978a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800978c:	69f9      	ldr	r1, [r7, #28]
 800978e:	6a3a      	ldr	r2, [r7, #32]
 8009790:	e841 2300 	strex	r3, r2, [r1]
 8009794:	61bb      	str	r3, [r7, #24]
   return(result);
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d1e5      	bne.n	8009768 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800979c:	2300      	movs	r3, #0
 800979e:	e000      	b.n	80097a2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80097a0:	2302      	movs	r3, #2
  }
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	3728      	adds	r7, #40	@ 0x28
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	0800aa0b 	.word	0x0800aa0b
 80097b0:	0800aaa5 	.word	0x0800aaa5
 80097b4:	0800ac2b 	.word	0x0800ac2b

080097b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b0ba      	sub	sp, #232	@ 0xe8
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	69db      	ldr	r3, [r3, #28]
 80097c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80097de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80097e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80097e6:	4013      	ands	r3, r2
 80097e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80097ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d11b      	bne.n	800982c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80097f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097f8:	f003 0320 	and.w	r3, r3, #32
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d015      	beq.n	800982c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009804:	f003 0320 	and.w	r3, r3, #32
 8009808:	2b00      	cmp	r3, #0
 800980a:	d105      	bne.n	8009818 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800980c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009814:	2b00      	cmp	r3, #0
 8009816:	d009      	beq.n	800982c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800981c:	2b00      	cmp	r3, #0
 800981e:	f000 82e3 	beq.w	8009de8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	4798      	blx	r3
      }
      return;
 800982a:	e2dd      	b.n	8009de8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800982c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009830:	2b00      	cmp	r3, #0
 8009832:	f000 8123 	beq.w	8009a7c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009836:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800983a:	4b8d      	ldr	r3, [pc, #564]	@ (8009a70 <HAL_UART_IRQHandler+0x2b8>)
 800983c:	4013      	ands	r3, r2
 800983e:	2b00      	cmp	r3, #0
 8009840:	d106      	bne.n	8009850 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009842:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009846:	4b8b      	ldr	r3, [pc, #556]	@ (8009a74 <HAL_UART_IRQHandler+0x2bc>)
 8009848:	4013      	ands	r3, r2
 800984a:	2b00      	cmp	r3, #0
 800984c:	f000 8116 	beq.w	8009a7c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009854:	f003 0301 	and.w	r3, r3, #1
 8009858:	2b00      	cmp	r3, #0
 800985a:	d011      	beq.n	8009880 <HAL_UART_IRQHandler+0xc8>
 800985c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009864:	2b00      	cmp	r3, #0
 8009866:	d00b      	beq.n	8009880 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2201      	movs	r2, #1
 800986e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009876:	f043 0201 	orr.w	r2, r3, #1
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009884:	f003 0302 	and.w	r3, r3, #2
 8009888:	2b00      	cmp	r3, #0
 800988a:	d011      	beq.n	80098b0 <HAL_UART_IRQHandler+0xf8>
 800988c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009890:	f003 0301 	and.w	r3, r3, #1
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00b      	beq.n	80098b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	2202      	movs	r2, #2
 800989e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098a6:	f043 0204 	orr.w	r2, r3, #4
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098b4:	f003 0304 	and.w	r3, r3, #4
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d011      	beq.n	80098e0 <HAL_UART_IRQHandler+0x128>
 80098bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098c0:	f003 0301 	and.w	r3, r3, #1
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00b      	beq.n	80098e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2204      	movs	r2, #4
 80098ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098d6:	f043 0202 	orr.w	r2, r3, #2
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80098e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098e4:	f003 0308 	and.w	r3, r3, #8
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d017      	beq.n	800991c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80098ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098f0:	f003 0320 	and.w	r3, r3, #32
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d105      	bne.n	8009904 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80098f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80098fc:	4b5c      	ldr	r3, [pc, #368]	@ (8009a70 <HAL_UART_IRQHandler+0x2b8>)
 80098fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00b      	beq.n	800991c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2208      	movs	r2, #8
 800990a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009912:	f043 0208 	orr.w	r2, r3, #8
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800991c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009920:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009924:	2b00      	cmp	r3, #0
 8009926:	d012      	beq.n	800994e <HAL_UART_IRQHandler+0x196>
 8009928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800992c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00c      	beq.n	800994e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800993c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009944:	f043 0220 	orr.w	r2, r3, #32
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009954:	2b00      	cmp	r3, #0
 8009956:	f000 8249 	beq.w	8009dec <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800995a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800995e:	f003 0320 	and.w	r3, r3, #32
 8009962:	2b00      	cmp	r3, #0
 8009964:	d013      	beq.n	800998e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800996a:	f003 0320 	and.w	r3, r3, #32
 800996e:	2b00      	cmp	r3, #0
 8009970:	d105      	bne.n	800997e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800997a:	2b00      	cmp	r3, #0
 800997c:	d007      	beq.n	800998e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009982:	2b00      	cmp	r3, #0
 8009984:	d003      	beq.n	800998e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009994:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099a2:	2b40      	cmp	r3, #64	@ 0x40
 80099a4:	d005      	beq.n	80099b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80099a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80099aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d054      	beq.n	8009a5c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 ffc3 	bl	800a93e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099c2:	2b40      	cmp	r3, #64	@ 0x40
 80099c4:	d146      	bne.n	8009a54 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3308      	adds	r3, #8
 80099cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80099d4:	e853 3f00 	ldrex	r3, [r3]
 80099d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80099dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80099e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	3308      	adds	r3, #8
 80099ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80099f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80099f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80099fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009a02:	e841 2300 	strex	r3, r2, [r1]
 8009a06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009a0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1d9      	bne.n	80099c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d017      	beq.n	8009a4c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a22:	4a15      	ldr	r2, [pc, #84]	@ (8009a78 <HAL_UART_IRQHandler+0x2c0>)
 8009a24:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f7fc faf1 	bl	8006014 <HAL_DMA_Abort_IT>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d019      	beq.n	8009a6c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009a46:	4610      	mov	r0, r2
 8009a48:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a4a:	e00f      	b.n	8009a6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f000 f9ff 	bl	8009e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a52:	e00b      	b.n	8009a6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 f9fb 	bl	8009e50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a5a:	e007      	b.n	8009a6c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 f9f7 	bl	8009e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009a6a:	e1bf      	b.n	8009dec <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a6c:	bf00      	nop
    return;
 8009a6e:	e1bd      	b.n	8009dec <HAL_UART_IRQHandler+0x634>
 8009a70:	10000001 	.word	0x10000001
 8009a74:	04000120 	.word	0x04000120
 8009a78:	0800acab 	.word	0x0800acab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	f040 8153 	bne.w	8009d2c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a8a:	f003 0310 	and.w	r3, r3, #16
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f000 814c 	beq.w	8009d2c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a98:	f003 0310 	and.w	r3, r3, #16
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f000 8145 	beq.w	8009d2c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2210      	movs	r2, #16
 8009aa8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ab4:	2b40      	cmp	r3, #64	@ 0x40
 8009ab6:	f040 80bb 	bne.w	8009c30 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	685b      	ldr	r3, [r3, #4]
 8009ac4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009ac8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f000 818f 	beq.w	8009df0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ad8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009adc:	429a      	cmp	r2, r3
 8009ade:	f080 8187 	bcs.w	8009df0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ae8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f003 0320 	and.w	r3, r3, #32
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f040 8087 	bne.w	8009c0e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b0c:	e853 3f00 	ldrex	r3, [r3]
 8009b10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009b14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	461a      	mov	r2, r3
 8009b26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009b2e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b32:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009b36:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009b3a:	e841 2300 	strex	r3, r2, [r1]
 8009b3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009b42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1da      	bne.n	8009b00 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	3308      	adds	r3, #8
 8009b50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b54:	e853 3f00 	ldrex	r3, [r3]
 8009b58:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009b5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009b5c:	f023 0301 	bic.w	r3, r3, #1
 8009b60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	3308      	adds	r3, #8
 8009b6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009b6e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009b72:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b74:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009b76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009b7a:	e841 2300 	strex	r3, r2, [r1]
 8009b7e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009b80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d1e1      	bne.n	8009b4a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	3308      	adds	r3, #8
 8009b8c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b90:	e853 3f00 	ldrex	r3, [r3]
 8009b94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009b96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	3308      	adds	r3, #8
 8009ba6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009baa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009bac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009bb0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009bb2:	e841 2300 	strex	r3, r2, [r1]
 8009bb6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009bb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d1e3      	bne.n	8009b86 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2220      	movs	r2, #32
 8009bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bd4:	e853 3f00 	ldrex	r3, [r3]
 8009bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009bda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009bdc:	f023 0310 	bic.w	r3, r3, #16
 8009be0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	461a      	mov	r2, r3
 8009bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009bf0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bf4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bf6:	e841 2300 	strex	r3, r2, [r1]
 8009bfa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009bfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d1e4      	bne.n	8009bcc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f7fc f9aa 	bl	8005f62 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2202      	movs	r2, #2
 8009c12:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c20:	b29b      	uxth	r3, r3
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	4619      	mov	r1, r3
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f003 f8d1 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009c2e:	e0df      	b.n	8009df0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c3c:	b29b      	uxth	r3, r3
 8009c3e:	1ad3      	subs	r3, r2, r3
 8009c40:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c4a:	b29b      	uxth	r3, r3
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	f000 80d1 	beq.w	8009df4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8009c52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 80cc 	beq.w	8009df4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c64:	e853 3f00 	ldrex	r3, [r3]
 8009c68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	461a      	mov	r2, r3
 8009c7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c80:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c82:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c86:	e841 2300 	strex	r3, r2, [r1]
 8009c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d1e4      	bne.n	8009c5c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	3308      	adds	r3, #8
 8009c98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c9c:	e853 3f00 	ldrex	r3, [r3]
 8009ca0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ca2:	6a3b      	ldr	r3, [r7, #32]
 8009ca4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009ca8:	f023 0301 	bic.w	r3, r3, #1
 8009cac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009cba:	633a      	str	r2, [r7, #48]	@ 0x30
 8009cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cc2:	e841 2300 	strex	r3, r2, [r1]
 8009cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d1e1      	bne.n	8009c92 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2220      	movs	r2, #32
 8009cd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	e853 3f00 	ldrex	r3, [r3]
 8009cee:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f023 0310 	bic.w	r3, r3, #16
 8009cf6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	461a      	mov	r2, r3
 8009d00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009d04:	61fb      	str	r3, [r7, #28]
 8009d06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d08:	69b9      	ldr	r1, [r7, #24]
 8009d0a:	69fa      	ldr	r2, [r7, #28]
 8009d0c:	e841 2300 	strex	r3, r2, [r1]
 8009d10:	617b      	str	r3, [r7, #20]
   return(result);
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d1e4      	bne.n	8009ce2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2202      	movs	r2, #2
 8009d1c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009d1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009d22:	4619      	mov	r1, r3
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f003 f853 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009d2a:	e063      	b.n	8009df4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009d2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d00e      	beq.n	8009d56 <HAL_UART_IRQHandler+0x59e>
 8009d38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d008      	beq.n	8009d56 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009d4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f000 ffec 	bl	800ad2c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009d54:	e051      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d014      	beq.n	8009d8c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009d62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d105      	bne.n	8009d7a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009d6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d008      	beq.n	8009d8c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d03a      	beq.n	8009df8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	4798      	blx	r3
    }
    return;
 8009d8a:	e035      	b.n	8009df8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d009      	beq.n	8009dac <HAL_UART_IRQHandler+0x5f4>
 8009d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d003      	beq.n	8009dac <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f000 ff96 	bl	800acd6 <UART_EndTransmit_IT>
    return;
 8009daa:	e026      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009db0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d009      	beq.n	8009dcc <HAL_UART_IRQHandler+0x614>
 8009db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009dbc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d003      	beq.n	8009dcc <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f000 ffc5 	bl	800ad54 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009dca:	e016      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009dcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d010      	beq.n	8009dfa <HAL_UART_IRQHandler+0x642>
 8009dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	da0c      	bge.n	8009dfa <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 ffad 	bl	800ad40 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009de6:	e008      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
      return;
 8009de8:	bf00      	nop
 8009dea:	e006      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
    return;
 8009dec:	bf00      	nop
 8009dee:	e004      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
      return;
 8009df0:	bf00      	nop
 8009df2:	e002      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
      return;
 8009df4:	bf00      	nop
 8009df6:	e000      	b.n	8009dfa <HAL_UART_IRQHandler+0x642>
    return;
 8009df8:	bf00      	nop
  }
}
 8009dfa:	37e8      	adds	r7, #232	@ 0xe8
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009e08:	bf00      	nop
 8009e0a:	370c      	adds	r7, #12
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr

08009e14 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009e1c:	bf00      	nop
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009e30:	bf00      	nop
 8009e32:	370c      	adds	r7, #12
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b083      	sub	sp, #12
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009e44:	bf00      	nop
 8009e46:	370c      	adds	r7, #12
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr

08009e50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b083      	sub	sp, #12
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009e58:	bf00      	nop
 8009e5a:	370c      	adds	r7, #12
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr

08009e64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e68:	b08c      	sub	sp, #48	@ 0x30
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	689a      	ldr	r2, [r3, #8]
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	691b      	ldr	r3, [r3, #16]
 8009e7c:	431a      	orrs	r2, r3
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	695b      	ldr	r3, [r3, #20]
 8009e82:	431a      	orrs	r2, r3
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	69db      	ldr	r3, [r3, #28]
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	4bab      	ldr	r3, [pc, #684]	@ (800a140 <UART_SetConfig+0x2dc>)
 8009e94:	4013      	ands	r3, r2
 8009e96:	697a      	ldr	r2, [r7, #20]
 8009e98:	6812      	ldr	r2, [r2, #0]
 8009e9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e9c:	430b      	orrs	r3, r1
 8009e9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	68da      	ldr	r2, [r3, #12]
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	430a      	orrs	r2, r1
 8009eb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	699b      	ldr	r3, [r3, #24]
 8009eba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4aa0      	ldr	r2, [pc, #640]	@ (800a144 <UART_SetConfig+0x2e0>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d004      	beq.n	8009ed0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	6a1b      	ldr	r3, [r3, #32]
 8009eca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009eda:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009ede:	697a      	ldr	r2, [r7, #20]
 8009ee0:	6812      	ldr	r2, [r2, #0]
 8009ee2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ee4:	430b      	orrs	r3, r1
 8009ee6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eee:	f023 010f 	bic.w	r1, r3, #15
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	430a      	orrs	r2, r1
 8009efc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009efe:	697b      	ldr	r3, [r7, #20]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a91      	ldr	r2, [pc, #580]	@ (800a148 <UART_SetConfig+0x2e4>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d125      	bne.n	8009f54 <UART_SetConfig+0xf0>
 8009f08:	4b90      	ldr	r3, [pc, #576]	@ (800a14c <UART_SetConfig+0x2e8>)
 8009f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f0e:	f003 0303 	and.w	r3, r3, #3
 8009f12:	2b03      	cmp	r3, #3
 8009f14:	d81a      	bhi.n	8009f4c <UART_SetConfig+0xe8>
 8009f16:	a201      	add	r2, pc, #4	@ (adr r2, 8009f1c <UART_SetConfig+0xb8>)
 8009f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f1c:	08009f2d 	.word	0x08009f2d
 8009f20:	08009f3d 	.word	0x08009f3d
 8009f24:	08009f35 	.word	0x08009f35
 8009f28:	08009f45 	.word	0x08009f45
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f32:	e0d6      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009f34:	2302      	movs	r3, #2
 8009f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f3a:	e0d2      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009f3c:	2304      	movs	r3, #4
 8009f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f42:	e0ce      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009f44:	2308      	movs	r3, #8
 8009f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f4a:	e0ca      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009f4c:	2310      	movs	r3, #16
 8009f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f52:	e0c6      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a7d      	ldr	r2, [pc, #500]	@ (800a150 <UART_SetConfig+0x2ec>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d138      	bne.n	8009fd0 <UART_SetConfig+0x16c>
 8009f5e:	4b7b      	ldr	r3, [pc, #492]	@ (800a14c <UART_SetConfig+0x2e8>)
 8009f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f64:	f003 030c 	and.w	r3, r3, #12
 8009f68:	2b0c      	cmp	r3, #12
 8009f6a:	d82d      	bhi.n	8009fc8 <UART_SetConfig+0x164>
 8009f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f74 <UART_SetConfig+0x110>)
 8009f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f72:	bf00      	nop
 8009f74:	08009fa9 	.word	0x08009fa9
 8009f78:	08009fc9 	.word	0x08009fc9
 8009f7c:	08009fc9 	.word	0x08009fc9
 8009f80:	08009fc9 	.word	0x08009fc9
 8009f84:	08009fb9 	.word	0x08009fb9
 8009f88:	08009fc9 	.word	0x08009fc9
 8009f8c:	08009fc9 	.word	0x08009fc9
 8009f90:	08009fc9 	.word	0x08009fc9
 8009f94:	08009fb1 	.word	0x08009fb1
 8009f98:	08009fc9 	.word	0x08009fc9
 8009f9c:	08009fc9 	.word	0x08009fc9
 8009fa0:	08009fc9 	.word	0x08009fc9
 8009fa4:	08009fc1 	.word	0x08009fc1
 8009fa8:	2300      	movs	r3, #0
 8009faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fae:	e098      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009fb0:	2302      	movs	r3, #2
 8009fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fb6:	e094      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009fb8:	2304      	movs	r3, #4
 8009fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fbe:	e090      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009fc0:	2308      	movs	r3, #8
 8009fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fc6:	e08c      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009fc8:	2310      	movs	r3, #16
 8009fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fce:	e088      	b.n	800a0e2 <UART_SetConfig+0x27e>
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a5f      	ldr	r2, [pc, #380]	@ (800a154 <UART_SetConfig+0x2f0>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d125      	bne.n	800a026 <UART_SetConfig+0x1c2>
 8009fda:	4b5c      	ldr	r3, [pc, #368]	@ (800a14c <UART_SetConfig+0x2e8>)
 8009fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fe0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009fe4:	2b30      	cmp	r3, #48	@ 0x30
 8009fe6:	d016      	beq.n	800a016 <UART_SetConfig+0x1b2>
 8009fe8:	2b30      	cmp	r3, #48	@ 0x30
 8009fea:	d818      	bhi.n	800a01e <UART_SetConfig+0x1ba>
 8009fec:	2b20      	cmp	r3, #32
 8009fee:	d00a      	beq.n	800a006 <UART_SetConfig+0x1a2>
 8009ff0:	2b20      	cmp	r3, #32
 8009ff2:	d814      	bhi.n	800a01e <UART_SetConfig+0x1ba>
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d002      	beq.n	8009ffe <UART_SetConfig+0x19a>
 8009ff8:	2b10      	cmp	r3, #16
 8009ffa:	d008      	beq.n	800a00e <UART_SetConfig+0x1aa>
 8009ffc:	e00f      	b.n	800a01e <UART_SetConfig+0x1ba>
 8009ffe:	2300      	movs	r3, #0
 800a000:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a004:	e06d      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a006:	2302      	movs	r3, #2
 800a008:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a00c:	e069      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a00e:	2304      	movs	r3, #4
 800a010:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a014:	e065      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a016:	2308      	movs	r3, #8
 800a018:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a01c:	e061      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a01e:	2310      	movs	r3, #16
 800a020:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a024:	e05d      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4a4b      	ldr	r2, [pc, #300]	@ (800a158 <UART_SetConfig+0x2f4>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d125      	bne.n	800a07c <UART_SetConfig+0x218>
 800a030:	4b46      	ldr	r3, [pc, #280]	@ (800a14c <UART_SetConfig+0x2e8>)
 800a032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a036:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a03a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a03c:	d016      	beq.n	800a06c <UART_SetConfig+0x208>
 800a03e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a040:	d818      	bhi.n	800a074 <UART_SetConfig+0x210>
 800a042:	2b80      	cmp	r3, #128	@ 0x80
 800a044:	d00a      	beq.n	800a05c <UART_SetConfig+0x1f8>
 800a046:	2b80      	cmp	r3, #128	@ 0x80
 800a048:	d814      	bhi.n	800a074 <UART_SetConfig+0x210>
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d002      	beq.n	800a054 <UART_SetConfig+0x1f0>
 800a04e:	2b40      	cmp	r3, #64	@ 0x40
 800a050:	d008      	beq.n	800a064 <UART_SetConfig+0x200>
 800a052:	e00f      	b.n	800a074 <UART_SetConfig+0x210>
 800a054:	2300      	movs	r3, #0
 800a056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a05a:	e042      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a05c:	2302      	movs	r3, #2
 800a05e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a062:	e03e      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a064:	2304      	movs	r3, #4
 800a066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a06a:	e03a      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a06c:	2308      	movs	r3, #8
 800a06e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a072:	e036      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a074:	2310      	movs	r3, #16
 800a076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a07a:	e032      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4a30      	ldr	r2, [pc, #192]	@ (800a144 <UART_SetConfig+0x2e0>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d12a      	bne.n	800a0dc <UART_SetConfig+0x278>
 800a086:	4b31      	ldr	r3, [pc, #196]	@ (800a14c <UART_SetConfig+0x2e8>)
 800a088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a08c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a090:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a094:	d01a      	beq.n	800a0cc <UART_SetConfig+0x268>
 800a096:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a09a:	d81b      	bhi.n	800a0d4 <UART_SetConfig+0x270>
 800a09c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0a0:	d00c      	beq.n	800a0bc <UART_SetConfig+0x258>
 800a0a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a0a6:	d815      	bhi.n	800a0d4 <UART_SetConfig+0x270>
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d003      	beq.n	800a0b4 <UART_SetConfig+0x250>
 800a0ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0b0:	d008      	beq.n	800a0c4 <UART_SetConfig+0x260>
 800a0b2:	e00f      	b.n	800a0d4 <UART_SetConfig+0x270>
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0ba:	e012      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a0bc:	2302      	movs	r3, #2
 800a0be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0c2:	e00e      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a0c4:	2304      	movs	r3, #4
 800a0c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0ca:	e00a      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a0cc:	2308      	movs	r3, #8
 800a0ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0d2:	e006      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a0d4:	2310      	movs	r3, #16
 800a0d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a0da:	e002      	b.n	800a0e2 <UART_SetConfig+0x27e>
 800a0dc:	2310      	movs	r3, #16
 800a0de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a17      	ldr	r2, [pc, #92]	@ (800a144 <UART_SetConfig+0x2e0>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	f040 80a8 	bne.w	800a23e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a0ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a0f2:	2b08      	cmp	r3, #8
 800a0f4:	d834      	bhi.n	800a160 <UART_SetConfig+0x2fc>
 800a0f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a0fc <UART_SetConfig+0x298>)
 800a0f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0fc:	0800a121 	.word	0x0800a121
 800a100:	0800a161 	.word	0x0800a161
 800a104:	0800a129 	.word	0x0800a129
 800a108:	0800a161 	.word	0x0800a161
 800a10c:	0800a12f 	.word	0x0800a12f
 800a110:	0800a161 	.word	0x0800a161
 800a114:	0800a161 	.word	0x0800a161
 800a118:	0800a161 	.word	0x0800a161
 800a11c:	0800a137 	.word	0x0800a137
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a120:	f7fd f850 	bl	80071c4 <HAL_RCC_GetPCLK1Freq>
 800a124:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a126:	e021      	b.n	800a16c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a128:	4b0c      	ldr	r3, [pc, #48]	@ (800a15c <UART_SetConfig+0x2f8>)
 800a12a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a12c:	e01e      	b.n	800a16c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a12e:	f7fc ffdb 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 800a132:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a134:	e01a      	b.n	800a16c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a13a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a13c:	e016      	b.n	800a16c <UART_SetConfig+0x308>
 800a13e:	bf00      	nop
 800a140:	cfff69f3 	.word	0xcfff69f3
 800a144:	40008000 	.word	0x40008000
 800a148:	40013800 	.word	0x40013800
 800a14c:	40021000 	.word	0x40021000
 800a150:	40004400 	.word	0x40004400
 800a154:	40004800 	.word	0x40004800
 800a158:	40004c00 	.word	0x40004c00
 800a15c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a160:	2300      	movs	r3, #0
 800a162:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a164:	2301      	movs	r3, #1
 800a166:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a16a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16e:	2b00      	cmp	r3, #0
 800a170:	f000 812a 	beq.w	800a3c8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a178:	4a9e      	ldr	r2, [pc, #632]	@ (800a3f4 <UART_SetConfig+0x590>)
 800a17a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a17e:	461a      	mov	r2, r3
 800a180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a182:	fbb3 f3f2 	udiv	r3, r3, r2
 800a186:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	685a      	ldr	r2, [r3, #4]
 800a18c:	4613      	mov	r3, r2
 800a18e:	005b      	lsls	r3, r3, #1
 800a190:	4413      	add	r3, r2
 800a192:	69ba      	ldr	r2, [r7, #24]
 800a194:	429a      	cmp	r2, r3
 800a196:	d305      	bcc.n	800a1a4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a19e:	69ba      	ldr	r2, [r7, #24]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d903      	bls.n	800a1ac <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a1aa:	e10d      	b.n	800a3c8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	60bb      	str	r3, [r7, #8]
 800a1b2:	60fa      	str	r2, [r7, #12]
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1b8:	4a8e      	ldr	r2, [pc, #568]	@ (800a3f4 <UART_SetConfig+0x590>)
 800a1ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1be:	b29b      	uxth	r3, r3
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	603b      	str	r3, [r7, #0]
 800a1c4:	607a      	str	r2, [r7, #4]
 800a1c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a1ce:	f7f6 fd83 	bl	8000cd8 <__aeabi_uldivmod>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	4610      	mov	r0, r2
 800a1d8:	4619      	mov	r1, r3
 800a1da:	f04f 0200 	mov.w	r2, #0
 800a1de:	f04f 0300 	mov.w	r3, #0
 800a1e2:	020b      	lsls	r3, r1, #8
 800a1e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a1e8:	0202      	lsls	r2, r0, #8
 800a1ea:	6979      	ldr	r1, [r7, #20]
 800a1ec:	6849      	ldr	r1, [r1, #4]
 800a1ee:	0849      	lsrs	r1, r1, #1
 800a1f0:	2000      	movs	r0, #0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	4605      	mov	r5, r0
 800a1f6:	eb12 0804 	adds.w	r8, r2, r4
 800a1fa:	eb43 0905 	adc.w	r9, r3, r5
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	469a      	mov	sl, r3
 800a206:	4693      	mov	fp, r2
 800a208:	4652      	mov	r2, sl
 800a20a:	465b      	mov	r3, fp
 800a20c:	4640      	mov	r0, r8
 800a20e:	4649      	mov	r1, r9
 800a210:	f7f6 fd62 	bl	8000cd8 <__aeabi_uldivmod>
 800a214:	4602      	mov	r2, r0
 800a216:	460b      	mov	r3, r1
 800a218:	4613      	mov	r3, r2
 800a21a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a222:	d308      	bcc.n	800a236 <UART_SetConfig+0x3d2>
 800a224:	6a3b      	ldr	r3, [r7, #32]
 800a226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a22a:	d204      	bcs.n	800a236 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a22c:	697b      	ldr	r3, [r7, #20]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6a3a      	ldr	r2, [r7, #32]
 800a232:	60da      	str	r2, [r3, #12]
 800a234:	e0c8      	b.n	800a3c8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a23c:	e0c4      	b.n	800a3c8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	69db      	ldr	r3, [r3, #28]
 800a242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a246:	d167      	bne.n	800a318 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a248:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a24c:	2b08      	cmp	r3, #8
 800a24e:	d828      	bhi.n	800a2a2 <UART_SetConfig+0x43e>
 800a250:	a201      	add	r2, pc, #4	@ (adr r2, 800a258 <UART_SetConfig+0x3f4>)
 800a252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a256:	bf00      	nop
 800a258:	0800a27d 	.word	0x0800a27d
 800a25c:	0800a285 	.word	0x0800a285
 800a260:	0800a28d 	.word	0x0800a28d
 800a264:	0800a2a3 	.word	0x0800a2a3
 800a268:	0800a293 	.word	0x0800a293
 800a26c:	0800a2a3 	.word	0x0800a2a3
 800a270:	0800a2a3 	.word	0x0800a2a3
 800a274:	0800a2a3 	.word	0x0800a2a3
 800a278:	0800a29b 	.word	0x0800a29b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a27c:	f7fc ffa2 	bl	80071c4 <HAL_RCC_GetPCLK1Freq>
 800a280:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a282:	e014      	b.n	800a2ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a284:	f7fc ffb4 	bl	80071f0 <HAL_RCC_GetPCLK2Freq>
 800a288:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a28a:	e010      	b.n	800a2ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a28c:	4b5a      	ldr	r3, [pc, #360]	@ (800a3f8 <UART_SetConfig+0x594>)
 800a28e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a290:	e00d      	b.n	800a2ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a292:	f7fc ff29 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 800a296:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a298:	e009      	b.n	800a2ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a29a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a29e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a2a0:	e005      	b.n	800a2ae <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a2ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a2ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f000 8089 	beq.w	800a3c8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2ba:	4a4e      	ldr	r2, [pc, #312]	@ (800a3f4 <UART_SetConfig+0x590>)
 800a2bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2c0:	461a      	mov	r2, r3
 800a2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2c8:	005a      	lsls	r2, r3, #1
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	685b      	ldr	r3, [r3, #4]
 800a2ce:	085b      	lsrs	r3, r3, #1
 800a2d0:	441a      	add	r2, r3
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	685b      	ldr	r3, [r3, #4]
 800a2d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2dc:	6a3b      	ldr	r3, [r7, #32]
 800a2de:	2b0f      	cmp	r3, #15
 800a2e0:	d916      	bls.n	800a310 <UART_SetConfig+0x4ac>
 800a2e2:	6a3b      	ldr	r3, [r7, #32]
 800a2e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2e8:	d212      	bcs.n	800a310 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a2ea:	6a3b      	ldr	r3, [r7, #32]
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	f023 030f 	bic.w	r3, r3, #15
 800a2f2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a2f4:	6a3b      	ldr	r3, [r7, #32]
 800a2f6:	085b      	lsrs	r3, r3, #1
 800a2f8:	b29b      	uxth	r3, r3
 800a2fa:	f003 0307 	and.w	r3, r3, #7
 800a2fe:	b29a      	uxth	r2, r3
 800a300:	8bfb      	ldrh	r3, [r7, #30]
 800a302:	4313      	orrs	r3, r2
 800a304:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	8bfa      	ldrh	r2, [r7, #30]
 800a30c:	60da      	str	r2, [r3, #12]
 800a30e:	e05b      	b.n	800a3c8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a310:	2301      	movs	r3, #1
 800a312:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a316:	e057      	b.n	800a3c8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a318:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a31c:	2b08      	cmp	r3, #8
 800a31e:	d828      	bhi.n	800a372 <UART_SetConfig+0x50e>
 800a320:	a201      	add	r2, pc, #4	@ (adr r2, 800a328 <UART_SetConfig+0x4c4>)
 800a322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a326:	bf00      	nop
 800a328:	0800a34d 	.word	0x0800a34d
 800a32c:	0800a355 	.word	0x0800a355
 800a330:	0800a35d 	.word	0x0800a35d
 800a334:	0800a373 	.word	0x0800a373
 800a338:	0800a363 	.word	0x0800a363
 800a33c:	0800a373 	.word	0x0800a373
 800a340:	0800a373 	.word	0x0800a373
 800a344:	0800a373 	.word	0x0800a373
 800a348:	0800a36b 	.word	0x0800a36b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a34c:	f7fc ff3a 	bl	80071c4 <HAL_RCC_GetPCLK1Freq>
 800a350:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a352:	e014      	b.n	800a37e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a354:	f7fc ff4c 	bl	80071f0 <HAL_RCC_GetPCLK2Freq>
 800a358:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a35a:	e010      	b.n	800a37e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a35c:	4b26      	ldr	r3, [pc, #152]	@ (800a3f8 <UART_SetConfig+0x594>)
 800a35e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a360:	e00d      	b.n	800a37e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a362:	f7fc fec1 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 800a366:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a368:	e009      	b.n	800a37e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a36a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a36e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a370:	e005      	b.n	800a37e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a372:	2300      	movs	r3, #0
 800a374:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a37c:	bf00      	nop
    }

    if (pclk != 0U)
 800a37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a380:	2b00      	cmp	r3, #0
 800a382:	d021      	beq.n	800a3c8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a388:	4a1a      	ldr	r2, [pc, #104]	@ (800a3f4 <UART_SetConfig+0x590>)
 800a38a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a38e:	461a      	mov	r2, r3
 800a390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a392:	fbb3 f2f2 	udiv	r2, r3, r2
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	085b      	lsrs	r3, r3, #1
 800a39c:	441a      	add	r2, r3
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3a8:	6a3b      	ldr	r3, [r7, #32]
 800a3aa:	2b0f      	cmp	r3, #15
 800a3ac:	d909      	bls.n	800a3c2 <UART_SetConfig+0x55e>
 800a3ae:	6a3b      	ldr	r3, [r7, #32]
 800a3b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3b4:	d205      	bcs.n	800a3c2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3b6:	6a3b      	ldr	r3, [r7, #32]
 800a3b8:	b29a      	uxth	r2, r3
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	60da      	str	r2, [r3, #12]
 800a3c0:	e002      	b.n	800a3c8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a3e4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3730      	adds	r7, #48	@ 0x30
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3f2:	bf00      	nop
 800a3f4:	080144e8 	.word	0x080144e8
 800a3f8:	00f42400 	.word	0x00f42400

0800a3fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a408:	f003 0308 	and.w	r3, r3, #8
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d00a      	beq.n	800a426 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	430a      	orrs	r2, r1
 800a424:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a42a:	f003 0301 	and.w	r3, r3, #1
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d00a      	beq.n	800a448 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	430a      	orrs	r2, r1
 800a446:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a44c:	f003 0302 	and.w	r3, r3, #2
 800a450:	2b00      	cmp	r3, #0
 800a452:	d00a      	beq.n	800a46a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	430a      	orrs	r2, r1
 800a468:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a46e:	f003 0304 	and.w	r3, r3, #4
 800a472:	2b00      	cmp	r3, #0
 800a474:	d00a      	beq.n	800a48c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	685b      	ldr	r3, [r3, #4]
 800a47c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	430a      	orrs	r2, r1
 800a48a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a490:	f003 0310 	and.w	r3, r3, #16
 800a494:	2b00      	cmp	r3, #0
 800a496:	d00a      	beq.n	800a4ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	689b      	ldr	r3, [r3, #8]
 800a49e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	430a      	orrs	r2, r1
 800a4ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4b2:	f003 0320 	and.w	r3, r3, #32
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d00a      	beq.n	800a4d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	430a      	orrs	r2, r1
 800a4ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d01a      	beq.n	800a512 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	430a      	orrs	r2, r1
 800a4f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4fa:	d10a      	bne.n	800a512 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	685b      	ldr	r3, [r3, #4]
 800a502:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	430a      	orrs	r2, r1
 800a510:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d00a      	beq.n	800a534 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	685b      	ldr	r3, [r3, #4]
 800a524:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	430a      	orrs	r2, r1
 800a532:	605a      	str	r2, [r3, #4]
  }
}
 800a534:	bf00      	nop
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b098      	sub	sp, #96	@ 0x60
 800a544:	af02      	add	r7, sp, #8
 800a546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2200      	movs	r2, #0
 800a54c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a550:	f7f8 f9de 	bl	8002910 <HAL_GetTick>
 800a554:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f003 0308 	and.w	r3, r3, #8
 800a560:	2b08      	cmp	r3, #8
 800a562:	d12f      	bne.n	800a5c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a564:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a568:	9300      	str	r3, [sp, #0]
 800a56a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a56c:	2200      	movs	r2, #0
 800a56e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 f88e 	bl	800a694 <UART_WaitOnFlagUntilTimeout>
 800a578:	4603      	mov	r3, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d022      	beq.n	800a5c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a586:	e853 3f00 	ldrex	r3, [r3]
 800a58a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a58c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a58e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a592:	653b      	str	r3, [r7, #80]	@ 0x50
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	461a      	mov	r2, r3
 800a59a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a59c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a59e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a5a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a5a4:	e841 2300 	strex	r3, r2, [r1]
 800a5a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a5aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d1e6      	bne.n	800a57e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2220      	movs	r2, #32
 800a5b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5c0:	2303      	movs	r3, #3
 800a5c2:	e063      	b.n	800a68c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f003 0304 	and.w	r3, r3, #4
 800a5ce:	2b04      	cmp	r3, #4
 800a5d0:	d149      	bne.n	800a666 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5d6:	9300      	str	r3, [sp, #0]
 800a5d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 f857 	bl	800a694 <UART_WaitOnFlagUntilTimeout>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d03c      	beq.n	800a666 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f4:	e853 3f00 	ldrex	r3, [r3]
 800a5f8:	623b      	str	r3, [r7, #32]
   return(result);
 800a5fa:	6a3b      	ldr	r3, [r7, #32]
 800a5fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a600:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	461a      	mov	r2, r3
 800a608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a60a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a60c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a60e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a610:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a612:	e841 2300 	strex	r3, r2, [r1]
 800a616:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d1e6      	bne.n	800a5ec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	3308      	adds	r3, #8
 800a624:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	e853 3f00 	ldrex	r3, [r3]
 800a62c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	f023 0301 	bic.w	r3, r3, #1
 800a634:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	3308      	adds	r3, #8
 800a63c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a63e:	61fa      	str	r2, [r7, #28]
 800a640:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a642:	69b9      	ldr	r1, [r7, #24]
 800a644:	69fa      	ldr	r2, [r7, #28]
 800a646:	e841 2300 	strex	r3, r2, [r1]
 800a64a:	617b      	str	r3, [r7, #20]
   return(result);
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d1e5      	bne.n	800a61e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2220      	movs	r2, #32
 800a656:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a662:	2303      	movs	r3, #3
 800a664:	e012      	b.n	800a68c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2220      	movs	r2, #32
 800a66a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2220      	movs	r2, #32
 800a672:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2200      	movs	r2, #0
 800a67a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2200      	movs	r2, #0
 800a686:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3758      	adds	r7, #88	@ 0x58
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	60f8      	str	r0, [r7, #12]
 800a69c:	60b9      	str	r1, [r7, #8]
 800a69e:	603b      	str	r3, [r7, #0]
 800a6a0:	4613      	mov	r3, r2
 800a6a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6a4:	e04f      	b.n	800a746 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6a6:	69bb      	ldr	r3, [r7, #24]
 800a6a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ac:	d04b      	beq.n	800a746 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6ae:	f7f8 f92f 	bl	8002910 <HAL_GetTick>
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	1ad3      	subs	r3, r2, r3
 800a6b8:	69ba      	ldr	r2, [r7, #24]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d302      	bcc.n	800a6c4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a6be:	69bb      	ldr	r3, [r7, #24]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d101      	bne.n	800a6c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a6c4:	2303      	movs	r3, #3
 800a6c6:	e04e      	b.n	800a766 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f003 0304 	and.w	r3, r3, #4
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d037      	beq.n	800a746 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	2b80      	cmp	r3, #128	@ 0x80
 800a6da:	d034      	beq.n	800a746 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	2b40      	cmp	r3, #64	@ 0x40
 800a6e0:	d031      	beq.n	800a746 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	69db      	ldr	r3, [r3, #28]
 800a6e8:	f003 0308 	and.w	r3, r3, #8
 800a6ec:	2b08      	cmp	r3, #8
 800a6ee:	d110      	bne.n	800a712 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2208      	movs	r2, #8
 800a6f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6f8:	68f8      	ldr	r0, [r7, #12]
 800a6fa:	f000 f920 	bl	800a93e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2208      	movs	r2, #8
 800a702:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	2200      	movs	r2, #0
 800a70a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a70e:	2301      	movs	r3, #1
 800a710:	e029      	b.n	800a766 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	69db      	ldr	r3, [r3, #28]
 800a718:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a71c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a720:	d111      	bne.n	800a746 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a72a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a72c:	68f8      	ldr	r0, [r7, #12]
 800a72e:	f000 f906 	bl	800a93e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2220      	movs	r2, #32
 800a736:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a742:	2303      	movs	r3, #3
 800a744:	e00f      	b.n	800a766 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	69da      	ldr	r2, [r3, #28]
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	4013      	ands	r3, r2
 800a750:	68ba      	ldr	r2, [r7, #8]
 800a752:	429a      	cmp	r2, r3
 800a754:	bf0c      	ite	eq
 800a756:	2301      	moveq	r3, #1
 800a758:	2300      	movne	r3, #0
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	461a      	mov	r2, r3
 800a75e:	79fb      	ldrb	r3, [r7, #7]
 800a760:	429a      	cmp	r2, r3
 800a762:	d0a0      	beq.n	800a6a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
	...

0800a770 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b096      	sub	sp, #88	@ 0x58
 800a774:	af00      	add	r7, sp, #0
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	4613      	mov	r3, r2
 800a77c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	68ba      	ldr	r2, [r7, #8]
 800a782:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	88fa      	ldrh	r2, [r7, #6]
 800a788:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2200      	movs	r2, #0
 800a790:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2222      	movs	r2, #34	@ 0x22
 800a798:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d02d      	beq.n	800a802 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7ac:	4a40      	ldr	r2, [pc, #256]	@ (800a8b0 <UART_Start_Receive_DMA+0x140>)
 800a7ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7b6:	4a3f      	ldr	r2, [pc, #252]	@ (800a8b4 <UART_Start_Receive_DMA+0x144>)
 800a7b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7c0:	4a3d      	ldr	r2, [pc, #244]	@ (800a8b8 <UART_Start_Receive_DMA+0x148>)
 800a7c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	3324      	adds	r3, #36	@ 0x24
 800a7da:	4619      	mov	r1, r3
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	88fb      	ldrh	r3, [r7, #6]
 800a7e4:	f7fb fb42 	bl	8005e6c <HAL_DMA_Start_IT>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d009      	beq.n	800a802 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	2210      	movs	r2, #16
 800a7f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	2220      	movs	r2, #32
 800a7fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800a7fe:	2301      	movs	r3, #1
 800a800:	e051      	b.n	800a8a6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	691b      	ldr	r3, [r3, #16]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d018      	beq.n	800a83c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a812:	e853 3f00 	ldrex	r3, [r3]
 800a816:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a81a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a81e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	461a      	mov	r2, r3
 800a826:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a828:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a82a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a82e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a830:	e841 2300 	strex	r3, r2, [r1]
 800a834:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d1e6      	bne.n	800a80a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	3308      	adds	r3, #8
 800a842:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a846:	e853 3f00 	ldrex	r3, [r3]
 800a84a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84e:	f043 0301 	orr.w	r3, r3, #1
 800a852:	653b      	str	r3, [r7, #80]	@ 0x50
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	3308      	adds	r3, #8
 800a85a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a85c:	637a      	str	r2, [r7, #52]	@ 0x34
 800a85e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a860:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a862:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a864:	e841 2300 	strex	r3, r2, [r1]
 800a868:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a86a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d1e5      	bne.n	800a83c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	3308      	adds	r3, #8
 800a876:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	e853 3f00 	ldrex	r3, [r3]
 800a87e:	613b      	str	r3, [r7, #16]
   return(result);
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a886:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	3308      	adds	r3, #8
 800a88e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a890:	623a      	str	r2, [r7, #32]
 800a892:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a894:	69f9      	ldr	r1, [r7, #28]
 800a896:	6a3a      	ldr	r2, [r7, #32]
 800a898:	e841 2300 	strex	r3, r2, [r1]
 800a89c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d1e5      	bne.n	800a870 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a8a4:	2300      	movs	r3, #0
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3758      	adds	r7, #88	@ 0x58
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	0800aac1 	.word	0x0800aac1
 800a8b4:	0800abed 	.word	0x0800abed
 800a8b8:	0800ac2b 	.word	0x0800ac2b

0800a8bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b08f      	sub	sp, #60	@ 0x3c
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ca:	6a3b      	ldr	r3, [r7, #32]
 800a8cc:	e853 3f00 	ldrex	r3, [r3]
 800a8d0:	61fb      	str	r3, [r7, #28]
   return(result);
 800a8d2:	69fb      	ldr	r3, [r7, #28]
 800a8d4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a8d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a8e4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a8e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8ea:	e841 2300 	strex	r3, r2, [r1]
 800a8ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1e6      	bne.n	800a8c4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3308      	adds	r3, #8
 800a8fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	e853 3f00 	ldrex	r3, [r3]
 800a904:	60bb      	str	r3, [r7, #8]
   return(result);
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a90c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	3308      	adds	r3, #8
 800a914:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a916:	61ba      	str	r2, [r7, #24]
 800a918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a91a:	6979      	ldr	r1, [r7, #20]
 800a91c:	69ba      	ldr	r2, [r7, #24]
 800a91e:	e841 2300 	strex	r3, r2, [r1]
 800a922:	613b      	str	r3, [r7, #16]
   return(result);
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1e5      	bne.n	800a8f6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2220      	movs	r2, #32
 800a92e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a932:	bf00      	nop
 800a934:	373c      	adds	r7, #60	@ 0x3c
 800a936:	46bd      	mov	sp, r7
 800a938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93c:	4770      	bx	lr

0800a93e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a93e:	b480      	push	{r7}
 800a940:	b095      	sub	sp, #84	@ 0x54
 800a942:	af00      	add	r7, sp, #0
 800a944:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a94c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a94e:	e853 3f00 	ldrex	r3, [r3]
 800a952:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a956:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a95a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	461a      	mov	r2, r3
 800a962:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a964:	643b      	str	r3, [r7, #64]	@ 0x40
 800a966:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a968:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a96a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a96c:	e841 2300 	strex	r3, r2, [r1]
 800a970:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a974:	2b00      	cmp	r3, #0
 800a976:	d1e6      	bne.n	800a946 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	3308      	adds	r3, #8
 800a97e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a980:	6a3b      	ldr	r3, [r7, #32]
 800a982:	e853 3f00 	ldrex	r3, [r3]
 800a986:	61fb      	str	r3, [r7, #28]
   return(result);
 800a988:	69fb      	ldr	r3, [r7, #28]
 800a98a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a98e:	f023 0301 	bic.w	r3, r3, #1
 800a992:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	3308      	adds	r3, #8
 800a99a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a99c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a99e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a9a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9a4:	e841 2300 	strex	r3, r2, [r1]
 800a9a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1e3      	bne.n	800a978 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d118      	bne.n	800a9ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	e853 3f00 	ldrex	r3, [r3]
 800a9c4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	f023 0310 	bic.w	r3, r3, #16
 800a9cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9d6:	61bb      	str	r3, [r7, #24]
 800a9d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9da:	6979      	ldr	r1, [r7, #20]
 800a9dc:	69ba      	ldr	r2, [r7, #24]
 800a9de:	e841 2300 	strex	r3, r2, [r1]
 800a9e2:	613b      	str	r3, [r7, #16]
   return(result);
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1e6      	bne.n	800a9b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2220      	movs	r2, #32
 800a9ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a9fe:	bf00      	nop
 800aa00:	3754      	adds	r7, #84	@ 0x54
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr

0800aa0a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aa0a:	b580      	push	{r7, lr}
 800aa0c:	b090      	sub	sp, #64	@ 0x40
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa16:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f003 0320 	and.w	r3, r3, #32
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d137      	bne.n	800aa96 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800aa26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa28:	2200      	movs	r2, #0
 800aa2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	3308      	adds	r3, #8
 800aa34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa38:	e853 3f00 	ldrex	r3, [r3]
 800aa3c:	623b      	str	r3, [r7, #32]
   return(result);
 800aa3e:	6a3b      	ldr	r3, [r7, #32]
 800aa40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa44:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aa46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	3308      	adds	r3, #8
 800aa4c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa4e:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa56:	e841 2300 	strex	r3, r2, [r1]
 800aa5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d1e5      	bne.n	800aa2e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aa62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	e853 3f00 	ldrex	r3, [r3]
 800aa6e:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa76:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	461a      	mov	r2, r3
 800aa7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa80:	61fb      	str	r3, [r7, #28]
 800aa82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa84:	69b9      	ldr	r1, [r7, #24]
 800aa86:	69fa      	ldr	r2, [r7, #28]
 800aa88:	e841 2300 	strex	r3, r2, [r1]
 800aa8c:	617b      	str	r3, [r7, #20]
   return(result);
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d1e6      	bne.n	800aa62 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa94:	e002      	b.n	800aa9c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800aa96:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800aa98:	f7ff f9b2 	bl	8009e00 <HAL_UART_TxCpltCallback>
}
 800aa9c:	bf00      	nop
 800aa9e:	3740      	adds	r7, #64	@ 0x40
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aab0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800aab2:	68f8      	ldr	r0, [r7, #12]
 800aab4:	f7ff f9ae 	bl	8009e14 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aab8:	bf00      	nop
 800aaba:	3710      	adds	r7, #16
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b09c      	sub	sp, #112	@ 0x70
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aacc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f003 0320 	and.w	r3, r3, #32
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d171      	bne.n	800abc0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800aadc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aade:	2200      	movs	r2, #0
 800aae0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aaec:	e853 3f00 	ldrex	r3, [r3]
 800aaf0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aaf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aaf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aaf8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aafa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ab02:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ab04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ab08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ab0a:	e841 2300 	strex	r3, r2, [r1]
 800ab0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ab10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d1e6      	bne.n	800aae4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	3308      	adds	r3, #8
 800ab1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab20:	e853 3f00 	ldrex	r3, [r3]
 800ab24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab28:	f023 0301 	bic.w	r3, r3, #1
 800ab2c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ab2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	3308      	adds	r3, #8
 800ab34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ab36:	647a      	str	r2, [r7, #68]	@ 0x44
 800ab38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab3e:	e841 2300 	strex	r3, r2, [r1]
 800ab42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1e5      	bne.n	800ab16 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	3308      	adds	r3, #8
 800ab50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab54:	e853 3f00 	ldrex	r3, [r3]
 800ab58:	623b      	str	r3, [r7, #32]
   return(result);
 800ab5a:	6a3b      	ldr	r3, [r7, #32]
 800ab5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab60:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	3308      	adds	r3, #8
 800ab68:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ab6a:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab72:	e841 2300 	strex	r3, r2, [r1]
 800ab76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d1e5      	bne.n	800ab4a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ab7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab80:	2220      	movs	r2, #32
 800ab82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d118      	bne.n	800abc0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	e853 3f00 	ldrex	r3, [r3]
 800ab9a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f023 0310 	bic.w	r3, r3, #16
 800aba2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	461a      	mov	r2, r3
 800abaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800abac:	61fb      	str	r3, [r7, #28]
 800abae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb0:	69b9      	ldr	r1, [r7, #24]
 800abb2:	69fa      	ldr	r2, [r7, #28]
 800abb4:	e841 2300 	strex	r3, r2, [r1]
 800abb8:	617b      	str	r3, [r7, #20]
   return(result);
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d1e6      	bne.n	800ab8e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abc2:	2200      	movs	r2, #0
 800abc4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abca:	2b01      	cmp	r3, #1
 800abcc:	d107      	bne.n	800abde <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800abce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abd0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800abd4:	4619      	mov	r1, r3
 800abd6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800abd8:	f002 f8fa 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800abdc:	e002      	b.n	800abe4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800abde:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800abe0:	f7ff f922 	bl	8009e28 <HAL_UART_RxCpltCallback>
}
 800abe4:	bf00      	nop
 800abe6:	3770      	adds	r7, #112	@ 0x70
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b084      	sub	sp, #16
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abf8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2201      	movs	r2, #1
 800abfe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	d109      	bne.n	800ac1c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ac0e:	085b      	lsrs	r3, r3, #1
 800ac10:	b29b      	uxth	r3, r3
 800ac12:	4619      	mov	r1, r3
 800ac14:	68f8      	ldr	r0, [r7, #12]
 800ac16:	f002 f8db 	bl	800cdd0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac1a:	e002      	b.n	800ac22 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ac1c:	68f8      	ldr	r0, [r7, #12]
 800ac1e:	f7ff f90d 	bl	8009e3c <HAL_UART_RxHalfCpltCallback>
}
 800ac22:	bf00      	nop
 800ac24:	3710      	adds	r7, #16
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b086      	sub	sp, #24
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac36:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac3e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ac46:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	689b      	ldr	r3, [r3, #8]
 800ac4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac52:	2b80      	cmp	r3, #128	@ 0x80
 800ac54:	d109      	bne.n	800ac6a <UART_DMAError+0x40>
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	2b21      	cmp	r3, #33	@ 0x21
 800ac5a:	d106      	bne.n	800ac6a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800ac64:	6978      	ldr	r0, [r7, #20]
 800ac66:	f7ff fe29 	bl	800a8bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	689b      	ldr	r3, [r3, #8]
 800ac70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac74:	2b40      	cmp	r3, #64	@ 0x40
 800ac76:	d109      	bne.n	800ac8c <UART_DMAError+0x62>
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	2b22      	cmp	r3, #34	@ 0x22
 800ac7c:	d106      	bne.n	800ac8c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	2200      	movs	r2, #0
 800ac82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800ac86:	6978      	ldr	r0, [r7, #20]
 800ac88:	f7ff fe59 	bl	800a93e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac92:	f043 0210 	orr.w	r2, r3, #16
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac9c:	6978      	ldr	r0, [r7, #20]
 800ac9e:	f7ff f8d7 	bl	8009e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aca2:	bf00      	nop
 800aca4:	3718      	adds	r7, #24
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800acaa:	b580      	push	{r7, lr}
 800acac:	b084      	sub	sp, #16
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2200      	movs	r2, #0
 800acbc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2200      	movs	r2, #0
 800acc4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800acc8:	68f8      	ldr	r0, [r7, #12]
 800acca:	f7ff f8c1 	bl	8009e50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800acce:	bf00      	nop
 800acd0:	3710      	adds	r7, #16
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}

0800acd6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800acd6:	b580      	push	{r7, lr}
 800acd8:	b088      	sub	sp, #32
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	e853 3f00 	ldrex	r3, [r3]
 800acea:	60bb      	str	r3, [r7, #8]
   return(result);
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acf2:	61fb      	str	r3, [r7, #28]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	461a      	mov	r2, r3
 800acfa:	69fb      	ldr	r3, [r7, #28]
 800acfc:	61bb      	str	r3, [r7, #24]
 800acfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad00:	6979      	ldr	r1, [r7, #20]
 800ad02:	69ba      	ldr	r2, [r7, #24]
 800ad04:	e841 2300 	strex	r3, r2, [r1]
 800ad08:	613b      	str	r3, [r7, #16]
   return(result);
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d1e6      	bne.n	800acde <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2220      	movs	r2, #32
 800ad14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f7ff f86e 	bl	8009e00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad24:	bf00      	nop
 800ad26:	3720      	adds	r7, #32
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}

0800ad2c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b083      	sub	sp, #12
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ad34:	bf00      	nop
 800ad36:	370c      	adds	r7, #12
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr

0800ad40 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b083      	sub	sp, #12
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ad48:	bf00      	nop
 800ad4a:	370c      	adds	r7, #12
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad52:	4770      	bx	lr

0800ad54 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b083      	sub	sp, #12
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ad5c:	bf00      	nop
 800ad5e:	370c      	adds	r7, #12
 800ad60:	46bd      	mov	sp, r7
 800ad62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad66:	4770      	bx	lr

0800ad68 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d101      	bne.n	800ad7e <HAL_UARTEx_DisableFifoMode+0x16>
 800ad7a:	2302      	movs	r3, #2
 800ad7c:	e027      	b.n	800adce <HAL_UARTEx_DisableFifoMode+0x66>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2201      	movs	r2, #1
 800ad82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2224      	movs	r2, #36	@ 0x24
 800ad8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	681a      	ldr	r2, [r3, #0]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f022 0201 	bic.w	r2, r2, #1
 800ada4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800adac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2200      	movs	r2, #0
 800adb2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	68fa      	ldr	r2, [r7, #12]
 800adba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2220      	movs	r2, #32
 800adc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2200      	movs	r2, #0
 800adc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800adcc:	2300      	movs	r3, #0
}
 800adce:	4618      	mov	r0, r3
 800add0:	3714      	adds	r7, #20
 800add2:	46bd      	mov	sp, r7
 800add4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add8:	4770      	bx	lr

0800adda <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b084      	sub	sp, #16
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
 800ade2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800adea:	2b01      	cmp	r3, #1
 800adec:	d101      	bne.n	800adf2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800adee:	2302      	movs	r3, #2
 800adf0:	e02d      	b.n	800ae4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2201      	movs	r2, #1
 800adf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2224      	movs	r2, #36	@ 0x24
 800adfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	681a      	ldr	r2, [r3, #0]
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f022 0201 	bic.w	r2, r2, #1
 800ae18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	689b      	ldr	r3, [r3, #8]
 800ae20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	683a      	ldr	r2, [r7, #0]
 800ae2a:	430a      	orrs	r2, r1
 800ae2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f000 f8a4 	bl	800af7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	68fa      	ldr	r2, [r7, #12]
 800ae3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2220      	movs	r2, #32
 800ae40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2200      	movs	r2, #0
 800ae48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ae4c:	2300      	movs	r3, #0
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3710      	adds	r7, #16
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}

0800ae56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ae56:	b580      	push	{r7, lr}
 800ae58:	b084      	sub	sp, #16
 800ae5a:	af00      	add	r7, sp, #0
 800ae5c:	6078      	str	r0, [r7, #4]
 800ae5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	d101      	bne.n	800ae6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ae6a:	2302      	movs	r3, #2
 800ae6c:	e02d      	b.n	800aeca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	2201      	movs	r2, #1
 800ae72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2224      	movs	r2, #36	@ 0x24
 800ae7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f022 0201 	bic.w	r2, r2, #1
 800ae94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	689b      	ldr	r3, [r3, #8]
 800ae9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	683a      	ldr	r2, [r7, #0]
 800aea6:	430a      	orrs	r2, r1
 800aea8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f000 f866 	bl	800af7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	68fa      	ldr	r2, [r7, #12]
 800aeb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2220      	movs	r2, #32
 800aebc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2200      	movs	r2, #0
 800aec4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aec8:	2300      	movs	r3, #0
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3710      	adds	r7, #16
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}

0800aed2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aed2:	b580      	push	{r7, lr}
 800aed4:	b08c      	sub	sp, #48	@ 0x30
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	60f8      	str	r0, [r7, #12]
 800aeda:	60b9      	str	r1, [r7, #8]
 800aedc:	4613      	mov	r3, r2
 800aede:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aee6:	2b20      	cmp	r3, #32
 800aee8:	d142      	bne.n	800af70 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d002      	beq.n	800aef6 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800aef0:	88fb      	ldrh	r3, [r7, #6]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d101      	bne.n	800aefa <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800aef6:	2301      	movs	r3, #1
 800aef8:	e03b      	b.n	800af72 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2201      	movs	r2, #1
 800aefe:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2200      	movs	r2, #0
 800af04:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800af06:	88fb      	ldrh	r3, [r7, #6]
 800af08:	461a      	mov	r2, r3
 800af0a:	68b9      	ldr	r1, [r7, #8]
 800af0c:	68f8      	ldr	r0, [r7, #12]
 800af0e:	f7ff fc2f 	bl	800a770 <UART_Start_Receive_DMA>
 800af12:	4603      	mov	r3, r0
 800af14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800af18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d124      	bne.n	800af6a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af24:	2b01      	cmp	r3, #1
 800af26:	d11d      	bne.n	800af64 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2210      	movs	r2, #16
 800af2e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af36:	69bb      	ldr	r3, [r7, #24]
 800af38:	e853 3f00 	ldrex	r3, [r3]
 800af3c:	617b      	str	r3, [r7, #20]
   return(result);
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	f043 0310 	orr.w	r3, r3, #16
 800af44:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	461a      	mov	r2, r3
 800af4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800af50:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af52:	6a39      	ldr	r1, [r7, #32]
 800af54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af56:	e841 2300 	strex	r3, r2, [r1]
 800af5a:	61fb      	str	r3, [r7, #28]
   return(result);
 800af5c:	69fb      	ldr	r3, [r7, #28]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1e6      	bne.n	800af30 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800af62:	e002      	b.n	800af6a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800af6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af6e:	e000      	b.n	800af72 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800af70:	2302      	movs	r3, #2
  }
}
 800af72:	4618      	mov	r0, r3
 800af74:	3730      	adds	r7, #48	@ 0x30
 800af76:	46bd      	mov	sp, r7
 800af78:	bd80      	pop	{r7, pc}
	...

0800af7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b085      	sub	sp, #20
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d108      	bne.n	800af9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2201      	movs	r2, #1
 800af98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800af9c:	e031      	b.n	800b002 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800af9e:	2308      	movs	r3, #8
 800afa0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800afa2:	2308      	movs	r3, #8
 800afa4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	689b      	ldr	r3, [r3, #8]
 800afac:	0e5b      	lsrs	r3, r3, #25
 800afae:	b2db      	uxtb	r3, r3
 800afb0:	f003 0307 	and.w	r3, r3, #7
 800afb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	689b      	ldr	r3, [r3, #8]
 800afbc:	0f5b      	lsrs	r3, r3, #29
 800afbe:	b2db      	uxtb	r3, r3
 800afc0:	f003 0307 	and.w	r3, r3, #7
 800afc4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800afc6:	7bbb      	ldrb	r3, [r7, #14]
 800afc8:	7b3a      	ldrb	r2, [r7, #12]
 800afca:	4911      	ldr	r1, [pc, #68]	@ (800b010 <UARTEx_SetNbDataToProcess+0x94>)
 800afcc:	5c8a      	ldrb	r2, [r1, r2]
 800afce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800afd2:	7b3a      	ldrb	r2, [r7, #12]
 800afd4:	490f      	ldr	r1, [pc, #60]	@ (800b014 <UARTEx_SetNbDataToProcess+0x98>)
 800afd6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800afd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800afdc:	b29a      	uxth	r2, r3
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800afe4:	7bfb      	ldrb	r3, [r7, #15]
 800afe6:	7b7a      	ldrb	r2, [r7, #13]
 800afe8:	4909      	ldr	r1, [pc, #36]	@ (800b010 <UARTEx_SetNbDataToProcess+0x94>)
 800afea:	5c8a      	ldrb	r2, [r1, r2]
 800afec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aff0:	7b7a      	ldrb	r2, [r7, #13]
 800aff2:	4908      	ldr	r1, [pc, #32]	@ (800b014 <UARTEx_SetNbDataToProcess+0x98>)
 800aff4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aff6:	fb93 f3f2 	sdiv	r3, r3, r2
 800affa:	b29a      	uxth	r2, r3
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b002:	bf00      	nop
 800b004:	3714      	adds	r7, #20
 800b006:	46bd      	mov	sp, r7
 800b008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00c:	4770      	bx	lr
 800b00e:	bf00      	nop
 800b010:	08014500 	.word	0x08014500
 800b014:	08014508 	.word	0x08014508

0800b018 <goToZeroElecAngle>:
#include "pid.h"
#include "lowpass_filter.h"
#include "focLib.h"

void goToZeroElecAngle(BldcMotor *motor)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b082      	sub	sp, #8
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
    setTorque(motor, 0, OPEN_LOOP_TORQUE, 0);
 800b020:	ed9f 1a08 	vldr	s2, [pc, #32]	@ 800b044 <goToZeroElecAngle+0x2c>
 800b024:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800b048 <goToZeroElecAngle+0x30>
 800b028:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800b044 <goToZeroElecAngle+0x2c>
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f001 f865 	bl	800c0fc <setTorque>
    delay(700);
 800b032:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800b036:	f003 fd15 	bl	800ea64 <delay>
}
 800b03a:	bf00      	nop
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	00000000 	.word	0x00000000
 800b048:	3fc511a3 	.word	0x3fc511a3

0800b04c <alignSensor>:
int alignSensor(BldcMotor *motor)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b08a      	sub	sp, #40	@ 0x28
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
    // setTorque(motor, OPEN_LOOP_TORQUE, 0, _3PI_2);
    // delay(200);
    // encoderUpdate(&motor->magEncoder);
    // float start_angle = motor->magEncoder.fullAngle;
    // printLog("start_angle:%f\n", start_angle);
    for (int i = 0; i <= 500; i++)
 800b054:	2300      	movs	r3, #0
 800b056:	627b      	str	r3, [r7, #36]	@ 0x24
 800b058:	e025      	b.n	800b0a6 <alignSensor+0x5a>
    {
        float angle = _3PI_2 + _2PI * i / 500.0f;
 800b05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b05c:	ee07 3a90 	vmov	s15, r3
 800b060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b064:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 800b26c <alignSensor+0x220>
 800b068:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b06c:	eddf 6a80 	vldr	s13, [pc, #512]	@ 800b270 <alignSensor+0x224>
 800b070:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b074:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 800b274 <alignSensor+0x228>
 800b078:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b07c:	edc7 7a02 	vstr	s15, [r7, #8]
        setTorque(motor, OPEN_LOOP_TORQUE, 0, angle);
 800b080:	ed97 1a02 	vldr	s2, [r7, #8]
 800b084:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 800b278 <alignSensor+0x22c>
 800b088:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 800b27c <alignSensor+0x230>
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f001 f835 	bl	800c0fc <setTorque>
        encoderUpdate(&motor->magEncoder);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4618      	mov	r0, r3
 800b096:	f000 fcf1 	bl	800ba7c <encoderUpdate>
        delay(2);
 800b09a:	2002      	movs	r0, #2
 800b09c:	f003 fce2 	bl	800ea64 <delay>
    for (int i = 0; i <= 500; i++)
 800b0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b0ac:	ddd5      	ble.n	800b05a <alignSensor+0xe>
    }
    // encoderUpdate(&motor->magEncoder);

    float mid_angle = motor->magEncoder.fullAngle;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	695b      	ldr	r3, [r3, #20]
 800b0b2:	61fb      	str	r3, [r7, #28]
    printLog("mid_angle:%f\n", mid_angle);
 800b0b4:	69f8      	ldr	r0, [r7, #28]
 800b0b6:	f7f5 fa6f 	bl	8000598 <__aeabi_f2d>
 800b0ba:	4602      	mov	r2, r0
 800b0bc:	460b      	mov	r3, r1
 800b0be:	4870      	ldr	r0, [pc, #448]	@ (800b280 <alignSensor+0x234>)
 800b0c0:	f001 fec6 	bl	800ce50 <printLog>
    // move one electrical revolution backwards
    for (int i = 500; i >= 0; i--)
 800b0c4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800b0c8:	623b      	str	r3, [r7, #32]
 800b0ca:	e025      	b.n	800b118 <alignSensor+0xcc>
    {
        float angle = _3PI_2 + _2PI * i / 500.0f;
 800b0cc:	6a3b      	ldr	r3, [r7, #32]
 800b0ce:	ee07 3a90 	vmov	s15, r3
 800b0d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0d6:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800b26c <alignSensor+0x220>
 800b0da:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b0de:	eddf 6a64 	vldr	s13, [pc, #400]	@ 800b270 <alignSensor+0x224>
 800b0e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b0e6:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800b274 <alignSensor+0x228>
 800b0ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b0ee:	edc7 7a03 	vstr	s15, [r7, #12]
        setTorque(motor, OPEN_LOOP_TORQUE, 0, angle);
 800b0f2:	ed97 1a03 	vldr	s2, [r7, #12]
 800b0f6:	eddf 0a60 	vldr	s1, [pc, #384]	@ 800b278 <alignSensor+0x22c>
 800b0fa:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 800b27c <alignSensor+0x230>
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f000 fffc 	bl	800c0fc <setTorque>
        encoderUpdate(&motor->magEncoder);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	4618      	mov	r0, r3
 800b108:	f000 fcb8 	bl	800ba7c <encoderUpdate>
        delay(2);
 800b10c:	2002      	movs	r0, #2
 800b10e:	f003 fca9 	bl	800ea64 <delay>
    for (int i = 500; i >= 0; i--)
 800b112:	6a3b      	ldr	r3, [r7, #32]
 800b114:	3b01      	subs	r3, #1
 800b116:	623b      	str	r3, [r7, #32]
 800b118:	6a3b      	ldr	r3, [r7, #32]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	dad6      	bge.n	800b0cc <alignSensor+0x80>
    }
    // encoderUpdate(&motor->magEncoder);

    float end_angle = motor->magEncoder.fullAngle;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	695b      	ldr	r3, [r3, #20]
 800b122:	61bb      	str	r3, [r7, #24]
    printLog("end_angle:%f\n", end_angle);
 800b124:	69b8      	ldr	r0, [r7, #24]
 800b126:	f7f5 fa37 	bl	8000598 <__aeabi_f2d>
 800b12a:	4602      	mov	r2, r0
 800b12c:	460b      	mov	r3, r1
 800b12e:	4855      	ldr	r0, [pc, #340]	@ (800b284 <alignSensor+0x238>)
 800b130:	f001 fe8e 	bl	800ce50 <printLog>
    // setPhaseVoltage(0, 0, 0);
    delay(200);
 800b134:	20c8      	movs	r0, #200	@ 0xc8
 800b136:	f003 fc95 	bl	800ea64 <delay>

    // determine the direction the sensor moved
    float moved = fabsf(mid_angle - end_angle);
 800b13a:	ed97 7a07 	vldr	s14, [r7, #28]
 800b13e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b142:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b146:	eef0 7ae7 	vabs.f32	s15, s15
 800b14a:	edc7 7a05 	vstr	s15, [r7, #20]
    printLog("moved:%f\n", moved);
 800b14e:	6978      	ldr	r0, [r7, #20]
 800b150:	f7f5 fa22 	bl	8000598 <__aeabi_f2d>
 800b154:	4602      	mov	r2, r0
 800b156:	460b      	mov	r3, r1
 800b158:	484b      	ldr	r0, [pc, #300]	@ (800b288 <alignSensor+0x23c>)
 800b15a:	f001 fe79 	bl	800ce50 <printLog>
    if (moved < MIN_ANGLE_DETECT_MOVEMENT)
 800b15e:	edd7 7a05 	vldr	s15, [r7, #20]
 800b162:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800b28c <alignSensor+0x240>
 800b166:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b16e:	d504      	bpl.n	800b17a <alignSensor+0x12e>
    { // minimum angle to detect movement
        printLog("Failed to notice movement\n");
 800b170:	4847      	ldr	r0, [pc, #284]	@ (800b290 <alignSensor+0x244>)
 800b172:	f001 fe6d 	bl	800ce50 <printLog>
        return 0; // failed calibration
 800b176:	2300      	movs	r3, #0
 800b178:	e073      	b.n	800b262 <alignSensor+0x216>
    }
    else if (mid_angle < end_angle)
 800b17a:	ed97 7a07 	vldr	s14, [r7, #28]
 800b17e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b182:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b18a:	d507      	bpl.n	800b19c <alignSensor+0x150>
    {
        printLog("sensor_direction==CCW\n");
 800b18c:	4841      	ldr	r0, [pc, #260]	@ (800b294 <alignSensor+0x248>)
 800b18e:	f001 fe5f 	bl	800ce50 <printLog>
        motor->magEncoder.direction = CCW;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	22ff      	movs	r2, #255	@ 0xff
 800b196:	f883 2020 	strb.w	r2, [r3, #32]
 800b19a:	e006      	b.n	800b1aa <alignSensor+0x15e>
    }
    else
    {
        printLog("sensor_direction==CW\n");
 800b19c:	483e      	ldr	r0, [pc, #248]	@ (800b298 <alignSensor+0x24c>)
 800b19e:	f001 fe57 	bl	800ce50 <printLog>
        motor->magEncoder.direction = CW;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	f883 2020 	strb.w	r2, [r3, #32]
    }
    // check pole pair number
    bool pp_check_result = !(fabsf(moved * motor->pole_pairs - _2PI) > 0.5f); // 0.5f is arbitrary number it can be lower or higher!
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b1b0:	ee07 3a90 	vmov	s15, r3
 800b1b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b1b8:	edd7 7a05 	vldr	s15, [r7, #20]
 800b1bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1c0:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800b26c <alignSensor+0x220>
 800b1c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1c8:	eef0 7ae7 	vabs.f32	s15, s15
 800b1cc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800b1d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1d8:	bfcc      	ite	gt
 800b1da:	2301      	movgt	r3, #1
 800b1dc:	2300      	movle	r3, #0
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	f083 0301 	eor.w	r3, r3, #1
 800b1e4:	b2db      	uxtb	r3, r3
 800b1e6:	74fb      	strb	r3, [r7, #19]
    if (pp_check_result == false)
 800b1e8:	7cfb      	ldrb	r3, [r7, #19]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d10d      	bne.n	800b20a <alignSensor+0x1be>
    {
        printLog("PP check: fail - estimated pp: %d\n", (int)(_2PI / moved));
 800b1ee:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800b26c <alignSensor+0x220>
 800b1f2:	ed97 7a05 	vldr	s14, [r7, #20]
 800b1f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b1fe:	ee17 1a90 	vmov	r1, s15
 800b202:	4826      	ldr	r0, [pc, #152]	@ (800b29c <alignSensor+0x250>)
 800b204:	f001 fe24 	bl	800ce50 <printLog>
 800b208:	e002      	b.n	800b210 <alignSensor+0x1c4>
    }
    else
    {
        printLog("PP check: OK!\n");
 800b20a:	4825      	ldr	r0, [pc, #148]	@ (800b2a0 <alignSensor+0x254>)
 800b20c:	f001 fe20 	bl	800ce50 <printLog>
    }

    // align the electrical phases of the motor and sensor
    // set angle -90(270 = 3PI/2) degrees
    goToZeroElecAngle(motor);
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f7ff ff01 	bl	800b018 <goToZeroElecAngle>
    // read the sensor
    encoderUpdate(&motor->magEncoder);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	4618      	mov	r0, r3
 800b21a:	f000 fc2f 	bl	800ba7c <encoderUpdate>
    // get the current zero electric angle
    motor->zeroElectricAngleOffSet = 0;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	f04f 0200 	mov.w	r2, #0
 800b224:	635a      	str	r2, [r3, #52]	@ 0x34
    getElecAngle(motor);
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	f000 f840 	bl	800b2ac <getElecAngle>
    motor->zeroElectricAngleOffSet = motor->angle_el;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	635a      	str	r2, [r3, #52]	@ 0x34
    // zero_electric_angle =  _normalizeAngle(_electricalAngle(sensor_direction*sensor->getAngle(), pole_pairs));

    // encoderUpdate(&motor->magEncoder);
    getElecAngle(motor);
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 f839 	bl	800b2ac <getElecAngle>
    // motor->zeroElectricAngleOffSet = 0;
    // printLog("[zeroAngleOffset]:%f  [zeroAngle]:%f\r\n", motor->zeroElectricAngleOffSet, motor->angle_el);
    printLog("[zeroAngleOffset]:%f\n", motor->zeroElectricAngleOffSet);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b23e:	4618      	mov	r0, r3
 800b240:	f7f5 f9aa 	bl	8000598 <__aeabi_f2d>
 800b244:	4602      	mov	r2, r0
 800b246:	460b      	mov	r3, r1
 800b248:	4816      	ldr	r0, [pc, #88]	@ (800b2a4 <alignSensor+0x258>)
 800b24a:	f001 fe01 	bl	800ce50 <printLog>
    printLog("[zeroAngle]:%f\n", motor->angle_el);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b252:	4618      	mov	r0, r3
 800b254:	f7f5 f9a0 	bl	8000598 <__aeabi_f2d>
 800b258:	4602      	mov	r2, r0
 800b25a:	460b      	mov	r3, r1
 800b25c:	4812      	ldr	r0, [pc, #72]	@ (800b2a8 <alignSensor+0x25c>)
 800b25e:	f001 fdf7 	bl	800ce50 <printLog>
    // // make sure the angle_el is about zero

    // delay(200);
}
 800b262:	4618      	mov	r0, r3
 800b264:	3728      	adds	r7, #40	@ 0x28
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
 800b26a:	bf00      	nop
 800b26c:	40c90fdb 	.word	0x40c90fdb
 800b270:	43fa0000 	.word	0x43fa0000
 800b274:	4096cbe4 	.word	0x4096cbe4
 800b278:	00000000 	.word	0x00000000
 800b27c:	3fc511a3 	.word	0x3fc511a3
 800b280:	08014310 	.word	0x08014310
 800b284:	08014320 	.word	0x08014320
 800b288:	08014330 	.word	0x08014330
 800b28c:	3d7ecfa9 	.word	0x3d7ecfa9
 800b290:	0801433c 	.word	0x0801433c
 800b294:	08014358 	.word	0x08014358
 800b298:	08014370 	.word	0x08014370
 800b29c:	08014388 	.word	0x08014388
 800b2a0:	080143ac 	.word	0x080143ac
 800b2a4:	080143bc 	.word	0x080143bc
 800b2a8:	080143d4 	.word	0x080143d4

0800b2ac <getElecAngle>:

void getElecAngle(BldcMotor *motor)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
    motor->angle_el = _normalizeAngle(motor->pole_pairs * motor->magEncoder.shaftAngle - motor->zeroElectricAngleOffSet);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b2ba:	ee07 3a90 	vmov	s15, r3
 800b2be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	edd3 7a04 	vldr	s15, [r3, #16]
 800b2c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800b2d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b2d6:	eeb0 0a67 	vmov.f32	s0, s15
 800b2da:	f000 fd71 	bl	800bdc0 <_normalizeAngle>
 800b2de:	eef0 7a40 	vmov.f32	s15, s0
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
}
 800b2e8:	bf00      	nop
 800b2ea:	3708      	adds	r7, #8
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}

0800b2f0 <foc>:

void foc(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b088      	sub	sp, #32
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	60f8      	str	r0, [r7, #12]
 800b2f8:	60b9      	str	r1, [r7, #8]
 800b2fa:	607a      	str	r2, [r7, #4]

    if (motor->state == MOTOR_CALIBRATE)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b302:	2b00      	cmp	r3, #0
 800b304:	d111      	bne.n	800b32a <foc+0x3a>
    {
        getCurrentOffsets(motor, adc_a, adc_b, 100);
 800b306:	2364      	movs	r3, #100	@ 0x64
 800b308:	687a      	ldr	r2, [r7, #4]
 800b30a:	68b9      	ldr	r1, [r7, #8]
 800b30c:	68f8      	ldr	r0, [r7, #12]
 800b30e:	f000 f9af 	bl	800b670 <getCurrentOffsets>
        alignSensor(motor);
 800b312:	68f8      	ldr	r0, [r7, #12]
 800b314:	f7ff fe9a 	bl	800b04c <alignSensor>
        motor->state = MOTOR_READY;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2201      	movs	r2, #1
 800b31c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        motor->stopPwm();
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800b326:	4798      	blx	r3
                break;
            }
            setTorque(motor, motor->Uq, motor->Ud, motor->angle_el);
        }
    }
}
 800b328:	e194      	b.n	800b654 <foc+0x364>
        getPhaseCurrents(motor, adc_a, adc_b);
 800b32a:	687a      	ldr	r2, [r7, #4]
 800b32c:	68b9      	ldr	r1, [r7, #8]
 800b32e:	68f8      	ldr	r0, [r7, #12]
 800b330:	f000 fa6e 	bl	800b810 <getPhaseCurrents>
        getABCurrents(motor);
 800b334:	68f8      	ldr	r0, [r7, #12]
 800b336:	f000 fb0d 	bl	800b954 <getABCurrents>
        getDQCurrents(motor);
 800b33a:	68f8      	ldr	r0, [r7, #12]
 800b33c:	f000 fb30 	bl	800b9a0 <getDQCurrents>
        motor->Iq = lpfOperator(&motor->IqFilter, motor->Iq);
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f103 02f4 	add.w	r2, r3, #244	@ 0xf4
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800b34c:	eeb0 0a67 	vmov.f32	s0, s15
 800b350:	4610      	mov	r0, r2
 800b352:	f000 fc2d 	bl	800bbb0 <lpfOperator>
 800b356:	eef0 7a40 	vmov.f32	s15, s0
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
        motor->Id = lpfOperator(&motor->IdFilter, motor->Id);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	f503 7280 	add.w	r2, r3, #256	@ 0x100
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800b36c:	eeb0 0a67 	vmov.f32	s0, s15
 800b370:	4610      	mov	r0, r2
 800b372:	f000 fc1d 	bl	800bbb0 <lpfOperator>
 800b376:	eef0 7a40 	vmov.f32	s15, s0
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
        encoderUpdate(&motor->magEncoder);
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	4618      	mov	r0, r3
 800b384:	f000 fb7a 	bl	800ba7c <encoderUpdate>
        motor->magEncoder.velocity = lpfOperator(&motor->velocityFilter, motor->magEncoder.velocity);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	f503 7286 	add.w	r2, r3, #268	@ 0x10c
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	edd3 7a06 	vldr	s15, [r3, #24]
 800b394:	eeb0 0a67 	vmov.f32	s0, s15
 800b398:	4610      	mov	r0, r2
 800b39a:	f000 fc09 	bl	800bbb0 <lpfOperator>
 800b39e:	eef0 7a40 	vmov.f32	s15, s0
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	edc3 7a06 	vstr	s15, [r3, #24]
        getElecAngle(motor);
 800b3a8:	68f8      	ldr	r0, [r7, #12]
 800b3aa:	f7ff ff7f 	bl	800b2ac <getElecAngle>
        if (motor->state == MOTOR_READY)
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3b4:	2b01      	cmp	r3, #1
 800b3b6:	f000 814d 	beq.w	800b654 <foc+0x364>
        else if (motor->state == MOTOR_START)
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3c0:	2b02      	cmp	r3, #2
 800b3c2:	f040 8147 	bne.w	800b654 <foc+0x364>
            switch (motor->controlType)
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800b3cc:	2b03      	cmp	r3, #3
 800b3ce:	f200 812f 	bhi.w	800b630 <foc+0x340>
 800b3d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b3d8 <foc+0xe8>)
 800b3d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3d8:	0800b445 	.word	0x0800b445
 800b3dc:	0800b3e9 	.word	0x0800b3e9
 800b3e0:	0800b4af 	.word	0x0800b4af
 800b3e4:	0800b55f 	.word	0x0800b55f
                motor->target = 50;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	4a9c      	ldr	r2, [pc, #624]	@ (800b65c <foc+0x36c>)
 800b3ec:	631a      	str	r2, [r3, #48]	@ 0x30
                shaftAngle = _normalizeAngle(shaftAngle + motor->target * motor->Ts);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800b3fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b3fe:	4b98      	ldr	r3, [pc, #608]	@ (800b660 <foc+0x370>)
 800b400:	edd3 7a00 	vldr	s15, [r3]
 800b404:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b408:	eeb0 0a67 	vmov.f32	s0, s15
 800b40c:	f000 fcd8 	bl	800bdc0 <_normalizeAngle>
 800b410:	eef0 7a40 	vmov.f32	s15, s0
 800b414:	4b92      	ldr	r3, [pc, #584]	@ (800b660 <foc+0x370>)
 800b416:	edc3 7a00 	vstr	s15, [r3]
                motor->angle_el = _electricalAngle(shaftAngle, motor->pole_pairs);
 800b41a:	4b91      	ldr	r3, [pc, #580]	@ (800b660 <foc+0x370>)
 800b41c:	edd3 7a00 	vldr	s15, [r3]
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b426:	4618      	mov	r0, r3
 800b428:	eeb0 0a67 	vmov.f32	s0, s15
 800b42c:	f000 fcfe 	bl	800be2c <_electricalAngle>
 800b430:	eef0 7a40 	vmov.f32	s15, s0
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
                motor->Uq = OPEN_LOOP_TORQUE;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	4a89      	ldr	r2, [pc, #548]	@ (800b664 <foc+0x374>)
 800b43e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 800b442:	e0f5      	b.n	800b630 <foc+0x340>
                if (motor->torqueType == VOLTAGE)
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d105      	bne.n	800b45a <foc+0x16a>
                    motor->Uq = motor->target;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                break;
 800b458:	e0ea      	b.n	800b630 <foc+0x340>
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800b466:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800b668 <foc+0x378>
 800b46a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b46e:	eeb0 0a67 	vmov.f32	s0, s15
 800b472:	4610      	mov	r0, r2
 800b474:	f000 fd24 	bl	800bec0 <pidOperator>
 800b478:	eef0 7a40 	vmov.f32	s15, s0
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, motor->target - motor->Iq);
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800b494:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b498:	eeb0 0a67 	vmov.f32	s0, s15
 800b49c:	4610      	mov	r0, r2
 800b49e:	f000 fd0f 	bl	800bec0 <pidOperator>
 800b4a2:	eef0 7a40 	vmov.f32	s15, s0
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800b4ac:	e0c0      	b.n	800b630 <foc+0x340>
                if (motor->torqueType == VOLTAGE)
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d116      	bne.n	800b4e6 <foc+0x1f6>
                    velocityErr = motor->target - motor->magEncoder.velocity;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	edd3 7a06 	vldr	s15, [r3, #24]
 800b4c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b4c8:	edc7 7a04 	vstr	s15, [r7, #16]
                    motor->Uq = pidOperator(&motor->velocityPID, velocityErr);
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	33ac      	adds	r3, #172	@ 0xac
 800b4d0:	ed97 0a04 	vldr	s0, [r7, #16]
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f000 fcf3 	bl	800bec0 <pidOperator>
 800b4da:	eef0 7a40 	vmov.f32	s15, s0
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800b4e4:	e0a4      	b.n	800b630 <foc+0x340>
                    velocityErr = motor->target - motor->magEncoder.velocity;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	edd3 7a06 	vldr	s15, [r3, #24]
 800b4f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b4f6:	edc7 7a04 	vstr	s15, [r7, #16]
                    IqRef = pidOperator(&motor->velocityPID, velocityErr);
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	33ac      	adds	r3, #172	@ 0xac
 800b4fe:	ed97 0a04 	vldr	s0, [r7, #16]
 800b502:	4618      	mov	r0, r3
 800b504:	f000 fcdc 	bl	800bec0 <pidOperator>
 800b508:	ed87 0a05 	vstr	s0, [r7, #20]
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800b518:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 800b668 <foc+0x378>
 800b51c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b520:	eeb0 0a67 	vmov.f32	s0, s15
 800b524:	4610      	mov	r0, r2
 800b526:	f000 fccb 	bl	800bec0 <pidOperator>
 800b52a:	eef0 7a40 	vmov.f32	s15, s0
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, IqRef - motor->Iq);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800b540:	ed97 7a05 	vldr	s14, [r7, #20]
 800b544:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b548:	eeb0 0a67 	vmov.f32	s0, s15
 800b54c:	4610      	mov	r0, r2
 800b54e:	f000 fcb7 	bl	800bec0 <pidOperator>
 800b552:	eef0 7a40 	vmov.f32	s15, s0
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800b55c:	e068      	b.n	800b630 <foc+0x340>
                if (motor->torqueType == VOLTAGE)
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b564:	2b00      	cmp	r3, #0
 800b566:	d116      	bne.n	800b596 <foc+0x2a6>
                    angleErr = motor->target - motor->magEncoder.fullAngle;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	edd3 7a05 	vldr	s15, [r3, #20]
 800b574:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b578:	edc7 7a07 	vstr	s15, [r7, #28]
                    motor->Uq = pidOperator(&motor->anglePID, angleErr);
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	33d0      	adds	r3, #208	@ 0xd0
 800b580:	ed97 0a07 	vldr	s0, [r7, #28]
 800b584:	4618      	mov	r0, r3
 800b586:	f000 fc9b 	bl	800bec0 <pidOperator>
 800b58a:	eef0 7a40 	vmov.f32	s15, s0
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800b594:	e04b      	b.n	800b62e <foc+0x33e>
                    angleErr = motor->target - motor->magEncoder.fullAngle;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	edd3 7a05 	vldr	s15, [r3, #20]
 800b5a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b5a6:	edc7 7a07 	vstr	s15, [r7, #28]
                    velocityRef = pidOperator(&motor->anglePID, angleErr);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	33d0      	adds	r3, #208	@ 0xd0
 800b5ae:	ed97 0a07 	vldr	s0, [r7, #28]
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f000 fc84 	bl	800bec0 <pidOperator>
 800b5b8:	ed87 0a06 	vstr	s0, [r7, #24]
                    IqRef = pidOperator(&motor->velocityPID, velocityRef - motor->magEncoder.velocity);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f103 02ac 	add.w	r2, r3, #172	@ 0xac
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	edd3 7a06 	vldr	s15, [r3, #24]
 800b5c8:	ed97 7a06 	vldr	s14, [r7, #24]
 800b5cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b5d0:	eeb0 0a67 	vmov.f32	s0, s15
 800b5d4:	4610      	mov	r0, r2
 800b5d6:	f000 fc73 	bl	800bec0 <pidOperator>
 800b5da:	ed87 0a05 	vstr	s0, [r7, #20]
                    motor->Ud = pidOperator(&motor->pidId, 0 - motor->Id);
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800b5ea:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800b668 <foc+0x378>
 800b5ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b5f2:	eeb0 0a67 	vmov.f32	s0, s15
 800b5f6:	4610      	mov	r0, r2
 800b5f8:	f000 fc62 	bl	800bec0 <pidOperator>
 800b5fc:	eef0 7a40 	vmov.f32	s15, s0
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	edc3 7a46 	vstr	s15, [r3, #280]	@ 0x118
                    motor->Uq = pidOperator(&motor->pidIq, IqRef - motor->Iq);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	f103 0288 	add.w	r2, r3, #136	@ 0x88
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800b612:	ed97 7a05 	vldr	s14, [r7, #20]
 800b616:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b61a:	eeb0 0a67 	vmov.f32	s0, s15
 800b61e:	4610      	mov	r0, r2
 800b620:	f000 fc4e 	bl	800bec0 <pidOperator>
 800b624:	eef0 7a40 	vmov.f32	s15, s0
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
                break;
 800b62e:	bf00      	nop
            setTorque(motor, motor->Uq, motor->Ud, motor->angle_el);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	ed93 7a46 	vldr	s14, [r3, #280]	@ 0x118
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800b642:	eeb0 1a66 	vmov.f32	s2, s13
 800b646:	eef0 0a47 	vmov.f32	s1, s14
 800b64a:	eeb0 0a67 	vmov.f32	s0, s15
 800b64e:	68f8      	ldr	r0, [r7, #12]
 800b650:	f000 fd54 	bl	800c0fc <setTorque>
}
 800b654:	bf00      	nop
 800b656:	3720      	adds	r7, #32
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	42480000 	.word	0x42480000
 800b660:	200007e4 	.word	0x200007e4
 800b664:	3fc511a3 	.word	0x3fc511a3
	...

0800b670 <getCurrentOffsets>:
#include "math_utils.h"
#include "focLib.h"

// Function finding zero offsets of the ADC
void getCurrentOffsets(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b, uint32_t rounds)
{
 800b670:	b5b0      	push	{r4, r5, r7, lr}
 800b672:	b086      	sub	sp, #24
 800b674:	af00      	add	r7, sp, #0
 800b676:	60f8      	str	r0, [r7, #12]
 800b678:	60b9      	str	r1, [r7, #8]
 800b67a:	607a      	str	r2, [r7, #4]
 800b67c:	603b      	str	r3, [r7, #0]
    // find adc offset = zero current voltage
    motor->offset_ia = 0;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f04f 0200 	mov.w	r2, #0
 800b684:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->offset_ib = 0;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	f04f 0200 	mov.w	r2, #0
 800b68c:	645a      	str	r2, [r3, #68]	@ 0x44
    // read the adc voltage  times ( arbitrary number )
    for (int i = 0; i < rounds; i++)
 800b68e:	2300      	movs	r3, #0
 800b690:	617b      	str	r3, [r7, #20]
 800b692:	e076      	b.n	800b782 <getCurrentOffsets+0x112>
    {
        motor->offset_ia += ADC_2_CURRENT(adc_a);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b698:	4618      	mov	r0, r3
 800b69a:	f7f4 ff7d 	bl	8000598 <__aeabi_f2d>
 800b69e:	4604      	mov	r4, r0
 800b6a0:	460d      	mov	r5, r1
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	ee07 3a90 	vmov	s15, r3
 800b6a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ac:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800b800 <getCurrentOffsets+0x190>
 800b6b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b6b4:	ee17 0a90 	vmov	r0, s15
 800b6b8:	f7f4 ff6e 	bl	8000598 <__aeabi_f2d>
 800b6bc:	a34c      	add	r3, pc, #304	@ (adr r3, 800b7f0 <getCurrentOffsets+0x180>)
 800b6be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c2:	f7f5 f8eb 	bl	800089c <__aeabi_ddiv>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	460b      	mov	r3, r1
 800b6ca:	4610      	mov	r0, r2
 800b6cc:	4619      	mov	r1, r3
 800b6ce:	a34a      	add	r3, pc, #296	@ (adr r3, 800b7f8 <getCurrentOffsets+0x188>)
 800b6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d4:	f7f5 f8e2 	bl	800089c <__aeabi_ddiv>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	460b      	mov	r3, r1
 800b6dc:	4610      	mov	r0, r2
 800b6de:	4619      	mov	r1, r3
 800b6e0:	f04f 0200 	mov.w	r2, #0
 800b6e4:	4b47      	ldr	r3, [pc, #284]	@ (800b804 <getCurrentOffsets+0x194>)
 800b6e6:	f7f5 f8d9 	bl	800089c <__aeabi_ddiv>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	460b      	mov	r3, r1
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	4629      	mov	r1, r5
 800b6f2:	f7f4 fdf3 	bl	80002dc <__adddf3>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	460b      	mov	r3, r1
 800b6fa:	4610      	mov	r0, r2
 800b6fc:	4619      	mov	r1, r3
 800b6fe:	f7f5 fa9b 	bl	8000c38 <__aeabi_d2f>
 800b702:	4602      	mov	r2, r0
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	641a      	str	r2, [r3, #64]	@ 0x40
        motor->offset_ib += ADC_2_CURRENT(adc_b);
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b70c:	4618      	mov	r0, r3
 800b70e:	f7f4 ff43 	bl	8000598 <__aeabi_f2d>
 800b712:	4604      	mov	r4, r0
 800b714:	460d      	mov	r5, r1
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	ee07 3a90 	vmov	s15, r3
 800b71c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b720:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800b800 <getCurrentOffsets+0x190>
 800b724:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b728:	ee17 0a90 	vmov	r0, s15
 800b72c:	f7f4 ff34 	bl	8000598 <__aeabi_f2d>
 800b730:	a32f      	add	r3, pc, #188	@ (adr r3, 800b7f0 <getCurrentOffsets+0x180>)
 800b732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b736:	f7f5 f8b1 	bl	800089c <__aeabi_ddiv>
 800b73a:	4602      	mov	r2, r0
 800b73c:	460b      	mov	r3, r1
 800b73e:	4610      	mov	r0, r2
 800b740:	4619      	mov	r1, r3
 800b742:	a32d      	add	r3, pc, #180	@ (adr r3, 800b7f8 <getCurrentOffsets+0x188>)
 800b744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b748:	f7f5 f8a8 	bl	800089c <__aeabi_ddiv>
 800b74c:	4602      	mov	r2, r0
 800b74e:	460b      	mov	r3, r1
 800b750:	4610      	mov	r0, r2
 800b752:	4619      	mov	r1, r3
 800b754:	f04f 0200 	mov.w	r2, #0
 800b758:	4b2a      	ldr	r3, [pc, #168]	@ (800b804 <getCurrentOffsets+0x194>)
 800b75a:	f7f5 f89f 	bl	800089c <__aeabi_ddiv>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	4620      	mov	r0, r4
 800b764:	4629      	mov	r1, r5
 800b766:	f7f4 fdb9 	bl	80002dc <__adddf3>
 800b76a:	4602      	mov	r2, r0
 800b76c:	460b      	mov	r3, r1
 800b76e:	4610      	mov	r0, r2
 800b770:	4619      	mov	r1, r3
 800b772:	f7f5 fa61 	bl	8000c38 <__aeabi_d2f>
 800b776:	4602      	mov	r2, r0
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	645a      	str	r2, [r3, #68]	@ 0x44
    for (int i = 0; i < rounds; i++)
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	3301      	adds	r3, #1
 800b780:	617b      	str	r3, [r7, #20]
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	683a      	ldr	r2, [r7, #0]
 800b786:	429a      	cmp	r2, r3
 800b788:	d884      	bhi.n	800b694 <getCurrentOffsets+0x24>
    }
    // calculate the mean offsets
    motor->offset_ia = motor->offset_ia / rounds;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	ee07 3a90 	vmov	s15, r3
 800b796:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b79a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    motor->offset_ib = motor->offset_ib / rounds;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	ee07 3a90 	vmov	s15, r3
 800b7b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    // printLog("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
    // printf("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
    printLog("[offset_ia]:%f\r\n", motor->offset_ia);
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7f4 fee8 	bl	8000598 <__aeabi_f2d>
 800b7c8:	4602      	mov	r2, r0
 800b7ca:	460b      	mov	r3, r1
 800b7cc:	480e      	ldr	r0, [pc, #56]	@ (800b808 <getCurrentOffsets+0x198>)
 800b7ce:	f001 fb3f 	bl	800ce50 <printLog>
    printLog("[offset_ib]:%f\r\n", motor->offset_ib);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7f4 fede 	bl	8000598 <__aeabi_f2d>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	460b      	mov	r3, r1
 800b7e0:	480a      	ldr	r0, [pc, #40]	@ (800b80c <getCurrentOffsets+0x19c>)
 800b7e2:	f001 fb35 	bl	800ce50 <printLog>
    // _dbg_printf("[offset_ia]:%f  [offset_ib]:%f\r\n", motor->offset_ia, motor->offset_ib);
}
 800b7e6:	bf00      	nop
 800b7e8:	3718      	adds	r7, #24
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bdb0      	pop	{r4, r5, r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	00000000 	.word	0x00000000
 800b7f4:	40affe00 	.word	0x40affe00
 800b7f8:	40000000 	.word	0x40000000
 800b7fc:	3f847ae1 	.word	0x3f847ae1
 800b800:	40533333 	.word	0x40533333
 800b804:	40240000 	.word	0x40240000
 800b808:	080143e4 	.word	0x080143e4
 800b80c:	080143f8 	.word	0x080143f8

0800b810 <getPhaseCurrents>:

// read all three phase currents (if possible 2 or 3)
void getPhaseCurrents(BldcMotor *motor, uint32_t adc_a, uint32_t adc_b)
{
 800b810:	b5b0      	push	{r4, r5, r7, lr}
 800b812:	b084      	sub	sp, #16
 800b814:	af00      	add	r7, sp, #0
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	607a      	str	r2, [r7, #4]
    motor->Ia = ADC_2_CURRENT(adc_a) - motor->offset_ia; // amps
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	ee07 3a90 	vmov	s15, r3
 800b822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b826:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800b948 <getPhaseCurrents+0x138>
 800b82a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b82e:	ee17 0a90 	vmov	r0, s15
 800b832:	f7f4 feb1 	bl	8000598 <__aeabi_f2d>
 800b836:	a340      	add	r3, pc, #256	@ (adr r3, 800b938 <getPhaseCurrents+0x128>)
 800b838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83c:	f7f5 f82e 	bl	800089c <__aeabi_ddiv>
 800b840:	4602      	mov	r2, r0
 800b842:	460b      	mov	r3, r1
 800b844:	4610      	mov	r0, r2
 800b846:	4619      	mov	r1, r3
 800b848:	a33d      	add	r3, pc, #244	@ (adr r3, 800b940 <getPhaseCurrents+0x130>)
 800b84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b84e:	f7f5 f825 	bl	800089c <__aeabi_ddiv>
 800b852:	4602      	mov	r2, r0
 800b854:	460b      	mov	r3, r1
 800b856:	4610      	mov	r0, r2
 800b858:	4619      	mov	r1, r3
 800b85a:	f04f 0200 	mov.w	r2, #0
 800b85e:	4b3b      	ldr	r3, [pc, #236]	@ (800b94c <getPhaseCurrents+0x13c>)
 800b860:	f7f5 f81c 	bl	800089c <__aeabi_ddiv>
 800b864:	4602      	mov	r2, r0
 800b866:	460b      	mov	r3, r1
 800b868:	4614      	mov	r4, r2
 800b86a:	461d      	mov	r5, r3
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b870:	4618      	mov	r0, r3
 800b872:	f7f4 fe91 	bl	8000598 <__aeabi_f2d>
 800b876:	4602      	mov	r2, r0
 800b878:	460b      	mov	r3, r1
 800b87a:	4620      	mov	r0, r4
 800b87c:	4629      	mov	r1, r5
 800b87e:	f7f4 fd2b 	bl	80002d8 <__aeabi_dsub>
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	4610      	mov	r0, r2
 800b888:	4619      	mov	r1, r3
 800b88a:	f7f5 f9d5 	bl	8000c38 <__aeabi_d2f>
 800b88e:	4602      	mov	r2, r0
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->Ic = ADC_2_CURRENT(adc_b) - motor->offset_ib;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	ee07 3a90 	vmov	s15, r3
 800b89a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b89e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800b948 <getPhaseCurrents+0x138>
 800b8a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b8a6:	ee17 0a90 	vmov	r0, s15
 800b8aa:	f7f4 fe75 	bl	8000598 <__aeabi_f2d>
 800b8ae:	a322      	add	r3, pc, #136	@ (adr r3, 800b938 <getPhaseCurrents+0x128>)
 800b8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b4:	f7f4 fff2 	bl	800089c <__aeabi_ddiv>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	4610      	mov	r0, r2
 800b8be:	4619      	mov	r1, r3
 800b8c0:	a31f      	add	r3, pc, #124	@ (adr r3, 800b940 <getPhaseCurrents+0x130>)
 800b8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c6:	f7f4 ffe9 	bl	800089c <__aeabi_ddiv>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	4619      	mov	r1, r3
 800b8d2:	f04f 0200 	mov.w	r2, #0
 800b8d6:	4b1d      	ldr	r3, [pc, #116]	@ (800b94c <getPhaseCurrents+0x13c>)
 800b8d8:	f7f4 ffe0 	bl	800089c <__aeabi_ddiv>
 800b8dc:	4602      	mov	r2, r0
 800b8de:	460b      	mov	r3, r1
 800b8e0:	4614      	mov	r4, r2
 800b8e2:	461d      	mov	r5, r3
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f7f4 fe55 	bl	8000598 <__aeabi_f2d>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	4620      	mov	r0, r4
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	f7f4 fcef 	bl	80002d8 <__aeabi_dsub>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	4610      	mov	r0, r2
 800b900:	4619      	mov	r1, r3
 800b902:	f7f5 f999 	bl	8000c38 <__aeabi_d2f>
 800b906:	4602      	mov	r2, r0
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->Ib = 0 - motor->Ia - motor->Ic;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800b912:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800b950 <getPhaseCurrents+0x140>
 800b916:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800b920:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
}
 800b92a:	bf00      	nop
 800b92c:	3710      	adds	r7, #16
 800b92e:	46bd      	mov	sp, r7
 800b930:	bdb0      	pop	{r4, r5, r7, pc}
 800b932:	bf00      	nop
 800b934:	f3af 8000 	nop.w
 800b938:	00000000 	.word	0x00000000
 800b93c:	40affe00 	.word	0x40affe00
 800b940:	40000000 	.word	0x40000000
 800b944:	3f847ae1 	.word	0x3f847ae1
 800b948:	40533333 	.word	0x40533333
 800b94c:	40240000 	.word	0x40240000
 800b950:	00000000 	.word	0x00000000

0800b954 <getABCurrents>:
// Ibeta = 1/sqrt(3) * Ia + 1/sqrt(3) * 2Ib
/*============================================================================*/
//   calculating Alpha Beta currents from phase currents
//   - function calculating Clarke transform of the phase currents
void getABCurrents(BldcMotor *motor)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
    motor->Ialpha = motor->Ia;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->Ibeta = _1_SQRT3 * motor->Ia + _2_SQRT3 * motor->Ib;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800b96a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800b998 <getABCurrents+0x44>
 800b96e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800b978:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800b99c <getABCurrents+0x48>
 800b97c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b980:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
}
 800b98a:	bf00      	nop
 800b98c:	370c      	adds	r7, #12
 800b98e:	46bd      	mov	sp, r7
 800b990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b994:	4770      	bx	lr
 800b996:	bf00      	nop
 800b998:	3f13cd3a 	.word	0x3f13cd3a
 800b99c:	3f93cd3a 	.word	0x3f93cd3a

0800b9a0 <getDQCurrents>:
/*============================================================================*/
// function used with the foc algorihtm
//   calculating D and Q currents from Alpha Beta currents and electrical angle
//   - function calculating Clarke transform of the phase currents
void getDQCurrents(BldcMotor *motor)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b084      	sub	sp, #16
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
    float ct;
    float st;
    _sincos(motor->angle_el, &st, &ct);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800b9ae:	f107 020c 	add.w	r2, r7, #12
 800b9b2:	f107 0308 	add.w	r3, r7, #8
 800b9b6:	4611      	mov	r1, r2
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	eeb0 0a67 	vmov.f32	s0, s15
 800b9be:	f000 f9df 	bl	800bd80 <_sincos>
    motor->Id = motor->Ialpha * ct + motor->Ibeta * st;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800b9c8:	edd7 7a03 	vldr	s15, [r7, #12]
 800b9cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 800b9d6:	edd7 7a02 	vldr	s15, [r7, #8]
 800b9da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b9de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    motor->Iq = motor->Ibeta * ct - motor->Ialpha * st;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 800b9ee:	edd7 7a03 	vldr	s15, [r7, #12]
 800b9f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 800b9fc:	edd7 7a02 	vldr	s15, [r7, #8]
 800ba00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba04:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 800ba0e:	bf00      	nop
 800ba10:	3710      	adds	r7, #16
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}

0800ba16 <encoderInit>:

#include "encoder.h"
#include "math_utils.h"
#include "focLib.h"
void encoderInit(MagEncoder *encoder, float _Ts, float (*_getRawAngle)(void), Direction _direction)
{
 800ba16:	b480      	push	{r7}
 800ba18:	b085      	sub	sp, #20
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	60f8      	str	r0, [r7, #12]
 800ba1e:	ed87 0a02 	vstr	s0, [r7, #8]
 800ba22:	6079      	str	r1, [r7, #4]
 800ba24:	4613      	mov	r3, r2
 800ba26:	70fb      	strb	r3, [r7, #3]
    encoder->angle_prev = 0;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f04f 0200 	mov.w	r2, #0
 800ba2e:	601a      	str	r2, [r3, #0]
    encoder->vel_angle_prev = 0;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f04f 0200 	mov.w	r2, #0
 800ba36:	605a      	str	r2, [r3, #4]
    encoder->full_rotations = 0;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	609a      	str	r2, [r3, #8]
    encoder->vel_full_rotations = 0;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2200      	movs	r2, #0
 800ba42:	60da      	str	r2, [r3, #12]
    encoder->shaftAngle = 0;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f04f 0200 	mov.w	r2, #0
 800ba4a:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = 0;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f04f 0200 	mov.w	r2, #0
 800ba52:	615a      	str	r2, [r3, #20]
    encoder->velocity = 0;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	f04f 0200 	mov.w	r2, #0
 800ba5a:	619a      	str	r2, [r3, #24]
    encoder->Ts = _Ts;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	68ba      	ldr	r2, [r7, #8]
 800ba60:	61da      	str	r2, [r3, #28]
    encoder->getRawAngle = _getRawAngle;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	687a      	ldr	r2, [r7, #4]
 800ba66:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder->direction = _direction;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	78fa      	ldrb	r2, [r7, #3]
 800ba6c:	f883 2020 	strb.w	r2, [r3, #32]
}
 800ba70:	bf00      	nop
 800ba72:	3714      	adds	r7, #20
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <encoderUpdate>:

void encoderUpdate(MagEncoder *encoder)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
    float val = encoder->getRawAngle() * encoder->direction;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba88:	4798      	blx	r3
 800ba8a:	eeb0 7a40 	vmov.f32	s14, s0
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f993 3020 	ldrsb.w	r3, [r3, #32]
 800ba94:	ee07 3a90 	vmov	s15, r3
 800ba98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800baa0:	edc7 7a03 	vstr	s15, [r7, #12]

    float d_angle = val - encoder->angle_prev;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	edd3 7a00 	vldr	s15, [r3]
 800baaa:	ed97 7a03 	vldr	s14, [r7, #12]
 800baae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bab2:	edc7 7a02 	vstr	s15, [r7, #8]
    // 
    if (fabsf(d_angle) > (0.8f * _2PI))
 800bab6:	edd7 7a02 	vldr	s15, [r7, #8]
 800baba:	eef0 7ae7 	vabs.f32	s15, s15
 800babe:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800bb78 <encoderUpdate+0xfc>
 800bac2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baca:	dd0f      	ble.n	800baec <encoderUpdate+0x70>
        encoder->full_rotations += (d_angle > 0) ? -1 : 1;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	689b      	ldr	r3, [r3, #8]
 800bad0:	edd7 7a02 	vldr	s15, [r7, #8]
 800bad4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800badc:	dd02      	ble.n	800bae4 <encoderUpdate+0x68>
 800bade:	f04f 32ff 	mov.w	r2, #4294967295
 800bae2:	e000      	b.n	800bae6 <encoderUpdate+0x6a>
 800bae4:	2201      	movs	r2, #1
 800bae6:	441a      	add	r2, r3
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	609a      	str	r2, [r3, #8]

    // angle
    encoder->angle_prev = val;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	68fa      	ldr	r2, [r7, #12]
 800baf0:	601a      	str	r2, [r3, #0]
    encoder->shaftAngle = val;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	68fa      	ldr	r2, [r7, #12]
 800baf6:	611a      	str	r2, [r3, #16]
    encoder->fullAngle = (float)encoder->full_rotations * _2PI + encoder->angle_prev;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	689b      	ldr	r3, [r3, #8]
 800bafc:	ee07 3a90 	vmov	s15, r3
 800bb00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb04:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800bb7c <encoderUpdate+0x100>
 800bb08:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	edd3 7a00 	vldr	s15, [r3]
 800bb12:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	edc3 7a05 	vstr	s15, [r3, #20]

    // 
    val = ((float)(encoder->full_rotations - encoder->vel_full_rotations) * _2PI + (encoder->angle_prev - encoder->vel_angle_prev)) / encoder->Ts;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	689a      	ldr	r2, [r3, #8]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	68db      	ldr	r3, [r3, #12]
 800bb24:	1ad3      	subs	r3, r2, r3
 800bb26:	ee07 3a90 	vmov	s15, r3
 800bb2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bb2e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800bb7c <encoderUpdate+0x100>
 800bb32:	ee27 7a87 	vmul.f32	s14, s15, s14
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	edd3 6a00 	vldr	s13, [r3]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	edd3 7a01 	vldr	s15, [r3, #4]
 800bb42:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800bb46:	ee77 6a27 	vadd.f32	s13, s14, s15
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	ed93 7a07 	vldr	s14, [r3, #28]
 800bb50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bb54:	edc7 7a03 	vstr	s15, [r7, #12]
    // 
    encoder->vel_angle_prev = encoder->angle_prev;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681a      	ldr	r2, [r3, #0]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	605a      	str	r2, [r3, #4]
    encoder->vel_full_rotations = encoder->full_rotations;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	689a      	ldr	r2, [r3, #8]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	60da      	str	r2, [r3, #12]
    encoder->velocity = val;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	68fa      	ldr	r2, [r7, #12]
 800bb6c:	619a      	str	r2, [r3, #24]
}
 800bb6e:	bf00      	nop
 800bb70:	3710      	adds	r7, #16
 800bb72:	46bd      	mov	sp, r7
 800bb74:	bd80      	pop	{r7, pc}
 800bb76:	bf00      	nop
 800bb78:	40a0d97c 	.word	0x40a0d97c
 800bb7c:	40c90fdb 	.word	0x40c90fdb

0800bb80 <lpfInit>:
#include "lowpass_filter.h"

void lpfInit(LowPassFilter *filter, const float _Tf, const float _dt)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b085      	sub	sp, #20
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	ed87 0a02 	vstr	s0, [r7, #8]
 800bb8c:	edc7 0a01 	vstr	s1, [r7, #4]
    filter->Tf = _Tf;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	68ba      	ldr	r2, [r7, #8]
 800bb94:	601a      	str	r2, [r3, #0]
    filter->dt = _dt;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	687a      	ldr	r2, [r7, #4]
 800bb9a:	605a      	str	r2, [r3, #4]
    filter->y_prev = 0;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	f04f 0200 	mov.w	r2, #0
 800bba2:	609a      	str	r2, [r3, #8]
}
 800bba4:	bf00      	nop
 800bba6:	3714      	adds	r7, #20
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr

0800bbb0 <lpfOperator>:

float lpfOperator(LowPassFilter *filter, float x)
{
 800bbb0:	b480      	push	{r7}
 800bbb2:	b085      	sub	sp, #20
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
 800bbb8:	ed87 0a00 	vstr	s0, [r7]

    float alpha = filter->Tf / (filter->Tf + filter->dt);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	edd3 6a00 	vldr	s13, [r3]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	ed93 7a00 	vldr	s14, [r3]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	edd3 7a01 	vldr	s15, [r3, #4]
 800bbce:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bbd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bbd6:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = alpha * filter->y_prev + (1.0f - alpha) * x;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	ed93 7a02 	vldr	s14, [r3, #8]
 800bbe0:	edd7 7a03 	vldr	s15, [r7, #12]
 800bbe4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bbe8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bbec:	edd7 7a03 	vldr	s15, [r7, #12]
 800bbf0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800bbf4:	edd7 7a00 	vldr	s15, [r7]
 800bbf8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bbfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bc00:	edc7 7a02 	vstr	s15, [r7, #8]
    filter->y_prev = y;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	68ba      	ldr	r2, [r7, #8]
 800bc08:	609a      	str	r2, [r3, #8]

    return y;
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	ee07 3a90 	vmov	s15, r3
}
 800bc10:	eeb0 0a67 	vmov.f32	s0, s15
 800bc14:	3714      	adds	r7, #20
 800bc16:	46bd      	mov	sp, r7
 800bc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1c:	4770      	bx	lr
	...

0800bc20 <_sin>:
#include "focLib.h"
// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f7f4 fcb4 	bl	8000598 <__aeabi_f2d>
 800bc30:	a339      	add	r3, pc, #228	@ (adr r3, 800bd18 <_sin+0xf8>)
 800bc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc36:	f7f4 fd07 	bl	8000648 <__aeabi_dmul>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	460b      	mov	r3, r1
 800bc3e:	4610      	mov	r0, r2
 800bc40:	4619      	mov	r1, r3
 800bc42:	f7f4 ffd9 	bl	8000bf8 <__aeabi_d2uiz>
 800bc46:	4603      	mov	r3, r0
 800bc48:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	b2db      	uxtb	r3, r3
 800bc4e:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	0a1b      	lsrs	r3, r3, #8
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2b3f      	cmp	r3, #63	@ 0x3f
 800bc5c:	d80b      	bhi.n	800bc76 <_sin+0x56>
  {
    t1 = sine_array[i];
 800bc5e:	4a2c      	ldr	r2, [pc, #176]	@ (800bd10 <_sin+0xf0>)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc66:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	3301      	adds	r3, #1
 800bc6c:	4a28      	ldr	r2, [pc, #160]	@ (800bd10 <_sin+0xf0>)
 800bc6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc72:	613b      	str	r3, [r7, #16]
 800bc74:	e033      	b.n	800bcde <_sin+0xbe>
  }
  else if (i < 128)
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	2b7f      	cmp	r3, #127	@ 0x7f
 800bc7a:	d80e      	bhi.n	800bc9a <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800bc82:	4a23      	ldr	r2, [pc, #140]	@ (800bd10 <_sin+0xf0>)
 800bc84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc88:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800bc90:	4a1f      	ldr	r2, [pc, #124]	@ (800bd10 <_sin+0xf0>)
 800bc92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc96:	613b      	str	r3, [r7, #16]
 800bc98:	e021      	b.n	800bcde <_sin+0xbe>
  }
  else if (i < 192)
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2bbf      	cmp	r3, #191	@ 0xbf
 800bc9e:	d80e      	bhi.n	800bcbe <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	3b80      	subs	r3, #128	@ 0x80
 800bca4:	4a1a      	ldr	r2, [pc, #104]	@ (800bd10 <_sin+0xf0>)
 800bca6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcaa:	425b      	negs	r3, r3
 800bcac:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	3b7f      	subs	r3, #127	@ 0x7f
 800bcb2:	4a17      	ldr	r2, [pc, #92]	@ (800bd10 <_sin+0xf0>)
 800bcb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcb8:	425b      	negs	r3, r3
 800bcba:	613b      	str	r3, [r7, #16]
 800bcbc:	e00f      	b.n	800bcde <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800bcc4:	4a12      	ldr	r2, [pc, #72]	@ (800bd10 <_sin+0xf0>)
 800bcc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcca:	425b      	negs	r3, r3
 800bccc:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800bcd4:	4a0e      	ldr	r2, [pc, #56]	@ (800bd10 <_sin+0xf0>)
 800bcd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcda:	425b      	negs	r3, r3
 800bcdc:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	697b      	ldr	r3, [r7, #20]
 800bce2:	1ad3      	subs	r3, r2, r3
 800bce4:	68ba      	ldr	r2, [r7, #8]
 800bce6:	fb02 f303 	mul.w	r3, r2, r3
 800bcea:	121a      	asrs	r2, r3, #8
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	4413      	add	r3, r2
 800bcf0:	ee07 3a90 	vmov	s15, r3
 800bcf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bcf8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800bd14 <_sin+0xf4>
 800bcfc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800bd00:	eeb0 0a67 	vmov.f32	s0, s15
 800bd04:	3718      	adds	r7, #24
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	f3af 8000 	nop.w
 800bd10:	2000000c 	.word	0x2000000c
 800bd14:	38000000 	.word	0x38000000
 800bd18:	6446f9b4 	.word	0x6446f9b4
 800bd1c:	40c45f30 	.word	0x40c45f30

0800bd20 <_cos>:
// ~55us (float array)
// ~56us (int array)
// precision +-0.005
// it has to receive an angle in between 0 and 2PI
__attribute__((weak)) float _cos(float a)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b084      	sub	sp, #16
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 800bd2a:	edd7 7a01 	vldr	s15, [r7, #4]
 800bd2e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800bd78 <_cos+0x58>
 800bd32:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bd36:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin = a_sin > _2PI ? a_sin - _2PI : a_sin;
 800bd3a:	edd7 7a03 	vldr	s15, [r7, #12]
 800bd3e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800bd7c <_cos+0x5c>
 800bd42:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd4a:	dd06      	ble.n	800bd5a <_cos+0x3a>
 800bd4c:	edd7 7a03 	vldr	s15, [r7, #12]
 800bd50:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800bd7c <_cos+0x5c>
 800bd54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd58:	e001      	b.n	800bd5e <_cos+0x3e>
 800bd5a:	edd7 7a03 	vldr	s15, [r7, #12]
 800bd5e:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 800bd62:	ed97 0a03 	vldr	s0, [r7, #12]
 800bd66:	f7ff ff5b 	bl	800bc20 <_sin>
 800bd6a:	eef0 7a40 	vmov.f32	s15, s0
}
 800bd6e:	eeb0 0a67 	vmov.f32	s0, s15
 800bd72:	3710      	adds	r7, #16
 800bd74:	46bd      	mov	sp, r7
 800bd76:	bd80      	pop	{r7, pc}
 800bd78:	3fc90fdb 	.word	0x3fc90fdb
 800bd7c:	40c90fdb 	.word	0x40c90fdb

0800bd80 <_sincos>:

__attribute__((weak)) void _sincos(float a, float *s, float *c)
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b084      	sub	sp, #16
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	ed87 0a03 	vstr	s0, [r7, #12]
 800bd8a:	60b8      	str	r0, [r7, #8]
 800bd8c:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 800bd8e:	ed97 0a03 	vldr	s0, [r7, #12]
 800bd92:	f7ff ff45 	bl	800bc20 <_sin>
 800bd96:	eef0 7a40 	vmov.f32	s15, s0
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 800bda0:	ed97 0a03 	vldr	s0, [r7, #12]
 800bda4:	f7ff ffbc 	bl	800bd20 <_cos>
 800bda8:	eef0 7a40 	vmov.f32	s15, s0
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	edc3 7a00 	vstr	s15, [r3]
}
 800bdb2:	bf00      	nop
 800bdb4:	3710      	adds	r7, #16
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
 800bdba:	0000      	movs	r0, r0
 800bdbc:	0000      	movs	r0, r0
	...

0800bdc0 <_normalizeAngle>:
  return r;
}

// normalizing radian angle to [0,2PI]
__attribute__((weak)) float _normalizeAngle(float angle)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b084      	sub	sp, #16
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	ed87 0a01 	vstr	s0, [r7, #4]
  float a = fmod(angle, _2PI);
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f7f4 fbe4 	bl	8000598 <__aeabi_f2d>
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 800be20 <_normalizeAngle+0x60>
 800bdd8:	ec43 2b10 	vmov	d0, r2, r3
 800bddc:	f007 fbe4 	bl	80135a8 <fmod>
 800bde0:	ec53 2b10 	vmov	r2, r3, d0
 800bde4:	4610      	mov	r0, r2
 800bde6:	4619      	mov	r1, r3
 800bde8:	f7f4 ff26 	bl	8000c38 <__aeabi_d2f>
 800bdec:	4603      	mov	r3, r0
 800bdee:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + _2PI);
 800bdf0:	edd7 7a03 	vldr	s15, [r7, #12]
 800bdf4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bdf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdfc:	db02      	blt.n	800be04 <_normalizeAngle+0x44>
 800bdfe:	edd7 7a03 	vldr	s15, [r7, #12]
 800be02:	e005      	b.n	800be10 <_normalizeAngle+0x50>
 800be04:	edd7 7a03 	vldr	s15, [r7, #12]
 800be08:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800be28 <_normalizeAngle+0x68>
 800be0c:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800be10:	eeb0 0a67 	vmov.f32	s0, s15
 800be14:	3710      	adds	r7, #16
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}
 800be1a:	bf00      	nop
 800be1c:	f3af 8000 	nop.w
 800be20:	60000000 	.word	0x60000000
 800be24:	401921fb 	.word	0x401921fb
 800be28:	40c90fdb 	.word	0x40c90fdb

0800be2c <_electricalAngle>:

// Electrical angle calculation
float _electricalAngle(float shaft_angle, int pole_pairs)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	ed87 0a01 	vstr	s0, [r7, #4]
 800be36:	6038      	str	r0, [r7, #0]
  return (shaft_angle * pole_pairs);
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	ee07 3a90 	vmov	s15, r3
 800be3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800be42:	edd7 7a01 	vldr	s15, [r7, #4]
 800be46:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800be4a:	eeb0 0a67 	vmov.f32	s0, s15
 800be4e:	370c      	adds	r7, #12
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr

0800be58 <pidInit>:
#include "pid.h"
#include "math_utils.h"

void pidInit(PidController *pidController, float _P, float _I, float _D, float _ramp, float _limit, float _Ts)
{
 800be58:	b480      	push	{r7}
 800be5a:	b089      	sub	sp, #36	@ 0x24
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	61f8      	str	r0, [r7, #28]
 800be60:	ed87 0a06 	vstr	s0, [r7, #24]
 800be64:	edc7 0a05 	vstr	s1, [r7, #20]
 800be68:	ed87 1a04 	vstr	s2, [r7, #16]
 800be6c:	edc7 1a03 	vstr	s3, [r7, #12]
 800be70:	ed87 2a02 	vstr	s4, [r7, #8]
 800be74:	edc7 2a01 	vstr	s5, [r7, #4]
    pidController->P = _P;
 800be78:	69fb      	ldr	r3, [r7, #28]
 800be7a:	69ba      	ldr	r2, [r7, #24]
 800be7c:	601a      	str	r2, [r3, #0]
    pidController->I = _I;
 800be7e:	69fb      	ldr	r3, [r7, #28]
 800be80:	697a      	ldr	r2, [r7, #20]
 800be82:	605a      	str	r2, [r3, #4]
    pidController->D = _D;
 800be84:	69fb      	ldr	r3, [r7, #28]
 800be86:	693a      	ldr	r2, [r7, #16]
 800be88:	609a      	str	r2, [r3, #8]
    pidController->output_ramp = _ramp;
 800be8a:	69fb      	ldr	r3, [r7, #28]
 800be8c:	68fa      	ldr	r2, [r7, #12]
 800be8e:	60da      	str	r2, [r3, #12]
    pidController->limit = _limit;
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	68ba      	ldr	r2, [r7, #8]
 800be94:	611a      	str	r2, [r3, #16]
    pidController->Ts = _Ts;
 800be96:	69fb      	ldr	r3, [r7, #28]
 800be98:	687a      	ldr	r2, [r7, #4]
 800be9a:	621a      	str	r2, [r3, #32]
    pidController->error_prev = 0;
 800be9c:	69fb      	ldr	r3, [r7, #28]
 800be9e:	f04f 0200 	mov.w	r2, #0
 800bea2:	615a      	str	r2, [r3, #20]
    pidController->output_prev = 0;
 800bea4:	69fb      	ldr	r3, [r7, #28]
 800bea6:	f04f 0200 	mov.w	r2, #0
 800beaa:	619a      	str	r2, [r3, #24]
    pidController->integral_prev = 0;
 800beac:	69fb      	ldr	r3, [r7, #28]
 800beae:	f04f 0200 	mov.w	r2, #0
 800beb2:	61da      	str	r2, [r3, #28]
}
 800beb4:	bf00      	nop
 800beb6:	3724      	adds	r7, #36	@ 0x24
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr

0800bec0 <pidOperator>:

// PID controller function
float pidOperator(PidController *pidController, float error)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b08b      	sub	sp, #44	@ 0x2c
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	ed87 0a00 	vstr	s0, [r7]
    // u(s) = (P + I/s + Ds)e(s)
    // Discrete implementations
    // proportional part
    // u_p  = P *e(k)
    float proportional = pidController->P * error;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	edd3 7a00 	vldr	s15, [r3]
 800bed2:	ed97 7a00 	vldr	s14, [r7]
 800bed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800beda:	edc7 7a08 	vstr	s15, [r7, #32]
    // Tustin transform of the integral part
    // u_ik = u_ik_1  + I*Ts/2*(ek + ek_1)
    float a = 0.5f * (error + pidController->error_prev);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	ed93 7a05 	vldr	s14, [r3, #20]
 800bee4:	edd7 7a00 	vldr	s15, [r7]
 800bee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800beec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800bef0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bef4:	edc7 7a07 	vstr	s15, [r7, #28]
    float b = pidController->I * pidController->Ts;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	ed93 7a01 	vldr	s14, [r3, #4]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	edd3 7a08 	vldr	s15, [r3, #32]
 800bf04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf08:	edc7 7a06 	vstr	s15, [r7, #24]
    float integral = pidController->integral_prev + pidController->I * pidController->Ts * 0.5f * (error + pidController->error_prev);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	ed93 7a07 	vldr	s14, [r3, #28]
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	edd3 6a01 	vldr	s13, [r3, #4]
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	edd3 7a08 	vldr	s15, [r3, #32]
 800bf1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf22:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800bf26:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	ed93 6a05 	vldr	s12, [r3, #20]
 800bf30:	edd7 7a00 	vldr	s15, [r7]
 800bf34:	ee76 7a27 	vadd.f32	s15, s12, s15
 800bf38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf40:	edc7 7a05 	vstr	s15, [r7, #20]
    // antiwindup - limit the output
    integral = _constrain(integral, -pidController->limit, pidController->limit);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	edd3 7a04 	vldr	s15, [r3, #16]
 800bf4a:	eef1 7a67 	vneg.f32	s15, s15
 800bf4e:	ed97 7a05 	vldr	s14, [r7, #20]
 800bf52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bf56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf5a:	d505      	bpl.n	800bf68 <pidOperator+0xa8>
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	edd3 7a04 	vldr	s15, [r3, #16]
 800bf62:	eef1 7a67 	vneg.f32	s15, s15
 800bf66:	e00f      	b.n	800bf88 <pidOperator+0xc8>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	edd3 7a04 	vldr	s15, [r3, #16]
 800bf6e:	ed97 7a05 	vldr	s14, [r7, #20]
 800bf72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bf76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf7a:	dd03      	ble.n	800bf84 <pidOperator+0xc4>
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	edd3 7a04 	vldr	s15, [r3, #16]
 800bf82:	e001      	b.n	800bf88 <pidOperator+0xc8>
 800bf84:	edd7 7a05 	vldr	s15, [r7, #20]
 800bf88:	edc7 7a05 	vstr	s15, [r7, #20]
    // Discrete derivation
    // u_dk = D(ek - ek_1)/Ts
    float derivative = pidController->D * (error - pidController->error_prev) / pidController->Ts;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	ed93 7a02 	vldr	s14, [r3, #8]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	edd3 7a05 	vldr	s15, [r3, #20]
 800bf98:	edd7 6a00 	vldr	s13, [r7]
 800bf9c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800bfa0:	ee67 6a27 	vmul.f32	s13, s14, s15
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	ed93 7a08 	vldr	s14, [r3, #32]
 800bfaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bfae:	edc7 7a04 	vstr	s15, [r7, #16]

    // sum all the components
    float output = proportional + integral + derivative;
 800bfb2:	ed97 7a08 	vldr	s14, [r7, #32]
 800bfb6:	edd7 7a05 	vldr	s15, [r7, #20]
 800bfba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bfbe:	ed97 7a04 	vldr	s14, [r7, #16]
 800bfc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bfc6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    // antiwindup - limit the output variable
    output = _constrain(output, -pidController->limit, pidController->limit);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	edd3 7a04 	vldr	s15, [r3, #16]
 800bfd0:	eef1 7a67 	vneg.f32	s15, s15
 800bfd4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800bfd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bfdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfe0:	d505      	bpl.n	800bfee <pidOperator+0x12e>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	edd3 7a04 	vldr	s15, [r3, #16]
 800bfe8:	eef1 7a67 	vneg.f32	s15, s15
 800bfec:	e00f      	b.n	800c00e <pidOperator+0x14e>
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	edd3 7a04 	vldr	s15, [r3, #16]
 800bff4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800bff8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c000:	dd03      	ble.n	800c00a <pidOperator+0x14a>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	edd3 7a04 	vldr	s15, [r3, #16]
 800c008:	e001      	b.n	800c00e <pidOperator+0x14e>
 800c00a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c00e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // if output ramp defined
    if (pidController->output_ramp > 0)
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	edd3 7a03 	vldr	s15, [r3, #12]
 800c018:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c020:	dd42      	ble.n	800c0a8 <pidOperator+0x1e8>
    {
        // limit the acceleration by ramping the output
        float output_rate = (output - pidController->output_prev) / pidController->Ts;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	edd3 7a06 	vldr	s15, [r3, #24]
 800c028:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800c02c:	ee77 6a67 	vsub.f32	s13, s14, s15
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	ed93 7a08 	vldr	s14, [r3, #32]
 800c036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c03a:	edc7 7a03 	vstr	s15, [r7, #12]
        if (output_rate > pidController->output_ramp)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	edd3 7a03 	vldr	s15, [r3, #12]
 800c044:	ed97 7a03 	vldr	s14, [r7, #12]
 800c048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c04c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c050:	dd0f      	ble.n	800c072 <pidOperator+0x1b2>
            output = pidController->output_prev + pidController->output_ramp * pidController->Ts;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	ed93 7a06 	vldr	s14, [r3, #24]
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	edd3 6a03 	vldr	s13, [r3, #12]
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	edd3 7a08 	vldr	s15, [r3, #32]
 800c064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c06c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800c070:	e01a      	b.n	800c0a8 <pidOperator+0x1e8>
        else if (output_rate < -pidController->output_ramp)
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	edd3 7a03 	vldr	s15, [r3, #12]
 800c078:	eef1 7a67 	vneg.f32	s15, s15
 800c07c:	ed97 7a03 	vldr	s14, [r7, #12]
 800c080:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c088:	d50e      	bpl.n	800c0a8 <pidOperator+0x1e8>
            output = pidController->output_prev - pidController->output_ramp * pidController->Ts;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	ed93 7a06 	vldr	s14, [r3, #24]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	edd3 6a03 	vldr	s13, [r3, #12]
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	edd3 7a08 	vldr	s15, [r3, #32]
 800c09c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c0a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    }
    // saving for the next pass
    pidController->integral_prev = integral;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	697a      	ldr	r2, [r7, #20]
 800c0ac:	61da      	str	r2, [r3, #28]
    pidController->output_prev = output;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0b2:	619a      	str	r2, [r3, #24]
    pidController->error_prev = error;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	683a      	ldr	r2, [r7, #0]
 800c0b8:	615a      	str	r2, [r3, #20]
    return output;
 800c0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0bc:	ee07 3a90 	vmov	s15, r3
}
 800c0c0:	eeb0 0a67 	vmov.f32	s0, s15
 800c0c4:	372c      	adds	r7, #44	@ 0x2c
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0cc:	4770      	bx	lr

0800c0ce <reset>:

void reset(PidController *pidController)
{
 800c0ce:	b480      	push	{r7}
 800c0d0:	b083      	sub	sp, #12
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
    pidController->integral_prev = 0.0f;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	f04f 0200 	mov.w	r2, #0
 800c0dc:	61da      	str	r2, [r3, #28]
    pidController->output_prev = 0.0f;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f04f 0200 	mov.w	r2, #0
 800c0e4:	619a      	str	r2, [r3, #24]
    pidController->error_prev = 0.0f;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	f04f 0200 	mov.w	r2, #0
 800c0ec:	615a      	str	r2, [r3, #20]
}
 800c0ee:	bf00      	nop
 800c0f0:	370c      	adds	r7, #12
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f8:	4770      	bx	lr
	...

0800c0fc <setTorque>:
    motor->updatePwm(HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Tc);
}
#elif 1

void setTorque(BldcMotor *motor, float Uq, float Ud, float angle_el)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b08e      	sub	sp, #56	@ 0x38
 800c100:	af00      	add	r7, sp, #0
 800c102:	60f8      	str	r0, [r7, #12]
 800c104:	ed87 0a02 	vstr	s0, [r7, #8]
 800c108:	edc7 0a01 	vstr	s1, [r7, #4]
 800c10c:	ed87 1a00 	vstr	s2, [r7]
    float Ualpha, Ubeta;
    float Ua, Ub, Uc;

    // Sinusoidal PWM modulation
    // Inverse Park + Clarke transformation
    _sincos(angle_el, &_sa, &_ca);
 800c110:	f107 0214 	add.w	r2, r7, #20
 800c114:	f107 0310 	add.w	r3, r7, #16
 800c118:	4611      	mov	r1, r2
 800c11a:	4618      	mov	r0, r3
 800c11c:	ed97 0a00 	vldr	s0, [r7]
 800c120:	f7ff fe2e 	bl	800bd80 <_sincos>

    // Inverse park transform
    Ualpha = _ca * Ud - _sa * Uq; // -sin(angle) * Uq;
 800c124:	ed97 7a05 	vldr	s14, [r7, #20]
 800c128:	edd7 7a01 	vldr	s15, [r7, #4]
 800c12c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c130:	edd7 6a04 	vldr	s13, [r7, #16]
 800c134:	edd7 7a02 	vldr	s15, [r7, #8]
 800c138:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c13c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c140:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    Ubeta = _sa * Ud + _ca * Uq;  //  cos(angle) * Uq;
 800c144:	ed97 7a04 	vldr	s14, [r7, #16]
 800c148:	edd7 7a01 	vldr	s15, [r7, #4]
 800c14c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c150:	edd7 6a05 	vldr	s13, [r7, #20]
 800c154:	edd7 7a02 	vldr	s15, [r7, #8]
 800c158:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c15c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c160:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Clarke transform
    Ua = Ualpha;
 800c164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c166:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Ub = -0.5f * Ualpha + _SQRT3_2 * Ubeta;
 800c168:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800c16c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800c170:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c174:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800c178:	eddf 6a95 	vldr	s13, [pc, #596]	@ 800c3d0 <setTorque+0x2d4>
 800c17c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c180:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c184:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc = -0.5f * Ualpha - _SQRT3_2 * Ubeta;
 800c188:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800c18c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800c190:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c194:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800c198:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 800c3d0 <setTorque+0x2d4>
 800c19c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c1a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c1a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    center = U_DC / 2;
 800c1a8:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 800c1ac:	623b      	str	r3, [r7, #32]

    // discussed here: https://community.simplefoc.com/t/embedded-world-2023-stm32-cordic-co-processor/3107/165?u=candas1
    // a bit more info here: https://microchipdeveloper.com/mct5001:which-zsm-is-best
    // Midpoint Clamp
    float Umin = min(Ua, min(Ub, Uc));
 800c1ae:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c1b2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c1b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c1ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1be:	d502      	bpl.n	800c1c6 <setTorque+0xca>
 800c1c0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800c1c4:	e001      	b.n	800c1ca <setTorque+0xce>
 800c1c6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c1ca:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800c1ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c1d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1d6:	dd01      	ble.n	800c1dc <setTorque+0xe0>
 800c1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1da:	e00b      	b.n	800c1f4 <setTorque+0xf8>
 800c1dc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c1e0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c1e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c1e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1ec:	d501      	bpl.n	800c1f2 <setTorque+0xf6>
 800c1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1f0:	e000      	b.n	800c1f4 <setTorque+0xf8>
 800c1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f4:	61fb      	str	r3, [r7, #28]
    float Umax = max(Ua, max(Ub, Uc));
 800c1f6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c1fa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c1fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c206:	dd02      	ble.n	800c20e <setTorque+0x112>
 800c208:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800c20c:	e001      	b.n	800c212 <setTorque+0x116>
 800c20e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c212:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800c216:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c21a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c21e:	d501      	bpl.n	800c224 <setTorque+0x128>
 800c220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c222:	e00b      	b.n	800c23c <setTorque+0x140>
 800c224:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c228:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800c22c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c234:	dd01      	ble.n	800c23a <setTorque+0x13e>
 800c236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c238:	e000      	b.n	800c23c <setTorque+0x140>
 800c23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c23c:	61bb      	str	r3, [r7, #24]
    center -= (Umax + Umin) / 2;
 800c23e:	ed97 7a06 	vldr	s14, [r7, #24]
 800c242:	edd7 7a07 	vldr	s15, [r7, #28]
 800c246:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c24a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c24e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c252:	ed97 7a08 	vldr	s14, [r7, #32]
 800c256:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c25a:	edc7 7a08 	vstr	s15, [r7, #32]

    Ua += center;
 800c25e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800c262:	edd7 7a08 	vldr	s15, [r7, #32]
 800c266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c26a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    Ub += center;
 800c26e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c272:	edd7 7a08 	vldr	s15, [r7, #32]
 800c276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c27a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    Uc += center;
 800c27e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800c282:	edd7 7a08 	vldr	s15, [r7, #32]
 800c286:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c28a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    motor->Ta = _constrain(Ua / U_DC, 0.0f, 1.0f);
 800c28e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800c292:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c296:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c29a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c29e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2a2:	d502      	bpl.n	800c2aa <setTorque+0x1ae>
 800c2a4:	eddf 7a4b 	vldr	s15, [pc, #300]	@ 800c3d4 <setTorque+0x2d8>
 800c2a8:	e015      	b.n	800c2d6 <setTorque+0x1da>
 800c2aa:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800c2ae:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c2b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c2b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c2be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2c2:	dd02      	ble.n	800c2ca <setTorque+0x1ce>
 800c2c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c2c8:	e005      	b.n	800c2d6 <setTorque+0x1da>
 800c2ca:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800c2ce:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c2d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	edc3 7a4a 	vstr	s15, [r3, #296]	@ 0x128
    motor->Tb = _constrain(Ub / U_DC, 0.0f, 1.0f);
 800c2dc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c2e0:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c2e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c2e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c2ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2f0:	d502      	bpl.n	800c2f8 <setTorque+0x1fc>
 800c2f2:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800c3d4 <setTorque+0x2d8>
 800c2f6:	e015      	b.n	800c324 <setTorque+0x228>
 800c2f8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c2fc:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c300:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c304:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c308:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c30c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c310:	dd02      	ble.n	800c318 <setTorque+0x21c>
 800c312:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c316:	e005      	b.n	800c324 <setTorque+0x228>
 800c318:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800c31c:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c320:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	edc3 7a4b 	vstr	s15, [r3, #300]	@ 0x12c
    motor->Tc = _constrain(Uc / U_DC, 0.0f, 1.0f);
 800c32a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800c32e:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c332:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c336:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c33a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c33e:	d502      	bpl.n	800c346 <setTorque+0x24a>
 800c340:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800c3d4 <setTorque+0x2d8>
 800c344:	e015      	b.n	800c372 <setTorque+0x276>
 800c346:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800c34a:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c34e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c352:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c35a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c35e:	dd02      	ble.n	800c366 <setTorque+0x26a>
 800c360:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c364:	e005      	b.n	800c372 <setTorque+0x276>
 800c366:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800c36a:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 800c36e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	edc3 7a4c 	vstr	s15, [r3, #304]	@ 0x130

    motor->updatePwm(HALP_PWM_PERIOD * motor->Tb, HALP_PWM_PERIOD * motor->Ta, HALP_PWM_PERIOD * motor->Tc);
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800c37e:	68fa      	ldr	r2, [r7, #12]
 800c380:	edd2 7a4b 	vldr	s15, [r2, #300]	@ 0x12c
 800c384:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800c3d8 <setTorque+0x2dc>
 800c388:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c38c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c390:	ee17 2a90 	vmov	r2, s15
 800c394:	b290      	uxth	r0, r2
 800c396:	68fa      	ldr	r2, [r7, #12]
 800c398:	edd2 7a4a 	vldr	s15, [r2, #296]	@ 0x128
 800c39c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c3d8 <setTorque+0x2dc>
 800c3a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c3a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c3a8:	ee17 2a90 	vmov	r2, s15
 800c3ac:	b291      	uxth	r1, r2
 800c3ae:	68fa      	ldr	r2, [r7, #12]
 800c3b0:	edd2 7a4c 	vldr	s15, [r2, #304]	@ 0x130
 800c3b4:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800c3d8 <setTorque+0x2dc>
 800c3b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c3bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c3c0:	ee17 2a90 	vmov	r2, s15
 800c3c4:	b292      	uxth	r2, r2
 800c3c6:	4798      	blx	r3
    // set the voltages in driver
    // driver->setPwm(Ua, Ub, Uc);
}
 800c3c8:	bf00      	nop
 800c3ca:	3738      	adds	r7, #56	@ 0x38
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bd80      	pop	{r7, pc}
 800c3d0:	3f5db3d7 	.word	0x3f5db3d7
 800c3d4:	00000000 	.word	0x00000000
 800c3d8:	45fa0000 	.word	0x45fa0000

0800c3dc <motorInit>:
static void working(void);

// should be called before interruption enabled

static void motorInit()
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b08c      	sub	sp, #48	@ 0x30
 800c3e0:	af00      	add	r7, sp, #0
#if 1
    motor1.pole_pairs = 7;
 800c3e2:	4bc6      	ldr	r3, [pc, #792]	@ (800c6fc <motorInit+0x320>)
 800c3e4:	2207      	movs	r2, #7
 800c3e6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    motor1.updatePwm = updatePwm1;
 800c3ea:	4bc4      	ldr	r3, [pc, #784]	@ (800c6fc <motorInit+0x320>)
 800c3ec:	4ac4      	ldr	r2, [pc, #784]	@ (800c700 <motorInit+0x324>)
 800c3ee:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    motor1.startPwm = startPwm1;
 800c3f2:	4bc2      	ldr	r3, [pc, #776]	@ (800c6fc <motorInit+0x320>)
 800c3f4:	4ac3      	ldr	r2, [pc, #780]	@ (800c704 <motorInit+0x328>)
 800c3f6:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor1.stopPwm = stopPwm1;
 800c3fa:	4bc0      	ldr	r3, [pc, #768]	@ (800c6fc <motorInit+0x320>)
 800c3fc:	4ac2      	ldr	r2, [pc, #776]	@ (800c708 <motorInit+0x32c>)
 800c3fe:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    motor1.zeroElectricAngleOffSet = 0;
 800c402:	4bbe      	ldr	r3, [pc, #760]	@ (800c6fc <motorInit+0x320>)
 800c404:	f04f 0200 	mov.w	r2, #0
 800c408:	635a      	str	r2, [r3, #52]	@ 0x34
    motor1.Ts = 100 * 1e-6f;
 800c40a:	4bbc      	ldr	r3, [pc, #752]	@ (800c6fc <motorInit+0x320>)
 800c40c:	4abf      	ldr	r2, [pc, #764]	@ (800c70c <motorInit+0x330>)
 800c40e:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor1.torqueType = VOLTAGE;
 800c410:	4bba      	ldr	r3, [pc, #744]	@ (800c6fc <motorInit+0x320>)
 800c412:	2200      	movs	r2, #0
 800c414:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

    motor1.controlType = TORQUE;
 800c418:	4bb8      	ldr	r3, [pc, #736]	@ (800c6fc <motorInit+0x320>)
 800c41a:	2200      	movs	r2, #0
 800c41c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

    motor1.state = MOTOR_CALIBRATE;
 800c420:	4bb6      	ldr	r3, [pc, #728]	@ (800c6fc <motorInit+0x320>)
 800c422:	2200      	movs	r2, #0
 800c424:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    encoderInit(&motor1.magEncoder, motor1.Ts, _1_MT6701_GetRawAngle, UNKNOWN);
 800c428:	4bb4      	ldr	r3, [pc, #720]	@ (800c6fc <motorInit+0x320>)
 800c42a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c42e:	2201      	movs	r2, #1
 800c430:	49b7      	ldr	r1, [pc, #732]	@ (800c710 <motorInit+0x334>)
 800c432:	eeb0 0a67 	vmov.f32	s0, s15
 800c436:	48b1      	ldr	r0, [pc, #708]	@ (800c6fc <motorInit+0x320>)
 800c438:	f7ff faed 	bl	800ba16 <encoderInit>

    if (motor1.controlType == TORQUE && motor1.torqueType == CURRENT)
 800c43c:	4baf      	ldr	r3, [pc, #700]	@ (800c6fc <motorInit+0x320>)
 800c43e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800c442:	2b00      	cmp	r3, #0
 800c444:	d11b      	bne.n	800c47e <motorInit+0xa2>
 800c446:	4bad      	ldr	r3, [pc, #692]	@ (800c6fc <motorInit+0x320>)
 800c448:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d116      	bne.n	800c47e <motorInit+0xa2>
    {
        float kp, ki;
        kp = 500.0f;
 800c450:	4bb0      	ldr	r3, [pc, #704]	@ (800c714 <motorInit+0x338>)
 800c452:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ki = 50.0f;
 800c454:	4bb0      	ldr	r3, [pc, #704]	@ (800c718 <motorInit+0x33c>)
 800c456:	62bb      	str	r3, [r7, #40]	@ 0x28
        pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800c458:	4ba8      	ldr	r3, [pc, #672]	@ (800c6fc <motorInit+0x320>)
 800c45a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c45e:	eef0 2a67 	vmov.f32	s5, s15
 800c462:	ed9f 2aae 	vldr	s4, [pc, #696]	@ 800c71c <motorInit+0x340>
 800c466:	eddf 1aae 	vldr	s3, [pc, #696]	@ 800c720 <motorInit+0x344>
 800c46a:	ed9f 1aad 	vldr	s2, [pc, #692]	@ 800c720 <motorInit+0x344>
 800c46e:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 800c472:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800c476:	48ab      	ldr	r0, [pc, #684]	@ (800c724 <motorInit+0x348>)
 800c478:	f7ff fcee 	bl	800be58 <pidInit>
    {
 800c47c:	e0c0      	b.n	800c600 <motorInit+0x224>
        // pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
    }
    else if (motor1.controlType == VELOCITY)
 800c47e:	4b9f      	ldr	r3, [pc, #636]	@ (800c6fc <motorInit+0x320>)
 800c480:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800c484:	2b02      	cmp	r3, #2
 800c486:	d152      	bne.n	800c52e <motorInit+0x152>
    {
        if (motor1.torqueType == CURRENT)
 800c488:	4b9c      	ldr	r3, [pc, #624]	@ (800c6fc <motorInit+0x320>)
 800c48a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c48e:	2b01      	cmp	r3, #1
 800c490:	d13a      	bne.n	800c508 <motorInit+0x12c>
        {
            pidInit(&motor1.velocityPID, 0.02, 0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800c492:	4b9a      	ldr	r3, [pc, #616]	@ (800c6fc <motorInit+0x320>)
 800c494:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c498:	eef0 2a67 	vmov.f32	s5, s15
 800c49c:	ed9f 2aa2 	vldr	s4, [pc, #648]	@ 800c728 <motorInit+0x34c>
 800c4a0:	eddf 1a9f 	vldr	s3, [pc, #636]	@ 800c720 <motorInit+0x344>
 800c4a4:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 800c720 <motorInit+0x344>
 800c4a8:	eddf 0aa0 	vldr	s1, [pc, #640]	@ 800c72c <motorInit+0x350>
 800c4ac:	ed9f 0aa0 	vldr	s0, [pc, #640]	@ 800c730 <motorInit+0x354>
 800c4b0:	48a0      	ldr	r0, [pc, #640]	@ (800c734 <motorInit+0x358>)
 800c4b2:	f7ff fcd1 	bl	800be58 <pidInit>

            float kp, ki;
            kp = 500.0f;
 800c4b6:	4b97      	ldr	r3, [pc, #604]	@ (800c714 <motorInit+0x338>)
 800c4b8:	61fb      	str	r3, [r7, #28]
            ki = 50.0f;
 800c4ba:	4b97      	ldr	r3, [pc, #604]	@ (800c718 <motorInit+0x33c>)
 800c4bc:	61bb      	str	r3, [r7, #24]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800c4be:	4b8f      	ldr	r3, [pc, #572]	@ (800c6fc <motorInit+0x320>)
 800c4c0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c4c4:	eef0 2a67 	vmov.f32	s5, s15
 800c4c8:	ed9f 2a94 	vldr	s4, [pc, #592]	@ 800c71c <motorInit+0x340>
 800c4cc:	eddf 1a94 	vldr	s3, [pc, #592]	@ 800c720 <motorInit+0x344>
 800c4d0:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 800c720 <motorInit+0x344>
 800c4d4:	edd7 0a06 	vldr	s1, [r7, #24]
 800c4d8:	ed97 0a07 	vldr	s0, [r7, #28]
 800c4dc:	4891      	ldr	r0, [pc, #580]	@ (800c724 <motorInit+0x348>)
 800c4de:	f7ff fcbb 	bl	800be58 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800c4e2:	4b86      	ldr	r3, [pc, #536]	@ (800c6fc <motorInit+0x320>)
 800c4e4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c4e8:	eef0 2a67 	vmov.f32	s5, s15
 800c4ec:	ed9f 2a8b 	vldr	s4, [pc, #556]	@ 800c71c <motorInit+0x340>
 800c4f0:	eddf 1a8b 	vldr	s3, [pc, #556]	@ 800c720 <motorInit+0x344>
 800c4f4:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 800c720 <motorInit+0x344>
 800c4f8:	edd7 0a06 	vldr	s1, [r7, #24]
 800c4fc:	ed97 0a07 	vldr	s0, [r7, #28]
 800c500:	488d      	ldr	r0, [pc, #564]	@ (800c738 <motorInit+0x35c>)
 800c502:	f7ff fca9 	bl	800be58 <pidInit>
 800c506:	e07b      	b.n	800c600 <motorInit+0x224>
        }
        else
        {
            pidInit(&motor1.velocityPID, 0.15, 0.05, 0, 0, UqMAX, motor1.Ts);
 800c508:	4b7c      	ldr	r3, [pc, #496]	@ (800c6fc <motorInit+0x320>)
 800c50a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c50e:	eef0 2a67 	vmov.f32	s5, s15
 800c512:	ed9f 2a82 	vldr	s4, [pc, #520]	@ 800c71c <motorInit+0x340>
 800c516:	eddf 1a82 	vldr	s3, [pc, #520]	@ 800c720 <motorInit+0x344>
 800c51a:	ed9f 1a81 	vldr	s2, [pc, #516]	@ 800c720 <motorInit+0x344>
 800c51e:	eddf 0a87 	vldr	s1, [pc, #540]	@ 800c73c <motorInit+0x360>
 800c522:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 800c740 <motorInit+0x364>
 800c526:	4883      	ldr	r0, [pc, #524]	@ (800c734 <motorInit+0x358>)
 800c528:	f7ff fc96 	bl	800be58 <pidInit>
 800c52c:	e068      	b.n	800c600 <motorInit+0x224>
        }
    }
    else if (motor1.controlType == ANGLE)
 800c52e:	4b73      	ldr	r3, [pc, #460]	@ (800c6fc <motorInit+0x320>)
 800c530:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800c534:	2b03      	cmp	r3, #3
 800c536:	d163      	bne.n	800c600 <motorInit+0x224>
    {
        if (motor1.torqueType == CURRENT)
 800c538:	4b70      	ldr	r3, [pc, #448]	@ (800c6fc <motorInit+0x320>)
 800c53a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c53e:	2b01      	cmp	r3, #1
 800c540:	d14c      	bne.n	800c5dc <motorInit+0x200>
        {
            pidInit(&motor1.anglePID, 2, 0, 0, 0, MAX_VELOCITY, motor1.Ts);
 800c542:	4b6e      	ldr	r3, [pc, #440]	@ (800c6fc <motorInit+0x320>)
 800c544:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c548:	eef0 2a67 	vmov.f32	s5, s15
 800c54c:	ed9f 2a7d 	vldr	s4, [pc, #500]	@ 800c744 <motorInit+0x368>
 800c550:	eddf 1a73 	vldr	s3, [pc, #460]	@ 800c720 <motorInit+0x344>
 800c554:	ed9f 1a72 	vldr	s2, [pc, #456]	@ 800c720 <motorInit+0x344>
 800c558:	eddf 0a71 	vldr	s1, [pc, #452]	@ 800c720 <motorInit+0x344>
 800c55c:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800c560:	4879      	ldr	r0, [pc, #484]	@ (800c748 <motorInit+0x36c>)
 800c562:	f7ff fc79 	bl	800be58 <pidInit>

            pidInit(&motor1.velocityPID, -0.02, -0.01, 0, 0, CURRENT_MAX, motor1.Ts);
 800c566:	4b65      	ldr	r3, [pc, #404]	@ (800c6fc <motorInit+0x320>)
 800c568:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c56c:	eef0 2a67 	vmov.f32	s5, s15
 800c570:	ed9f 2a6d 	vldr	s4, [pc, #436]	@ 800c728 <motorInit+0x34c>
 800c574:	eddf 1a6a 	vldr	s3, [pc, #424]	@ 800c720 <motorInit+0x344>
 800c578:	ed9f 1a69 	vldr	s2, [pc, #420]	@ 800c720 <motorInit+0x344>
 800c57c:	eddf 0a73 	vldr	s1, [pc, #460]	@ 800c74c <motorInit+0x370>
 800c580:	ed9f 0a73 	vldr	s0, [pc, #460]	@ 800c750 <motorInit+0x374>
 800c584:	486b      	ldr	r0, [pc, #428]	@ (800c734 <motorInit+0x358>)
 800c586:	f7ff fc67 	bl	800be58 <pidInit>

            // pidInit(&motor1.anglePID, -0.001, -0.0001, 0, 0, CURRENT_MAX / 2, motor1.Ts);

            float kp, ki;
            kp = -200;
 800c58a:	4b72      	ldr	r3, [pc, #456]	@ (800c754 <motorInit+0x378>)
 800c58c:	627b      	str	r3, [r7, #36]	@ 0x24
            ki = -20;
 800c58e:	4b72      	ldr	r3, [pc, #456]	@ (800c758 <motorInit+0x37c>)
 800c590:	623b      	str	r3, [r7, #32]
            pidInit(&motor1.pidId, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800c592:	4b5a      	ldr	r3, [pc, #360]	@ (800c6fc <motorInit+0x320>)
 800c594:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c598:	eef0 2a67 	vmov.f32	s5, s15
 800c59c:	ed9f 2a5f 	vldr	s4, [pc, #380]	@ 800c71c <motorInit+0x340>
 800c5a0:	eddf 1a5f 	vldr	s3, [pc, #380]	@ 800c720 <motorInit+0x344>
 800c5a4:	ed9f 1a5e 	vldr	s2, [pc, #376]	@ 800c720 <motorInit+0x344>
 800c5a8:	edd7 0a08 	vldr	s1, [r7, #32]
 800c5ac:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800c5b0:	485c      	ldr	r0, [pc, #368]	@ (800c724 <motorInit+0x348>)
 800c5b2:	f7ff fc51 	bl	800be58 <pidInit>
            pidInit(&motor1.pidIq, kp, ki, 0, 0, UqMAX, motor1.Ts);
 800c5b6:	4b51      	ldr	r3, [pc, #324]	@ (800c6fc <motorInit+0x320>)
 800c5b8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c5bc:	eef0 2a67 	vmov.f32	s5, s15
 800c5c0:	ed9f 2a56 	vldr	s4, [pc, #344]	@ 800c71c <motorInit+0x340>
 800c5c4:	eddf 1a56 	vldr	s3, [pc, #344]	@ 800c720 <motorInit+0x344>
 800c5c8:	ed9f 1a55 	vldr	s2, [pc, #340]	@ 800c720 <motorInit+0x344>
 800c5cc:	edd7 0a08 	vldr	s1, [r7, #32]
 800c5d0:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800c5d4:	4858      	ldr	r0, [pc, #352]	@ (800c738 <motorInit+0x35c>)
 800c5d6:	f7ff fc3f 	bl	800be58 <pidInit>
 800c5da:	e011      	b.n	800c600 <motorInit+0x224>
        }
        else
        {
            pidInit(&motor1.anglePID, 0.3, 0.001, 0, 0, UqMAX / 2, motor1.Ts);
 800c5dc:	4b47      	ldr	r3, [pc, #284]	@ (800c6fc <motorInit+0x320>)
 800c5de:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c5e2:	eef0 2a67 	vmov.f32	s5, s15
 800c5e6:	ed9f 2a5d 	vldr	s4, [pc, #372]	@ 800c75c <motorInit+0x380>
 800c5ea:	eddf 1a4d 	vldr	s3, [pc, #308]	@ 800c720 <motorInit+0x344>
 800c5ee:	ed9f 1a4c 	vldr	s2, [pc, #304]	@ 800c720 <motorInit+0x344>
 800c5f2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 800c760 <motorInit+0x384>
 800c5f6:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 800c764 <motorInit+0x388>
 800c5fa:	4853      	ldr	r0, [pc, #332]	@ (800c748 <motorInit+0x36c>)
 800c5fc:	f7ff fc2c 	bl	800be58 <pidInit>
        }
    }

    lpfInit(&motor1.IqFilter, 0.05, motor1.Ts);
 800c600:	4b3e      	ldr	r3, [pc, #248]	@ (800c6fc <motorInit+0x320>)
 800c602:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c606:	eef0 0a67 	vmov.f32	s1, s15
 800c60a:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 800c73c <motorInit+0x360>
 800c60e:	4856      	ldr	r0, [pc, #344]	@ (800c768 <motorInit+0x38c>)
 800c610:	f7ff fab6 	bl	800bb80 <lpfInit>
    lpfInit(&motor1.IdFilter, 0.05, motor1.Ts);
 800c614:	4b39      	ldr	r3, [pc, #228]	@ (800c6fc <motorInit+0x320>)
 800c616:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c61a:	eef0 0a67 	vmov.f32	s1, s15
 800c61e:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 800c73c <motorInit+0x360>
 800c622:	4852      	ldr	r0, [pc, #328]	@ (800c76c <motorInit+0x390>)
 800c624:	f7ff faac 	bl	800bb80 <lpfInit>
    lpfInit(&motor1.velocityFilter, 0.01, motor1.Ts);
 800c628:	4b34      	ldr	r3, [pc, #208]	@ (800c6fc <motorInit+0x320>)
 800c62a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c62e:	eef0 0a67 	vmov.f32	s1, s15
 800c632:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 800c72c <motorInit+0x350>
 800c636:	484e      	ldr	r0, [pc, #312]	@ (800c770 <motorInit+0x394>)
 800c638:	f7ff faa2 	bl	800bb80 <lpfInit>

#endif
    motor2.pole_pairs = 7;
 800c63c:	4b4d      	ldr	r3, [pc, #308]	@ (800c774 <motorInit+0x398>)
 800c63e:	2207      	movs	r2, #7
 800c640:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    motor2.updatePwm = updatePwm2;
 800c644:	4b4b      	ldr	r3, [pc, #300]	@ (800c774 <motorInit+0x398>)
 800c646:	4a4c      	ldr	r2, [pc, #304]	@ (800c778 <motorInit+0x39c>)
 800c648:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    motor2.startPwm = startPwm2;
 800c64c:	4b49      	ldr	r3, [pc, #292]	@ (800c774 <motorInit+0x398>)
 800c64e:	4a4b      	ldr	r2, [pc, #300]	@ (800c77c <motorInit+0x3a0>)
 800c650:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor2.stopPwm = stopPwm2;
 800c654:	4b47      	ldr	r3, [pc, #284]	@ (800c774 <motorInit+0x398>)
 800c656:	4a4a      	ldr	r2, [pc, #296]	@ (800c780 <motorInit+0x3a4>)
 800c658:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    motor2.zeroElectricAngleOffSet = 0;
 800c65c:	4b45      	ldr	r3, [pc, #276]	@ (800c774 <motorInit+0x398>)
 800c65e:	f04f 0200 	mov.w	r2, #0
 800c662:	635a      	str	r2, [r3, #52]	@ 0x34
    motor2.Ts = 100 * 1e-6f;
 800c664:	4b43      	ldr	r3, [pc, #268]	@ (800c774 <motorInit+0x398>)
 800c666:	4a29      	ldr	r2, [pc, #164]	@ (800c70c <motorInit+0x330>)
 800c668:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor2.torqueType = VOLTAGE;
 800c66a:	4b42      	ldr	r3, [pc, #264]	@ (800c774 <motorInit+0x398>)
 800c66c:	2200      	movs	r2, #0
 800c66e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    motor2.controlType = TORQUE;
 800c672:	4b40      	ldr	r3, [pc, #256]	@ (800c774 <motorInit+0x398>)
 800c674:	2200      	movs	r2, #0
 800c676:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

    motor2.state = MOTOR_CALIBRATE;
 800c67a:	4b3e      	ldr	r3, [pc, #248]	@ (800c774 <motorInit+0x398>)
 800c67c:	2200      	movs	r2, #0
 800c67e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    encoderInit(&motor2.magEncoder, motor2.Ts, _2_MT6701_GetRawAngle, UNKNOWN);
 800c682:	4b3c      	ldr	r3, [pc, #240]	@ (800c774 <motorInit+0x398>)
 800c684:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c688:	2201      	movs	r2, #1
 800c68a:	493e      	ldr	r1, [pc, #248]	@ (800c784 <motorInit+0x3a8>)
 800c68c:	eeb0 0a67 	vmov.f32	s0, s15
 800c690:	4838      	ldr	r0, [pc, #224]	@ (800c774 <motorInit+0x398>)
 800c692:	f7ff f9c0 	bl	800ba16 <encoderInit>
    if (motor2.controlType == TORQUE && motor2.torqueType == CURRENT)
 800c696:	4b37      	ldr	r3, [pc, #220]	@ (800c774 <motorInit+0x398>)
 800c698:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d177      	bne.n	800c790 <motorInit+0x3b4>
 800c6a0:	4b34      	ldr	r3, [pc, #208]	@ (800c774 <motorInit+0x398>)
 800c6a2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c6a6:	2b01      	cmp	r3, #1
 800c6a8:	d172      	bne.n	800c790 <motorInit+0x3b4>
    {
        float kp, ki;
        kp = -200;
 800c6aa:	4b2a      	ldr	r3, [pc, #168]	@ (800c754 <motorInit+0x378>)
 800c6ac:	617b      	str	r3, [r7, #20]
        ki = -20;
 800c6ae:	4b2a      	ldr	r3, [pc, #168]	@ (800c758 <motorInit+0x37c>)
 800c6b0:	613b      	str	r3, [r7, #16]
        pidInit(&motor2.pidId, kp, ki, 0, 0, UqMAX, motor2.Ts);
 800c6b2:	4b30      	ldr	r3, [pc, #192]	@ (800c774 <motorInit+0x398>)
 800c6b4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c6b8:	eef0 2a67 	vmov.f32	s5, s15
 800c6bc:	ed9f 2a17 	vldr	s4, [pc, #92]	@ 800c71c <motorInit+0x340>
 800c6c0:	eddf 1a17 	vldr	s3, [pc, #92]	@ 800c720 <motorInit+0x344>
 800c6c4:	ed9f 1a16 	vldr	s2, [pc, #88]	@ 800c720 <motorInit+0x344>
 800c6c8:	edd7 0a04 	vldr	s1, [r7, #16]
 800c6cc:	ed97 0a05 	vldr	s0, [r7, #20]
 800c6d0:	482d      	ldr	r0, [pc, #180]	@ (800c788 <motorInit+0x3ac>)
 800c6d2:	f7ff fbc1 	bl	800be58 <pidInit>
        pidInit(&motor2.pidIq, kp, ki, 0, 0, UqMAX, motor2.Ts);
 800c6d6:	4b27      	ldr	r3, [pc, #156]	@ (800c774 <motorInit+0x398>)
 800c6d8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c6dc:	eef0 2a67 	vmov.f32	s5, s15
 800c6e0:	ed9f 2a0e 	vldr	s4, [pc, #56]	@ 800c71c <motorInit+0x340>
 800c6e4:	eddf 1a0e 	vldr	s3, [pc, #56]	@ 800c720 <motorInit+0x344>
 800c6e8:	ed9f 1a0d 	vldr	s2, [pc, #52]	@ 800c720 <motorInit+0x344>
 800c6ec:	edd7 0a04 	vldr	s1, [r7, #16]
 800c6f0:	ed97 0a05 	vldr	s0, [r7, #20]
 800c6f4:	4825      	ldr	r0, [pc, #148]	@ (800c78c <motorInit+0x3b0>)
 800c6f6:	f7ff fbaf 	bl	800be58 <pidInit>
    {
 800c6fa:	e10a      	b.n	800c912 <motorInit+0x536>
 800c6fc:	200007ec 	.word	0x200007ec
 800c700:	0800e9b5 	.word	0x0800e9b5
 800c704:	0800e96d 	.word	0x0800e96d
 800c708:	0800e991 	.word	0x0800e991
 800c70c:	38d1b717 	.word	0x38d1b717
 800c710:	0800e861 	.word	0x0800e861
 800c714:	43fa0000 	.word	0x43fa0000
 800c718:	42480000 	.word	0x42480000
 800c71c:	4093cd3a 	.word	0x4093cd3a
 800c720:	00000000 	.word	0x00000000
 800c724:	20000850 	.word	0x20000850
 800c728:	3e4ccccd 	.word	0x3e4ccccd
 800c72c:	3c23d70a 	.word	0x3c23d70a
 800c730:	3ca3d70a 	.word	0x3ca3d70a
 800c734:	20000898 	.word	0x20000898
 800c738:	20000874 	.word	0x20000874
 800c73c:	3d4ccccd 	.word	0x3d4ccccd
 800c740:	3e19999a 	.word	0x3e19999a
 800c744:	43c80000 	.word	0x43c80000
 800c748:	200008bc 	.word	0x200008bc
 800c74c:	bc23d70a 	.word	0xbc23d70a
 800c750:	bca3d70a 	.word	0xbca3d70a
 800c754:	c3480000 	.word	0xc3480000
 800c758:	c1a00000 	.word	0xc1a00000
 800c75c:	4013cd3a 	.word	0x4013cd3a
 800c760:	3a83126f 	.word	0x3a83126f
 800c764:	3e99999a 	.word	0x3e99999a
 800c768:	200008e0 	.word	0x200008e0
 800c76c:	200008ec 	.word	0x200008ec
 800c770:	200008f8 	.word	0x200008f8
 800c774:	2000092c 	.word	0x2000092c
 800c778:	0800ea31 	.word	0x0800ea31
 800c77c:	0800e9e9 	.word	0x0800e9e9
 800c780:	0800ea0d 	.word	0x0800ea0d
 800c784:	0800e931 	.word	0x0800e931
 800c788:	20000990 	.word	0x20000990
 800c78c:	200009b4 	.word	0x200009b4
    }
    else if (motor2.controlType == VELOCITY)
 800c790:	4b71      	ldr	r3, [pc, #452]	@ (800c958 <motorInit+0x57c>)
 800c792:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800c796:	2b02      	cmp	r3, #2
 800c798:	d152      	bne.n	800c840 <motorInit+0x464>
    {
        if (motor2.torqueType == CURRENT)
 800c79a:	4b6f      	ldr	r3, [pc, #444]	@ (800c958 <motorInit+0x57c>)
 800c79c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	d13a      	bne.n	800c81a <motorInit+0x43e>
        {
            pidInit(&motor2.velocityPID, 0.02, 0.01, 0, 0, CURRENT_MAX, motor2.Ts);
 800c7a4:	4b6c      	ldr	r3, [pc, #432]	@ (800c958 <motorInit+0x57c>)
 800c7a6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c7aa:	eef0 2a67 	vmov.f32	s5, s15
 800c7ae:	ed9f 2a6b 	vldr	s4, [pc, #428]	@ 800c95c <motorInit+0x580>
 800c7b2:	eddf 1a6b 	vldr	s3, [pc, #428]	@ 800c960 <motorInit+0x584>
 800c7b6:	ed9f 1a6a 	vldr	s2, [pc, #424]	@ 800c960 <motorInit+0x584>
 800c7ba:	eddf 0a6a 	vldr	s1, [pc, #424]	@ 800c964 <motorInit+0x588>
 800c7be:	ed9f 0a6a 	vldr	s0, [pc, #424]	@ 800c968 <motorInit+0x58c>
 800c7c2:	486a      	ldr	r0, [pc, #424]	@ (800c96c <motorInit+0x590>)
 800c7c4:	f7ff fb48 	bl	800be58 <pidInit>

            float kp, ki;
            kp = 500.0f;
 800c7c8:	4b69      	ldr	r3, [pc, #420]	@ (800c970 <motorInit+0x594>)
 800c7ca:	607b      	str	r3, [r7, #4]
            ki = 50.0f;
 800c7cc:	4b69      	ldr	r3, [pc, #420]	@ (800c974 <motorInit+0x598>)
 800c7ce:	603b      	str	r3, [r7, #0]
            pidInit(&motor2.pidId, kp, ki, 0, 0, UqMAX, motor2.Ts);
 800c7d0:	4b61      	ldr	r3, [pc, #388]	@ (800c958 <motorInit+0x57c>)
 800c7d2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c7d6:	eef0 2a67 	vmov.f32	s5, s15
 800c7da:	ed9f 2a67 	vldr	s4, [pc, #412]	@ 800c978 <motorInit+0x59c>
 800c7de:	eddf 1a60 	vldr	s3, [pc, #384]	@ 800c960 <motorInit+0x584>
 800c7e2:	ed9f 1a5f 	vldr	s2, [pc, #380]	@ 800c960 <motorInit+0x584>
 800c7e6:	edd7 0a00 	vldr	s1, [r7]
 800c7ea:	ed97 0a01 	vldr	s0, [r7, #4]
 800c7ee:	4863      	ldr	r0, [pc, #396]	@ (800c97c <motorInit+0x5a0>)
 800c7f0:	f7ff fb32 	bl	800be58 <pidInit>
            pidInit(&motor2.pidIq, kp, ki, 0, 0, UqMAX, motor2.Ts);
 800c7f4:	4b58      	ldr	r3, [pc, #352]	@ (800c958 <motorInit+0x57c>)
 800c7f6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c7fa:	eef0 2a67 	vmov.f32	s5, s15
 800c7fe:	ed9f 2a5e 	vldr	s4, [pc, #376]	@ 800c978 <motorInit+0x59c>
 800c802:	eddf 1a57 	vldr	s3, [pc, #348]	@ 800c960 <motorInit+0x584>
 800c806:	ed9f 1a56 	vldr	s2, [pc, #344]	@ 800c960 <motorInit+0x584>
 800c80a:	edd7 0a00 	vldr	s1, [r7]
 800c80e:	ed97 0a01 	vldr	s0, [r7, #4]
 800c812:	485b      	ldr	r0, [pc, #364]	@ (800c980 <motorInit+0x5a4>)
 800c814:	f7ff fb20 	bl	800be58 <pidInit>
 800c818:	e07b      	b.n	800c912 <motorInit+0x536>
        }
        else
        {
            pidInit(&motor2.velocityPID, 0.15, 0.05, 0, 0, UqMAX, motor2.Ts);
 800c81a:	4b4f      	ldr	r3, [pc, #316]	@ (800c958 <motorInit+0x57c>)
 800c81c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c820:	eef0 2a67 	vmov.f32	s5, s15
 800c824:	ed9f 2a54 	vldr	s4, [pc, #336]	@ 800c978 <motorInit+0x59c>
 800c828:	eddf 1a4d 	vldr	s3, [pc, #308]	@ 800c960 <motorInit+0x584>
 800c82c:	ed9f 1a4c 	vldr	s2, [pc, #304]	@ 800c960 <motorInit+0x584>
 800c830:	eddf 0a54 	vldr	s1, [pc, #336]	@ 800c984 <motorInit+0x5a8>
 800c834:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 800c988 <motorInit+0x5ac>
 800c838:	484c      	ldr	r0, [pc, #304]	@ (800c96c <motorInit+0x590>)
 800c83a:	f7ff fb0d 	bl	800be58 <pidInit>
 800c83e:	e068      	b.n	800c912 <motorInit+0x536>
        }
    }
    else if (motor2.controlType == ANGLE)
 800c840:	4b45      	ldr	r3, [pc, #276]	@ (800c958 <motorInit+0x57c>)
 800c842:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800c846:	2b03      	cmp	r3, #3
 800c848:	d163      	bne.n	800c912 <motorInit+0x536>
    {
        if (motor2.torqueType == CURRENT)
 800c84a:	4b43      	ldr	r3, [pc, #268]	@ (800c958 <motorInit+0x57c>)
 800c84c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c850:	2b01      	cmp	r3, #1
 800c852:	d14c      	bne.n	800c8ee <motorInit+0x512>
        {
            pidInit(&motor2.anglePID, 2, 0, 0, 0, MAX_VELOCITY, motor2.Ts);
 800c854:	4b40      	ldr	r3, [pc, #256]	@ (800c958 <motorInit+0x57c>)
 800c856:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c85a:	eef0 2a67 	vmov.f32	s5, s15
 800c85e:	ed9f 2a4b 	vldr	s4, [pc, #300]	@ 800c98c <motorInit+0x5b0>
 800c862:	eddf 1a3f 	vldr	s3, [pc, #252]	@ 800c960 <motorInit+0x584>
 800c866:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 800c960 <motorInit+0x584>
 800c86a:	eddf 0a3d 	vldr	s1, [pc, #244]	@ 800c960 <motorInit+0x584>
 800c86e:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800c872:	4847      	ldr	r0, [pc, #284]	@ (800c990 <motorInit+0x5b4>)
 800c874:	f7ff faf0 	bl	800be58 <pidInit>

            pidInit(&motor2.velocityPID, -0.02, -0.01, 0, 0, CURRENT_MAX, motor2.Ts);
 800c878:	4b37      	ldr	r3, [pc, #220]	@ (800c958 <motorInit+0x57c>)
 800c87a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c87e:	eef0 2a67 	vmov.f32	s5, s15
 800c882:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 800c95c <motorInit+0x580>
 800c886:	eddf 1a36 	vldr	s3, [pc, #216]	@ 800c960 <motorInit+0x584>
 800c88a:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 800c960 <motorInit+0x584>
 800c88e:	eddf 0a41 	vldr	s1, [pc, #260]	@ 800c994 <motorInit+0x5b8>
 800c892:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 800c998 <motorInit+0x5bc>
 800c896:	4835      	ldr	r0, [pc, #212]	@ (800c96c <motorInit+0x590>)
 800c898:	f7ff fade 	bl	800be58 <pidInit>

            // pidInit(&motor1.anglePID, -0.001, -0.0001, 0, 0, CURRENT_MAX / 2, motor1.Ts);

            float kp, ki;
            kp = -200;
 800c89c:	4b3f      	ldr	r3, [pc, #252]	@ (800c99c <motorInit+0x5c0>)
 800c89e:	60fb      	str	r3, [r7, #12]
            ki = -20;
 800c8a0:	4b3f      	ldr	r3, [pc, #252]	@ (800c9a0 <motorInit+0x5c4>)
 800c8a2:	60bb      	str	r3, [r7, #8]
            pidInit(&motor2.pidId, kp, ki, 0, 0, UqMAX, motor2.Ts);
 800c8a4:	4b2c      	ldr	r3, [pc, #176]	@ (800c958 <motorInit+0x57c>)
 800c8a6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c8aa:	eef0 2a67 	vmov.f32	s5, s15
 800c8ae:	ed9f 2a32 	vldr	s4, [pc, #200]	@ 800c978 <motorInit+0x59c>
 800c8b2:	eddf 1a2b 	vldr	s3, [pc, #172]	@ 800c960 <motorInit+0x584>
 800c8b6:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 800c960 <motorInit+0x584>
 800c8ba:	edd7 0a02 	vldr	s1, [r7, #8]
 800c8be:	ed97 0a03 	vldr	s0, [r7, #12]
 800c8c2:	482e      	ldr	r0, [pc, #184]	@ (800c97c <motorInit+0x5a0>)
 800c8c4:	f7ff fac8 	bl	800be58 <pidInit>
            pidInit(&motor2.pidIq, kp, ki, 0, 0, UqMAX, motor2.Ts);
 800c8c8:	4b23      	ldr	r3, [pc, #140]	@ (800c958 <motorInit+0x57c>)
 800c8ca:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c8ce:	eef0 2a67 	vmov.f32	s5, s15
 800c8d2:	ed9f 2a29 	vldr	s4, [pc, #164]	@ 800c978 <motorInit+0x59c>
 800c8d6:	eddf 1a22 	vldr	s3, [pc, #136]	@ 800c960 <motorInit+0x584>
 800c8da:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 800c960 <motorInit+0x584>
 800c8de:	edd7 0a02 	vldr	s1, [r7, #8]
 800c8e2:	ed97 0a03 	vldr	s0, [r7, #12]
 800c8e6:	4826      	ldr	r0, [pc, #152]	@ (800c980 <motorInit+0x5a4>)
 800c8e8:	f7ff fab6 	bl	800be58 <pidInit>
 800c8ec:	e011      	b.n	800c912 <motorInit+0x536>
        }
        else
        {
            pidInit(&motor2.anglePID, 0.3, 0.001, 0, 0, UqMAX / 2, motor2.Ts);
 800c8ee:	4b1a      	ldr	r3, [pc, #104]	@ (800c958 <motorInit+0x57c>)
 800c8f0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c8f4:	eef0 2a67 	vmov.f32	s5, s15
 800c8f8:	ed9f 2a2a 	vldr	s4, [pc, #168]	@ 800c9a4 <motorInit+0x5c8>
 800c8fc:	eddf 1a18 	vldr	s3, [pc, #96]	@ 800c960 <motorInit+0x584>
 800c900:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 800c960 <motorInit+0x584>
 800c904:	eddf 0a28 	vldr	s1, [pc, #160]	@ 800c9a8 <motorInit+0x5cc>
 800c908:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 800c9ac <motorInit+0x5d0>
 800c90c:	4820      	ldr	r0, [pc, #128]	@ (800c990 <motorInit+0x5b4>)
 800c90e:	f7ff faa3 	bl	800be58 <pidInit>
        }
    }

    lpfInit(&motor2.IqFilter, 0.05, motor1.Ts);
 800c912:	4b27      	ldr	r3, [pc, #156]	@ (800c9b0 <motorInit+0x5d4>)
 800c914:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c918:	eef0 0a67 	vmov.f32	s1, s15
 800c91c:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 800c984 <motorInit+0x5a8>
 800c920:	4824      	ldr	r0, [pc, #144]	@ (800c9b4 <motorInit+0x5d8>)
 800c922:	f7ff f92d 	bl	800bb80 <lpfInit>
    lpfInit(&motor2.IdFilter, 0.05, motor1.Ts);
 800c926:	4b22      	ldr	r3, [pc, #136]	@ (800c9b0 <motorInit+0x5d4>)
 800c928:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c92c:	eef0 0a67 	vmov.f32	s1, s15
 800c930:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 800c984 <motorInit+0x5a8>
 800c934:	4820      	ldr	r0, [pc, #128]	@ (800c9b8 <motorInit+0x5dc>)
 800c936:	f7ff f923 	bl	800bb80 <lpfInit>
    lpfInit(&motor2.velocityFilter, 0.01, motor1.Ts);
 800c93a:	4b1d      	ldr	r3, [pc, #116]	@ (800c9b0 <motorInit+0x5d4>)
 800c93c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c940:	eef0 0a67 	vmov.f32	s1, s15
 800c944:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800c964 <motorInit+0x588>
 800c948:	481c      	ldr	r0, [pc, #112]	@ (800c9bc <motorInit+0x5e0>)
 800c94a:	f7ff f919 	bl	800bb80 <lpfInit>
}
 800c94e:	bf00      	nop
 800c950:	3730      	adds	r7, #48	@ 0x30
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}
 800c956:	bf00      	nop
 800c958:	2000092c 	.word	0x2000092c
 800c95c:	3e4ccccd 	.word	0x3e4ccccd
 800c960:	00000000 	.word	0x00000000
 800c964:	3c23d70a 	.word	0x3c23d70a
 800c968:	3ca3d70a 	.word	0x3ca3d70a
 800c96c:	200009d8 	.word	0x200009d8
 800c970:	43fa0000 	.word	0x43fa0000
 800c974:	42480000 	.word	0x42480000
 800c978:	4093cd3a 	.word	0x4093cd3a
 800c97c:	20000990 	.word	0x20000990
 800c980:	200009b4 	.word	0x200009b4
 800c984:	3d4ccccd 	.word	0x3d4ccccd
 800c988:	3e19999a 	.word	0x3e19999a
 800c98c:	43c80000 	.word	0x43c80000
 800c990:	200009fc 	.word	0x200009fc
 800c994:	bc23d70a 	.word	0xbc23d70a
 800c998:	bca3d70a 	.word	0xbca3d70a
 800c99c:	c3480000 	.word	0xc3480000
 800c9a0:	c1a00000 	.word	0xc1a00000
 800c9a4:	4013cd3a 	.word	0x4013cd3a
 800c9a8:	3a83126f 	.word	0x3a83126f
 800c9ac:	3e99999a 	.word	0x3e99999a
 800c9b0:	200007ec 	.word	0x200007ec
 800c9b4:	20000a20 	.word	0x20000a20
 800c9b8:	20000a2c 	.word	0x20000a2c
 800c9bc:	20000a38 	.word	0x20000a38

0800c9c0 <appInit>:
float steering = 0;
float throttle = 0;
LowPassFilter lpf_pitch_cmd, lpf_throttle, lpf_steering;

void appInit()
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	af00      	add	r7, sp, #0

    motorInit();
 800c9c4:	f7ff fd0a 	bl	800c3dc <motorInit>
    devState = STANDBY;
 800c9c8:	4b1d      	ldr	r3, [pc, #116]	@ (800ca40 <appInit+0x80>)
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	701a      	strb	r2, [r3, #0]
    v = 2400;
 800c9ce:	4b1d      	ldr	r3, [pc, #116]	@ (800ca44 <appInit+0x84>)
 800c9d0:	4a1d      	ldr	r2, [pc, #116]	@ (800ca48 <appInit+0x88>)
 800c9d2:	601a      	str	r2, [r3, #0]
    // balance
    pidInit(&pid_stb, 0.14, 0.5, 0.01, 0, UqMAX, 100 * 1e-6f);
 800c9d4:	eddf 2a1d 	vldr	s5, [pc, #116]	@ 800ca4c <appInit+0x8c>
 800c9d8:	ed9f 2a1d 	vldr	s4, [pc, #116]	@ 800ca50 <appInit+0x90>
 800c9dc:	eddf 1a1d 	vldr	s3, [pc, #116]	@ 800ca54 <appInit+0x94>
 800c9e0:	ed9f 1a1d 	vldr	s2, [pc, #116]	@ 800ca58 <appInit+0x98>
 800c9e4:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800c9e8:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 800ca5c <appInit+0x9c>
 800c9ec:	481c      	ldr	r0, [pc, #112]	@ (800ca60 <appInit+0xa0>)
 800c9ee:	f7ff fa33 	bl	800be58 <pidInit>
    pidInit(&pid_vel, 0, 0, 0, 0, VELOCITY_MAX, 100 * 1e-6f);
 800c9f2:	eddf 2a16 	vldr	s5, [pc, #88]	@ 800ca4c <appInit+0x8c>
 800c9f6:	ed9f 2a1b 	vldr	s4, [pc, #108]	@ 800ca64 <appInit+0xa4>
 800c9fa:	eddf 1a16 	vldr	s3, [pc, #88]	@ 800ca54 <appInit+0x94>
 800c9fe:	ed9f 1a15 	vldr	s2, [pc, #84]	@ 800ca54 <appInit+0x94>
 800ca02:	eddf 0a14 	vldr	s1, [pc, #80]	@ 800ca54 <appInit+0x94>
 800ca06:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 800ca54 <appInit+0x94>
 800ca0a:	4817      	ldr	r0, [pc, #92]	@ (800ca68 <appInit+0xa8>)
 800ca0c:	f7ff fa24 	bl	800be58 <pidInit>
    lpfInit(&lpf_pitch_cmd, 0.07, 100 * 1e-6f);
 800ca10:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 800ca4c <appInit+0x8c>
 800ca14:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800ca6c <appInit+0xac>
 800ca18:	4815      	ldr	r0, [pc, #84]	@ (800ca70 <appInit+0xb0>)
 800ca1a:	f7ff f8b1 	bl	800bb80 <lpfInit>
    lpfInit(&lpf_throttle, 0.5, 100 * 1e-6f);
 800ca1e:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 800ca4c <appInit+0x8c>
 800ca22:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800ca26:	4813      	ldr	r0, [pc, #76]	@ (800ca74 <appInit+0xb4>)
 800ca28:	f7ff f8aa 	bl	800bb80 <lpfInit>
    lpfInit(&lpf_steering, 0.1, 100 * 1e-6f);
 800ca2c:	eddf 0a07 	vldr	s1, [pc, #28]	@ 800ca4c <appInit+0x8c>
 800ca30:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800ca78 <appInit+0xb8>
 800ca34:	4811      	ldr	r0, [pc, #68]	@ (800ca7c <appInit+0xbc>)
 800ca36:	f7ff f8a3 	bl	800bb80 <lpfInit>
}
 800ca3a:	bf00      	nop
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	2000008e 	.word	0x2000008e
 800ca44:	20000a6c 	.word	0x20000a6c
 800ca48:	45160000 	.word	0x45160000
 800ca4c:	38d1b717 	.word	0x38d1b717
 800ca50:	4093cd3a 	.word	0x4093cd3a
 800ca54:	00000000 	.word	0x00000000
 800ca58:	3c23d70a 	.word	0x3c23d70a
 800ca5c:	3e0f5c29 	.word	0x3e0f5c29
 800ca60:	20000a70 	.word	0x20000a70
 800ca64:	43c80000 	.word	0x43c80000
 800ca68:	20000a94 	.word	0x20000a94
 800ca6c:	3d8f5c29 	.word	0x3d8f5c29
 800ca70:	20000ac0 	.word	0x20000ac0
 800ca74:	20000acc 	.word	0x20000acc
 800ca78:	3dcccccd 	.word	0x3dcccccd
 800ca7c:	20000ad8 	.word	0x20000ad8

0800ca80 <appRunning>:
static bool zeroReset, _1s;
void appRunning()
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	af00      	add	r7, sp, #0
    _1s = getOneSecFlag();
 800ca84:	f002 f972 	bl	800ed6c <getOneSecFlag>
 800ca88:	4603      	mov	r3, r0
 800ca8a:	461a      	mov	r2, r3
 800ca8c:	4b16      	ldr	r3, [pc, #88]	@ (800cae8 <appRunning+0x68>)
 800ca8e:	701a      	strb	r2, [r3, #0]
    getKeyState(&keyState);
 800ca90:	4816      	ldr	r0, [pc, #88]	@ (800caec <appRunning+0x6c>)
 800ca92:	f000 fcbb 	bl	800d40c <getKeyState>
    commander_run(&motor1, &motor2);
 800ca96:	4916      	ldr	r1, [pc, #88]	@ (800caf0 <appRunning+0x70>)
 800ca98:	4816      	ldr	r0, [pc, #88]	@ (800caf4 <appRunning+0x74>)
 800ca9a:	f000 f9ff 	bl	800ce9c <commander_run>
    if (++flashCnt >= 10)
 800ca9e:	4b16      	ldr	r3, [pc, #88]	@ (800caf8 <appRunning+0x78>)
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	3301      	adds	r3, #1
 800caa4:	b2da      	uxtb	r2, r3
 800caa6:	4b14      	ldr	r3, [pc, #80]	@ (800caf8 <appRunning+0x78>)
 800caa8:	701a      	strb	r2, [r3, #0]
 800caaa:	4b13      	ldr	r3, [pc, #76]	@ (800caf8 <appRunning+0x78>)
 800caac:	781b      	ldrb	r3, [r3, #0]
 800caae:	2b09      	cmp	r3, #9
 800cab0:	d902      	bls.n	800cab8 <appRunning+0x38>
        flashCnt = 0;
 800cab2:	4b11      	ldr	r3, [pc, #68]	@ (800caf8 <appRunning+0x78>)
 800cab4:	2200      	movs	r2, #0
 800cab6:	701a      	strb	r2, [r3, #0]

    ledOn = 0;
 800cab8:	4b10      	ldr	r3, [pc, #64]	@ (800cafc <appRunning+0x7c>)
 800caba:	2200      	movs	r2, #0
 800cabc:	701a      	strb	r2, [r3, #0]
            motor2.target = goalTorqueC;
        }
    }
#endif

    switch (devState)
 800cabe:	4b10      	ldr	r3, [pc, #64]	@ (800cb00 <appRunning+0x80>)
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d002      	beq.n	800cacc <appRunning+0x4c>
 800cac6:	2b01      	cmp	r3, #1
 800cac8:	d003      	beq.n	800cad2 <appRunning+0x52>
 800caca:	e005      	b.n	800cad8 <appRunning+0x58>
    {
    case STANDBY:
        standingBy();
 800cacc:	f000 f81a 	bl	800cb04 <standingBy>
        break;
 800cad0:	e002      	b.n	800cad8 <appRunning+0x58>

    case WORK:
        working();
 800cad2:	f000 f879 	bl	800cbc8 <working>
        break;
 800cad6:	bf00      	nop
    }

    LED_drive();
 800cad8:	f000 fcd6 	bl	800d488 <LED_drive>
    if (_1s)
    {
        // v -= 20;
        // HAL_DAC_SetValue(&hdac3, DAC_CHANNEL_2, DAC_ALIGN_12B_R, v);
    }
    _1s = 0;
 800cadc:	4b02      	ldr	r3, [pc, #8]	@ (800cae8 <appRunning+0x68>)
 800cade:	2200      	movs	r2, #0
 800cae0:	701a      	strb	r2, [r3, #0]
}
 800cae2:	bf00      	nop
 800cae4:	bd80      	pop	{r7, pc}
 800cae6:	bf00      	nop
 800cae8:	20000ae5 	.word	0x20000ae5
 800caec:	200007e8 	.word	0x200007e8
 800caf0:	2000092c 	.word	0x2000092c
 800caf4:	200007ec 	.word	0x200007ec
 800caf8:	200007e9 	.word	0x200007e9
 800cafc:	20000bdc 	.word	0x20000bdc
 800cb00:	2000008e 	.word	0x2000008e

0800cb04 <standingBy>:
static void standingBy()
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	af00      	add	r7, sp, #0
    static bool notFirstTime;
    static uchar cnt;
    ledOn = 1;
 800cb08:	4b25      	ldr	r3, [pc, #148]	@ (800cba0 <standingBy+0x9c>)
 800cb0a:	2201      	movs	r2, #1
 800cb0c:	701a      	strb	r2, [r3, #0]
    //     goToZeroElecAngle(&motor2);
    //     zeroReset = 1;
    // }
    // else
    // {
    motor1.stopPwm();
 800cb0e:	4b25      	ldr	r3, [pc, #148]	@ (800cba4 <standingBy+0xa0>)
 800cb10:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800cb14:	4798      	blx	r3
    motor2.stopPwm();
 800cb16:	4b24      	ldr	r3, [pc, #144]	@ (800cba8 <standingBy+0xa4>)
 800cb18:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800cb1c:	4798      	blx	r3
    // }

    if (((+cnt >= 30 && notFirstTime == 0) || keyState == USER1_SHORT) && imu.pit <= 30 && imu.pit >= -30)
 800cb1e:	4b23      	ldr	r3, [pc, #140]	@ (800cbac <standingBy+0xa8>)
 800cb20:	781b      	ldrb	r3, [r3, #0]
 800cb22:	2b1d      	cmp	r3, #29
 800cb24:	d903      	bls.n	800cb2e <standingBy+0x2a>
 800cb26:	4b22      	ldr	r3, [pc, #136]	@ (800cbb0 <standingBy+0xac>)
 800cb28:	781b      	ldrb	r3, [r3, #0]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d003      	beq.n	800cb36 <standingBy+0x32>
 800cb2e:	4b21      	ldr	r3, [pc, #132]	@ (800cbb4 <standingBy+0xb0>)
 800cb30:	781b      	ldrb	r3, [r3, #0]
 800cb32:	2b01      	cmp	r3, #1
 800cb34:	d131      	bne.n	800cb9a <standingBy+0x96>
 800cb36:	4b20      	ldr	r3, [pc, #128]	@ (800cbb8 <standingBy+0xb4>)
 800cb38:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cb3c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800cb40:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb48:	d900      	bls.n	800cb4c <standingBy+0x48>
    {
        notFirstTime = 1;
        WORK_INIT;
    }
}
 800cb4a:	e026      	b.n	800cb9a <standingBy+0x96>
    if (((+cnt >= 30 && notFirstTime == 0) || keyState == USER1_SHORT) && imu.pit <= 30 && imu.pit >= -30)
 800cb4c:	4b1a      	ldr	r3, [pc, #104]	@ (800cbb8 <standingBy+0xb4>)
 800cb4e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cb52:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800cb56:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cb5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb5e:	da00      	bge.n	800cb62 <standingBy+0x5e>
}
 800cb60:	e01b      	b.n	800cb9a <standingBy+0x96>
        notFirstTime = 1;
 800cb62:	4b13      	ldr	r3, [pc, #76]	@ (800cbb0 <standingBy+0xac>)
 800cb64:	2201      	movs	r2, #1
 800cb66:	701a      	strb	r2, [r3, #0]
        WORK_INIT;
 800cb68:	4b14      	ldr	r3, [pc, #80]	@ (800cbbc <standingBy+0xb8>)
 800cb6a:	2201      	movs	r2, #1
 800cb6c:	701a      	strb	r2, [r3, #0]
 800cb6e:	4b14      	ldr	r3, [pc, #80]	@ (800cbc0 <standingBy+0xbc>)
 800cb70:	2200      	movs	r2, #0
 800cb72:	701a      	strb	r2, [r3, #0]
 800cb74:	4b0b      	ldr	r3, [pc, #44]	@ (800cba4 <standingBy+0xa0>)
 800cb76:	2202      	movs	r2, #2
 800cb78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800cb7c:	4b09      	ldr	r3, [pc, #36]	@ (800cba4 <standingBy+0xa0>)
 800cb7e:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800cb82:	4798      	blx	r3
 800cb84:	4b08      	ldr	r3, [pc, #32]	@ (800cba8 <standingBy+0xa4>)
 800cb86:	2202      	movs	r2, #2
 800cb88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800cb8c:	4b06      	ldr	r3, [pc, #24]	@ (800cba8 <standingBy+0xa4>)
 800cb8e:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800cb92:	4798      	blx	r3
 800cb94:	480b      	ldr	r0, [pc, #44]	@ (800cbc4 <standingBy+0xc0>)
 800cb96:	f7ff fa9a 	bl	800c0ce <reset>
}
 800cb9a:	bf00      	nop
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	20000bdc 	.word	0x20000bdc
 800cba4:	200007ec 	.word	0x200007ec
 800cba8:	2000092c 	.word	0x2000092c
 800cbac:	20000ae6 	.word	0x20000ae6
 800cbb0:	20000ae7 	.word	0x20000ae7
 800cbb4:	200007e8 	.word	0x200007e8
 800cbb8:	20000c28 	.word	0x20000c28
 800cbbc:	2000008e 	.word	0x2000008e
 800cbc0:	200007e9 	.word	0x200007e9
 800cbc4:	20000a70 	.word	0x20000a70

0800cbc8 <working>:

static void working(void)
{
 800cbc8:	b480      	push	{r7}
 800cbca:	af00      	add	r7, sp, #0
    zeroReset = 0;
 800cbcc:	4b1a      	ldr	r3, [pc, #104]	@ (800cc38 <working+0x70>)
 800cbce:	2200      	movs	r2, #0
 800cbd0:	701a      	strb	r2, [r3, #0]
    if (flashCnt < 5)
 800cbd2:	4b1a      	ldr	r3, [pc, #104]	@ (800cc3c <working+0x74>)
 800cbd4:	781b      	ldrb	r3, [r3, #0]
 800cbd6:	2b04      	cmp	r3, #4
 800cbd8:	d802      	bhi.n	800cbe0 <working+0x18>
        ledOn = 1;
 800cbda:	4b19      	ldr	r3, [pc, #100]	@ (800cc40 <working+0x78>)
 800cbdc:	2201      	movs	r2, #1
 800cbde:	701a      	strb	r2, [r3, #0]

    if (keyState == USER1_SHORT || imu.pit > 30 || imu.pit < -30)
 800cbe0:	4b18      	ldr	r3, [pc, #96]	@ (800cc44 <working+0x7c>)
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d014      	beq.n	800cc12 <working+0x4a>
 800cbe8:	4b17      	ldr	r3, [pc, #92]	@ (800cc48 <working+0x80>)
 800cbea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cbee:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800cbf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cbf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbfa:	dc0a      	bgt.n	800cc12 <working+0x4a>
 800cbfc:	4b12      	ldr	r3, [pc, #72]	@ (800cc48 <working+0x80>)
 800cbfe:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cc02:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800cc06:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc0e:	d400      	bmi.n	800cc12 <working+0x4a>
    //        //     {
    //        //         bldcMotor.focTarget = 23;
    //        //     }
    //        // }
    //    }
}
 800cc10:	e00d      	b.n	800cc2e <working+0x66>
        STANDBY_INIT;
 800cc12:	4b0e      	ldr	r3, [pc, #56]	@ (800cc4c <working+0x84>)
 800cc14:	2200      	movs	r2, #0
 800cc16:	701a      	strb	r2, [r3, #0]
 800cc18:	4b08      	ldr	r3, [pc, #32]	@ (800cc3c <working+0x74>)
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	701a      	strb	r2, [r3, #0]
 800cc1e:	4b0c      	ldr	r3, [pc, #48]	@ (800cc50 <working+0x88>)
 800cc20:	2201      	movs	r2, #1
 800cc22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800cc26:	4b0b      	ldr	r3, [pc, #44]	@ (800cc54 <working+0x8c>)
 800cc28:	2201      	movs	r2, #1
 800cc2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800cc2e:	bf00      	nop
 800cc30:	46bd      	mov	sp, r7
 800cc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc36:	4770      	bx	lr
 800cc38:	20000ae4 	.word	0x20000ae4
 800cc3c:	200007e9 	.word	0x200007e9
 800cc40:	20000bdc 	.word	0x20000bdc
 800cc44:	200007e8 	.word	0x200007e8
 800cc48:	20000c28 	.word	0x20000c28
 800cc4c:	2000008e 	.word	0x2000008e
 800cc50:	200007ec 	.word	0x200007ec
 800cc54:	2000092c 	.word	0x2000092c

0800cc58 <HAL_ADCEx_InjectedConvCpltCallback>:

    // sprintf(txBuffer, "pitch : %.2f,  P: %.2f,  I:%.2f, D:%.2f, V1:%.2f, T2:%.2f\n", imu.pit, pid_stb.P, pid_stb.I, pid_stb.D, motor1.magEncoder.velocity, motor2.target);
}

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b082      	sub	sp, #8
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_SET);
 800cc60:	2201      	movs	r2, #1
 800cc62:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800cc66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800cc6a:	f7f9 fd23 	bl	80066b4 <HAL_GPIO_WritePin>
    if (hadc == &hadc1)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	4a1c      	ldr	r2, [pc, #112]	@ (800cce4 <HAL_ADCEx_InjectedConvCpltCallback+0x8c>)
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d12a      	bne.n	800cccc <HAL_ADCEx_InjectedConvCpltCallback+0x74>
    {
        static bool shift;
        shift = !shift;
 800cc76:	4b1c      	ldr	r3, [pc, #112]	@ (800cce8 <HAL_ADCEx_InjectedConvCpltCallback+0x90>)
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	bf0c      	ite	eq
 800cc7e:	2301      	moveq	r3, #1
 800cc80:	2300      	movne	r3, #0
 800cc82:	b2db      	uxtb	r3, r3
 800cc84:	461a      	mov	r2, r3
 800cc86:	4b18      	ldr	r3, [pc, #96]	@ (800cce8 <HAL_ADCEx_InjectedConvCpltCallback+0x90>)
 800cc88:	701a      	strb	r2, [r3, #0]
        if (shift)
 800cc8a:	4b17      	ldr	r3, [pc, #92]	@ (800cce8 <HAL_ADCEx_InjectedConvCpltCallback+0x90>)
 800cc8c:	781b      	ldrb	r3, [r3, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d00c      	beq.n	800ccac <HAL_ADCEx_InjectedConvCpltCallback+0x54>
        {
            foc(&motor1, hadc1.Instance->JDR1, hadc2.Instance->JDR1);
 800cc92:	4b14      	ldr	r3, [pc, #80]	@ (800cce4 <HAL_ADCEx_InjectedConvCpltCallback+0x8c>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800cc9a:	4b14      	ldr	r3, [pc, #80]	@ (800ccec <HAL_ADCEx_InjectedConvCpltCallback+0x94>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cca2:	461a      	mov	r2, r3
 800cca4:	4812      	ldr	r0, [pc, #72]	@ (800ccf0 <HAL_ADCEx_InjectedConvCpltCallback+0x98>)
 800cca6:	f7fe fb23 	bl	800b2f0 <foc>
 800ccaa:	e00b      	b.n	800ccc4 <HAL_ADCEx_InjectedConvCpltCallback+0x6c>
        }
        else
        {
            foc(&motor2, hadc1.Instance->JDR2, hadc2.Instance->JDR2);
 800ccac:	4b0d      	ldr	r3, [pc, #52]	@ (800cce4 <HAL_ADCEx_InjectedConvCpltCallback+0x8c>)
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 800ccb4:	4b0d      	ldr	r3, [pc, #52]	@ (800ccec <HAL_ADCEx_InjectedConvCpltCallback+0x94>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ccbc:	461a      	mov	r2, r3
 800ccbe:	480d      	ldr	r0, [pc, #52]	@ (800ccf4 <HAL_ADCEx_InjectedConvCpltCallback+0x9c>)
 800ccc0:	f7fe fb16 	bl	800b2f0 <foc>
        }

        dealPer100us();
 800ccc4:	f001 ff8c 	bl	800ebe0 <dealPer100us>
#if USE_COMM_TARGET
        balancerControl();
 800ccc8:	f000 f816 	bl	800ccf8 <balancerControl>

        memcpy(tempData, (uint8_t *)&load_data, sizeof(load_data));
        HAL_UART_Transmit_DMA(&huart3, (uint8_t *)tempData, sizeof(tempData));
#endif
    }
    HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 800cccc:	2200      	movs	r2, #0
 800ccce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800ccd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ccd6:	f7f9 fced 	bl	80066b4 <HAL_GPIO_WritePin>
}
 800ccda:	bf00      	nop
 800ccdc:	3708      	adds	r7, #8
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bd80      	pop	{r7, pc}
 800cce2:	bf00      	nop
 800cce4:	2000029c 	.word	0x2000029c
 800cce8:	20000ae8 	.word	0x20000ae8
 800ccec:	20000308 	.word	0x20000308
 800ccf0:	200007ec 	.word	0x200007ec
 800ccf4:	2000092c 	.word	0x2000092c

0800ccf8 <balancerControl>:

void balancerControl()
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	ed2d 8b02 	vpush	{d8}
 800ccfe:	b084      	sub	sp, #16
 800cd00:	af00      	add	r7, sp, #0

    // calculate the target angle for throttle control
    float target_pitch = pidOperator(&pid_vel, ((motor1.magEncoder.velocity + motor2.magEncoder.velocity) / 2 - lpfOperator(&lpf_throttle, throttle))) + STABLE_TIP;
 800cd02:	4b2a      	ldr	r3, [pc, #168]	@ (800cdac <balancerControl+0xb4>)
 800cd04:	ed93 7a06 	vldr	s14, [r3, #24]
 800cd08:	4b29      	ldr	r3, [pc, #164]	@ (800cdb0 <balancerControl+0xb8>)
 800cd0a:	edd3 7a06 	vldr	s15, [r3, #24]
 800cd0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cd12:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800cd16:	ee87 8a87 	vdiv.f32	s16, s15, s14
 800cd1a:	4b26      	ldr	r3, [pc, #152]	@ (800cdb4 <balancerControl+0xbc>)
 800cd1c:	edd3 7a00 	vldr	s15, [r3]
 800cd20:	eeb0 0a67 	vmov.f32	s0, s15
 800cd24:	4824      	ldr	r0, [pc, #144]	@ (800cdb8 <balancerControl+0xc0>)
 800cd26:	f7fe ff43 	bl	800bbb0 <lpfOperator>
 800cd2a:	eef0 7a40 	vmov.f32	s15, s0
 800cd2e:	ee78 7a67 	vsub.f32	s15, s16, s15
 800cd32:	eeb0 0a67 	vmov.f32	s0, s15
 800cd36:	4821      	ldr	r0, [pc, #132]	@ (800cdbc <balancerControl+0xc4>)
 800cd38:	f7ff f8c2 	bl	800bec0 <pidOperator>
 800cd3c:	eef0 7a40 	vmov.f32	s15, s0
 800cd40:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800cd44:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd48:	edc7 7a03 	vstr	s15, [r7, #12]
    // float target_pitch = ;
    // calculate the target voltage
    float voltage_control = pidOperator(&pid_stb, target_pitch - imu.pit);
 800cd4c:	4b1c      	ldr	r3, [pc, #112]	@ (800cdc0 <balancerControl+0xc8>)
 800cd4e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cd52:	ed97 7a03 	vldr	s14, [r7, #12]
 800cd56:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd5a:	eeb0 0a67 	vmov.f32	s0, s15
 800cd5e:	4819      	ldr	r0, [pc, #100]	@ (800cdc4 <balancerControl+0xcc>)
 800cd60:	f7ff f8ae 	bl	800bec0 <pidOperator>
 800cd64:	ed87 0a02 	vstr	s0, [r7, #8]
    // filter steering
    float steering_adj = lpfOperator(&lpf_steering, steering);
 800cd68:	4b17      	ldr	r3, [pc, #92]	@ (800cdc8 <balancerControl+0xd0>)
 800cd6a:	edd3 7a00 	vldr	s15, [r3]
 800cd6e:	eeb0 0a67 	vmov.f32	s0, s15
 800cd72:	4816      	ldr	r0, [pc, #88]	@ (800cdcc <balancerControl+0xd4>)
 800cd74:	f7fe ff1c 	bl	800bbb0 <lpfOperator>
 800cd78:	ed87 0a01 	vstr	s0, [r7, #4]
    // set the tergat voltage value
    motor1.target = voltage_control + steering_adj;
 800cd7c:	ed97 7a02 	vldr	s14, [r7, #8]
 800cd80:	edd7 7a01 	vldr	s15, [r7, #4]
 800cd84:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cd88:	4b08      	ldr	r3, [pc, #32]	@ (800cdac <balancerControl+0xb4>)
 800cd8a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    motor2.target = voltage_control - steering_adj;
 800cd8e:	ed97 7a02 	vldr	s14, [r7, #8]
 800cd92:	edd7 7a01 	vldr	s15, [r7, #4]
 800cd96:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd9a:	4b05      	ldr	r3, [pc, #20]	@ (800cdb0 <balancerControl+0xb8>)
 800cd9c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 800cda0:	bf00      	nop
 800cda2:	3710      	adds	r7, #16
 800cda4:	46bd      	mov	sp, r7
 800cda6:	ecbd 8b02 	vpop	{d8}
 800cdaa:	bd80      	pop	{r7, pc}
 800cdac:	200007ec 	.word	0x200007ec
 800cdb0:	2000092c 	.word	0x2000092c
 800cdb4:	20000abc 	.word	0x20000abc
 800cdb8:	20000acc 	.word	0x20000acc
 800cdbc:	20000a94 	.word	0x20000a94
 800cdc0:	20000c28 	.word	0x20000c28
 800cdc4:	20000a70 	.word	0x20000a70
 800cdc8:	20000ab8 	.word	0x20000ab8
 800cdcc:	20000ad8 	.word	0x20000ad8

0800cdd0 <HAL_UARTEx_RxEventCallback>:
uint8_t aRxBuffer;
float comm1, comm2, comm3, comm4, comm5, comm6, comm7, comm8, comm9, comm10, comm11;
extern DMA_HandleTypeDef hdma_usart2_rx;
extern DMA_HandleTypeDef hdma_usart3_rx;
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
 800cdd8:	460b      	mov	r3, r1
 800cdda:	807b      	strh	r3, [r7, #2]
  // memset(rxBuffer, '\0', sizeof(rxBuffer));
  if (huart == &huart2)
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	4a16      	ldr	r2, [pc, #88]	@ (800ce38 <HAL_UARTEx_RxEventCallback+0x68>)
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d110      	bne.n	800ce06 <HAL_UARTEx_RxEventCallback+0x36>
  {
    HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rxBuffer, sizeof(rxBuffer));
 800cde4:	2264      	movs	r2, #100	@ 0x64
 800cde6:	4915      	ldr	r1, [pc, #84]	@ (800ce3c <HAL_UARTEx_RxEventCallback+0x6c>)
 800cde8:	4813      	ldr	r0, [pc, #76]	@ (800ce38 <HAL_UARTEx_RxEventCallback+0x68>)
 800cdea:	f7fe f872 	bl	800aed2 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800cdee:	4b14      	ldr	r3, [pc, #80]	@ (800ce40 <HAL_UARTEx_RxEventCallback+0x70>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	681a      	ldr	r2, [r3, #0]
 800cdf4:	4b12      	ldr	r3, [pc, #72]	@ (800ce40 <HAL_UARTEx_RxEventCallback+0x70>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f022 0204 	bic.w	r2, r2, #4
 800cdfc:	601a      	str	r2, [r3, #0]
    toProcessData = 1;
 800cdfe:	4b11      	ldr	r3, [pc, #68]	@ (800ce44 <HAL_UARTEx_RxEventCallback+0x74>)
 800ce00:	2201      	movs	r2, #1
 800ce02:	701a      	strb	r2, [r3, #0]
  {
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
    __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
    toProcessData = 1;
  }
}
 800ce04:	e013      	b.n	800ce2e <HAL_UARTEx_RxEventCallback+0x5e>
  else if (huart == &huart3)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	4a0f      	ldr	r2, [pc, #60]	@ (800ce48 <HAL_UARTEx_RxEventCallback+0x78>)
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	d10f      	bne.n	800ce2e <HAL_UARTEx_RxEventCallback+0x5e>
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 800ce0e:	2264      	movs	r2, #100	@ 0x64
 800ce10:	490a      	ldr	r1, [pc, #40]	@ (800ce3c <HAL_UARTEx_RxEventCallback+0x6c>)
 800ce12:	480d      	ldr	r0, [pc, #52]	@ (800ce48 <HAL_UARTEx_RxEventCallback+0x78>)
 800ce14:	f7fe f85d 	bl	800aed2 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 800ce18:	4b0c      	ldr	r3, [pc, #48]	@ (800ce4c <HAL_UARTEx_RxEventCallback+0x7c>)
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	681a      	ldr	r2, [r3, #0]
 800ce1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ce4c <HAL_UARTEx_RxEventCallback+0x7c>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f022 0204 	bic.w	r2, r2, #4
 800ce26:	601a      	str	r2, [r3, #0]
    toProcessData = 1;
 800ce28:	4b06      	ldr	r3, [pc, #24]	@ (800ce44 <HAL_UARTEx_RxEventCallback+0x74>)
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	701a      	strb	r2, [r3, #0]
}
 800ce2e:	bf00      	nop
 800ce30:	3708      	adds	r7, #8
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
 800ce36:	bf00      	nop
 800ce38:	20000538 	.word	0x20000538
 800ce3c:	20000b50 	.word	0x20000b50
 800ce40:	20000660 	.word	0x20000660
 800ce44:	20000bb4 	.word	0x20000bb4
 800ce48:	200005cc 	.word	0x200005cc
 800ce4c:	20000780 	.word	0x20000780

0800ce50 <printLog>:

// DMA
void printLog(const char *format, ...)
{
 800ce50:	b40f      	push	{r0, r1, r2, r3}
 800ce52:	b580      	push	{r7, lr}
 800ce54:	b0c2      	sub	sp, #264	@ 0x108
 800ce56:	af00      	add	r7, sp, #0

  va_list args;           // 
  va_start(args, format); // formatarg
 800ce58:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800ce5c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

  char strBuf[256];               // 
  vsprintf(strBuf, format, args); // vsprintf
 800ce60:	1d3b      	adds	r3, r7, #4
 800ce62:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800ce66:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f003 fd8e 	bl	801098c <vsiprintf>
  // while (HAL_UART_GetState(&huart3) == HAL_UART_STATE_BUSY_TX)
  // {
  //   // Wait for DMA transfer to complete
  // }
  // HAL_UART_Transmit(&huart3, (uint8_t *)strBuf, strlen(strBuf));
  HAL_UART_Transmit(&huart3, (uint8_t *)strBuf, strlen(strBuf), 1000);
 800ce70:	1d3b      	adds	r3, r7, #4
 800ce72:	4618      	mov	r0, r3
 800ce74:	f7f3 fa24 	bl	80002c0 <strlen>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	b29a      	uxth	r2, r3
 800ce7c:	1d39      	adds	r1, r7, #4
 800ce7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ce82:	4805      	ldr	r0, [pc, #20]	@ (800ce98 <printLog+0x48>)
 800ce84:	f7fc fb8a 	bl	800959c <HAL_UART_Transmit>
}
 800ce88:	bf00      	nop
 800ce8a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ce94:	b004      	add	sp, #16
 800ce96:	4770      	bx	lr
 800ce98:	200005cc 	.word	0x200005cc

0800ce9c <commander_run>:
  HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
#endif
}

void commander_run(BldcMotor *motor1, BldcMotor *motor2)
{
 800ce9c:	b590      	push	{r4, r7, lr}
 800ce9e:	b089      	sub	sp, #36	@ 0x24
 800cea0:	af04      	add	r7, sp, #16
 800cea2:	6078      	str	r0, [r7, #4]
 800cea4:	6039      	str	r1, [r7, #0]
  if (toProcessData == 1)
 800cea6:	4b64      	ldr	r3, [pc, #400]	@ (800d038 <commander_run+0x19c>)
 800cea8:	781b      	ldrb	r3, [r3, #0]
 800ceaa:	2b01      	cmp	r3, #1
 800ceac:	f040 80bf 	bne.w	800d02e <commander_run+0x192>
  {
    memset(txBuffer, '\0', sizeof(txBuffer));
 800ceb0:	2264      	movs	r2, #100	@ 0x64
 800ceb2:	2100      	movs	r1, #0
 800ceb4:	4861      	ldr	r0, [pc, #388]	@ (800d03c <commander_run+0x1a0>)
 800ceb6:	f003 fd73 	bl	80109a0 <memset>
    // printLog(rxBuffer);
    switch (rxBuffer[0])
 800ceba:	4b61      	ldr	r3, [pc, #388]	@ (800d040 <commander_run+0x1a4>)
 800cebc:	781b      	ldrb	r3, [r3, #0]
 800cebe:	3b44      	subs	r3, #68	@ 0x44
 800cec0:	2b10      	cmp	r3, #16
 800cec2:	f200 80a7 	bhi.w	800d014 <commander_run+0x178>
 800cec6:	a201      	add	r2, pc, #4	@ (adr r2, 800cecc <commander_run+0x30>)
 800cec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cecc:	0800cfe3 	.word	0x0800cfe3
 800ced0:	0800d015 	.word	0x0800d015
 800ced4:	0800d015 	.word	0x0800d015
 800ced8:	0800d015 	.word	0x0800d015
 800cedc:	0800cf43 	.word	0x0800cf43
 800cee0:	0800cfb1 	.word	0x0800cfb1
 800cee4:	0800cf11 	.word	0x0800cf11
 800cee8:	0800d015 	.word	0x0800d015
 800ceec:	0800d015 	.word	0x0800d015
 800cef0:	0800d015 	.word	0x0800d015
 800cef4:	0800d015 	.word	0x0800d015
 800cef8:	0800d015 	.word	0x0800d015
 800cefc:	0800cf7f 	.word	0x0800cf7f
 800cf00:	0800d015 	.word	0x0800d015
 800cf04:	0800d015 	.word	0x0800d015
 800cf08:	0800d015 	.word	0x0800d015
 800cf0c:	0800cf4d 	.word	0x0800cf4d
    {
    case 'J':
     // sprintf(txBuffer, "recved %d bytes\r\n", sizeof(txBuffer));
      char buffer[sizeof(DataPackage)];
      memcpy(buffer, rxBuffer, sizeof(DataPackage));
 800cf10:	4a4b      	ldr	r2, [pc, #300]	@ (800d040 <commander_run+0x1a4>)
 800cf12:	f107 0308 	add.w	r3, r7, #8
 800cf16:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cf1a:	6018      	str	r0, [r3, #0]
 800cf1c:	3304      	adds	r3, #4
 800cf1e:	8019      	strh	r1, [r3, #0]
      sprintf(txBuffer, "leftPotX %d, leftPotY %d, rightPotX %d rightPotY %d buttons %d\n", buffer[1], buffer[2], buffer[3], buffer[4], buffer[5]);
 800cf20:	7a7b      	ldrb	r3, [r7, #9]
 800cf22:	4618      	mov	r0, r3
 800cf24:	7abb      	ldrb	r3, [r7, #10]
 800cf26:	461c      	mov	r4, r3
 800cf28:	7afb      	ldrb	r3, [r7, #11]
 800cf2a:	7b3a      	ldrb	r2, [r7, #12]
 800cf2c:	7b79      	ldrb	r1, [r7, #13]
 800cf2e:	9102      	str	r1, [sp, #8]
 800cf30:	9201      	str	r2, [sp, #4]
 800cf32:	9300      	str	r3, [sp, #0]
 800cf34:	4623      	mov	r3, r4
 800cf36:	4602      	mov	r2, r0
 800cf38:	4942      	ldr	r1, [pc, #264]	@ (800d044 <commander_run+0x1a8>)
 800cf3a:	4840      	ldr	r0, [pc, #256]	@ (800d03c <commander_run+0x1a0>)
 800cf3c:	f003 fcac 	bl	8010898 <siprintf>

      // sprintf(buffer);
      //   HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
      break;
 800cf40:	e068      	b.n	800d014 <commander_run+0x178>

    case 'H':
      sprintf(txBuffer, "Hello World!\r\n");
 800cf42:	4941      	ldr	r1, [pc, #260]	@ (800d048 <commander_run+0x1ac>)
 800cf44:	483d      	ldr	r0, [pc, #244]	@ (800d03c <commander_run+0x1a0>)
 800cf46:	f003 fca7 	bl	8010898 <siprintf>
      break;
 800cf4a:	e063      	b.n	800d014 <commander_run+0x178>

    case 'T': // T6.28
      motor1->target = atof((const char *)(rxBuffer + 1));
 800cf4c:	4b3f      	ldr	r3, [pc, #252]	@ (800d04c <commander_run+0x1b0>)
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f001 ff5c 	bl	800ee0c <atof>
 800cf54:	ec53 2b10 	vmov	r2, r3, d0
 800cf58:	4610      	mov	r0, r2
 800cf5a:	4619      	mov	r1, r3
 800cf5c:	f7f3 fe6c 	bl	8000c38 <__aeabi_d2f>
 800cf60:	4602      	mov	r2, r0
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	631a      	str	r2, [r3, #48]	@ 0x30
      sprintf(txBuffer, "Target=%.2f\r\n", motor1->target);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	f7f3 fb14 	bl	8000598 <__aeabi_f2d>
 800cf70:	4602      	mov	r2, r0
 800cf72:	460b      	mov	r3, r1
 800cf74:	4936      	ldr	r1, [pc, #216]	@ (800d050 <commander_run+0x1b4>)
 800cf76:	4831      	ldr	r0, [pc, #196]	@ (800d03c <commander_run+0x1a0>)
 800cf78:	f003 fc8e 	bl	8010898 <siprintf>
      // HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
      break;
 800cf7c:	e04a      	b.n	800d014 <commander_run+0x178>
      sprintf(txBuffer, "D=%.2f\r\n", pid_stb.D);
      break;

#elif CALI_VEL_PID
    case 'P': // P0.5
      pid_stb.P = atof((const char *)(rxBuffer + 1));
 800cf7e:	4b33      	ldr	r3, [pc, #204]	@ (800d04c <commander_run+0x1b0>)
 800cf80:	4618      	mov	r0, r3
 800cf82:	f001 ff43 	bl	800ee0c <atof>
 800cf86:	ec53 2b10 	vmov	r2, r3, d0
 800cf8a:	4610      	mov	r0, r2
 800cf8c:	4619      	mov	r1, r3
 800cf8e:	f7f3 fe53 	bl	8000c38 <__aeabi_d2f>
 800cf92:	4603      	mov	r3, r0
 800cf94:	4a2f      	ldr	r2, [pc, #188]	@ (800d054 <commander_run+0x1b8>)
 800cf96:	6013      	str	r3, [r2, #0]
      sprintf(txBuffer, "P=%.2f\r\n", pid_vel.P);
 800cf98:	4b2f      	ldr	r3, [pc, #188]	@ (800d058 <commander_run+0x1bc>)
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f7f3 fafb 	bl	8000598 <__aeabi_f2d>
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	460b      	mov	r3, r1
 800cfa6:	492d      	ldr	r1, [pc, #180]	@ (800d05c <commander_run+0x1c0>)
 800cfa8:	4824      	ldr	r0, [pc, #144]	@ (800d03c <commander_run+0x1a0>)
 800cfaa:	f003 fc75 	bl	8010898 <siprintf>
      //   HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
      break;
 800cfae:	e031      	b.n	800d014 <commander_run+0x178>

    case 'I': // I0.2
      pid_stb.I = atof((const char *)(rxBuffer + 1));
 800cfb0:	4b26      	ldr	r3, [pc, #152]	@ (800d04c <commander_run+0x1b0>)
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f001 ff2a 	bl	800ee0c <atof>
 800cfb8:	ec53 2b10 	vmov	r2, r3, d0
 800cfbc:	4610      	mov	r0, r2
 800cfbe:	4619      	mov	r1, r3
 800cfc0:	f7f3 fe3a 	bl	8000c38 <__aeabi_d2f>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	4a23      	ldr	r2, [pc, #140]	@ (800d054 <commander_run+0x1b8>)
 800cfc8:	6053      	str	r3, [r2, #4]
      sprintf(txBuffer, "I=%.2f\r\n", pid_vel.I);
 800cfca:	4b23      	ldr	r3, [pc, #140]	@ (800d058 <commander_run+0x1bc>)
 800cfcc:	685b      	ldr	r3, [r3, #4]
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7f3 fae2 	bl	8000598 <__aeabi_f2d>
 800cfd4:	4602      	mov	r2, r0
 800cfd6:	460b      	mov	r3, r1
 800cfd8:	4921      	ldr	r1, [pc, #132]	@ (800d060 <commander_run+0x1c4>)
 800cfda:	4818      	ldr	r0, [pc, #96]	@ (800d03c <commander_run+0x1a0>)
 800cfdc:	f003 fc5c 	bl	8010898 <siprintf>
      break;
 800cfe0:	e018      	b.n	800d014 <commander_run+0x178>

    case 'D': // I0.2
      pid_stb.D = atof((const char *)(rxBuffer + 1));
 800cfe2:	4b1a      	ldr	r3, [pc, #104]	@ (800d04c <commander_run+0x1b0>)
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	f001 ff11 	bl	800ee0c <atof>
 800cfea:	ec53 2b10 	vmov	r2, r3, d0
 800cfee:	4610      	mov	r0, r2
 800cff0:	4619      	mov	r1, r3
 800cff2:	f7f3 fe21 	bl	8000c38 <__aeabi_d2f>
 800cff6:	4603      	mov	r3, r0
 800cff8:	4a16      	ldr	r2, [pc, #88]	@ (800d054 <commander_run+0x1b8>)
 800cffa:	6093      	str	r3, [r2, #8]
      sprintf(txBuffer, "D=%.2f\r\n", pid_vel.D);
 800cffc:	4b16      	ldr	r3, [pc, #88]	@ (800d058 <commander_run+0x1bc>)
 800cffe:	689b      	ldr	r3, [r3, #8]
 800d000:	4618      	mov	r0, r3
 800d002:	f7f3 fac9 	bl	8000598 <__aeabi_f2d>
 800d006:	4602      	mov	r2, r0
 800d008:	460b      	mov	r3, r1
 800d00a:	4916      	ldr	r1, [pc, #88]	@ (800d064 <commander_run+0x1c8>)
 800d00c:	480b      	ldr	r0, [pc, #44]	@ (800d03c <commander_run+0x1a0>)
 800d00e:	f003 fc43 	bl	8010898 <siprintf>
      break;
 800d012:	bf00      	nop
#endif
    }
    HAL_UART_Transmit_DMA(&huart3, (uint8_t *)txBuffer, sizeof(txBuffer));
 800d014:	2264      	movs	r2, #100	@ 0x64
 800d016:	4909      	ldr	r1, [pc, #36]	@ (800d03c <commander_run+0x1a0>)
 800d018:	4813      	ldr	r0, [pc, #76]	@ (800d068 <commander_run+0x1cc>)
 800d01a:	f7fc fb4d 	bl	80096b8 <HAL_UART_Transmit_DMA>
    memset(rxBuffer, '\0', sizeof(rxBuffer));
 800d01e:	2264      	movs	r2, #100	@ 0x64
 800d020:	2100      	movs	r1, #0
 800d022:	4807      	ldr	r0, [pc, #28]	@ (800d040 <commander_run+0x1a4>)
 800d024:	f003 fcbc 	bl	80109a0 <memset>
    toProcessData = 0;
 800d028:	4b03      	ldr	r3, [pc, #12]	@ (800d038 <commander_run+0x19c>)
 800d02a:	2200      	movs	r2, #0
 800d02c:	701a      	strb	r2, [r3, #0]
  }
}
 800d02e:	bf00      	nop
 800d030:	3714      	adds	r7, #20
 800d032:	46bd      	mov	sp, r7
 800d034:	bd90      	pop	{r4, r7, pc}
 800d036:	bf00      	nop
 800d038:	20000bb4 	.word	0x20000bb4
 800d03c:	20000aec 	.word	0x20000aec
 800d040:	20000b50 	.word	0x20000b50
 800d044:	0801440c 	.word	0x0801440c
 800d048:	0801444c 	.word	0x0801444c
 800d04c:	20000b51 	.word	0x20000b51
 800d050:	0801445c 	.word	0x0801445c
 800d054:	20000a70 	.word	0x20000a70
 800d058:	20000a94 	.word	0x20000a94
 800d05c:	0801446c 	.word	0x0801446c
 800d060:	08014478 	.word	0x08014478
 800d064:	08014484 	.word	0x08014484
 800d068:	200005cc 	.word	0x200005cc

0800d06c <getKeyFlags>:
#include "key.h"

static KeyStruct keyStruct[KEY_NUM];

uint getKeyFlags()
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	af00      	add	r7, sp, #0
    static uint keyFlagsBak; // back up keyflags for filtering
    static uchar filterCnt;
    static Byte flags;       // real time key flags with bits operation
    static uint keyFlagsBuf; // return key flags after filtering

    flags.byte = 0;
 800d070:	4b1a      	ldr	r3, [pc, #104]	@ (800d0dc <getKeyFlags+0x70>)
 800d072:	2200      	movs	r2, #0
 800d074:	701a      	strb	r2, [r3, #0]

    // when IO been multiplexed
    if (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == 0)
 800d076:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800d07a:	4819      	ldr	r0, [pc, #100]	@ (800d0e0 <getKeyFlags+0x74>)
 800d07c:	f7f9 fb02 	bl	8006684 <HAL_GPIO_ReadPin>
 800d080:	4603      	mov	r3, r0
 800d082:	2b00      	cmp	r3, #0
 800d084:	d104      	bne.n	800d090 <getKeyFlags+0x24>
    {
        flags.bits.b0 = 1; // SW1
 800d086:	4a15      	ldr	r2, [pc, #84]	@ (800d0dc <getKeyFlags+0x70>)
 800d088:	7813      	ldrb	r3, [r2, #0]
 800d08a:	f043 0301 	orr.w	r3, r3, #1
 800d08e:	7013      	strb	r3, [r2, #0]
    }

  
    if (flags.byte == keyFlagsBak)
 800d090:	4b12      	ldr	r3, [pc, #72]	@ (800d0dc <getKeyFlags+0x70>)
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	461a      	mov	r2, r3
 800d096:	4b13      	ldr	r3, [pc, #76]	@ (800d0e4 <getKeyFlags+0x78>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	429a      	cmp	r2, r3
 800d09c:	d114      	bne.n	800d0c8 <getKeyFlags+0x5c>
    {
        if (flags.bits.b0)
 800d09e:	4b0f      	ldr	r3, [pc, #60]	@ (800d0dc <getKeyFlags+0x70>)
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	f003 0301 	and.w	r3, r3, #1
 800d0a6:	b2db      	uxtb	r3, r3
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d006      	beq.n	800d0ba <getKeyFlags+0x4e>
            keyFlagsBuf |= 1;
 800d0ac:	4b0e      	ldr	r3, [pc, #56]	@ (800d0e8 <getKeyFlags+0x7c>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f043 0301 	orr.w	r3, r3, #1
 800d0b4:	4a0c      	ldr	r2, [pc, #48]	@ (800d0e8 <getKeyFlags+0x7c>)
 800d0b6:	6013      	str	r3, [r2, #0]
 800d0b8:	e00b      	b.n	800d0d2 <getKeyFlags+0x66>
        else
            keyFlagsBuf &= ~1;
 800d0ba:	4b0b      	ldr	r3, [pc, #44]	@ (800d0e8 <getKeyFlags+0x7c>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	f023 0301 	bic.w	r3, r3, #1
 800d0c2:	4a09      	ldr	r2, [pc, #36]	@ (800d0e8 <getKeyFlags+0x7c>)
 800d0c4:	6013      	str	r3, [r2, #0]
 800d0c6:	e004      	b.n	800d0d2 <getKeyFlags+0x66>
        // else
        //     keyFlagsBuf &= ~(1 << 2);
    }
    else
    {
        keyFlagsBak = flags.byte;
 800d0c8:	4b04      	ldr	r3, [pc, #16]	@ (800d0dc <getKeyFlags+0x70>)
 800d0ca:	781b      	ldrb	r3, [r3, #0]
 800d0cc:	461a      	mov	r2, r3
 800d0ce:	4b05      	ldr	r3, [pc, #20]	@ (800d0e4 <getKeyFlags+0x78>)
 800d0d0:	601a      	str	r2, [r3, #0]
    }
#if DEBUG_KEY
    // displayStuff = keyFlagsBuf;
#endif

    return keyFlagsBuf;
 800d0d2:	4b05      	ldr	r3, [pc, #20]	@ (800d0e8 <getKeyFlags+0x7c>)
 800d0d4:	681b      	ldr	r3, [r3, #0]
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	bd80      	pop	{r7, pc}
 800d0da:	bf00      	nop
 800d0dc:	20000bd0 	.word	0x20000bd0
 800d0e0:	48000800 	.word	0x48000800
 800d0e4:	20000bd4 	.word	0x20000bd4
 800d0e8:	20000bd8 	.word	0x20000bd8

0800d0ec <keyScan>:

void keyScan()
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b082      	sub	sp, #8
 800d0f0:	af00      	add	r7, sp, #0

    uint keyFlags;

    keyFlags = getKeyFlags();
 800d0f2:	f7ff ffbb 	bl	800d06c <getKeyFlags>
 800d0f6:	6038      	str	r0, [r7, #0]

    if (keyFlags == 0)
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d13b      	bne.n	800d176 <keyScan+0x8a>
    {
        uchar i;
        for (i = 0; i < KEY_NUM; i++)
 800d0fe:	2300      	movs	r3, #0
 800d100:	71fb      	strb	r3, [r7, #7]
 800d102:	e035      	b.n	800d170 <keyScan+0x84>
        {
            if (keyStruct[i].keyType == LONG_WITH_SHORT && keyStruct[i].trigCnt > 0)
 800d104:	79fa      	ldrb	r2, [r7, #7]
 800d106:	4992      	ldr	r1, [pc, #584]	@ (800d350 <keyScan+0x264>)
 800d108:	4613      	mov	r3, r2
 800d10a:	005b      	lsls	r3, r3, #1
 800d10c:	4413      	add	r3, r2
 800d10e:	009b      	lsls	r3, r3, #2
 800d110:	440b      	add	r3, r1
 800d112:	781b      	ldrb	r3, [r3, #0]
 800d114:	2b01      	cmp	r3, #1
 800d116:	d114      	bne.n	800d142 <keyScan+0x56>
 800d118:	79fa      	ldrb	r2, [r7, #7]
 800d11a:	498d      	ldr	r1, [pc, #564]	@ (800d350 <keyScan+0x264>)
 800d11c:	4613      	mov	r3, r2
 800d11e:	005b      	lsls	r3, r3, #1
 800d120:	4413      	add	r3, r2
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	440b      	add	r3, r1
 800d126:	3304      	adds	r3, #4
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d009      	beq.n	800d142 <keyScan+0x56>
            {
                keyStruct[i].trigType = TRIG_SHORT;
 800d12e:	79fa      	ldrb	r2, [r7, #7]
 800d130:	4987      	ldr	r1, [pc, #540]	@ (800d350 <keyScan+0x264>)
 800d132:	4613      	mov	r3, r2
 800d134:	005b      	lsls	r3, r3, #1
 800d136:	4413      	add	r3, r2
 800d138:	009b      	lsls	r3, r3, #2
 800d13a:	440b      	add	r3, r1
 800d13c:	3308      	adds	r3, #8
 800d13e:	2201      	movs	r2, #1
 800d140:	701a      	strb	r2, [r3, #0]
            }
            keyStruct[i].trigCnt = 0;
 800d142:	79fa      	ldrb	r2, [r7, #7]
 800d144:	4982      	ldr	r1, [pc, #520]	@ (800d350 <keyScan+0x264>)
 800d146:	4613      	mov	r3, r2
 800d148:	005b      	lsls	r3, r3, #1
 800d14a:	4413      	add	r3, r2
 800d14c:	009b      	lsls	r3, r3, #2
 800d14e:	440b      	add	r3, r1
 800d150:	3304      	adds	r3, #4
 800d152:	2200      	movs	r2, #0
 800d154:	601a      	str	r2, [r3, #0]
            keyStruct[i].preKeyValue = NO_TRIG;
 800d156:	79fa      	ldrb	r2, [r7, #7]
 800d158:	497d      	ldr	r1, [pc, #500]	@ (800d350 <keyScan+0x264>)
 800d15a:	4613      	mov	r3, r2
 800d15c:	005b      	lsls	r3, r3, #1
 800d15e:	4413      	add	r3, r2
 800d160:	009b      	lsls	r3, r3, #2
 800d162:	440b      	add	r3, r1
 800d164:	3309      	adds	r3, #9
 800d166:	2200      	movs	r2, #0
 800d168:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < KEY_NUM; i++)
 800d16a:	79fb      	ldrb	r3, [r7, #7]
 800d16c:	3301      	adds	r3, #1
 800d16e:	71fb      	strb	r3, [r7, #7]
 800d170:	79fb      	ldrb	r3, [r7, #7]
 800d172:	2b01      	cmp	r3, #1
 800d174:	d9c6      	bls.n	800d104 <keyScan+0x18>
        }
    }


    if (keyStruct[1].preKeyValue == NO_TRIG)
 800d176:	4b76      	ldr	r3, [pc, #472]	@ (800d350 <keyScan+0x264>)
 800d178:	7d5b      	ldrb	r3, [r3, #21]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d131      	bne.n	800d1e2 <keyScan+0xf6>
    {
        if (keyFlags == K(1))
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	2b01      	cmp	r3, #1
 800d182:	d15d      	bne.n	800d240 <keyScan+0x154>
        {
            if (keyStruct[1].preKeyValue == NO_TRIG)
 800d184:	4b72      	ldr	r3, [pc, #456]	@ (800d350 <keyScan+0x264>)
 800d186:	7d5b      	ldrb	r3, [r3, #21]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d159      	bne.n	800d240 <keyScan+0x154>
            {
                if (keyStruct[1].keyType == SHORT || keyStruct[1].keyType == CONTINUOUS)
 800d18c:	4b70      	ldr	r3, [pc, #448]	@ (800d350 <keyScan+0x264>)
 800d18e:	7b1b      	ldrb	r3, [r3, #12]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d003      	beq.n	800d19c <keyScan+0xb0>
 800d194:	4b6e      	ldr	r3, [pc, #440]	@ (800d350 <keyScan+0x264>)
 800d196:	7b1b      	ldrb	r3, [r3, #12]
 800d198:	2b02      	cmp	r3, #2
 800d19a:	d106      	bne.n	800d1aa <keyScan+0xbe>
                {
                    keyStruct[1].trigType = TRIG_SHORT;
 800d19c:	4b6c      	ldr	r3, [pc, #432]	@ (800d350 <keyScan+0x264>)
 800d19e:	2201      	movs	r2, #1
 800d1a0:	751a      	strb	r2, [r3, #20]
                    keyStruct[1].preKeyValue = TRIG_SHORT;
 800d1a2:	4b6b      	ldr	r3, [pc, #428]	@ (800d350 <keyScan+0x264>)
 800d1a4:	2201      	movs	r2, #1
 800d1a6:	755a      	strb	r2, [r3, #21]
 800d1a8:	e04a      	b.n	800d240 <keyScan+0x154>
                }
                else if (keyStruct[1].keyType == LONG_WITH_SHORT || keyStruct[1].keyType == LONG)
 800d1aa:	4b69      	ldr	r3, [pc, #420]	@ (800d350 <keyScan+0x264>)
 800d1ac:	7b1b      	ldrb	r3, [r3, #12]
 800d1ae:	2b01      	cmp	r3, #1
 800d1b0:	d003      	beq.n	800d1ba <keyScan+0xce>
 800d1b2:	4b67      	ldr	r3, [pc, #412]	@ (800d350 <keyScan+0x264>)
 800d1b4:	7b1b      	ldrb	r3, [r3, #12]
 800d1b6:	2b03      	cmp	r3, #3
 800d1b8:	d142      	bne.n	800d240 <keyScan+0x154>
                {
                    if (++keyStruct[1].trigCnt >= KEY1_LONG_CNT)
 800d1ba:	4b65      	ldr	r3, [pc, #404]	@ (800d350 <keyScan+0x264>)
 800d1bc:	691b      	ldr	r3, [r3, #16]
 800d1be:	3301      	adds	r3, #1
 800d1c0:	4a63      	ldr	r2, [pc, #396]	@ (800d350 <keyScan+0x264>)
 800d1c2:	6113      	str	r3, [r2, #16]
 800d1c4:	4b62      	ldr	r3, [pc, #392]	@ (800d350 <keyScan+0x264>)
 800d1c6:	691b      	ldr	r3, [r3, #16]
 800d1c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d1cc:	d338      	bcc.n	800d240 <keyScan+0x154>
                    {
                        keyStruct[1].trigCnt = 0;
 800d1ce:	4b60      	ldr	r3, [pc, #384]	@ (800d350 <keyScan+0x264>)
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	611a      	str	r2, [r3, #16]
                        keyStruct[1].trigType = TRIG_LONG;
 800d1d4:	4b5e      	ldr	r3, [pc, #376]	@ (800d350 <keyScan+0x264>)
 800d1d6:	2202      	movs	r2, #2
 800d1d8:	751a      	strb	r2, [r3, #20]
                        keyStruct[1].preKeyValue = TRIG_LONG;
 800d1da:	4b5d      	ldr	r3, [pc, #372]	@ (800d350 <keyScan+0x264>)
 800d1dc:	2202      	movs	r2, #2
 800d1de:	755a      	strb	r2, [r3, #21]
 800d1e0:	e02e      	b.n	800d240 <keyScan+0x154>
                    }
                }
            }
        }
    }
    else if (keyStruct[1].keyType == CONTINUOUS)
 800d1e2:	4b5b      	ldr	r3, [pc, #364]	@ (800d350 <keyScan+0x264>)
 800d1e4:	7b1b      	ldrb	r3, [r3, #12]
 800d1e6:	2b02      	cmp	r3, #2
 800d1e8:	d12a      	bne.n	800d240 <keyScan+0x154>
    {
        if (keyStruct[1].preKeyValue == TRIG_SHORT) // short key
 800d1ea:	4b59      	ldr	r3, [pc, #356]	@ (800d350 <keyScan+0x264>)
 800d1ec:	7d5b      	ldrb	r3, [r3, #21]
 800d1ee:	2b01      	cmp	r3, #1
 800d1f0:	d112      	bne.n	800d218 <keyScan+0x12c>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_TRIG_CNT)
 800d1f2:	4b57      	ldr	r3, [pc, #348]	@ (800d350 <keyScan+0x264>)
 800d1f4:	691b      	ldr	r3, [r3, #16]
 800d1f6:	3301      	adds	r3, #1
 800d1f8:	4a55      	ldr	r2, [pc, #340]	@ (800d350 <keyScan+0x264>)
 800d1fa:	6113      	str	r3, [r2, #16]
 800d1fc:	4b54      	ldr	r3, [pc, #336]	@ (800d350 <keyScan+0x264>)
 800d1fe:	691b      	ldr	r3, [r3, #16]
 800d200:	2b63      	cmp	r3, #99	@ 0x63
 800d202:	d91d      	bls.n	800d240 <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800d204:	4b52      	ldr	r3, [pc, #328]	@ (800d350 <keyScan+0x264>)
 800d206:	2200      	movs	r2, #0
 800d208:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = TRIG_LONG; // long
 800d20a:	4b51      	ldr	r3, [pc, #324]	@ (800d350 <keyScan+0x264>)
 800d20c:	2202      	movs	r2, #2
 800d20e:	751a      	strb	r2, [r3, #20]
                keyStruct[1].preKeyValue = TRIG_LONG;
 800d210:	4b4f      	ldr	r3, [pc, #316]	@ (800d350 <keyScan+0x264>)
 800d212:	2202      	movs	r2, #2
 800d214:	755a      	strb	r2, [r3, #21]
 800d216:	e013      	b.n	800d240 <keyScan+0x154>
            }
        }
        else if (keyStruct[1].preKeyValue == TRIG_LONG) // long key
 800d218:	4b4d      	ldr	r3, [pc, #308]	@ (800d350 <keyScan+0x264>)
 800d21a:	7d5b      	ldrb	r3, [r3, #21]
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d10f      	bne.n	800d240 <keyScan+0x154>
        {
            if (++keyStruct[1].trigCnt >= CONTINUOUS_INTEVAL)
 800d220:	4b4b      	ldr	r3, [pc, #300]	@ (800d350 <keyScan+0x264>)
 800d222:	691b      	ldr	r3, [r3, #16]
 800d224:	3301      	adds	r3, #1
 800d226:	4a4a      	ldr	r2, [pc, #296]	@ (800d350 <keyScan+0x264>)
 800d228:	6113      	str	r3, [r2, #16]
 800d22a:	4b49      	ldr	r3, [pc, #292]	@ (800d350 <keyScan+0x264>)
 800d22c:	691b      	ldr	r3, [r3, #16]
 800d22e:	2b27      	cmp	r3, #39	@ 0x27
 800d230:	d906      	bls.n	800d240 <keyScan+0x154>
            {
                keyStruct[1].trigCnt = 0;
 800d232:	4b47      	ldr	r3, [pc, #284]	@ (800d350 <keyScan+0x264>)
 800d234:	2200      	movs	r2, #0
 800d236:	611a      	str	r2, [r3, #16]
                keyStruct[1].trigType = keyStruct[1].preKeyValue;
 800d238:	4b45      	ldr	r3, [pc, #276]	@ (800d350 <keyScan+0x264>)
 800d23a:	7d5a      	ldrb	r2, [r3, #21]
 800d23c:	4b44      	ldr	r3, [pc, #272]	@ (800d350 <keyScan+0x264>)
 800d23e:	751a      	strb	r2, [r3, #20]
            }
        }
    }

    if (keyStruct[2].preKeyValue == NO_TRIG)
 800d240:	4b43      	ldr	r3, [pc, #268]	@ (800d350 <keyScan+0x264>)
 800d242:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d246:	2b00      	cmp	r3, #0
 800d248:	d131      	bne.n	800d2ae <keyScan+0x1c2>
    {
        if (keyFlags == K(2))
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	2b02      	cmp	r3, #2
 800d24e:	d163      	bne.n	800d318 <keyScan+0x22c>
        {

            if (keyStruct[2].keyType == SHORT || keyStruct[2].keyType == CONTINUOUS)
 800d250:	4b3f      	ldr	r3, [pc, #252]	@ (800d350 <keyScan+0x264>)
 800d252:	7e1b      	ldrb	r3, [r3, #24]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d003      	beq.n	800d260 <keyScan+0x174>
 800d258:	4b3d      	ldr	r3, [pc, #244]	@ (800d350 <keyScan+0x264>)
 800d25a:	7e1b      	ldrb	r3, [r3, #24]
 800d25c:	2b02      	cmp	r3, #2
 800d25e:	d108      	bne.n	800d272 <keyScan+0x186>
            {
                keyStruct[2].trigType = TRIG_SHORT;
 800d260:	4b3b      	ldr	r3, [pc, #236]	@ (800d350 <keyScan+0x264>)
 800d262:	2201      	movs	r2, #1
 800d264:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_SHORT;
 800d268:	4b39      	ldr	r3, [pc, #228]	@ (800d350 <keyScan+0x264>)
 800d26a:	2201      	movs	r2, #1
 800d26c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800d270:	e052      	b.n	800d318 <keyScan+0x22c>
            }
            else if (keyStruct[2].keyType == LONG_WITH_SHORT || keyStruct[2].keyType == LONG)
 800d272:	4b37      	ldr	r3, [pc, #220]	@ (800d350 <keyScan+0x264>)
 800d274:	7e1b      	ldrb	r3, [r3, #24]
 800d276:	2b01      	cmp	r3, #1
 800d278:	d003      	beq.n	800d282 <keyScan+0x196>
 800d27a:	4b35      	ldr	r3, [pc, #212]	@ (800d350 <keyScan+0x264>)
 800d27c:	7e1b      	ldrb	r3, [r3, #24]
 800d27e:	2b03      	cmp	r3, #3
 800d280:	d14a      	bne.n	800d318 <keyScan+0x22c>
            {
                if (++keyStruct[2].trigCnt >= KEY2_LONG_CNT)
 800d282:	4b33      	ldr	r3, [pc, #204]	@ (800d350 <keyScan+0x264>)
 800d284:	69db      	ldr	r3, [r3, #28]
 800d286:	3301      	adds	r3, #1
 800d288:	4a31      	ldr	r2, [pc, #196]	@ (800d350 <keyScan+0x264>)
 800d28a:	61d3      	str	r3, [r2, #28]
 800d28c:	4b30      	ldr	r3, [pc, #192]	@ (800d350 <keyScan+0x264>)
 800d28e:	69db      	ldr	r3, [r3, #28]
 800d290:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d294:	d340      	bcc.n	800d318 <keyScan+0x22c>
                {
                    keyStruct[2].trigCnt = 0;
 800d296:	4b2e      	ldr	r3, [pc, #184]	@ (800d350 <keyScan+0x264>)
 800d298:	2200      	movs	r2, #0
 800d29a:	61da      	str	r2, [r3, #28]
                    keyStruct[2].trigType = TRIG_LONG;
 800d29c:	4b2c      	ldr	r3, [pc, #176]	@ (800d350 <keyScan+0x264>)
 800d29e:	2202      	movs	r2, #2
 800d2a0:	f883 2020 	strb.w	r2, [r3, #32]
                    keyStruct[2].preKeyValue = TRIG_LONG;
 800d2a4:	4b2a      	ldr	r3, [pc, #168]	@ (800d350 <keyScan+0x264>)
 800d2a6:	2202      	movs	r2, #2
 800d2a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800d2ac:	e034      	b.n	800d318 <keyScan+0x22c>
                }
            }
        }
    }
    else if (keyStruct[2].keyType == CONTINUOUS)
 800d2ae:	4b28      	ldr	r3, [pc, #160]	@ (800d350 <keyScan+0x264>)
 800d2b0:	7e1b      	ldrb	r3, [r3, #24]
 800d2b2:	2b02      	cmp	r3, #2
 800d2b4:	d130      	bne.n	800d318 <keyScan+0x22c>
    {
        if (keyStruct[2].preKeyValue == TRIG_SHORT) // short key
 800d2b6:	4b26      	ldr	r3, [pc, #152]	@ (800d350 <keyScan+0x264>)
 800d2b8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d2bc:	2b01      	cmp	r3, #1
 800d2be:	d114      	bne.n	800d2ea <keyScan+0x1fe>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_TRIG_CNT)
 800d2c0:	4b23      	ldr	r3, [pc, #140]	@ (800d350 <keyScan+0x264>)
 800d2c2:	69db      	ldr	r3, [r3, #28]
 800d2c4:	3301      	adds	r3, #1
 800d2c6:	4a22      	ldr	r2, [pc, #136]	@ (800d350 <keyScan+0x264>)
 800d2c8:	61d3      	str	r3, [r2, #28]
 800d2ca:	4b21      	ldr	r3, [pc, #132]	@ (800d350 <keyScan+0x264>)
 800d2cc:	69db      	ldr	r3, [r3, #28]
 800d2ce:	2b63      	cmp	r3, #99	@ 0x63
 800d2d0:	d922      	bls.n	800d318 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800d2d2:	4b1f      	ldr	r3, [pc, #124]	@ (800d350 <keyScan+0x264>)
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = TRIG_LONG; // long
 800d2d8:	4b1d      	ldr	r3, [pc, #116]	@ (800d350 <keyScan+0x264>)
 800d2da:	2202      	movs	r2, #2
 800d2dc:	f883 2020 	strb.w	r2, [r3, #32]
                keyStruct[2].preKeyValue = TRIG_LONG;
 800d2e0:	4b1b      	ldr	r3, [pc, #108]	@ (800d350 <keyScan+0x264>)
 800d2e2:	2202      	movs	r2, #2
 800d2e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 800d2e8:	e016      	b.n	800d318 <keyScan+0x22c>
            }
        }
        else if (keyStruct[2].preKeyValue == TRIG_LONG) // long key
 800d2ea:	4b19      	ldr	r3, [pc, #100]	@ (800d350 <keyScan+0x264>)
 800d2ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d2f0:	2b02      	cmp	r3, #2
 800d2f2:	d111      	bne.n	800d318 <keyScan+0x22c>
        {
            if (++keyStruct[2].trigCnt >= CONTINUOUS_INTEVAL)
 800d2f4:	4b16      	ldr	r3, [pc, #88]	@ (800d350 <keyScan+0x264>)
 800d2f6:	69db      	ldr	r3, [r3, #28]
 800d2f8:	3301      	adds	r3, #1
 800d2fa:	4a15      	ldr	r2, [pc, #84]	@ (800d350 <keyScan+0x264>)
 800d2fc:	61d3      	str	r3, [r2, #28]
 800d2fe:	4b14      	ldr	r3, [pc, #80]	@ (800d350 <keyScan+0x264>)
 800d300:	69db      	ldr	r3, [r3, #28]
 800d302:	2b27      	cmp	r3, #39	@ 0x27
 800d304:	d908      	bls.n	800d318 <keyScan+0x22c>
            {
                keyStruct[2].trigCnt = 0;
 800d306:	4b12      	ldr	r3, [pc, #72]	@ (800d350 <keyScan+0x264>)
 800d308:	2200      	movs	r2, #0
 800d30a:	61da      	str	r2, [r3, #28]
                keyStruct[2].trigType = keyStruct[2].preKeyValue;
 800d30c:	4b10      	ldr	r3, [pc, #64]	@ (800d350 <keyScan+0x264>)
 800d30e:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800d312:	4b0f      	ldr	r3, [pc, #60]	@ (800d350 <keyScan+0x264>)
 800d314:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }
    }

    if (keyStruct[3].preKeyValue == NO_TRIG)
 800d318:	4b0d      	ldr	r3, [pc, #52]	@ (800d350 <keyScan+0x264>)
 800d31a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d137      	bne.n	800d392 <keyScan+0x2a6>
    {
        if (keyFlags == K(3))
 800d322:	683b      	ldr	r3, [r7, #0]
 800d324:	2b04      	cmp	r3, #4
 800d326:	d16a      	bne.n	800d3fe <keyScan+0x312>
        {
            if (keyStruct[3].keyType == SHORT || keyStruct[3].keyType == CONTINUOUS)
 800d328:	4b09      	ldr	r3, [pc, #36]	@ (800d350 <keyScan+0x264>)
 800d32a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d004      	beq.n	800d33c <keyScan+0x250>
 800d332:	4b07      	ldr	r3, [pc, #28]	@ (800d350 <keyScan+0x264>)
 800d334:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d338:	2b02      	cmp	r3, #2
 800d33a:	d10b      	bne.n	800d354 <keyScan+0x268>
            {
                keyStruct[3].trigType = TRIG_SHORT;
 800d33c:	4b04      	ldr	r3, [pc, #16]	@ (800d350 <keyScan+0x264>)
 800d33e:	2201      	movs	r2, #1
 800d340:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_SHORT;
 800d344:	4b02      	ldr	r3, [pc, #8]	@ (800d350 <keyScan+0x264>)
 800d346:	2201      	movs	r2, #1
 800d348:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                keyStruct[3].trigCnt = 0;
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
            }
        }
    }
}
 800d34c:	e057      	b.n	800d3fe <keyScan+0x312>
 800d34e:	bf00      	nop
 800d350:	20000bb8 	.word	0x20000bb8
            else if (keyStruct[3].keyType == LONG_WITH_SHORT || keyStruct[3].keyType == LONG)
 800d354:	4b2c      	ldr	r3, [pc, #176]	@ (800d408 <keyScan+0x31c>)
 800d356:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	d004      	beq.n	800d368 <keyScan+0x27c>
 800d35e:	4b2a      	ldr	r3, [pc, #168]	@ (800d408 <keyScan+0x31c>)
 800d360:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d364:	2b03      	cmp	r3, #3
 800d366:	d14a      	bne.n	800d3fe <keyScan+0x312>
                if (++keyStruct[3].trigCnt >= KEY3_LONG_CNT)
 800d368:	4b27      	ldr	r3, [pc, #156]	@ (800d408 <keyScan+0x31c>)
 800d36a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d36c:	3301      	adds	r3, #1
 800d36e:	4a26      	ldr	r2, [pc, #152]	@ (800d408 <keyScan+0x31c>)
 800d370:	6293      	str	r3, [r2, #40]	@ 0x28
 800d372:	4b25      	ldr	r3, [pc, #148]	@ (800d408 <keyScan+0x31c>)
 800d374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d376:	2b00      	cmp	r3, #0
 800d378:	d041      	beq.n	800d3fe <keyScan+0x312>
                    keyStruct[3].trigCnt = 0;
 800d37a:	4b23      	ldr	r3, [pc, #140]	@ (800d408 <keyScan+0x31c>)
 800d37c:	2200      	movs	r2, #0
 800d37e:	629a      	str	r2, [r3, #40]	@ 0x28
                    keyStruct[3].trigType = TRIG_LONG;
 800d380:	4b21      	ldr	r3, [pc, #132]	@ (800d408 <keyScan+0x31c>)
 800d382:	2202      	movs	r2, #2
 800d384:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                    keyStruct[3].preKeyValue = TRIG_LONG;
 800d388:	4b1f      	ldr	r3, [pc, #124]	@ (800d408 <keyScan+0x31c>)
 800d38a:	2202      	movs	r2, #2
 800d38c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800d390:	e035      	b.n	800d3fe <keyScan+0x312>
    else if (keyStruct[3].keyType == CONTINUOUS)
 800d392:	4b1d      	ldr	r3, [pc, #116]	@ (800d408 <keyScan+0x31c>)
 800d394:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d398:	2b02      	cmp	r3, #2
 800d39a:	d130      	bne.n	800d3fe <keyScan+0x312>
        if (keyStruct[3].preKeyValue == TRIG_SHORT) // short key
 800d39c:	4b1a      	ldr	r3, [pc, #104]	@ (800d408 <keyScan+0x31c>)
 800d39e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d3a2:	2b01      	cmp	r3, #1
 800d3a4:	d114      	bne.n	800d3d0 <keyScan+0x2e4>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_TRIG_CNT)
 800d3a6:	4b18      	ldr	r3, [pc, #96]	@ (800d408 <keyScan+0x31c>)
 800d3a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3aa:	3301      	adds	r3, #1
 800d3ac:	4a16      	ldr	r2, [pc, #88]	@ (800d408 <keyScan+0x31c>)
 800d3ae:	6293      	str	r3, [r2, #40]	@ 0x28
 800d3b0:	4b15      	ldr	r3, [pc, #84]	@ (800d408 <keyScan+0x31c>)
 800d3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3b4:	2b63      	cmp	r3, #99	@ 0x63
 800d3b6:	d922      	bls.n	800d3fe <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800d3b8:	4b13      	ldr	r3, [pc, #76]	@ (800d408 <keyScan+0x31c>)
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = TRIG_LONG; // long
 800d3be:	4b12      	ldr	r3, [pc, #72]	@ (800d408 <keyScan+0x31c>)
 800d3c0:	2202      	movs	r2, #2
 800d3c2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                keyStruct[3].preKeyValue = TRIG_LONG;
 800d3c6:	4b10      	ldr	r3, [pc, #64]	@ (800d408 <keyScan+0x31c>)
 800d3c8:	2202      	movs	r2, #2
 800d3ca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800d3ce:	e016      	b.n	800d3fe <keyScan+0x312>
        else if (keyStruct[3].preKeyValue == TRIG_LONG) // long key
 800d3d0:	4b0d      	ldr	r3, [pc, #52]	@ (800d408 <keyScan+0x31c>)
 800d3d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d3d6:	2b02      	cmp	r3, #2
 800d3d8:	d111      	bne.n	800d3fe <keyScan+0x312>
            if (++keyStruct[3].trigCnt >= CONTINUOUS_INTEVAL)
 800d3da:	4b0b      	ldr	r3, [pc, #44]	@ (800d408 <keyScan+0x31c>)
 800d3dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3de:	3301      	adds	r3, #1
 800d3e0:	4a09      	ldr	r2, [pc, #36]	@ (800d408 <keyScan+0x31c>)
 800d3e2:	6293      	str	r3, [r2, #40]	@ 0x28
 800d3e4:	4b08      	ldr	r3, [pc, #32]	@ (800d408 <keyScan+0x31c>)
 800d3e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3e8:	2b27      	cmp	r3, #39	@ 0x27
 800d3ea:	d908      	bls.n	800d3fe <keyScan+0x312>
                keyStruct[3].trigCnt = 0;
 800d3ec:	4b06      	ldr	r3, [pc, #24]	@ (800d408 <keyScan+0x31c>)
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	629a      	str	r2, [r3, #40]	@ 0x28
                keyStruct[3].trigType = keyStruct[3].preKeyValue;
 800d3f2:	4b05      	ldr	r3, [pc, #20]	@ (800d408 <keyScan+0x31c>)
 800d3f4:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 800d3f8:	4b03      	ldr	r3, [pc, #12]	@ (800d408 <keyScan+0x31c>)
 800d3fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
}
 800d3fe:	bf00      	nop
 800d400:	3708      	adds	r7, #8
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
 800d406:	bf00      	nop
 800d408:	20000bb8 	.word	0x20000bb8

0800d40c <getKeyState>:

/*

 */
void getKeyState(KeyState *keyState)
{
 800d40c:	b480      	push	{r7}
 800d40e:	b085      	sub	sp, #20
 800d410:	af00      	add	r7, sp, #0
 800d412:	6078      	str	r0, [r7, #4]
    uchar i;

    if (keyStruct[1].trigType == TRIG_SHORT)
 800d414:	4b1b      	ldr	r3, [pc, #108]	@ (800d484 <getKeyState+0x78>)
 800d416:	7d1b      	ldrb	r3, [r3, #20]
 800d418:	2b01      	cmp	r3, #1
 800d41a:	d103      	bne.n	800d424 <getKeyState+0x18>
        *keyState = USER1_SHORT;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2201      	movs	r2, #1
 800d420:	701a      	strb	r2, [r3, #0]
 800d422:	e014      	b.n	800d44e <getKeyState+0x42>
    else if (keyStruct[2].trigType == TRIG_SHORT)
 800d424:	4b17      	ldr	r3, [pc, #92]	@ (800d484 <getKeyState+0x78>)
 800d426:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d103      	bne.n	800d436 <getKeyState+0x2a>
        *keyState = USER2_SHORT;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	2202      	movs	r2, #2
 800d432:	701a      	strb	r2, [r3, #0]
 800d434:	e00b      	b.n	800d44e <getKeyState+0x42>
    else if (keyStruct[3].trigType == TRIG_SHORT)
 800d436:	4b13      	ldr	r3, [pc, #76]	@ (800d484 <getKeyState+0x78>)
 800d438:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d43c:	2b01      	cmp	r3, #1
 800d43e:	d103      	bne.n	800d448 <getKeyState+0x3c>
        *keyState = USER3_SHORT;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2203      	movs	r2, #3
 800d444:	701a      	strb	r2, [r3, #0]
 800d446:	e002      	b.n	800d44e <getKeyState+0x42>
    else
        *keyState = NONE_KEY;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	2200      	movs	r2, #0
 800d44c:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < KEY_NUM; i++)
 800d44e:	2300      	movs	r3, #0
 800d450:	73fb      	strb	r3, [r7, #15]
 800d452:	e00c      	b.n	800d46e <getKeyState+0x62>
    {
        keyStruct[i].trigType = NO_TRIG;
 800d454:	7bfa      	ldrb	r2, [r7, #15]
 800d456:	490b      	ldr	r1, [pc, #44]	@ (800d484 <getKeyState+0x78>)
 800d458:	4613      	mov	r3, r2
 800d45a:	005b      	lsls	r3, r3, #1
 800d45c:	4413      	add	r3, r2
 800d45e:	009b      	lsls	r3, r3, #2
 800d460:	440b      	add	r3, r1
 800d462:	3308      	adds	r3, #8
 800d464:	2200      	movs	r2, #0
 800d466:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < KEY_NUM; i++)
 800d468:	7bfb      	ldrb	r3, [r7, #15]
 800d46a:	3301      	adds	r3, #1
 800d46c:	73fb      	strb	r3, [r7, #15]
 800d46e:	7bfb      	ldrb	r3, [r7, #15]
 800d470:	2b01      	cmp	r3, #1
 800d472:	d9ef      	bls.n	800d454 <getKeyState+0x48>
    }
}
 800d474:	bf00      	nop
 800d476:	bf00      	nop
 800d478:	3714      	adds	r7, #20
 800d47a:	46bd      	mov	sp, r7
 800d47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d480:	4770      	bx	lr
 800d482:	bf00      	nop
 800d484:	20000bb8 	.word	0x20000bb8

0800d488 <LED_drive>:
#include "led.h"

bool ledOn;

void LED_drive()
{
 800d488:	b480      	push	{r7}
 800d48a:	af00      	add	r7, sp, #0
    // if (ledOn)
    //     LED_ON;
    // else
    //     LED_OFF;
}
 800d48c:	bf00      	nop
 800d48e:	46bd      	mov	sp, r7
 800d490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d494:	4770      	bx	lr
	...

0800d498 <inv_sqrt>:

//  1/Sqrt(x)
// X:
// imu ahrs update()
float inv_sqrt(float x)
{
 800d498:	b480      	push	{r7}
 800d49a:	b087      	sub	sp, #28
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	ed87 0a01 	vstr	s0, [r7, #4]
    float halfx = 0.5f * x;
 800d4a2:	edd7 7a01 	vldr	s15, [r7, #4]
 800d4a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800d4aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d4ae:	edc7 7a05 	vstr	s15, [r7, #20]
    float y = x;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	613b      	str	r3, [r7, #16]
    long i = *(long *)&y;
 800d4b6:	f107 0310 	add.w	r3, r7, #16
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	60fb      	str	r3, [r7, #12]

    i = 0x5f3759df - (i >> 1);
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	105a      	asrs	r2, r3, #1
 800d4c2:	4b12      	ldr	r3, [pc, #72]	@ (800d50c <inv_sqrt+0x74>)
 800d4c4:	1a9b      	subs	r3, r3, r2
 800d4c6:	60fb      	str	r3, [r7, #12]
    y = *(float *)&i;
 800d4c8:	f107 030c 	add.w	r3, r7, #12
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	613b      	str	r3, [r7, #16]
    y = y * (1.5f - (halfx * y * y));
 800d4d0:	ed97 7a04 	vldr	s14, [r7, #16]
 800d4d4:	edd7 7a05 	vldr	s15, [r7, #20]
 800d4d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d4dc:	edd7 7a04 	vldr	s15, [r7, #16]
 800d4e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4e4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800d4e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d4ec:	edd7 7a04 	vldr	s15, [r7, #16]
 800d4f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4f4:	edc7 7a04 	vstr	s15, [r7, #16]

    return y;
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	ee07 3a90 	vmov	s15, r3
}
 800d4fe:	eeb0 0a67 	vmov.f32	s0, s15
 800d502:	371c      	adds	r7, #28
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr
 800d50c:	5f3759df 	.word	0x5f3759df

0800d510 <mpu_write_byte>:
// MPU6500
uint8_t mpu_write_byte(uint8_t const reg, uint8_t const data)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b084      	sub	sp, #16
 800d514:	af02      	add	r7, sp, #8
 800d516:	4603      	mov	r3, r0
 800d518:	460a      	mov	r2, r1
 800d51a:	71fb      	strb	r3, [r7, #7]
 800d51c:	4613      	mov	r3, r2
 800d51e:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;                                         // 
 800d520:	2200      	movs	r2, #0
 800d522:	2110      	movs	r1, #16
 800d524:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d528:	f7f9 f8c4 	bl	80066b4 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;                                     // 0
 800d52c:	79fb      	ldrb	r3, [r7, #7]
 800d52e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d532:	b2da      	uxtb	r2, r3
 800d534:	4b0f      	ldr	r3, [pc, #60]	@ (800d574 <mpu_write_byte+0x64>)
 800d536:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800d538:	2337      	movs	r3, #55	@ 0x37
 800d53a:	9300      	str	r3, [sp, #0]
 800d53c:	2301      	movs	r3, #1
 800d53e:	4a0e      	ldr	r2, [pc, #56]	@ (800d578 <mpu_write_byte+0x68>)
 800d540:	490c      	ldr	r1, [pc, #48]	@ (800d574 <mpu_write_byte+0x64>)
 800d542:	480e      	ldr	r0, [pc, #56]	@ (800d57c <mpu_write_byte+0x6c>)
 800d544:	f7fa f94b 	bl	80077de <HAL_SPI_TransmitReceive>
    tx = data;
 800d548:	4a0a      	ldr	r2, [pc, #40]	@ (800d574 <mpu_write_byte+0x64>)
 800d54a:	79bb      	ldrb	r3, [r7, #6]
 800d54c:	7013      	strb	r3, [r2, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800d54e:	2337      	movs	r3, #55	@ 0x37
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	2301      	movs	r3, #1
 800d554:	4a08      	ldr	r2, [pc, #32]	@ (800d578 <mpu_write_byte+0x68>)
 800d556:	4907      	ldr	r1, [pc, #28]	@ (800d574 <mpu_write_byte+0x64>)
 800d558:	4808      	ldr	r0, [pc, #32]	@ (800d57c <mpu_write_byte+0x6c>)
 800d55a:	f7fa f940 	bl	80077de <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;                                        // 
 800d55e:	2201      	movs	r2, #1
 800d560:	2110      	movs	r1, #16
 800d562:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d566:	f7f9 f8a5 	bl	80066b4 <HAL_GPIO_WritePin>
    return 0;
 800d56a:	2300      	movs	r3, #0
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3708      	adds	r7, #8
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}
 800d574:	20000bdd 	.word	0x20000bdd
 800d578:	20000bde 	.word	0x20000bde
 800d57c:	200003d4 	.word	0x200003d4

0800d580 <mpu_read_byte>:
// MPU6500
uint8_t mpu_read_byte(uint8_t const reg)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b084      	sub	sp, #16
 800d584:	af02      	add	r7, sp, #8
 800d586:	4603      	mov	r3, r0
 800d588:	71fb      	strb	r3, [r7, #7]
    MPU_NSS_LOW;
 800d58a:	2200      	movs	r2, #0
 800d58c:	2110      	movs	r1, #16
 800d58e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d592:	f7f9 f88f 	bl	80066b4 <HAL_GPIO_WritePin>
    tx = reg | 0x80;                                     // 1
 800d596:	79fb      	ldrb	r3, [r7, #7]
 800d598:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d59c:	b2da      	uxtb	r2, r3
 800d59e:	4b0f      	ldr	r3, [pc, #60]	@ (800d5dc <mpu_read_byte+0x5c>)
 800d5a0:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800d5a2:	2337      	movs	r3, #55	@ 0x37
 800d5a4:	9300      	str	r3, [sp, #0]
 800d5a6:	2301      	movs	r3, #1
 800d5a8:	4a0d      	ldr	r2, [pc, #52]	@ (800d5e0 <mpu_read_byte+0x60>)
 800d5aa:	490c      	ldr	r1, [pc, #48]	@ (800d5dc <mpu_read_byte+0x5c>)
 800d5ac:	480d      	ldr	r0, [pc, #52]	@ (800d5e4 <mpu_read_byte+0x64>)
 800d5ae:	f7fa f916 	bl	80077de <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55); // 
 800d5b2:	2337      	movs	r3, #55	@ 0x37
 800d5b4:	9300      	str	r3, [sp, #0]
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	4a09      	ldr	r2, [pc, #36]	@ (800d5e0 <mpu_read_byte+0x60>)
 800d5ba:	4908      	ldr	r1, [pc, #32]	@ (800d5dc <mpu_read_byte+0x5c>)
 800d5bc:	4809      	ldr	r0, [pc, #36]	@ (800d5e4 <mpu_read_byte+0x64>)
 800d5be:	f7fa f90e 	bl	80077de <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	2110      	movs	r1, #16
 800d5c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d5ca:	f7f9 f873 	bl	80066b4 <HAL_GPIO_WritePin>
    return rx;
 800d5ce:	4b04      	ldr	r3, [pc, #16]	@ (800d5e0 <mpu_read_byte+0x60>)
 800d5d0:	781b      	ldrb	r3, [r3, #0]
}
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	3708      	adds	r7, #8
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	bd80      	pop	{r7, pc}
 800d5da:	bf00      	nop
 800d5dc:	20000bdd 	.word	0x20000bdd
 800d5e0:	20000bde 	.word	0x20000bde
 800d5e4:	200003d4 	.word	0x200003d4

0800d5e8 <mpu_read_bytes>:

// MPU6500
uint8_t mpu_read_bytes(uint8_t const regAddr, uint8_t *pData, uint8_t len)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af02      	add	r7, sp, #8
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	6039      	str	r1, [r7, #0]
 800d5f2:	71fb      	strb	r3, [r7, #7]
 800d5f4:	4613      	mov	r3, r2
 800d5f6:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	2110      	movs	r1, #16
 800d5fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d600:	f7f9 f858 	bl	80066b4 <HAL_GPIO_WritePin>
    tx = regAddr | 0x80;
 800d604:	79fb      	ldrb	r3, [r7, #7]
 800d606:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	4b10      	ldr	r3, [pc, #64]	@ (800d650 <mpu_read_bytes+0x68>)
 800d60e:	701a      	strb	r2, [r3, #0]
    tx_buff[0] = tx;
 800d610:	4b0f      	ldr	r3, [pc, #60]	@ (800d650 <mpu_read_bytes+0x68>)
 800d612:	781a      	ldrb	r2, [r3, #0]
 800d614:	4b0f      	ldr	r3, [pc, #60]	@ (800d654 <mpu_read_bytes+0x6c>)
 800d616:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800d618:	2337      	movs	r3, #55	@ 0x37
 800d61a:	9300      	str	r3, [sp, #0]
 800d61c:	2301      	movs	r3, #1
 800d61e:	4a0e      	ldr	r2, [pc, #56]	@ (800d658 <mpu_read_bytes+0x70>)
 800d620:	490b      	ldr	r1, [pc, #44]	@ (800d650 <mpu_read_bytes+0x68>)
 800d622:	480e      	ldr	r0, [pc, #56]	@ (800d65c <mpu_read_bytes+0x74>)
 800d624:	f7fa f8db 	bl	80077de <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 800d628:	79bb      	ldrb	r3, [r7, #6]
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	2237      	movs	r2, #55	@ 0x37
 800d62e:	9200      	str	r2, [sp, #0]
 800d630:	683a      	ldr	r2, [r7, #0]
 800d632:	4908      	ldr	r1, [pc, #32]	@ (800d654 <mpu_read_bytes+0x6c>)
 800d634:	4809      	ldr	r0, [pc, #36]	@ (800d65c <mpu_read_bytes+0x74>)
 800d636:	f7fa f8d2 	bl	80077de <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800d63a:	2201      	movs	r2, #1
 800d63c:	2110      	movs	r1, #16
 800d63e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d642:	f7f9 f837 	bl	80066b4 <HAL_GPIO_WritePin>
    return 0;
 800d646:	2300      	movs	r3, #0
}
 800d648:	4618      	mov	r0, r3
 800d64a:	3708      	adds	r7, #8
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}
 800d650:	20000bdd 	.word	0x20000bdd
 800d654:	20000094 	.word	0x20000094
 800d658:	20000bde 	.word	0x20000bde
 800d65c:	200003d4 	.word	0x200003d4

0800d660 <mpu_set_gyro_fsr>:

// imu 6500
uint8_t mpu_set_gyro_fsr(uint8_t fsr)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b082      	sub	sp, #8
 800d664:	af00      	add	r7, sp, #0
 800d666:	4603      	mov	r3, r0
 800d668:	71fb      	strb	r3, [r7, #7]
    return mpu_write_byte(MPU6500_GYRO_CONFIG, fsr << 3);
 800d66a:	79fb      	ldrb	r3, [r7, #7]
 800d66c:	00db      	lsls	r3, r3, #3
 800d66e:	b2db      	uxtb	r3, r3
 800d670:	4619      	mov	r1, r3
 800d672:	201b      	movs	r0, #27
 800d674:	f7ff ff4c 	bl	800d510 <mpu_write_byte>
 800d678:	4603      	mov	r3, r0
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3708      	adds	r7, #8
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}

0800d682 <mpu_set_accel_fsr>:
// imu 6050/6500
uint8_t mpu_set_accel_fsr(uint8_t fsr)
{
 800d682:	b580      	push	{r7, lr}
 800d684:	b082      	sub	sp, #8
 800d686:	af00      	add	r7, sp, #0
 800d688:	4603      	mov	r3, r0
 800d68a:	71fb      	strb	r3, [r7, #7]
    return mpu_write_byte(MPU6500_ACCEL_CONFIG, fsr << 3);
 800d68c:	79fb      	ldrb	r3, [r7, #7]
 800d68e:	00db      	lsls	r3, r3, #3
 800d690:	b2db      	uxtb	r3, r3
 800d692:	4619      	mov	r1, r3
 800d694:	201c      	movs	r0, #28
 800d696:	f7ff ff3b 	bl	800d510 <mpu_write_byte>
 800d69a:	4603      	mov	r3, r0
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3708      	adds	r7, #8
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}

0800d6a4 <mpu_get_data>:
// IMU
void mpu_get_data()
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	af00      	add	r7, sp, #0
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 800d6a8:	220e      	movs	r2, #14
 800d6aa:	495c      	ldr	r1, [pc, #368]	@ (800d81c <mpu_get_data+0x178>)
 800d6ac:	203b      	movs	r0, #59	@ 0x3b
 800d6ae:	f7ff ff9b 	bl	800d5e8 <mpu_read_bytes>

    mpu_data.ax = mpu_buff[0] << 8 | mpu_buff[1];
 800d6b2:	4b5a      	ldr	r3, [pc, #360]	@ (800d81c <mpu_get_data+0x178>)
 800d6b4:	781b      	ldrb	r3, [r3, #0]
 800d6b6:	021b      	lsls	r3, r3, #8
 800d6b8:	b21a      	sxth	r2, r3
 800d6ba:	4b58      	ldr	r3, [pc, #352]	@ (800d81c <mpu_get_data+0x178>)
 800d6bc:	785b      	ldrb	r3, [r3, #1]
 800d6be:	b21b      	sxth	r3, r3
 800d6c0:	4313      	orrs	r3, r2
 800d6c2:	b21a      	sxth	r2, r3
 800d6c4:	4b56      	ldr	r3, [pc, #344]	@ (800d820 <mpu_get_data+0x17c>)
 800d6c6:	801a      	strh	r2, [r3, #0]
    mpu_data.ay = mpu_buff[2] << 8 | mpu_buff[3];
 800d6c8:	4b54      	ldr	r3, [pc, #336]	@ (800d81c <mpu_get_data+0x178>)
 800d6ca:	789b      	ldrb	r3, [r3, #2]
 800d6cc:	021b      	lsls	r3, r3, #8
 800d6ce:	b21a      	sxth	r2, r3
 800d6d0:	4b52      	ldr	r3, [pc, #328]	@ (800d81c <mpu_get_data+0x178>)
 800d6d2:	78db      	ldrb	r3, [r3, #3]
 800d6d4:	b21b      	sxth	r3, r3
 800d6d6:	4313      	orrs	r3, r2
 800d6d8:	b21a      	sxth	r2, r3
 800d6da:	4b51      	ldr	r3, [pc, #324]	@ (800d820 <mpu_get_data+0x17c>)
 800d6dc:	805a      	strh	r2, [r3, #2]
    mpu_data.az = mpu_buff[4] << 8 | mpu_buff[5];
 800d6de:	4b4f      	ldr	r3, [pc, #316]	@ (800d81c <mpu_get_data+0x178>)
 800d6e0:	791b      	ldrb	r3, [r3, #4]
 800d6e2:	021b      	lsls	r3, r3, #8
 800d6e4:	b21a      	sxth	r2, r3
 800d6e6:	4b4d      	ldr	r3, [pc, #308]	@ (800d81c <mpu_get_data+0x178>)
 800d6e8:	795b      	ldrb	r3, [r3, #5]
 800d6ea:	b21b      	sxth	r3, r3
 800d6ec:	4313      	orrs	r3, r2
 800d6ee:	b21a      	sxth	r2, r3
 800d6f0:	4b4b      	ldr	r3, [pc, #300]	@ (800d820 <mpu_get_data+0x17c>)
 800d6f2:	809a      	strh	r2, [r3, #4]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 800d6f4:	4b49      	ldr	r3, [pc, #292]	@ (800d81c <mpu_get_data+0x178>)
 800d6f6:	799b      	ldrb	r3, [r3, #6]
 800d6f8:	021b      	lsls	r3, r3, #8
 800d6fa:	b21a      	sxth	r2, r3
 800d6fc:	4b47      	ldr	r3, [pc, #284]	@ (800d81c <mpu_get_data+0x178>)
 800d6fe:	79db      	ldrb	r3, [r3, #7]
 800d700:	b21b      	sxth	r3, r3
 800d702:	4313      	orrs	r3, r2
 800d704:	b21a      	sxth	r2, r3
 800d706:	4b46      	ldr	r3, [pc, #280]	@ (800d820 <mpu_get_data+0x17c>)
 800d708:	819a      	strh	r2, [r3, #12]

    mpu_data.gx = ((mpu_buff[8] << 8 | mpu_buff[9]) - mpu_data.gx_offset);
 800d70a:	4b44      	ldr	r3, [pc, #272]	@ (800d81c <mpu_get_data+0x178>)
 800d70c:	7a1b      	ldrb	r3, [r3, #8]
 800d70e:	021b      	lsls	r3, r3, #8
 800d710:	b21a      	sxth	r2, r3
 800d712:	4b42      	ldr	r3, [pc, #264]	@ (800d81c <mpu_get_data+0x178>)
 800d714:	7a5b      	ldrb	r3, [r3, #9]
 800d716:	b21b      	sxth	r3, r3
 800d718:	4313      	orrs	r3, r2
 800d71a:	b21b      	sxth	r3, r3
 800d71c:	b29a      	uxth	r2, r3
 800d71e:	4b40      	ldr	r3, [pc, #256]	@ (800d820 <mpu_get_data+0x17c>)
 800d720:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800d724:	b29b      	uxth	r3, r3
 800d726:	1ad3      	subs	r3, r2, r3
 800d728:	b29b      	uxth	r3, r3
 800d72a:	b21a      	sxth	r2, r3
 800d72c:	4b3c      	ldr	r3, [pc, #240]	@ (800d820 <mpu_get_data+0x17c>)
 800d72e:	81da      	strh	r2, [r3, #14]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 800d730:	4b3a      	ldr	r3, [pc, #232]	@ (800d81c <mpu_get_data+0x178>)
 800d732:	7a9b      	ldrb	r3, [r3, #10]
 800d734:	021b      	lsls	r3, r3, #8
 800d736:	b21a      	sxth	r2, r3
 800d738:	4b38      	ldr	r3, [pc, #224]	@ (800d81c <mpu_get_data+0x178>)
 800d73a:	7adb      	ldrb	r3, [r3, #11]
 800d73c:	b21b      	sxth	r3, r3
 800d73e:	4313      	orrs	r3, r2
 800d740:	b21b      	sxth	r3, r3
 800d742:	b29a      	uxth	r2, r3
 800d744:	4b36      	ldr	r3, [pc, #216]	@ (800d820 <mpu_get_data+0x17c>)
 800d746:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800d74a:	b29b      	uxth	r3, r3
 800d74c:	1ad3      	subs	r3, r2, r3
 800d74e:	b29b      	uxth	r3, r3
 800d750:	b21a      	sxth	r2, r3
 800d752:	4b33      	ldr	r3, [pc, #204]	@ (800d820 <mpu_get_data+0x17c>)
 800d754:	821a      	strh	r2, [r3, #16]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 800d756:	4b31      	ldr	r3, [pc, #196]	@ (800d81c <mpu_get_data+0x178>)
 800d758:	7b1b      	ldrb	r3, [r3, #12]
 800d75a:	021b      	lsls	r3, r3, #8
 800d75c:	b21a      	sxth	r2, r3
 800d75e:	4b2f      	ldr	r3, [pc, #188]	@ (800d81c <mpu_get_data+0x178>)
 800d760:	7b5b      	ldrb	r3, [r3, #13]
 800d762:	b21b      	sxth	r3, r3
 800d764:	4313      	orrs	r3, r2
 800d766:	b21b      	sxth	r3, r3
 800d768:	b29a      	uxth	r2, r3
 800d76a:	4b2d      	ldr	r3, [pc, #180]	@ (800d820 <mpu_get_data+0x17c>)
 800d76c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800d770:	b29b      	uxth	r3, r3
 800d772:	1ad3      	subs	r3, r2, r3
 800d774:	b29b      	uxth	r3, r3
 800d776:	b21a      	sxth	r2, r3
 800d778:	4b29      	ldr	r3, [pc, #164]	@ (800d820 <mpu_get_data+0x17c>)
 800d77a:	825a      	strh	r2, [r3, #18]

    // ist8310_get_data(ist_buff);
    // memcpy(&mpu_data.mx, ist_buff, 6);

    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 800d77c:	220c      	movs	r2, #12
 800d77e:	4928      	ldr	r1, [pc, #160]	@ (800d820 <mpu_get_data+0x17c>)
 800d780:	4828      	ldr	r0, [pc, #160]	@ (800d824 <mpu_get_data+0x180>)
 800d782:	f003 f99e 	bl	8010ac2 <memcpy>

    imu.temp = 21 + mpu_data.temp / 333.87f;
 800d786:	4b26      	ldr	r3, [pc, #152]	@ (800d820 <mpu_get_data+0x17c>)
 800d788:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d78c:	ee07 3a90 	vmov	s15, r3
 800d790:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d794:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800d828 <mpu_get_data+0x184>
 800d798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d79c:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 800d7a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7a4:	4b1f      	ldr	r3, [pc, #124]	@ (800d824 <mpu_get_data+0x180>)
 800d7a6:	edc3 7a03 	vstr	s15, [r3, #12]
    /* 2000dps -> rad/s */
    imu.wx = mpu_data.gx / 16.384f / 57.3f;
 800d7aa:	4b1d      	ldr	r3, [pc, #116]	@ (800d820 <mpu_get_data+0x17c>)
 800d7ac:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800d7b0:	ee07 3a90 	vmov	s15, r3
 800d7b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d7b8:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800d82c <mpu_get_data+0x188>
 800d7bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d7c0:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 800d830 <mpu_get_data+0x18c>
 800d7c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d7c8:	4b16      	ldr	r3, [pc, #88]	@ (800d824 <mpu_get_data+0x180>)
 800d7ca:	edc3 7a04 	vstr	s15, [r3, #16]
    imu.wy = mpu_data.gy / 16.384f / 57.3f;
 800d7ce:	4b14      	ldr	r3, [pc, #80]	@ (800d820 <mpu_get_data+0x17c>)
 800d7d0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800d7d4:	ee07 3a90 	vmov	s15, r3
 800d7d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d7dc:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800d82c <mpu_get_data+0x188>
 800d7e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d7e4:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800d830 <mpu_get_data+0x18c>
 800d7e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d7ec:	4b0d      	ldr	r3, [pc, #52]	@ (800d824 <mpu_get_data+0x180>)
 800d7ee:	edc3 7a05 	vstr	s15, [r3, #20]
    imu.wz = mpu_data.gz / 16.384f / 57.3f;
 800d7f2:	4b0b      	ldr	r3, [pc, #44]	@ (800d820 <mpu_get_data+0x17c>)
 800d7f4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800d7f8:	ee07 3a90 	vmov	s15, r3
 800d7fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d800:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 800d82c <mpu_get_data+0x188>
 800d804:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d808:	eddf 6a09 	vldr	s13, [pc, #36]	@ 800d830 <mpu_get_data+0x18c>
 800d80c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d810:	4b04      	ldr	r3, [pc, #16]	@ (800d824 <mpu_get_data+0x180>)
 800d812:	edc3 7a06 	vstr	s15, [r3, #24]
}
 800d816:	bf00      	nop
 800d818:	bd80      	pop	{r7, pc}
 800d81a:	bf00      	nop
 800d81c:	20000bf8 	.word	0x20000bf8
 800d820:	20000c08 	.word	0x20000c08
 800d824:	20000c28 	.word	0x20000c28
 800d828:	43a6ef5c 	.word	0x43a6ef5c
 800d82c:	4183126f 	.word	0x4183126f
 800d830:	42653333 	.word	0x42653333

0800d834 <mpu_offset_call>:
// MPU6500
void mpu_offset_call(void)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b082      	sub	sp, #8
 800d838:	af00      	add	r7, sp, #0
    int i;
    for (i = 0; i < 300; i++)
 800d83a:	2300      	movs	r3, #0
 800d83c:	607b      	str	r3, [r7, #4]
 800d83e:	e07c      	b.n	800d93a <mpu_offset_call+0x106>
    {
        mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 800d840:	220e      	movs	r2, #14
 800d842:	4966      	ldr	r1, [pc, #408]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d844:	203b      	movs	r0, #59	@ 0x3b
 800d846:	f7ff fecf 	bl	800d5e8 <mpu_read_bytes>

        mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 800d84a:	4b65      	ldr	r3, [pc, #404]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d84c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800d850:	b29a      	uxth	r2, r3
 800d852:	4b62      	ldr	r3, [pc, #392]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d854:	781b      	ldrb	r3, [r3, #0]
 800d856:	021b      	lsls	r3, r3, #8
 800d858:	b219      	sxth	r1, r3
 800d85a:	4b60      	ldr	r3, [pc, #384]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d85c:	785b      	ldrb	r3, [r3, #1]
 800d85e:	b21b      	sxth	r3, r3
 800d860:	430b      	orrs	r3, r1
 800d862:	b21b      	sxth	r3, r3
 800d864:	b29b      	uxth	r3, r3
 800d866:	4413      	add	r3, r2
 800d868:	b29b      	uxth	r3, r3
 800d86a:	b21a      	sxth	r2, r3
 800d86c:	4b5c      	ldr	r3, [pc, #368]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d86e:	829a      	strh	r2, [r3, #20]
        mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 800d870:	4b5b      	ldr	r3, [pc, #364]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d872:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800d876:	b29a      	uxth	r2, r3
 800d878:	4b58      	ldr	r3, [pc, #352]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d87a:	789b      	ldrb	r3, [r3, #2]
 800d87c:	021b      	lsls	r3, r3, #8
 800d87e:	b219      	sxth	r1, r3
 800d880:	4b56      	ldr	r3, [pc, #344]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d882:	78db      	ldrb	r3, [r3, #3]
 800d884:	b21b      	sxth	r3, r3
 800d886:	430b      	orrs	r3, r1
 800d888:	b21b      	sxth	r3, r3
 800d88a:	b29b      	uxth	r3, r3
 800d88c:	4413      	add	r3, r2
 800d88e:	b29b      	uxth	r3, r3
 800d890:	b21a      	sxth	r2, r3
 800d892:	4b53      	ldr	r3, [pc, #332]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d894:	82da      	strh	r2, [r3, #22]
        mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 800d896:	4b52      	ldr	r3, [pc, #328]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d898:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800d89c:	b29a      	uxth	r2, r3
 800d89e:	4b4f      	ldr	r3, [pc, #316]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d8a0:	791b      	ldrb	r3, [r3, #4]
 800d8a2:	021b      	lsls	r3, r3, #8
 800d8a4:	b219      	sxth	r1, r3
 800d8a6:	4b4d      	ldr	r3, [pc, #308]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d8a8:	795b      	ldrb	r3, [r3, #5]
 800d8aa:	b21b      	sxth	r3, r3
 800d8ac:	430b      	orrs	r3, r1
 800d8ae:	b21b      	sxth	r3, r3
 800d8b0:	b29b      	uxth	r3, r3
 800d8b2:	4413      	add	r3, r2
 800d8b4:	b29b      	uxth	r3, r3
 800d8b6:	b21a      	sxth	r2, r3
 800d8b8:	4b49      	ldr	r3, [pc, #292]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d8ba:	831a      	strh	r2, [r3, #24]

        mpu_data.gx_offset += mpu_buff[8] << 8 | mpu_buff[9];
 800d8bc:	4b48      	ldr	r3, [pc, #288]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d8be:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800d8c2:	b29a      	uxth	r2, r3
 800d8c4:	4b45      	ldr	r3, [pc, #276]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d8c6:	7a1b      	ldrb	r3, [r3, #8]
 800d8c8:	021b      	lsls	r3, r3, #8
 800d8ca:	b219      	sxth	r1, r3
 800d8cc:	4b43      	ldr	r3, [pc, #268]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d8ce:	7a5b      	ldrb	r3, [r3, #9]
 800d8d0:	b21b      	sxth	r3, r3
 800d8d2:	430b      	orrs	r3, r1
 800d8d4:	b21b      	sxth	r3, r3
 800d8d6:	b29b      	uxth	r3, r3
 800d8d8:	4413      	add	r3, r2
 800d8da:	b29b      	uxth	r3, r3
 800d8dc:	b21a      	sxth	r2, r3
 800d8de:	4b40      	ldr	r3, [pc, #256]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d8e0:	835a      	strh	r2, [r3, #26]
        mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 800d8e2:	4b3f      	ldr	r3, [pc, #252]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d8e4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800d8e8:	b29a      	uxth	r2, r3
 800d8ea:	4b3c      	ldr	r3, [pc, #240]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d8ec:	7a9b      	ldrb	r3, [r3, #10]
 800d8ee:	021b      	lsls	r3, r3, #8
 800d8f0:	b219      	sxth	r1, r3
 800d8f2:	4b3a      	ldr	r3, [pc, #232]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d8f4:	7adb      	ldrb	r3, [r3, #11]
 800d8f6:	b21b      	sxth	r3, r3
 800d8f8:	430b      	orrs	r3, r1
 800d8fa:	b21b      	sxth	r3, r3
 800d8fc:	b29b      	uxth	r3, r3
 800d8fe:	4413      	add	r3, r2
 800d900:	b29b      	uxth	r3, r3
 800d902:	b21a      	sxth	r2, r3
 800d904:	4b36      	ldr	r3, [pc, #216]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d906:	839a      	strh	r2, [r3, #28]
        mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 800d908:	4b35      	ldr	r3, [pc, #212]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d90a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800d90e:	b29a      	uxth	r2, r3
 800d910:	4b32      	ldr	r3, [pc, #200]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d912:	7b1b      	ldrb	r3, [r3, #12]
 800d914:	021b      	lsls	r3, r3, #8
 800d916:	b219      	sxth	r1, r3
 800d918:	4b30      	ldr	r3, [pc, #192]	@ (800d9dc <mpu_offset_call+0x1a8>)
 800d91a:	7b5b      	ldrb	r3, [r3, #13]
 800d91c:	b21b      	sxth	r3, r3
 800d91e:	430b      	orrs	r3, r1
 800d920:	b21b      	sxth	r3, r3
 800d922:	b29b      	uxth	r3, r3
 800d924:	4413      	add	r3, r2
 800d926:	b29b      	uxth	r3, r3
 800d928:	b21a      	sxth	r2, r3
 800d92a:	4b2d      	ldr	r3, [pc, #180]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d92c:	83da      	strh	r2, [r3, #30]

        HAL_Delay(5);
 800d92e:	2005      	movs	r0, #5
 800d930:	f7f4 fffa 	bl	8002928 <HAL_Delay>
    for (i = 0; i < 300; i++)
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	3301      	adds	r3, #1
 800d938:	607b      	str	r3, [r7, #4]
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d940:	f6ff af7e 	blt.w	800d840 <mpu_offset_call+0xc>
    }
    mpu_data.ax_offset = mpu_data.ax_offset / 300;
 800d944:	4b26      	ldr	r3, [pc, #152]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d946:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800d94a:	4a26      	ldr	r2, [pc, #152]	@ (800d9e4 <mpu_offset_call+0x1b0>)
 800d94c:	fb82 1203 	smull	r1, r2, r2, r3
 800d950:	1152      	asrs	r2, r2, #5
 800d952:	17db      	asrs	r3, r3, #31
 800d954:	1ad3      	subs	r3, r2, r3
 800d956:	b21a      	sxth	r2, r3
 800d958:	4b21      	ldr	r3, [pc, #132]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d95a:	829a      	strh	r2, [r3, #20]
    mpu_data.ay_offset = mpu_data.ay_offset / 300;
 800d95c:	4b20      	ldr	r3, [pc, #128]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d95e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800d962:	4a20      	ldr	r2, [pc, #128]	@ (800d9e4 <mpu_offset_call+0x1b0>)
 800d964:	fb82 1203 	smull	r1, r2, r2, r3
 800d968:	1152      	asrs	r2, r2, #5
 800d96a:	17db      	asrs	r3, r3, #31
 800d96c:	1ad3      	subs	r3, r2, r3
 800d96e:	b21a      	sxth	r2, r3
 800d970:	4b1b      	ldr	r3, [pc, #108]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d972:	82da      	strh	r2, [r3, #22]
    mpu_data.az_offset = mpu_data.az_offset / 300;
 800d974:	4b1a      	ldr	r3, [pc, #104]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d976:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800d97a:	4a1a      	ldr	r2, [pc, #104]	@ (800d9e4 <mpu_offset_call+0x1b0>)
 800d97c:	fb82 1203 	smull	r1, r2, r2, r3
 800d980:	1152      	asrs	r2, r2, #5
 800d982:	17db      	asrs	r3, r3, #31
 800d984:	1ad3      	subs	r3, r2, r3
 800d986:	b21a      	sxth	r2, r3
 800d988:	4b15      	ldr	r3, [pc, #84]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d98a:	831a      	strh	r2, [r3, #24]
    mpu_data.gx_offset = mpu_data.gx_offset / 300;
 800d98c:	4b14      	ldr	r3, [pc, #80]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d98e:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800d992:	4a14      	ldr	r2, [pc, #80]	@ (800d9e4 <mpu_offset_call+0x1b0>)
 800d994:	fb82 1203 	smull	r1, r2, r2, r3
 800d998:	1152      	asrs	r2, r2, #5
 800d99a:	17db      	asrs	r3, r3, #31
 800d99c:	1ad3      	subs	r3, r2, r3
 800d99e:	b21a      	sxth	r2, r3
 800d9a0:	4b0f      	ldr	r3, [pc, #60]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d9a2:	835a      	strh	r2, [r3, #26]
    mpu_data.gy_offset = mpu_data.gx_offset / 300;
 800d9a4:	4b0e      	ldr	r3, [pc, #56]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d9a6:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800d9aa:	4a0e      	ldr	r2, [pc, #56]	@ (800d9e4 <mpu_offset_call+0x1b0>)
 800d9ac:	fb82 1203 	smull	r1, r2, r2, r3
 800d9b0:	1152      	asrs	r2, r2, #5
 800d9b2:	17db      	asrs	r3, r3, #31
 800d9b4:	1ad3      	subs	r3, r2, r3
 800d9b6:	b21a      	sxth	r2, r3
 800d9b8:	4b09      	ldr	r3, [pc, #36]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d9ba:	839a      	strh	r2, [r3, #28]
    mpu_data.gz_offset = mpu_data.gz_offset / 300;
 800d9bc:	4b08      	ldr	r3, [pc, #32]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d9be:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800d9c2:	4a08      	ldr	r2, [pc, #32]	@ (800d9e4 <mpu_offset_call+0x1b0>)
 800d9c4:	fb82 1203 	smull	r1, r2, r2, r3
 800d9c8:	1152      	asrs	r2, r2, #5
 800d9ca:	17db      	asrs	r3, r3, #31
 800d9cc:	1ad3      	subs	r3, r2, r3
 800d9ce:	b21a      	sxth	r2, r3
 800d9d0:	4b03      	ldr	r3, [pc, #12]	@ (800d9e0 <mpu_offset_call+0x1ac>)
 800d9d2:	83da      	strh	r2, [r3, #30]
}
 800d9d4:	bf00      	nop
 800d9d6:	3708      	adds	r7, #8
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	bd80      	pop	{r7, pc}
 800d9dc:	20000bf8 	.word	0x20000bf8
 800d9e0:	20000c08 	.word	0x20000c08
 800d9e4:	1b4e81b5 	.word	0x1b4e81b5

0800d9e8 <IMU_Init>:

// mpu6500ist3810
uint8_t IMU_Init(void)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b086      	sub	sp, #24
 800d9ec:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 800d9ee:	2064      	movs	r0, #100	@ 0x64
 800d9f0:	f7f4 ff9a 	bl	8002928 <HAL_Delay>

    id = mpu_read_byte(MPU6500_ID);
 800d9f4:	2075      	movs	r0, #117	@ 0x75
 800d9f6:	f7ff fdc3 	bl	800d580 <mpu_read_byte>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	461a      	mov	r2, r3
 800d9fe:	4b28      	ldr	r3, [pc, #160]	@ (800daa0 <IMU_Init+0xb8>)
 800da00:	701a      	strb	r2, [r3, #0]
    if (id != 0x70)
 800da02:	4b27      	ldr	r3, [pc, #156]	@ (800daa0 <IMU_Init+0xb8>)
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	2b70      	cmp	r3, #112	@ 0x70
 800da08:	d001      	beq.n	800da0e <IMU_Init+0x26>
        return 1;
 800da0a:	2301      	movs	r3, #1
 800da0c:	e044      	b.n	800da98 <IMU_Init+0xb0>
    uint8_t i = 0;
 800da0e:	2300      	movs	r3, #0
 800da10:	75fb      	strb	r3, [r7, #23]
    uint8_t MPU6500_Init_Data[10][2] = {
 800da12:	463b      	mov	r3, r7
 800da14:	2200      	movs	r2, #0
 800da16:	601a      	str	r2, [r3, #0]
 800da18:	605a      	str	r2, [r3, #4]
 800da1a:	609a      	str	r2, [r3, #8]
 800da1c:	60da      	str	r2, [r3, #12]
 800da1e:	611a      	str	r2, [r3, #16]
 800da20:	f248 036b 	movw	r3, #32875	@ 0x806b
 800da24:	803b      	strh	r3, [r7, #0]
 800da26:	f240 336b 	movw	r3, #875	@ 0x36b
 800da2a:	807b      	strh	r3, [r7, #2]
 800da2c:	236c      	movs	r3, #108	@ 0x6c
 800da2e:	80bb      	strh	r3, [r7, #4]
 800da30:	f240 431a 	movw	r3, #1050	@ 0x41a
 800da34:	80fb      	strh	r3, [r7, #6]
 800da36:	f641 031b 	movw	r3, #6171	@ 0x181b
 800da3a:	813b      	strh	r3, [r7, #8]
 800da3c:	f241 031c 	movw	r3, #4124	@ 0x101c
 800da40:	817b      	strh	r3, [r7, #10]
 800da42:	f240 231d 	movw	r3, #541	@ 0x21d
 800da46:	81bb      	strh	r3, [r7, #12]
 800da48:	f242 036a 	movw	r3, #8298	@ 0x206a
 800da4c:	81fb      	strh	r3, [r7, #14]
        {MPU6500_GYRO_CONFIG, 0x18},    /* +-2000dps */
        {MPU6500_ACCEL_CONFIG, 0x10},   /* +-8G */
        {MPU6500_ACCEL_CONFIG_2, 0x02}, /*    Acc  */
        {MPU6500_USER_CTRL, 0x20},
    }; /*  AUX */
    for (i = 0; i < 10; i++)
 800da4e:	2300      	movs	r3, #0
 800da50:	75fb      	strb	r3, [r7, #23]
 800da52:	e015      	b.n	800da80 <IMU_Init+0x98>
    {
        mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 800da54:	7dfb      	ldrb	r3, [r7, #23]
 800da56:	005b      	lsls	r3, r3, #1
 800da58:	3318      	adds	r3, #24
 800da5a:	443b      	add	r3, r7
 800da5c:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800da60:	7dfb      	ldrb	r3, [r7, #23]
 800da62:	005b      	lsls	r3, r3, #1
 800da64:	3318      	adds	r3, #24
 800da66:	443b      	add	r3, r7
 800da68:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 800da6c:	4619      	mov	r1, r3
 800da6e:	4610      	mov	r0, r2
 800da70:	f7ff fd4e 	bl	800d510 <mpu_write_byte>
        HAL_Delay(1);
 800da74:	2001      	movs	r0, #1
 800da76:	f7f4 ff57 	bl	8002928 <HAL_Delay>
    for (i = 0; i < 10; i++)
 800da7a:	7dfb      	ldrb	r3, [r7, #23]
 800da7c:	3301      	adds	r3, #1
 800da7e:	75fb      	strb	r3, [r7, #23]
 800da80:	7dfb      	ldrb	r3, [r7, #23]
 800da82:	2b09      	cmp	r3, #9
 800da84:	d9e6      	bls.n	800da54 <IMU_Init+0x6c>
    }

    mpu_set_gyro_fsr(3);
 800da86:	2003      	movs	r0, #3
 800da88:	f7ff fdea 	bl	800d660 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(2);
 800da8c:	2002      	movs	r0, #2
 800da8e:	f7ff fdf8 	bl	800d682 <mpu_set_accel_fsr>

    // ist8310_init();
    mpu_offset_call();
 800da92:	f7ff fecf 	bl	800d834 <mpu_offset_call>
    return 0;
 800da96:	2300      	movs	r3, #0
}
 800da98:	4618      	mov	r0, r3
 800da9a:	3718      	adds	r7, #24
 800da9c:	46bd      	mov	sp, r7
 800da9e:	bd80      	pop	{r7, pc}
 800daa0:	20000c5c 	.word	0x20000c5c

0800daa4 <init_quaternion>:

// 
void init_quaternion(void)
{
 800daa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800daa8:	b084      	sub	sp, #16
 800daaa:	af00      	add	r7, sp, #0
    int16_t hx, hy; // hz;

    hx = imu.mx;
 800daac:	4b79      	ldr	r3, [pc, #484]	@ (800dc94 <init_quaternion+0x1f0>)
 800daae:	88db      	ldrh	r3, [r3, #6]
 800dab0:	81fb      	strh	r3, [r7, #14]
    hy = imu.my;
 800dab2:	4b78      	ldr	r3, [pc, #480]	@ (800dc94 <init_quaternion+0x1f0>)
 800dab4:	891b      	ldrh	r3, [r3, #8]
 800dab6:	81bb      	strh	r3, [r7, #12]
            q2 = -0.56;
            q3 = 0.0045;
        }
    }
#else
    if (hx < 0 && hy < 0)
 800dab8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	da36      	bge.n	800db2e <init_quaternion+0x8a>
 800dac0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	da32      	bge.n	800db2e <init_quaternion+0x8a>
    {
        if (fabs(hx / hy) >= 1)
 800dac8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800dacc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dad0:	fb92 f3f3 	sdiv	r3, r2, r3
 800dad4:	4618      	mov	r0, r3
 800dad6:	f7f2 fd4d 	bl	8000574 <__aeabi_i2d>
 800dada:	4602      	mov	r2, r0
 800dadc:	460b      	mov	r3, r1
 800dade:	603a      	str	r2, [r7, #0]
 800dae0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dae4:	607b      	str	r3, [r7, #4]
 800dae6:	f04f 0200 	mov.w	r2, #0
 800daea:	4b6b      	ldr	r3, [pc, #428]	@ (800dc98 <init_quaternion+0x1f4>)
 800daec:	e9d7 0100 	ldrd	r0, r1, [r7]
 800daf0:	f7f3 f830 	bl	8000b54 <__aeabi_dcmpge>
 800daf4:	4603      	mov	r3, r0
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d00c      	beq.n	800db14 <init_quaternion+0x70>
        {
            q0 = 0.195;
 800dafa:	4b68      	ldr	r3, [pc, #416]	@ (800dc9c <init_quaternion+0x1f8>)
 800dafc:	4a68      	ldr	r2, [pc, #416]	@ (800dca0 <init_quaternion+0x1fc>)
 800dafe:	601a      	str	r2, [r3, #0]
            q1 = -0.015;
 800db00:	4b68      	ldr	r3, [pc, #416]	@ (800dca4 <init_quaternion+0x200>)
 800db02:	4a69      	ldr	r2, [pc, #420]	@ (800dca8 <init_quaternion+0x204>)
 800db04:	601a      	str	r2, [r3, #0]
            q2 = 0.0043;
 800db06:	4b69      	ldr	r3, [pc, #420]	@ (800dcac <init_quaternion+0x208>)
 800db08:	4a69      	ldr	r2, [pc, #420]	@ (800dcb0 <init_quaternion+0x20c>)
 800db0a:	601a      	str	r2, [r3, #0]
            q3 = 0.979;
 800db0c:	4b69      	ldr	r3, [pc, #420]	@ (800dcb4 <init_quaternion+0x210>)
 800db0e:	4a6a      	ldr	r2, [pc, #424]	@ (800dcb8 <init_quaternion+0x214>)
 800db10:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800db12:	e0ba      	b.n	800dc8a <init_quaternion+0x1e6>
        }
        else
        {
            q0 = 0.555;
 800db14:	4b61      	ldr	r3, [pc, #388]	@ (800dc9c <init_quaternion+0x1f8>)
 800db16:	4a69      	ldr	r2, [pc, #420]	@ (800dcbc <init_quaternion+0x218>)
 800db18:	601a      	str	r2, [r3, #0]
            q1 = -0.015;
 800db1a:	4b62      	ldr	r3, [pc, #392]	@ (800dca4 <init_quaternion+0x200>)
 800db1c:	4a62      	ldr	r2, [pc, #392]	@ (800dca8 <init_quaternion+0x204>)
 800db1e:	601a      	str	r2, [r3, #0]
            q2 = 0.006;
 800db20:	4b62      	ldr	r3, [pc, #392]	@ (800dcac <init_quaternion+0x208>)
 800db22:	4a67      	ldr	r2, [pc, #412]	@ (800dcc0 <init_quaternion+0x21c>)
 800db24:	601a      	str	r2, [r3, #0]
            q3 = 0.829;
 800db26:	4b63      	ldr	r3, [pc, #396]	@ (800dcb4 <init_quaternion+0x210>)
 800db28:	4a66      	ldr	r2, [pc, #408]	@ (800dcc4 <init_quaternion+0x220>)
 800db2a:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800db2c:	e0ad      	b.n	800dc8a <init_quaternion+0x1e6>
        }
    }
    else if (hx < 0 && hy > 0)
 800db2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800db32:	2b00      	cmp	r3, #0
 800db34:	da35      	bge.n	800dba2 <init_quaternion+0xfe>
 800db36:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	dd31      	ble.n	800dba2 <init_quaternion+0xfe>
    {
        if (fabs(hx / hy) >= 1)
 800db3e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800db42:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800db46:	fb92 f3f3 	sdiv	r3, r2, r3
 800db4a:	4618      	mov	r0, r3
 800db4c:	f7f2 fd12 	bl	8000574 <__aeabi_i2d>
 800db50:	4602      	mov	r2, r0
 800db52:	460b      	mov	r3, r1
 800db54:	4692      	mov	sl, r2
 800db56:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800db5a:	f04f 0200 	mov.w	r2, #0
 800db5e:	4b4e      	ldr	r3, [pc, #312]	@ (800dc98 <init_quaternion+0x1f4>)
 800db60:	4650      	mov	r0, sl
 800db62:	4659      	mov	r1, fp
 800db64:	f7f2 fff6 	bl	8000b54 <__aeabi_dcmpge>
 800db68:	4603      	mov	r3, r0
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d00c      	beq.n	800db88 <init_quaternion+0xe4>
        {
            q0 = -0.193;
 800db6e:	4b4b      	ldr	r3, [pc, #300]	@ (800dc9c <init_quaternion+0x1f8>)
 800db70:	4a55      	ldr	r2, [pc, #340]	@ (800dcc8 <init_quaternion+0x224>)
 800db72:	601a      	str	r2, [r3, #0]
            q1 = -0.009;
 800db74:	4b4b      	ldr	r3, [pc, #300]	@ (800dca4 <init_quaternion+0x200>)
 800db76:	4a55      	ldr	r2, [pc, #340]	@ (800dccc <init_quaternion+0x228>)
 800db78:	601a      	str	r2, [r3, #0]
            q2 = -0.006;
 800db7a:	4b4c      	ldr	r3, [pc, #304]	@ (800dcac <init_quaternion+0x208>)
 800db7c:	4a54      	ldr	r2, [pc, #336]	@ (800dcd0 <init_quaternion+0x22c>)
 800db7e:	601a      	str	r2, [r3, #0]
            q3 = 0.979;
 800db80:	4b4c      	ldr	r3, [pc, #304]	@ (800dcb4 <init_quaternion+0x210>)
 800db82:	4a4d      	ldr	r2, [pc, #308]	@ (800dcb8 <init_quaternion+0x214>)
 800db84:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800db86:	e080      	b.n	800dc8a <init_quaternion+0x1e6>
        }
        else
        {
            q0 = -0.552;
 800db88:	4b44      	ldr	r3, [pc, #272]	@ (800dc9c <init_quaternion+0x1f8>)
 800db8a:	4a52      	ldr	r2, [pc, #328]	@ (800dcd4 <init_quaternion+0x230>)
 800db8c:	601a      	str	r2, [r3, #0]
            q1 = -0.0048;
 800db8e:	4b45      	ldr	r3, [pc, #276]	@ (800dca4 <init_quaternion+0x200>)
 800db90:	4a51      	ldr	r2, [pc, #324]	@ (800dcd8 <init_quaternion+0x234>)
 800db92:	601a      	str	r2, [r3, #0]
            q2 = -0.0115;
 800db94:	4b45      	ldr	r3, [pc, #276]	@ (800dcac <init_quaternion+0x208>)
 800db96:	4a51      	ldr	r2, [pc, #324]	@ (800dcdc <init_quaternion+0x238>)
 800db98:	601a      	str	r2, [r3, #0]
            q3 = 0.8313;
 800db9a:	4b46      	ldr	r3, [pc, #280]	@ (800dcb4 <init_quaternion+0x210>)
 800db9c:	4a50      	ldr	r2, [pc, #320]	@ (800dce0 <init_quaternion+0x23c>)
 800db9e:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800dba0:	e073      	b.n	800dc8a <init_quaternion+0x1e6>
        }
    }
    else if (hx > 0 && hy > 0)
 800dba2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	dd35      	ble.n	800dc16 <init_quaternion+0x172>
 800dbaa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	dd31      	ble.n	800dc16 <init_quaternion+0x172>
    {
        if (fabs(hx / hy) >= 1)
 800dbb2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800dbb6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dbba:	fb92 f3f3 	sdiv	r3, r2, r3
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f7f2 fcd8 	bl	8000574 <__aeabi_i2d>
 800dbc4:	4602      	mov	r2, r0
 800dbc6:	460b      	mov	r3, r1
 800dbc8:	4690      	mov	r8, r2
 800dbca:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800dbce:	f04f 0200 	mov.w	r2, #0
 800dbd2:	4b31      	ldr	r3, [pc, #196]	@ (800dc98 <init_quaternion+0x1f4>)
 800dbd4:	4640      	mov	r0, r8
 800dbd6:	4649      	mov	r1, r9
 800dbd8:	f7f2 ffbc 	bl	8000b54 <__aeabi_dcmpge>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d00c      	beq.n	800dbfc <init_quaternion+0x158>
        {
            q0 = -0.9785;
 800dbe2:	4b2e      	ldr	r3, [pc, #184]	@ (800dc9c <init_quaternion+0x1f8>)
 800dbe4:	4a3f      	ldr	r2, [pc, #252]	@ (800dce4 <init_quaternion+0x240>)
 800dbe6:	601a      	str	r2, [r3, #0]
            q1 = 0.008;
 800dbe8:	4b2e      	ldr	r3, [pc, #184]	@ (800dca4 <init_quaternion+0x200>)
 800dbea:	4a3f      	ldr	r2, [pc, #252]	@ (800dce8 <init_quaternion+0x244>)
 800dbec:	601a      	str	r2, [r3, #0]
            q2 = -0.02;
 800dbee:	4b2f      	ldr	r3, [pc, #188]	@ (800dcac <init_quaternion+0x208>)
 800dbf0:	4a3e      	ldr	r2, [pc, #248]	@ (800dcec <init_quaternion+0x248>)
 800dbf2:	601a      	str	r2, [r3, #0]
            q3 = 0.195;
 800dbf4:	4b2f      	ldr	r3, [pc, #188]	@ (800dcb4 <init_quaternion+0x210>)
 800dbf6:	4a2a      	ldr	r2, [pc, #168]	@ (800dca0 <init_quaternion+0x1fc>)
 800dbf8:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800dbfa:	e046      	b.n	800dc8a <init_quaternion+0x1e6>
        }
        else
        {
            q0 = -0.9828;
 800dbfc:	4b27      	ldr	r3, [pc, #156]	@ (800dc9c <init_quaternion+0x1f8>)
 800dbfe:	4a3c      	ldr	r2, [pc, #240]	@ (800dcf0 <init_quaternion+0x24c>)
 800dc00:	601a      	str	r2, [r3, #0]
            q1 = 0.002;
 800dc02:	4b28      	ldr	r3, [pc, #160]	@ (800dca4 <init_quaternion+0x200>)
 800dc04:	4a3b      	ldr	r2, [pc, #236]	@ (800dcf4 <init_quaternion+0x250>)
 800dc06:	601a      	str	r2, [r3, #0]
            q2 = -0.0167;
 800dc08:	4b28      	ldr	r3, [pc, #160]	@ (800dcac <init_quaternion+0x208>)
 800dc0a:	4a3b      	ldr	r2, [pc, #236]	@ (800dcf8 <init_quaternion+0x254>)
 800dc0c:	601a      	str	r2, [r3, #0]
            q3 = 0.5557;
 800dc0e:	4b29      	ldr	r3, [pc, #164]	@ (800dcb4 <init_quaternion+0x210>)
 800dc10:	4a3a      	ldr	r2, [pc, #232]	@ (800dcfc <init_quaternion+0x258>)
 800dc12:	601a      	str	r2, [r3, #0]
        if (fabs(hx / hy) >= 1)
 800dc14:	e039      	b.n	800dc8a <init_quaternion+0x1e6>
        }
    }
    else if (hx > 0 && hy < 0)
 800dc16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	dd35      	ble.n	800dc8a <init_quaternion+0x1e6>
 800dc1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	da31      	bge.n	800dc8a <init_quaternion+0x1e6>
    {
        if (fabs(hx / hy) >= 1)
 800dc26:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800dc2a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dc2e:	fb92 f3f3 	sdiv	r3, r2, r3
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7f2 fc9e 	bl	8000574 <__aeabi_i2d>
 800dc38:	4602      	mov	r2, r0
 800dc3a:	460b      	mov	r3, r1
 800dc3c:	4614      	mov	r4, r2
 800dc3e:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800dc42:	f04f 0200 	mov.w	r2, #0
 800dc46:	4b14      	ldr	r3, [pc, #80]	@ (800dc98 <init_quaternion+0x1f4>)
 800dc48:	4620      	mov	r0, r4
 800dc4a:	4629      	mov	r1, r5
 800dc4c:	f7f2 ff82 	bl	8000b54 <__aeabi_dcmpge>
 800dc50:	4603      	mov	r3, r0
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d00c      	beq.n	800dc70 <init_quaternion+0x1cc>
        {
            q0 = -0.979;
 800dc56:	4b11      	ldr	r3, [pc, #68]	@ (800dc9c <init_quaternion+0x1f8>)
 800dc58:	4a29      	ldr	r2, [pc, #164]	@ (800dd00 <init_quaternion+0x25c>)
 800dc5a:	601a      	str	r2, [r3, #0]
            q1 = 0.0116;
 800dc5c:	4b11      	ldr	r3, [pc, #68]	@ (800dca4 <init_quaternion+0x200>)
 800dc5e:	4a29      	ldr	r2, [pc, #164]	@ (800dd04 <init_quaternion+0x260>)
 800dc60:	601a      	str	r2, [r3, #0]
            q2 = -0.0167;
 800dc62:	4b12      	ldr	r3, [pc, #72]	@ (800dcac <init_quaternion+0x208>)
 800dc64:	4a24      	ldr	r2, [pc, #144]	@ (800dcf8 <init_quaternion+0x254>)
 800dc66:	601a      	str	r2, [r3, #0]
            q3 = -0.195;
 800dc68:	4b12      	ldr	r3, [pc, #72]	@ (800dcb4 <init_quaternion+0x210>)
 800dc6a:	4a27      	ldr	r2, [pc, #156]	@ (800dd08 <init_quaternion+0x264>)
 800dc6c:	601a      	str	r2, [r3, #0]
            q2 = -0.012;
            q3 = -0.556;
        }
    }
#endif
}
 800dc6e:	e00c      	b.n	800dc8a <init_quaternion+0x1e6>
            q0 = -0.83;
 800dc70:	4b0a      	ldr	r3, [pc, #40]	@ (800dc9c <init_quaternion+0x1f8>)
 800dc72:	4a26      	ldr	r2, [pc, #152]	@ (800dd0c <init_quaternion+0x268>)
 800dc74:	601a      	str	r2, [r3, #0]
            q1 = 0.014;
 800dc76:	4b0b      	ldr	r3, [pc, #44]	@ (800dca4 <init_quaternion+0x200>)
 800dc78:	4a25      	ldr	r2, [pc, #148]	@ (800dd10 <init_quaternion+0x26c>)
 800dc7a:	601a      	str	r2, [r3, #0]
            q2 = -0.012;
 800dc7c:	4b0b      	ldr	r3, [pc, #44]	@ (800dcac <init_quaternion+0x208>)
 800dc7e:	4a25      	ldr	r2, [pc, #148]	@ (800dd14 <init_quaternion+0x270>)
 800dc80:	601a      	str	r2, [r3, #0]
            q3 = -0.556;
 800dc82:	4b0c      	ldr	r3, [pc, #48]	@ (800dcb4 <init_quaternion+0x210>)
 800dc84:	4a24      	ldr	r2, [pc, #144]	@ (800dd18 <init_quaternion+0x274>)
 800dc86:	601a      	str	r2, [r3, #0]
}
 800dc88:	e7ff      	b.n	800dc8a <init_quaternion+0x1e6>
 800dc8a:	bf00      	nop
 800dc8c:	3710      	adds	r7, #16
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dc94:	20000c28 	.word	0x20000c28
 800dc98:	3ff00000 	.word	0x3ff00000
 800dc9c:	20000090 	.word	0x20000090
 800dca0:	3e47ae14 	.word	0x3e47ae14
 800dca4:	20000be0 	.word	0x20000be0
 800dca8:	bc75c28f 	.word	0xbc75c28f
 800dcac:	20000be4 	.word	0x20000be4
 800dcb0:	3b8ce704 	.word	0x3b8ce704
 800dcb4:	20000be8 	.word	0x20000be8
 800dcb8:	3f7a9fbe 	.word	0x3f7a9fbe
 800dcbc:	3f0e147b 	.word	0x3f0e147b
 800dcc0:	3bc49ba6 	.word	0x3bc49ba6
 800dcc4:	3f543958 	.word	0x3f543958
 800dcc8:	be45a1cb 	.word	0xbe45a1cb
 800dccc:	bc1374bc 	.word	0xbc1374bc
 800dcd0:	bbc49ba6 	.word	0xbbc49ba6
 800dcd4:	bf0d4fdf 	.word	0xbf0d4fdf
 800dcd8:	bb9d4952 	.word	0xbb9d4952
 800dcdc:	bc3c6a7f 	.word	0xbc3c6a7f
 800dce0:	3f54d014 	.word	0x3f54d014
 800dce4:	bf7a7efa 	.word	0xbf7a7efa
 800dce8:	3c03126f 	.word	0x3c03126f
 800dcec:	bca3d70a 	.word	0xbca3d70a
 800dcf0:	bf7b98c8 	.word	0xbf7b98c8
 800dcf4:	3b03126f 	.word	0x3b03126f
 800dcf8:	bc88ce70 	.word	0xbc88ce70
 800dcfc:	3f0e425b 	.word	0x3f0e425b
 800dd00:	bf7a9fbe 	.word	0xbf7a9fbe
 800dd04:	3c3e0ded 	.word	0x3c3e0ded
 800dd08:	be47ae14 	.word	0xbe47ae14
 800dd0c:	bf547ae1 	.word	0xbf547ae1
 800dd10:	3c656042 	.word	0x3c656042
 800dd14:	bc449ba6 	.word	0xbc449ba6
 800dd18:	bf0e5604 	.word	0xbf0e5604

0800dd1c <imu_ahrs_update>:

// IMU
void imu_ahrs_update(void)
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b09e      	sub	sp, #120	@ 0x78
 800dd20:	af00      	add	r7, sp, #0
    float hx, hy, hz, bx, bz;
    float vx, vy, vz, wx, wy, wz;
    float ex, ey, ez, halfT;
    float tempq0, tempq1, tempq2, tempq3;

    float q0q0 = q0 * q0;
 800dd22:	4bd6      	ldr	r3, [pc, #856]	@ (800e07c <imu_ahrs_update+0x360>)
 800dd24:	ed93 7a00 	vldr	s14, [r3]
 800dd28:	4bd4      	ldr	r3, [pc, #848]	@ (800e07c <imu_ahrs_update+0x360>)
 800dd2a:	edd3 7a00 	vldr	s15, [r3]
 800dd2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd32:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float q0q1 = q0 * q1;
 800dd36:	4bd1      	ldr	r3, [pc, #836]	@ (800e07c <imu_ahrs_update+0x360>)
 800dd38:	ed93 7a00 	vldr	s14, [r3]
 800dd3c:	4bd0      	ldr	r3, [pc, #832]	@ (800e080 <imu_ahrs_update+0x364>)
 800dd3e:	edd3 7a00 	vldr	s15, [r3]
 800dd42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd46:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float q0q2 = q0 * q2;
 800dd4a:	4bcc      	ldr	r3, [pc, #816]	@ (800e07c <imu_ahrs_update+0x360>)
 800dd4c:	ed93 7a00 	vldr	s14, [r3]
 800dd50:	4bcc      	ldr	r3, [pc, #816]	@ (800e084 <imu_ahrs_update+0x368>)
 800dd52:	edd3 7a00 	vldr	s15, [r3]
 800dd56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd5a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    float q0q3 = q0 * q3;
 800dd5e:	4bc7      	ldr	r3, [pc, #796]	@ (800e07c <imu_ahrs_update+0x360>)
 800dd60:	ed93 7a00 	vldr	s14, [r3]
 800dd64:	4bc8      	ldr	r3, [pc, #800]	@ (800e088 <imu_ahrs_update+0x36c>)
 800dd66:	edd3 7a00 	vldr	s15, [r3]
 800dd6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd6e:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float q1q1 = q1 * q1;
 800dd72:	4bc3      	ldr	r3, [pc, #780]	@ (800e080 <imu_ahrs_update+0x364>)
 800dd74:	ed93 7a00 	vldr	s14, [r3]
 800dd78:	4bc1      	ldr	r3, [pc, #772]	@ (800e080 <imu_ahrs_update+0x364>)
 800dd7a:	edd3 7a00 	vldr	s15, [r3]
 800dd7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd82:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float q1q2 = q1 * q2;
 800dd86:	4bbe      	ldr	r3, [pc, #760]	@ (800e080 <imu_ahrs_update+0x364>)
 800dd88:	ed93 7a00 	vldr	s14, [r3]
 800dd8c:	4bbd      	ldr	r3, [pc, #756]	@ (800e084 <imu_ahrs_update+0x368>)
 800dd8e:	edd3 7a00 	vldr	s15, [r3]
 800dd92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd96:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float q1q3 = q1 * q3;
 800dd9a:	4bb9      	ldr	r3, [pc, #740]	@ (800e080 <imu_ahrs_update+0x364>)
 800dd9c:	ed93 7a00 	vldr	s14, [r3]
 800dda0:	4bb9      	ldr	r3, [pc, #740]	@ (800e088 <imu_ahrs_update+0x36c>)
 800dda2:	edd3 7a00 	vldr	s15, [r3]
 800dda6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddaa:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float q2q2 = q2 * q2;
 800ddae:	4bb5      	ldr	r3, [pc, #724]	@ (800e084 <imu_ahrs_update+0x368>)
 800ddb0:	ed93 7a00 	vldr	s14, [r3]
 800ddb4:	4bb3      	ldr	r3, [pc, #716]	@ (800e084 <imu_ahrs_update+0x368>)
 800ddb6:	edd3 7a00 	vldr	s15, [r3]
 800ddba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddbe:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float q2q3 = q2 * q3;
 800ddc2:	4bb0      	ldr	r3, [pc, #704]	@ (800e084 <imu_ahrs_update+0x368>)
 800ddc4:	ed93 7a00 	vldr	s14, [r3]
 800ddc8:	4baf      	ldr	r3, [pc, #700]	@ (800e088 <imu_ahrs_update+0x36c>)
 800ddca:	edd3 7a00 	vldr	s15, [r3]
 800ddce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddd2:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float q3q3 = q3 * q3;
 800ddd6:	4bac      	ldr	r3, [pc, #688]	@ (800e088 <imu_ahrs_update+0x36c>)
 800ddd8:	ed93 7a00 	vldr	s14, [r3]
 800dddc:	4baa      	ldr	r3, [pc, #680]	@ (800e088 <imu_ahrs_update+0x36c>)
 800ddde:	edd3 7a00 	vldr	s15, [r3]
 800dde2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dde6:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

    gx = imu.wx;
 800ddea:	4ba8      	ldr	r3, [pc, #672]	@ (800e08c <imu_ahrs_update+0x370>)
 800ddec:	691b      	ldr	r3, [r3, #16]
 800ddee:	4aa8      	ldr	r2, [pc, #672]	@ (800e090 <imu_ahrs_update+0x374>)
 800ddf0:	6013      	str	r3, [r2, #0]
    gy = imu.wy;
 800ddf2:	4ba6      	ldr	r3, [pc, #664]	@ (800e08c <imu_ahrs_update+0x370>)
 800ddf4:	695b      	ldr	r3, [r3, #20]
 800ddf6:	4aa7      	ldr	r2, [pc, #668]	@ (800e094 <imu_ahrs_update+0x378>)
 800ddf8:	6013      	str	r3, [r2, #0]
    gz = imu.wz;
 800ddfa:	4ba4      	ldr	r3, [pc, #656]	@ (800e08c <imu_ahrs_update+0x370>)
 800ddfc:	699b      	ldr	r3, [r3, #24]
 800ddfe:	4aa6      	ldr	r2, [pc, #664]	@ (800e098 <imu_ahrs_update+0x37c>)
 800de00:	6013      	str	r3, [r2, #0]
    ax = imu.ax;
 800de02:	4ba2      	ldr	r3, [pc, #648]	@ (800e08c <imu_ahrs_update+0x370>)
 800de04:	f9b3 3000 	ldrsh.w	r3, [r3]
 800de08:	ee07 3a90 	vmov	s15, r3
 800de0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de10:	4ba2      	ldr	r3, [pc, #648]	@ (800e09c <imu_ahrs_update+0x380>)
 800de12:	edc3 7a00 	vstr	s15, [r3]
    ay = imu.ay;
 800de16:	4b9d      	ldr	r3, [pc, #628]	@ (800e08c <imu_ahrs_update+0x370>)
 800de18:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800de1c:	ee07 3a90 	vmov	s15, r3
 800de20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de24:	4b9e      	ldr	r3, [pc, #632]	@ (800e0a0 <imu_ahrs_update+0x384>)
 800de26:	edc3 7a00 	vstr	s15, [r3]
    az = imu.az;
 800de2a:	4b98      	ldr	r3, [pc, #608]	@ (800e08c <imu_ahrs_update+0x370>)
 800de2c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800de30:	ee07 3a90 	vmov	s15, r3
 800de34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de38:	4b9a      	ldr	r3, [pc, #616]	@ (800e0a4 <imu_ahrs_update+0x388>)
 800de3a:	edc3 7a00 	vstr	s15, [r3]
    mx = imu.mx;
 800de3e:	4b93      	ldr	r3, [pc, #588]	@ (800e08c <imu_ahrs_update+0x370>)
 800de40:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800de44:	ee07 3a90 	vmov	s15, r3
 800de48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de4c:	4b96      	ldr	r3, [pc, #600]	@ (800e0a8 <imu_ahrs_update+0x38c>)
 800de4e:	edc3 7a00 	vstr	s15, [r3]
    my = imu.my;
 800de52:	4b8e      	ldr	r3, [pc, #568]	@ (800e08c <imu_ahrs_update+0x370>)
 800de54:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800de58:	ee07 3a90 	vmov	s15, r3
 800de5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de60:	4b92      	ldr	r3, [pc, #584]	@ (800e0ac <imu_ahrs_update+0x390>)
 800de62:	edc3 7a00 	vstr	s15, [r3]
    mz = imu.mz;
 800de66:	4b89      	ldr	r3, [pc, #548]	@ (800e08c <imu_ahrs_update+0x370>)
 800de68:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800de6c:	ee07 3a90 	vmov	s15, r3
 800de70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de74:	4b8e      	ldr	r3, [pc, #568]	@ (800e0b0 <imu_ahrs_update+0x394>)
 800de76:	edc3 7a00 	vstr	s15, [r3]

    now_update = HAL_GetTick(); // ms
 800de7a:	f7f4 fd49 	bl	8002910 <HAL_GetTick>
 800de7e:	4603      	mov	r3, r0
 800de80:	4a8c      	ldr	r2, [pc, #560]	@ (800e0b4 <imu_ahrs_update+0x398>)
 800de82:	6013      	str	r3, [r2, #0]
    halfT = ((float)(now_update - last_update) / 2000.0f);
 800de84:	4b8b      	ldr	r3, [pc, #556]	@ (800e0b4 <imu_ahrs_update+0x398>)
 800de86:	681a      	ldr	r2, [r3, #0]
 800de88:	4b8b      	ldr	r3, [pc, #556]	@ (800e0b8 <imu_ahrs_update+0x39c>)
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	1ad3      	subs	r3, r2, r3
 800de8e:	ee07 3a90 	vmov	s15, r3
 800de92:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800de96:	eddf 6a89 	vldr	s13, [pc, #548]	@ 800e0bc <imu_ahrs_update+0x3a0>
 800de9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800de9e:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    last_update = now_update;
 800dea2:	4b84      	ldr	r3, [pc, #528]	@ (800e0b4 <imu_ahrs_update+0x398>)
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	4a84      	ldr	r2, [pc, #528]	@ (800e0b8 <imu_ahrs_update+0x39c>)
 800dea8:	6013      	str	r3, [r2, #0]

    /*  */
    norm = inv_sqrt(ax * ax + ay * ay + az * az);
 800deaa:	4b7c      	ldr	r3, [pc, #496]	@ (800e09c <imu_ahrs_update+0x380>)
 800deac:	ed93 7a00 	vldr	s14, [r3]
 800deb0:	4b7a      	ldr	r3, [pc, #488]	@ (800e09c <imu_ahrs_update+0x380>)
 800deb2:	edd3 7a00 	vldr	s15, [r3]
 800deb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800deba:	4b79      	ldr	r3, [pc, #484]	@ (800e0a0 <imu_ahrs_update+0x384>)
 800debc:	edd3 6a00 	vldr	s13, [r3]
 800dec0:	4b77      	ldr	r3, [pc, #476]	@ (800e0a0 <imu_ahrs_update+0x384>)
 800dec2:	edd3 7a00 	vldr	s15, [r3]
 800dec6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800deca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dece:	4b75      	ldr	r3, [pc, #468]	@ (800e0a4 <imu_ahrs_update+0x388>)
 800ded0:	edd3 6a00 	vldr	s13, [r3]
 800ded4:	4b73      	ldr	r3, [pc, #460]	@ (800e0a4 <imu_ahrs_update+0x388>)
 800ded6:	edd3 7a00 	vldr	s15, [r3]
 800deda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dede:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dee2:	eeb0 0a67 	vmov.f32	s0, s15
 800dee6:	f7ff fad7 	bl	800d498 <inv_sqrt>
 800deea:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    ax = ax * norm;
 800deee:	4b6b      	ldr	r3, [pc, #428]	@ (800e09c <imu_ahrs_update+0x380>)
 800def0:	ed93 7a00 	vldr	s14, [r3]
 800def4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800def8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800defc:	4b67      	ldr	r3, [pc, #412]	@ (800e09c <imu_ahrs_update+0x380>)
 800defe:	edc3 7a00 	vstr	s15, [r3]
    ay = ay * norm;
 800df02:	4b67      	ldr	r3, [pc, #412]	@ (800e0a0 <imu_ahrs_update+0x384>)
 800df04:	ed93 7a00 	vldr	s14, [r3]
 800df08:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800df0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df10:	4b63      	ldr	r3, [pc, #396]	@ (800e0a0 <imu_ahrs_update+0x384>)
 800df12:	edc3 7a00 	vstr	s15, [r3]
    az = az * norm;
 800df16:	4b63      	ldr	r3, [pc, #396]	@ (800e0a4 <imu_ahrs_update+0x388>)
 800df18:	ed93 7a00 	vldr	s14, [r3]
 800df1c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800df20:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df24:	4b5f      	ldr	r3, [pc, #380]	@ (800e0a4 <imu_ahrs_update+0x388>)
 800df26:	edc3 7a00 	vstr	s15, [r3]
    norm = inv_sqrt(mx * mx + my * my + mz * mz);
    mx = mx * norm;
    my = my * norm;
    mz = mz * norm;
#else
    mx = 0;
 800df2a:	4b5f      	ldr	r3, [pc, #380]	@ (800e0a8 <imu_ahrs_update+0x38c>)
 800df2c:	f04f 0200 	mov.w	r2, #0
 800df30:	601a      	str	r2, [r3, #0]
    my = 0;
 800df32:	4b5e      	ldr	r3, [pc, #376]	@ (800e0ac <imu_ahrs_update+0x390>)
 800df34:	f04f 0200 	mov.w	r2, #0
 800df38:	601a      	str	r2, [r3, #0]
    mz = 0;
 800df3a:	4b5d      	ldr	r3, [pc, #372]	@ (800e0b0 <imu_ahrs_update+0x394>)
 800df3c:	f04f 0200 	mov.w	r2, #0
 800df40:	601a      	str	r2, [r3, #0]
#endif
    /* */
    hx = 2.0f * mx * (0.5f - q2q2 - q3q3) + 2.0f * my * (q1q2 - q0q3) + 2.0f * mz * (q1q3 + q0q2);
 800df42:	4b59      	ldr	r3, [pc, #356]	@ (800e0a8 <imu_ahrs_update+0x38c>)
 800df44:	edd3 7a00 	vldr	s15, [r3]
 800df48:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800df4c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800df50:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800df54:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800df58:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800df5c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800df60:	ee27 7a27 	vmul.f32	s14, s14, s15
 800df64:	4b51      	ldr	r3, [pc, #324]	@ (800e0ac <imu_ahrs_update+0x390>)
 800df66:	edd3 7a00 	vldr	s15, [r3]
 800df6a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800df6e:	ed97 6a18 	vldr	s12, [r7, #96]	@ 0x60
 800df72:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800df76:	ee76 7a67 	vsub.f32	s15, s12, s15
 800df7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800df82:	4b4b      	ldr	r3, [pc, #300]	@ (800e0b0 <imu_ahrs_update+0x394>)
 800df84:	edd3 7a00 	vldr	s15, [r3]
 800df88:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800df8c:	ed97 6a17 	vldr	s12, [r7, #92]	@ 0x5c
 800df90:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800df94:	ee76 7a27 	vadd.f32	s15, s12, s15
 800df98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dfa0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    hy = 2.0f * mx * (q1q2 + q0q3) + 2.0f * my * (0.5f - q1q1 - q3q3) + 2.0f * mz * (q2q3 - q0q1);
 800dfa4:	4b40      	ldr	r3, [pc, #256]	@ (800e0a8 <imu_ahrs_update+0x38c>)
 800dfa6:	edd3 7a00 	vldr	s15, [r3]
 800dfaa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800dfae:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 800dfb2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800dfb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dfba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dfbe:	4b3b      	ldr	r3, [pc, #236]	@ (800e0ac <imu_ahrs_update+0x390>)
 800dfc0:	edd3 7a00 	vldr	s15, [r3]
 800dfc4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800dfc8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800dfcc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800dfd0:	ee36 6a67 	vsub.f32	s12, s12, s15
 800dfd4:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800dfd8:	ee76 7a67 	vsub.f32	s15, s12, s15
 800dfdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dfe0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dfe4:	4b32      	ldr	r3, [pc, #200]	@ (800e0b0 <imu_ahrs_update+0x394>)
 800dfe6:	edd3 7a00 	vldr	s15, [r3]
 800dfea:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800dfee:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 800dff2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800dff6:	ee76 7a67 	vsub.f32	s15, s12, s15
 800dffa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e002:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    hz = 2.0f * mx * (q1q3 - q0q2) + 2.0f * my * (q2q3 + q0q1) + 2.0f * mz * (0.5f - q1q1 - q2q2);
 800e006:	4b28      	ldr	r3, [pc, #160]	@ (800e0a8 <imu_ahrs_update+0x38c>)
 800e008:	edd3 7a00 	vldr	s15, [r3]
 800e00c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e010:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 800e014:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800e018:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e01c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e020:	4b22      	ldr	r3, [pc, #136]	@ (800e0ac <imu_ahrs_update+0x390>)
 800e022:	edd3 7a00 	vldr	s15, [r3]
 800e026:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e02a:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 800e02e:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800e032:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e036:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e03a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e03e:	4b1c      	ldr	r3, [pc, #112]	@ (800e0b0 <imu_ahrs_update+0x394>)
 800e040:	edd3 7a00 	vldr	s15, [r3]
 800e044:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e048:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e04c:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800e050:	ee36 6a67 	vsub.f32	s12, s12, s15
 800e054:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800e058:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e05c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e060:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e064:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    bx = sqrt((hx * hx) + (hy * hy));
 800e068:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e06c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800e070:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800e074:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e078:	e022      	b.n	800e0c0 <imu_ahrs_update+0x3a4>
 800e07a:	bf00      	nop
 800e07c:	20000090 	.word	0x20000090
 800e080:	20000be0 	.word	0x20000be0
 800e084:	20000be4 	.word	0x20000be4
 800e088:	20000be8 	.word	0x20000be8
 800e08c:	20000c28 	.word	0x20000c28
 800e090:	20000c60 	.word	0x20000c60
 800e094:	20000c64 	.word	0x20000c64
 800e098:	20000c68 	.word	0x20000c68
 800e09c:	20000c6c 	.word	0x20000c6c
 800e0a0:	20000c70 	.word	0x20000c70
 800e0a4:	20000c74 	.word	0x20000c74
 800e0a8:	20000c78 	.word	0x20000c78
 800e0ac:	20000c7c 	.word	0x20000c7c
 800e0b0:	20000c80 	.word	0x20000c80
 800e0b4:	20000c88 	.word	0x20000c88
 800e0b8:	20000c84 	.word	0x20000c84
 800e0bc:	44fa0000 	.word	0x44fa0000
 800e0c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e0c4:	ee17 0a90 	vmov	r0, s15
 800e0c8:	f7f2 fa66 	bl	8000598 <__aeabi_f2d>
 800e0cc:	4602      	mov	r2, r0
 800e0ce:	460b      	mov	r3, r1
 800e0d0:	ec43 2b10 	vmov	d0, r2, r3
 800e0d4:	f005 fa96 	bl	8013604 <sqrt>
 800e0d8:	ec53 2b10 	vmov	r2, r3, d0
 800e0dc:	4610      	mov	r0, r2
 800e0de:	4619      	mov	r1, r3
 800e0e0:	f7f2 fdaa 	bl	8000c38 <__aeabi_d2f>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	63bb      	str	r3, [r7, #56]	@ 0x38
    bz = hz;
 800e0e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0ea:	637b      	str	r3, [r7, #52]	@ 0x34

    /* (vw)   */
    vx = 2.0f * (q1q3 - q0q2);
 800e0ec:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800e0f0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800e0f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e0f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e0fc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    vy = 2.0f * (q0q1 + q2q3);
 800e100:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 800e104:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800e108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e10c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e110:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    vz = q0q0 - q1q1 - q2q2 + q3q3;
 800e114:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800e118:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800e11c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e120:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800e124:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e128:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800e12c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e130:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    wx = 2.0f * bx * (0.5f - q2q2 - q3q3) + 2.0f * bz * (q1q3 - q0q2);
 800e134:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800e138:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e13c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e140:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800e144:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e148:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800e14c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e150:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e154:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800e158:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e15c:	ed97 6a17 	vldr	s12, [r7, #92]	@ 0x5c
 800e160:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800e164:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e168:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e16c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e170:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    wy = 2.0f * bx * (q1q2 - q0q3) + 2.0f * bz * (q0q1 + q2q3);
 800e174:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800e178:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e17c:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 800e180:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800e184:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e188:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e18c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800e190:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e194:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 800e198:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800e19c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e1a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e1a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1a8:	edc7 7a08 	vstr	s15, [r7, #32]
    wz = 2.0f * bx * (q0q2 + q1q3) + 2.0f * bz * (0.5f - q1q1 - q2q2);
 800e1ac:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800e1b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e1b4:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 800e1b8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800e1bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e1c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1c4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800e1c8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e1cc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e1d0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800e1d4:	ee36 6a67 	vsub.f32	s12, s12, s15
 800e1d8:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800e1dc:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e1e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e1e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1e8:	edc7 7a07 	vstr	s15, [r7, #28]

    /*
     * 
     */
    ex = (ay * vz - az * vy) + (my * wz - mz * wy);
 800e1ec:	4bde      	ldr	r3, [pc, #888]	@ (800e568 <imu_ahrs_update+0x84c>)
 800e1ee:	ed93 7a00 	vldr	s14, [r3]
 800e1f2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800e1f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1fa:	4bdc      	ldr	r3, [pc, #880]	@ (800e56c <imu_ahrs_update+0x850>)
 800e1fc:	edd3 6a00 	vldr	s13, [r3]
 800e200:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800e204:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e208:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e20c:	4bd8      	ldr	r3, [pc, #864]	@ (800e570 <imu_ahrs_update+0x854>)
 800e20e:	edd3 6a00 	vldr	s13, [r3]
 800e212:	edd7 7a07 	vldr	s15, [r7, #28]
 800e216:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800e21a:	4bd6      	ldr	r3, [pc, #856]	@ (800e574 <imu_ahrs_update+0x858>)
 800e21c:	ed93 6a00 	vldr	s12, [r3]
 800e220:	edd7 7a08 	vldr	s15, [r7, #32]
 800e224:	ee66 7a27 	vmul.f32	s15, s12, s15
 800e228:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e22c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e230:	edc7 7a06 	vstr	s15, [r7, #24]
    ey = (az * vx - ax * vz) + (mz * wx - mx * wz);
 800e234:	4bcd      	ldr	r3, [pc, #820]	@ (800e56c <imu_ahrs_update+0x850>)
 800e236:	ed93 7a00 	vldr	s14, [r3]
 800e23a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800e23e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e242:	4bcd      	ldr	r3, [pc, #820]	@ (800e578 <imu_ahrs_update+0x85c>)
 800e244:	edd3 6a00 	vldr	s13, [r3]
 800e248:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800e24c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e250:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e254:	4bc7      	ldr	r3, [pc, #796]	@ (800e574 <imu_ahrs_update+0x858>)
 800e256:	edd3 6a00 	vldr	s13, [r3]
 800e25a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800e25e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800e262:	4bc6      	ldr	r3, [pc, #792]	@ (800e57c <imu_ahrs_update+0x860>)
 800e264:	ed93 6a00 	vldr	s12, [r3]
 800e268:	edd7 7a07 	vldr	s15, [r7, #28]
 800e26c:	ee66 7a27 	vmul.f32	s15, s12, s15
 800e270:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e274:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e278:	edc7 7a05 	vstr	s15, [r7, #20]
    ez = (ax * vy - ay * vx) + (mx * wy - my * wx);
 800e27c:	4bbe      	ldr	r3, [pc, #760]	@ (800e578 <imu_ahrs_update+0x85c>)
 800e27e:	ed93 7a00 	vldr	s14, [r3]
 800e282:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800e286:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e28a:	4bb7      	ldr	r3, [pc, #732]	@ (800e568 <imu_ahrs_update+0x84c>)
 800e28c:	edd3 6a00 	vldr	s13, [r3]
 800e290:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800e294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e298:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e29c:	4bb7      	ldr	r3, [pc, #732]	@ (800e57c <imu_ahrs_update+0x860>)
 800e29e:	edd3 6a00 	vldr	s13, [r3]
 800e2a2:	edd7 7a08 	vldr	s15, [r7, #32]
 800e2a6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800e2aa:	4bb1      	ldr	r3, [pc, #708]	@ (800e570 <imu_ahrs_update+0x854>)
 800e2ac:	ed93 6a00 	vldr	s12, [r3]
 800e2b0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800e2b4:	ee66 7a27 	vmul.f32	s15, s12, s15
 800e2b8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e2bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e2c0:	edc7 7a04 	vstr	s15, [r7, #16]

    /* PI */
    if (ex != 0.0f && ey != 0.0f && ez != 0.0f)
 800e2c4:	edd7 7a06 	vldr	s15, [r7, #24]
 800e2c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e2cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2d0:	d076      	beq.n	800e3c0 <imu_ahrs_update+0x6a4>
 800e2d2:	edd7 7a05 	vldr	s15, [r7, #20]
 800e2d6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e2da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2de:	d06f      	beq.n	800e3c0 <imu_ahrs_update+0x6a4>
 800e2e0:	edd7 7a04 	vldr	s15, [r7, #16]
 800e2e4:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e2e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2ec:	d068      	beq.n	800e3c0 <imu_ahrs_update+0x6a4>
    {
        exInt = exInt + ex * Ki * halfT;
 800e2ee:	edd7 7a06 	vldr	s15, [r7, #24]
 800e2f2:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 800e580 <imu_ahrs_update+0x864>
 800e2f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e2fa:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800e2fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e302:	4ba0      	ldr	r3, [pc, #640]	@ (800e584 <imu_ahrs_update+0x868>)
 800e304:	edd3 7a00 	vldr	s15, [r3]
 800e308:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e30c:	4b9d      	ldr	r3, [pc, #628]	@ (800e584 <imu_ahrs_update+0x868>)
 800e30e:	edc3 7a00 	vstr	s15, [r3]
        eyInt = eyInt + ey * Ki * halfT;
 800e312:	edd7 7a05 	vldr	s15, [r7, #20]
 800e316:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800e580 <imu_ahrs_update+0x864>
 800e31a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e31e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800e322:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e326:	4b98      	ldr	r3, [pc, #608]	@ (800e588 <imu_ahrs_update+0x86c>)
 800e328:	edd3 7a00 	vldr	s15, [r3]
 800e32c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e330:	4b95      	ldr	r3, [pc, #596]	@ (800e588 <imu_ahrs_update+0x86c>)
 800e332:	edc3 7a00 	vstr	s15, [r3]
        ezInt = ezInt + ez * Ki * halfT;
 800e336:	edd7 7a04 	vldr	s15, [r7, #16]
 800e33a:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 800e580 <imu_ahrs_update+0x864>
 800e33e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e342:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800e346:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e34a:	4b90      	ldr	r3, [pc, #576]	@ (800e58c <imu_ahrs_update+0x870>)
 800e34c:	edd3 7a00 	vldr	s15, [r3]
 800e350:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e354:	4b8d      	ldr	r3, [pc, #564]	@ (800e58c <imu_ahrs_update+0x870>)
 800e356:	edc3 7a00 	vstr	s15, [r3]

        gx = gx + Kp * ex + exInt;
 800e35a:	edd7 7a06 	vldr	s15, [r7, #24]
 800e35e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e362:	4b8b      	ldr	r3, [pc, #556]	@ (800e590 <imu_ahrs_update+0x874>)
 800e364:	edd3 7a00 	vldr	s15, [r3]
 800e368:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e36c:	4b85      	ldr	r3, [pc, #532]	@ (800e584 <imu_ahrs_update+0x868>)
 800e36e:	edd3 7a00 	vldr	s15, [r3]
 800e372:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e376:	4b86      	ldr	r3, [pc, #536]	@ (800e590 <imu_ahrs_update+0x874>)
 800e378:	edc3 7a00 	vstr	s15, [r3]
        gy = gy + Kp * ey + eyInt;
 800e37c:	edd7 7a05 	vldr	s15, [r7, #20]
 800e380:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e384:	4b83      	ldr	r3, [pc, #524]	@ (800e594 <imu_ahrs_update+0x878>)
 800e386:	edd3 7a00 	vldr	s15, [r3]
 800e38a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e38e:	4b7e      	ldr	r3, [pc, #504]	@ (800e588 <imu_ahrs_update+0x86c>)
 800e390:	edd3 7a00 	vldr	s15, [r3]
 800e394:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e398:	4b7e      	ldr	r3, [pc, #504]	@ (800e594 <imu_ahrs_update+0x878>)
 800e39a:	edc3 7a00 	vstr	s15, [r3]
        gz = gz + Kp * ez + ezInt;
 800e39e:	edd7 7a04 	vldr	s15, [r7, #16]
 800e3a2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e3a6:	4b7c      	ldr	r3, [pc, #496]	@ (800e598 <imu_ahrs_update+0x87c>)
 800e3a8:	edd3 7a00 	vldr	s15, [r3]
 800e3ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e3b0:	4b76      	ldr	r3, [pc, #472]	@ (800e58c <imu_ahrs_update+0x870>)
 800e3b2:	edd3 7a00 	vldr	s15, [r3]
 800e3b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e3ba:	4b77      	ldr	r3, [pc, #476]	@ (800e598 <imu_ahrs_update+0x87c>)
 800e3bc:	edc3 7a00 	vstr	s15, [r3]
    }

    tempq0 = q0 + (-q1 * gx - q2 * gy - q3 * gz) * halfT;
 800e3c0:	4b76      	ldr	r3, [pc, #472]	@ (800e59c <imu_ahrs_update+0x880>)
 800e3c2:	edd3 7a00 	vldr	s15, [r3]
 800e3c6:	eeb1 7a67 	vneg.f32	s14, s15
 800e3ca:	4b71      	ldr	r3, [pc, #452]	@ (800e590 <imu_ahrs_update+0x874>)
 800e3cc:	edd3 7a00 	vldr	s15, [r3]
 800e3d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e3d4:	4b72      	ldr	r3, [pc, #456]	@ (800e5a0 <imu_ahrs_update+0x884>)
 800e3d6:	edd3 6a00 	vldr	s13, [r3]
 800e3da:	4b6e      	ldr	r3, [pc, #440]	@ (800e594 <imu_ahrs_update+0x878>)
 800e3dc:	edd3 7a00 	vldr	s15, [r3]
 800e3e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e3e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e3e8:	4b6e      	ldr	r3, [pc, #440]	@ (800e5a4 <imu_ahrs_update+0x888>)
 800e3ea:	edd3 6a00 	vldr	s13, [r3]
 800e3ee:	4b6a      	ldr	r3, [pc, #424]	@ (800e598 <imu_ahrs_update+0x87c>)
 800e3f0:	edd3 7a00 	vldr	s15, [r3]
 800e3f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e3f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e3fc:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800e400:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e404:	4b68      	ldr	r3, [pc, #416]	@ (800e5a8 <imu_ahrs_update+0x88c>)
 800e406:	edd3 7a00 	vldr	s15, [r3]
 800e40a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e40e:	edc7 7a03 	vstr	s15, [r7, #12]
    tempq1 = q1 + (q0 * gx + q2 * gz - q3 * gy) * halfT;
 800e412:	4b65      	ldr	r3, [pc, #404]	@ (800e5a8 <imu_ahrs_update+0x88c>)
 800e414:	ed93 7a00 	vldr	s14, [r3]
 800e418:	4b5d      	ldr	r3, [pc, #372]	@ (800e590 <imu_ahrs_update+0x874>)
 800e41a:	edd3 7a00 	vldr	s15, [r3]
 800e41e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e422:	4b5f      	ldr	r3, [pc, #380]	@ (800e5a0 <imu_ahrs_update+0x884>)
 800e424:	edd3 6a00 	vldr	s13, [r3]
 800e428:	4b5b      	ldr	r3, [pc, #364]	@ (800e598 <imu_ahrs_update+0x87c>)
 800e42a:	edd3 7a00 	vldr	s15, [r3]
 800e42e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e432:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e436:	4b5b      	ldr	r3, [pc, #364]	@ (800e5a4 <imu_ahrs_update+0x888>)
 800e438:	edd3 6a00 	vldr	s13, [r3]
 800e43c:	4b55      	ldr	r3, [pc, #340]	@ (800e594 <imu_ahrs_update+0x878>)
 800e43e:	edd3 7a00 	vldr	s15, [r3]
 800e442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e446:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e44a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800e44e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e452:	4b52      	ldr	r3, [pc, #328]	@ (800e59c <imu_ahrs_update+0x880>)
 800e454:	edd3 7a00 	vldr	s15, [r3]
 800e458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e45c:	edc7 7a02 	vstr	s15, [r7, #8]
    tempq2 = q2 + (q0 * gy - q1 * gz + q3 * gx) * halfT;
 800e460:	4b51      	ldr	r3, [pc, #324]	@ (800e5a8 <imu_ahrs_update+0x88c>)
 800e462:	ed93 7a00 	vldr	s14, [r3]
 800e466:	4b4b      	ldr	r3, [pc, #300]	@ (800e594 <imu_ahrs_update+0x878>)
 800e468:	edd3 7a00 	vldr	s15, [r3]
 800e46c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e470:	4b4a      	ldr	r3, [pc, #296]	@ (800e59c <imu_ahrs_update+0x880>)
 800e472:	edd3 6a00 	vldr	s13, [r3]
 800e476:	4b48      	ldr	r3, [pc, #288]	@ (800e598 <imu_ahrs_update+0x87c>)
 800e478:	edd3 7a00 	vldr	s15, [r3]
 800e47c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e480:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e484:	4b47      	ldr	r3, [pc, #284]	@ (800e5a4 <imu_ahrs_update+0x888>)
 800e486:	edd3 6a00 	vldr	s13, [r3]
 800e48a:	4b41      	ldr	r3, [pc, #260]	@ (800e590 <imu_ahrs_update+0x874>)
 800e48c:	edd3 7a00 	vldr	s15, [r3]
 800e490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e494:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e498:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800e49c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e4a0:	4b3f      	ldr	r3, [pc, #252]	@ (800e5a0 <imu_ahrs_update+0x884>)
 800e4a2:	edd3 7a00 	vldr	s15, [r3]
 800e4a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e4aa:	edc7 7a01 	vstr	s15, [r7, #4]
    tempq3 = q3 + (q0 * gz + q1 * gy - q2 * gx) * halfT;
 800e4ae:	4b3e      	ldr	r3, [pc, #248]	@ (800e5a8 <imu_ahrs_update+0x88c>)
 800e4b0:	ed93 7a00 	vldr	s14, [r3]
 800e4b4:	4b38      	ldr	r3, [pc, #224]	@ (800e598 <imu_ahrs_update+0x87c>)
 800e4b6:	edd3 7a00 	vldr	s15, [r3]
 800e4ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e4be:	4b37      	ldr	r3, [pc, #220]	@ (800e59c <imu_ahrs_update+0x880>)
 800e4c0:	edd3 6a00 	vldr	s13, [r3]
 800e4c4:	4b33      	ldr	r3, [pc, #204]	@ (800e594 <imu_ahrs_update+0x878>)
 800e4c6:	edd3 7a00 	vldr	s15, [r3]
 800e4ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e4ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e4d2:	4b33      	ldr	r3, [pc, #204]	@ (800e5a0 <imu_ahrs_update+0x884>)
 800e4d4:	edd3 6a00 	vldr	s13, [r3]
 800e4d8:	4b2d      	ldr	r3, [pc, #180]	@ (800e590 <imu_ahrs_update+0x874>)
 800e4da:	edd3 7a00 	vldr	s15, [r3]
 800e4de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e4e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e4e6:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800e4ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e4ee:	4b2d      	ldr	r3, [pc, #180]	@ (800e5a4 <imu_ahrs_update+0x888>)
 800e4f0:	edd3 7a00 	vldr	s15, [r3]
 800e4f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e4f8:	edc7 7a00 	vstr	s15, [r7]

    /* */
    norm = inv_sqrt(tempq0 * tempq0 + tempq1 * tempq1 + tempq2 * tempq2 + tempq3 * tempq3);
 800e4fc:	edd7 7a03 	vldr	s15, [r7, #12]
 800e500:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800e504:	edd7 7a02 	vldr	s15, [r7, #8]
 800e508:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e50c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e510:	edd7 7a01 	vldr	s15, [r7, #4]
 800e514:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e518:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e51c:	edd7 7a00 	vldr	s15, [r7]
 800e520:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e524:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e528:	eeb0 0a67 	vmov.f32	s0, s15
 800e52c:	f7fe ffb4 	bl	800d498 <inv_sqrt>
 800e530:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    q0 = tempq0 * norm;
 800e534:	ed97 7a03 	vldr	s14, [r7, #12]
 800e538:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800e53c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e540:	4b19      	ldr	r3, [pc, #100]	@ (800e5a8 <imu_ahrs_update+0x88c>)
 800e542:	edc3 7a00 	vstr	s15, [r3]
    q1 = tempq1 * norm;
 800e546:	ed97 7a02 	vldr	s14, [r7, #8]
 800e54a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800e54e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e552:	4b12      	ldr	r3, [pc, #72]	@ (800e59c <imu_ahrs_update+0x880>)
 800e554:	edc3 7a00 	vstr	s15, [r3]
    q2 = tempq2 * norm;
 800e558:	ed97 7a01 	vldr	s14, [r7, #4]
 800e55c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800e560:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e564:	e022      	b.n	800e5ac <imu_ahrs_update+0x890>
 800e566:	bf00      	nop
 800e568:	20000c70 	.word	0x20000c70
 800e56c:	20000c74 	.word	0x20000c74
 800e570:	20000c7c 	.word	0x20000c7c
 800e574:	20000c80 	.word	0x20000c80
 800e578:	20000c6c 	.word	0x20000c6c
 800e57c:	20000c78 	.word	0x20000c78
 800e580:	3c23d70a 	.word	0x3c23d70a
 800e584:	20000bec 	.word	0x20000bec
 800e588:	20000bf0 	.word	0x20000bf0
 800e58c:	20000bf4 	.word	0x20000bf4
 800e590:	20000c60 	.word	0x20000c60
 800e594:	20000c64 	.word	0x20000c64
 800e598:	20000c68 	.word	0x20000c68
 800e59c:	20000be0 	.word	0x20000be0
 800e5a0:	20000be4 	.word	0x20000be4
 800e5a4:	20000be8 	.word	0x20000be8
 800e5a8:	20000090 	.word	0x20000090
 800e5ac:	4b07      	ldr	r3, [pc, #28]	@ (800e5cc <imu_ahrs_update+0x8b0>)
 800e5ae:	edc3 7a00 	vstr	s15, [r3]
    q3 = tempq3 * norm;
 800e5b2:	ed97 7a00 	vldr	s14, [r7]
 800e5b6:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800e5ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5be:	4b04      	ldr	r3, [pc, #16]	@ (800e5d0 <imu_ahrs_update+0x8b4>)
 800e5c0:	edc3 7a00 	vstr	s15, [r3]
}
 800e5c4:	bf00      	nop
 800e5c6:	3778      	adds	r7, #120	@ 0x78
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}
 800e5cc:	20000be4 	.word	0x20000be4
 800e5d0:	20000be8 	.word	0x20000be8
 800e5d4:	00000000 	.word	0x00000000

0800e5d8 <imu_attitude_update>:

// imu
void imu_attitude_update(void)
{
 800e5d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e5dc:	af00      	add	r7, sp, #0
    /* yaw    -pi----pi */
    imu.yaw = -atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1) * 57.3;
 800e5de:	4b76      	ldr	r3, [pc, #472]	@ (800e7b8 <imu_attitude_update+0x1e0>)
 800e5e0:	edd3 7a00 	vldr	s15, [r3]
 800e5e4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e5e8:	4b74      	ldr	r3, [pc, #464]	@ (800e7bc <imu_attitude_update+0x1e4>)
 800e5ea:	edd3 7a00 	vldr	s15, [r3]
 800e5ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e5f2:	4b73      	ldr	r3, [pc, #460]	@ (800e7c0 <imu_attitude_update+0x1e8>)
 800e5f4:	edd3 7a00 	vldr	s15, [r3]
 800e5f8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e5fc:	4b71      	ldr	r3, [pc, #452]	@ (800e7c4 <imu_attitude_update+0x1ec>)
 800e5fe:	edd3 7a00 	vldr	s15, [r3]
 800e602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e60a:	ee17 0a90 	vmov	r0, s15
 800e60e:	f7f1 ffc3 	bl	8000598 <__aeabi_f2d>
 800e612:	4682      	mov	sl, r0
 800e614:	468b      	mov	fp, r1
 800e616:	4b69      	ldr	r3, [pc, #420]	@ (800e7bc <imu_attitude_update+0x1e4>)
 800e618:	edd3 7a00 	vldr	s15, [r3]
 800e61c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800e620:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e624:	4b65      	ldr	r3, [pc, #404]	@ (800e7bc <imu_attitude_update+0x1e4>)
 800e626:	edd3 7a00 	vldr	s15, [r3]
 800e62a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e62e:	4b65      	ldr	r3, [pc, #404]	@ (800e7c4 <imu_attitude_update+0x1ec>)
 800e630:	edd3 7a00 	vldr	s15, [r3]
 800e634:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e638:	4b62      	ldr	r3, [pc, #392]	@ (800e7c4 <imu_attitude_update+0x1ec>)
 800e63a:	edd3 7a00 	vldr	s15, [r3]
 800e63e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e642:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e646:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e64a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e64e:	ee17 0a90 	vmov	r0, s15
 800e652:	f7f1 ffa1 	bl	8000598 <__aeabi_f2d>
 800e656:	4602      	mov	r2, r0
 800e658:	460b      	mov	r3, r1
 800e65a:	ec43 2b11 	vmov	d1, r2, r3
 800e65e:	ec4b ab10 	vmov	d0, sl, fp
 800e662:	f004 ff9f 	bl	80135a4 <atan2>
 800e666:	ec53 2b10 	vmov	r2, r3, d0
 800e66a:	4690      	mov	r8, r2
 800e66c:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800e670:	a34f      	add	r3, pc, #316	@ (adr r3, 800e7b0 <imu_attitude_update+0x1d8>)
 800e672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e676:	4640      	mov	r0, r8
 800e678:	4649      	mov	r1, r9
 800e67a:	f7f1 ffe5 	bl	8000648 <__aeabi_dmul>
 800e67e:	4602      	mov	r2, r0
 800e680:	460b      	mov	r3, r1
 800e682:	4610      	mov	r0, r2
 800e684:	4619      	mov	r1, r3
 800e686:	f7f2 fad7 	bl	8000c38 <__aeabi_d2f>
 800e68a:	4603      	mov	r3, r0
 800e68c:	4a4e      	ldr	r2, [pc, #312]	@ (800e7c8 <imu_attitude_update+0x1f0>)
 800e68e:	6313      	str	r3, [r2, #48]	@ 0x30
    /* pitch  -pi/2----pi/2 */
    imu.pit = -asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3;
 800e690:	4b49      	ldr	r3, [pc, #292]	@ (800e7b8 <imu_attitude_update+0x1e0>)
 800e692:	edd3 7a00 	vldr	s15, [r3]
 800e696:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800e69a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e69e:	4b49      	ldr	r3, [pc, #292]	@ (800e7c4 <imu_attitude_update+0x1ec>)
 800e6a0:	edd3 7a00 	vldr	s15, [r3]
 800e6a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e6a8:	4b45      	ldr	r3, [pc, #276]	@ (800e7c0 <imu_attitude_update+0x1e8>)
 800e6aa:	edd3 7a00 	vldr	s15, [r3]
 800e6ae:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e6b2:	4b42      	ldr	r3, [pc, #264]	@ (800e7bc <imu_attitude_update+0x1e4>)
 800e6b4:	edd3 7a00 	vldr	s15, [r3]
 800e6b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e6bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e6c0:	ee17 0a90 	vmov	r0, s15
 800e6c4:	f7f1 ff68 	bl	8000598 <__aeabi_f2d>
 800e6c8:	4602      	mov	r2, r0
 800e6ca:	460b      	mov	r3, r1
 800e6cc:	ec43 2b10 	vmov	d0, r2, r3
 800e6d0:	f004 ff34 	bl	801353c <asin>
 800e6d4:	ec53 2b10 	vmov	r2, r3, d0
 800e6d8:	4614      	mov	r4, r2
 800e6da:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800e6de:	a334      	add	r3, pc, #208	@ (adr r3, 800e7b0 <imu_attitude_update+0x1d8>)
 800e6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e4:	4620      	mov	r0, r4
 800e6e6:	4629      	mov	r1, r5
 800e6e8:	f7f1 ffae 	bl	8000648 <__aeabi_dmul>
 800e6ec:	4602      	mov	r2, r0
 800e6ee:	460b      	mov	r3, r1
 800e6f0:	4610      	mov	r0, r2
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	f7f2 faa0 	bl	8000c38 <__aeabi_d2f>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	4a33      	ldr	r2, [pc, #204]	@ (800e7c8 <imu_attitude_update+0x1f0>)
 800e6fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    /* roll   -pi----pi  */
    imu.rol = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3;
 800e6fe:	4b2f      	ldr	r3, [pc, #188]	@ (800e7bc <imu_attitude_update+0x1e4>)
 800e700:	edd3 7a00 	vldr	s15, [r3]
 800e704:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800e708:	4b2e      	ldr	r3, [pc, #184]	@ (800e7c4 <imu_attitude_update+0x1ec>)
 800e70a:	edd3 7a00 	vldr	s15, [r3]
 800e70e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e712:	4b2b      	ldr	r3, [pc, #172]	@ (800e7c0 <imu_attitude_update+0x1e8>)
 800e714:	edd3 7a00 	vldr	s15, [r3]
 800e718:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e71c:	4b26      	ldr	r3, [pc, #152]	@ (800e7b8 <imu_attitude_update+0x1e0>)
 800e71e:	edd3 7a00 	vldr	s15, [r3]
 800e722:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e72a:	ee17 0a90 	vmov	r0, s15
 800e72e:	f7f1 ff33 	bl	8000598 <__aeabi_f2d>
 800e732:	4604      	mov	r4, r0
 800e734:	460d      	mov	r5, r1
 800e736:	4b20      	ldr	r3, [pc, #128]	@ (800e7b8 <imu_attitude_update+0x1e0>)
 800e738:	edd3 7a00 	vldr	s15, [r3]
 800e73c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800e740:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e744:	4b1c      	ldr	r3, [pc, #112]	@ (800e7b8 <imu_attitude_update+0x1e0>)
 800e746:	edd3 7a00 	vldr	s15, [r3]
 800e74a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e74e:	4b1b      	ldr	r3, [pc, #108]	@ (800e7bc <imu_attitude_update+0x1e4>)
 800e750:	edd3 7a00 	vldr	s15, [r3]
 800e754:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800e758:	4b18      	ldr	r3, [pc, #96]	@ (800e7bc <imu_attitude_update+0x1e4>)
 800e75a:	edd3 7a00 	vldr	s15, [r3]
 800e75e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e762:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e766:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e76a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e76e:	ee17 0a90 	vmov	r0, s15
 800e772:	f7f1 ff11 	bl	8000598 <__aeabi_f2d>
 800e776:	4602      	mov	r2, r0
 800e778:	460b      	mov	r3, r1
 800e77a:	ec43 2b11 	vmov	d1, r2, r3
 800e77e:	ec45 4b10 	vmov	d0, r4, r5
 800e782:	f004 ff0f 	bl	80135a4 <atan2>
 800e786:	ec51 0b10 	vmov	r0, r1, d0
 800e78a:	a309      	add	r3, pc, #36	@ (adr r3, 800e7b0 <imu_attitude_update+0x1d8>)
 800e78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e790:	f7f1 ff5a 	bl	8000648 <__aeabi_dmul>
 800e794:	4602      	mov	r2, r0
 800e796:	460b      	mov	r3, r1
 800e798:	4610      	mov	r0, r2
 800e79a:	4619      	mov	r1, r3
 800e79c:	f7f2 fa4c 	bl	8000c38 <__aeabi_d2f>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	4a09      	ldr	r2, [pc, #36]	@ (800e7c8 <imu_attitude_update+0x1f0>)
 800e7a4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800e7a6:	bf00      	nop
 800e7a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e7ac:	f3af 8000 	nop.w
 800e7b0:	66666666 	.word	0x66666666
 800e7b4:	404ca666 	.word	0x404ca666
 800e7b8:	20000be0 	.word	0x20000be0
 800e7bc:	20000be4 	.word	0x20000be4
 800e7c0:	20000090 	.word	0x20000090
 800e7c4:	20000be8 	.word	0x20000be8
 800e7c8:	20000c28 	.word	0x20000c28

0800e7cc <_1_MT6701_GetRawData>:
#include "focLib.h"
#include "time_utils.h"
// static unsigned int rotationCount, rotationCount_Last;

uint16_t _1_MT6701_GetRawData(void)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b084      	sub	sp, #16
 800e7d0:	af02      	add	r7, sp, #8
    uint16_t rawData;
    uint16_t txData = 0xFFFF;
 800e7d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e7d6:	803b      	strh	r3, [r7, #0]
    uint16_t timeOut = 200;
 800e7d8:	23c8      	movs	r3, #200	@ 0xc8
 800e7da:	80fb      	strh	r3, [r7, #6]

    while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY)
 800e7dc:	e009      	b.n	800e7f2 <_1_MT6701_GetRawData+0x26>
    {
        if (timeOut-- == 0)
 800e7de:	88fb      	ldrh	r3, [r7, #6]
 800e7e0:	1e5a      	subs	r2, r3, #1
 800e7e2:	80fa      	strh	r2, [r7, #6]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d104      	bne.n	800e7f2 <_1_MT6701_GetRawData+0x26>
        {
            printLog("SPI state error!\r\n");
 800e7e8:	4819      	ldr	r0, [pc, #100]	@ (800e850 <_1_MT6701_GetRawData+0x84>)
 800e7ea:	f7fe fb31 	bl	800ce50 <printLog>
            return 0; // 
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	e02a      	b.n	800e848 <_1_MT6701_GetRawData+0x7c>
    while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY)
 800e7f2:	4818      	ldr	r0, [pc, #96]	@ (800e854 <_1_MT6701_GetRawData+0x88>)
 800e7f4:	f7f9 fa15 	bl	8007c22 <HAL_SPI_GetState>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2b01      	cmp	r3, #1
 800e7fc:	d1ef      	bne.n	800e7de <_1_MT6701_GetRawData+0x12>
        }
    }

    _1_MT6701_CS_Enable;
 800e7fe:	2200      	movs	r2, #0
 800e800:	2108      	movs	r1, #8
 800e802:	4815      	ldr	r0, [pc, #84]	@ (800e858 <_1_MT6701_GetRawData+0x8c>)
 800e804:	f7f7 ff56 	bl	80066b4 <HAL_GPIO_WritePin>

    HAL_StatusTypeDef spiStatus = HAL_SPI_TransmitReceive(&hspi3, (uint8_t *)&txData, (uint8_t *)&rawData, 1, HAL_MAX_DELAY);
 800e808:	1cba      	adds	r2, r7, #2
 800e80a:	4639      	mov	r1, r7
 800e80c:	f04f 33ff 	mov.w	r3, #4294967295
 800e810:	9300      	str	r3, [sp, #0]
 800e812:	2301      	movs	r3, #1
 800e814:	480f      	ldr	r0, [pc, #60]	@ (800e854 <_1_MT6701_GetRawData+0x88>)
 800e816:	f7f8 ffe2 	bl	80077de <HAL_SPI_TransmitReceive>
 800e81a:	4603      	mov	r3, r0
 800e81c:	717b      	strb	r3, [r7, #5]
    if (spiStatus != HAL_OK)
 800e81e:	797b      	ldrb	r3, [r7, #5]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d009      	beq.n	800e838 <_1_MT6701_GetRawData+0x6c>
    {
        _1_MT6701_CS_Disable;
 800e824:	2201      	movs	r2, #1
 800e826:	2108      	movs	r1, #8
 800e828:	480b      	ldr	r0, [pc, #44]	@ (800e858 <_1_MT6701_GetRawData+0x8c>)
 800e82a:	f7f7 ff43 	bl	80066b4 <HAL_GPIO_WritePin>
        printLog("MT6701 read data error!\r\n");
 800e82e:	480b      	ldr	r0, [pc, #44]	@ (800e85c <_1_MT6701_GetRawData+0x90>)
 800e830:	f7fe fb0e 	bl	800ce50 <printLog>
        return 0; // SPI
 800e834:	2300      	movs	r3, #0
 800e836:	e007      	b.n	800e848 <_1_MT6701_GetRawData+0x7c>
    }

    _1_MT6701_CS_Disable;
 800e838:	2201      	movs	r2, #1
 800e83a:	2108      	movs	r1, #8
 800e83c:	4806      	ldr	r0, [pc, #24]	@ (800e858 <_1_MT6701_GetRawData+0x8c>)
 800e83e:	f7f7 ff39 	bl	80066b4 <HAL_GPIO_WritePin>

    return rawData >> 2; // 14
 800e842:	887b      	ldrh	r3, [r7, #2]
 800e844:	089b      	lsrs	r3, r3, #2
 800e846:	b29b      	uxth	r3, r3
}
 800e848:	4618      	mov	r0, r3
 800e84a:	3708      	adds	r7, #8
 800e84c:	46bd      	mov	sp, r7
 800e84e:	bd80      	pop	{r7, pc}
 800e850:	08014490 	.word	0x08014490
 800e854:	20000438 	.word	0x20000438
 800e858:	48000400 	.word	0x48000400
 800e85c:	080144a4 	.word	0x080144a4

0800e860 <_1_MT6701_GetRawAngle>:

// 
float _1_MT6701_GetRawAngle(void)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b082      	sub	sp, #8
 800e864:	af00      	add	r7, sp, #0
    uint16_t rawData = _1_MT6701_GetRawData();
 800e866:	f7ff ffb1 	bl	800e7cc <_1_MT6701_GetRawData>
 800e86a:	4603      	mov	r3, r0
 800e86c:	80fb      	strh	r3, [r7, #6]
    return (float)rawData / 16384.0f * _2PI;
 800e86e:	88fb      	ldrh	r3, [r7, #6]
 800e870:	ee07 3a90 	vmov	s15, r3
 800e874:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800e878:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800e894 <_1_MT6701_GetRawAngle+0x34>
 800e87c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e880:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800e898 <_1_MT6701_GetRawAngle+0x38>
 800e884:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800e888:	eeb0 0a67 	vmov.f32	s0, s15
 800e88c:	3708      	adds	r7, #8
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	46800000 	.word	0x46800000
 800e898:	40c90fdb 	.word	0x40c90fdb

0800e89c <_2_MT6701_GetRawData>:

uint16_t _2_MT6701_GetRawData(void)
{
 800e89c:	b580      	push	{r7, lr}
 800e89e:	b084      	sub	sp, #16
 800e8a0:	af02      	add	r7, sp, #8
    uint16_t rawData;
    uint16_t txData = 0xFFFF;
 800e8a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e8a6:	803b      	strh	r3, [r7, #0]
    uint16_t timeOut = 200;
 800e8a8:	23c8      	movs	r3, #200	@ 0xc8
 800e8aa:	80fb      	strh	r3, [r7, #6]

    while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY)
 800e8ac:	e009      	b.n	800e8c2 <_2_MT6701_GetRawData+0x26>
    {
        if (timeOut-- == 0)
 800e8ae:	88fb      	ldrh	r3, [r7, #6]
 800e8b0:	1e5a      	subs	r2, r3, #1
 800e8b2:	80fa      	strh	r2, [r7, #6]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d104      	bne.n	800e8c2 <_2_MT6701_GetRawData+0x26>
        {
            printLog("SPI state error!\r\n");
 800e8b8:	4819      	ldr	r0, [pc, #100]	@ (800e920 <_2_MT6701_GetRawData+0x84>)
 800e8ba:	f7fe fac9 	bl	800ce50 <printLog>
            return 0; // 
 800e8be:	2300      	movs	r3, #0
 800e8c0:	e02a      	b.n	800e918 <_2_MT6701_GetRawData+0x7c>
    while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY)
 800e8c2:	4818      	ldr	r0, [pc, #96]	@ (800e924 <_2_MT6701_GetRawData+0x88>)
 800e8c4:	f7f9 f9ad 	bl	8007c22 <HAL_SPI_GetState>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	2b01      	cmp	r3, #1
 800e8cc:	d1ef      	bne.n	800e8ae <_2_MT6701_GetRawData+0x12>
        }
    }

    _2_MT6701_CS_Enable;
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	2110      	movs	r1, #16
 800e8d2:	4815      	ldr	r0, [pc, #84]	@ (800e928 <_2_MT6701_GetRawData+0x8c>)
 800e8d4:	f7f7 feee 	bl	80066b4 <HAL_GPIO_WritePin>

    HAL_StatusTypeDef spiStatus = HAL_SPI_TransmitReceive(&hspi3, (uint8_t *)&txData, (uint8_t *)&rawData, 1, HAL_MAX_DELAY);
 800e8d8:	1cba      	adds	r2, r7, #2
 800e8da:	4639      	mov	r1, r7
 800e8dc:	f04f 33ff 	mov.w	r3, #4294967295
 800e8e0:	9300      	str	r3, [sp, #0]
 800e8e2:	2301      	movs	r3, #1
 800e8e4:	480f      	ldr	r0, [pc, #60]	@ (800e924 <_2_MT6701_GetRawData+0x88>)
 800e8e6:	f7f8 ff7a 	bl	80077de <HAL_SPI_TransmitReceive>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	717b      	strb	r3, [r7, #5]
    if (spiStatus != HAL_OK)
 800e8ee:	797b      	ldrb	r3, [r7, #5]
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d009      	beq.n	800e908 <_2_MT6701_GetRawData+0x6c>
    {
        _2_MT6701_CS_Disable;
 800e8f4:	2201      	movs	r2, #1
 800e8f6:	2110      	movs	r1, #16
 800e8f8:	480b      	ldr	r0, [pc, #44]	@ (800e928 <_2_MT6701_GetRawData+0x8c>)
 800e8fa:	f7f7 fedb 	bl	80066b4 <HAL_GPIO_WritePin>
        printLog("MT6701 read data error!\r\n");
 800e8fe:	480b      	ldr	r0, [pc, #44]	@ (800e92c <_2_MT6701_GetRawData+0x90>)
 800e900:	f7fe faa6 	bl	800ce50 <printLog>
        return 0; // SPI
 800e904:	2300      	movs	r3, #0
 800e906:	e007      	b.n	800e918 <_2_MT6701_GetRawData+0x7c>
    }

    _2_MT6701_CS_Disable;
 800e908:	2201      	movs	r2, #1
 800e90a:	2110      	movs	r1, #16
 800e90c:	4806      	ldr	r0, [pc, #24]	@ (800e928 <_2_MT6701_GetRawData+0x8c>)
 800e90e:	f7f7 fed1 	bl	80066b4 <HAL_GPIO_WritePin>

    return rawData >> 2; // 14
 800e912:	887b      	ldrh	r3, [r7, #2]
 800e914:	089b      	lsrs	r3, r3, #2
 800e916:	b29b      	uxth	r3, r3
}
 800e918:	4618      	mov	r0, r3
 800e91a:	3708      	adds	r7, #8
 800e91c:	46bd      	mov	sp, r7
 800e91e:	bd80      	pop	{r7, pc}
 800e920:	08014490 	.word	0x08014490
 800e924:	20000438 	.word	0x20000438
 800e928:	48000800 	.word	0x48000800
 800e92c:	080144a4 	.word	0x080144a4

0800e930 <_2_MT6701_GetRawAngle>:

// 
float _2_MT6701_GetRawAngle(void)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b082      	sub	sp, #8
 800e934:	af00      	add	r7, sp, #0
    uint16_t rawData = _2_MT6701_GetRawData();
 800e936:	f7ff ffb1 	bl	800e89c <_2_MT6701_GetRawData>
 800e93a:	4603      	mov	r3, r0
 800e93c:	80fb      	strh	r3, [r7, #6]
    return (float)rawData / 16384.0f * _2PI;
 800e93e:	88fb      	ldrh	r3, [r7, #6]
 800e940:	ee07 3a90 	vmov	s15, r3
 800e944:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800e948:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800e964 <_2_MT6701_GetRawAngle+0x34>
 800e94c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e950:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800e968 <_2_MT6701_GetRawAngle+0x38>
 800e954:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800e958:	eeb0 0a67 	vmov.f32	s0, s15
 800e95c:	3708      	adds	r7, #8
 800e95e:	46bd      	mov	sp, r7
 800e960:	bd80      	pop	{r7, pc}
 800e962:	bf00      	nop
 800e964:	46800000 	.word	0x46800000
 800e968:	40c90fdb 	.word	0x40c90fdb

0800e96c <startPwm1>:
#include "pwm.h"

 void startPwm1()
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800e970:	2100      	movs	r1, #0
 800e972:	4806      	ldr	r0, [pc, #24]	@ (800e98c <startPwm1+0x20>)
 800e974:	f7f9 fbe4 	bl	8008140 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800e978:	2104      	movs	r1, #4
 800e97a:	4804      	ldr	r0, [pc, #16]	@ (800e98c <startPwm1+0x20>)
 800e97c:	f7f9 fbe0 	bl	8008140 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800e980:	2108      	movs	r1, #8
 800e982:	4802      	ldr	r0, [pc, #8]	@ (800e98c <startPwm1+0x20>)
 800e984:	f7f9 fbdc 	bl	8008140 <HAL_TIM_PWM_Start>

}
 800e988:	bf00      	nop
 800e98a:	bd80      	pop	{r7, pc}
 800e98c:	200004ec 	.word	0x200004ec

0800e990 <stopPwm1>:
 void stopPwm1()
{
 800e990:	b580      	push	{r7, lr}
 800e992:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 800e994:	2100      	movs	r1, #0
 800e996:	4806      	ldr	r0, [pc, #24]	@ (800e9b0 <stopPwm1+0x20>)
 800e998:	f7f9 fcd2 	bl	8008340 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 800e99c:	2104      	movs	r1, #4
 800e99e:	4804      	ldr	r0, [pc, #16]	@ (800e9b0 <stopPwm1+0x20>)
 800e9a0:	f7f9 fcce 	bl	8008340 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 800e9a4:	2108      	movs	r1, #8
 800e9a6:	4802      	ldr	r0, [pc, #8]	@ (800e9b0 <stopPwm1+0x20>)
 800e9a8:	f7f9 fcca 	bl	8008340 <HAL_TIM_PWM_Stop>

}
 800e9ac:	bf00      	nop
 800e9ae:	bd80      	pop	{r7, pc}
 800e9b0:	200004ec 	.word	0x200004ec

0800e9b4 <updatePwm1>:
 void updatePwm1(unsigned short int a, unsigned short int b, unsigned short int c)
{
 800e9b4:	b480      	push	{r7}
 800e9b6:	b083      	sub	sp, #12
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	80fb      	strh	r3, [r7, #6]
 800e9be:	460b      	mov	r3, r1
 800e9c0:	80bb      	strh	r3, [r7, #4]
 800e9c2:	4613      	mov	r3, r2
 800e9c4:	807b      	strh	r3, [r7, #2]
    TIM8->CCR1 = a;
 800e9c6:	4a07      	ldr	r2, [pc, #28]	@ (800e9e4 <updatePwm1+0x30>)
 800e9c8:	88fb      	ldrh	r3, [r7, #6]
 800e9ca:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM8->CCR2 = b;
 800e9cc:	4a05      	ldr	r2, [pc, #20]	@ (800e9e4 <updatePwm1+0x30>)
 800e9ce:	88bb      	ldrh	r3, [r7, #4]
 800e9d0:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM8->CCR3 = c;
 800e9d2:	4a04      	ldr	r2, [pc, #16]	@ (800e9e4 <updatePwm1+0x30>)
 800e9d4:	887b      	ldrh	r3, [r7, #2]
 800e9d6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800e9d8:	bf00      	nop
 800e9da:	370c      	adds	r7, #12
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e2:	4770      	bx	lr
 800e9e4:	40013400 	.word	0x40013400

0800e9e8 <startPwm2>:

 void startPwm2()
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800e9ec:	2100      	movs	r1, #0
 800e9ee:	4806      	ldr	r0, [pc, #24]	@ (800ea08 <startPwm2+0x20>)
 800e9f0:	f7f9 fba6 	bl	8008140 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800e9f4:	2104      	movs	r1, #4
 800e9f6:	4804      	ldr	r0, [pc, #16]	@ (800ea08 <startPwm2+0x20>)
 800e9f8:	f7f9 fba2 	bl	8008140 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800e9fc:	2108      	movs	r1, #8
 800e9fe:	4802      	ldr	r0, [pc, #8]	@ (800ea08 <startPwm2+0x20>)
 800ea00:	f7f9 fb9e 	bl	8008140 <HAL_TIM_PWM_Start>
 
}
 800ea04:	bf00      	nop
 800ea06:	bd80      	pop	{r7, pc}
 800ea08:	200004a0 	.word	0x200004a0

0800ea0c <stopPwm2>:
 void stopPwm2()
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800ea10:	2100      	movs	r1, #0
 800ea12:	4806      	ldr	r0, [pc, #24]	@ (800ea2c <stopPwm2+0x20>)
 800ea14:	f7f9 fc94 	bl	8008340 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800ea18:	2104      	movs	r1, #4
 800ea1a:	4804      	ldr	r0, [pc, #16]	@ (800ea2c <stopPwm2+0x20>)
 800ea1c:	f7f9 fc90 	bl	8008340 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800ea20:	2108      	movs	r1, #8
 800ea22:	4802      	ldr	r0, [pc, #8]	@ (800ea2c <stopPwm2+0x20>)
 800ea24:	f7f9 fc8c 	bl	8008340 <HAL_TIM_PWM_Stop>
 
}
 800ea28:	bf00      	nop
 800ea2a:	bd80      	pop	{r7, pc}
 800ea2c:	200004a0 	.word	0x200004a0

0800ea30 <updatePwm2>:

 void updatePwm2(unsigned short int a, unsigned short int b, unsigned short int c)
{
 800ea30:	b480      	push	{r7}
 800ea32:	b083      	sub	sp, #12
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	4603      	mov	r3, r0
 800ea38:	80fb      	strh	r3, [r7, #6]
 800ea3a:	460b      	mov	r3, r1
 800ea3c:	80bb      	strh	r3, [r7, #4]
 800ea3e:	4613      	mov	r3, r2
 800ea40:	807b      	strh	r3, [r7, #2]
    TIM1->CCR1 = c;
 800ea42:	4a07      	ldr	r2, [pc, #28]	@ (800ea60 <updatePwm2+0x30>)
 800ea44:	887b      	ldrh	r3, [r7, #2]
 800ea46:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->CCR2 = b;
 800ea48:	4a05      	ldr	r2, [pc, #20]	@ (800ea60 <updatePwm2+0x30>)
 800ea4a:	88bb      	ldrh	r3, [r7, #4]
 800ea4c:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM1->CCR3 = a;
 800ea4e:	4a04      	ldr	r2, [pc, #16]	@ (800ea60 <updatePwm2+0x30>)
 800ea50:	88fb      	ldrh	r3, [r7, #6]
 800ea52:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800ea54:	bf00      	nop
 800ea56:	370c      	adds	r7, #12
 800ea58:	46bd      	mov	sp, r7
 800ea5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5e:	4770      	bx	lr
 800ea60:	40012c00 	.word	0x40012c00

0800ea64 <delay>:
#include "time_utils.h"

__IO uint32_t m, tms, u, t0;

void delay(uint32_t _ms)
{
 800ea64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ea68:	b082      	sub	sp, #8
 800ea6a:	af00      	add	r7, sp, #0
 800ea6c:	6078      	str	r0, [r7, #4]
    t0 = micros();
 800ea6e:	f000 f83b 	bl	800eae8 <micros>
 800ea72:	4602      	mov	r2, r0
 800ea74:	460b      	mov	r3, r1
 800ea76:	4b11      	ldr	r3, [pc, #68]	@ (800eabc <delay+0x58>)
 800ea78:	601a      	str	r2, [r3, #0]
    while (micros() - t0 < _ms * 1000)
 800ea7a:	e000      	b.n	800ea7e <delay+0x1a>
        __NOP();
 800ea7c:	bf00      	nop
    while (micros() - t0 < _ms * 1000)
 800ea7e:	f000 f833 	bl	800eae8 <micros>
 800ea82:	4602      	mov	r2, r0
 800ea84:	460b      	mov	r3, r1
 800ea86:	490d      	ldr	r1, [pc, #52]	@ (800eabc <delay+0x58>)
 800ea88:	6809      	ldr	r1, [r1, #0]
 800ea8a:	2000      	movs	r0, #0
 800ea8c:	468a      	mov	sl, r1
 800ea8e:	4683      	mov	fp, r0
 800ea90:	ebb2 040a 	subs.w	r4, r2, sl
 800ea94:	eb63 050b 	sbc.w	r5, r3, fp
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ea9e:	fb02 f303 	mul.w	r3, r2, r3
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	4698      	mov	r8, r3
 800eaa6:	4691      	mov	r9, r2
 800eaa8:	4544      	cmp	r4, r8
 800eaaa:	eb75 0309 	sbcs.w	r3, r5, r9
 800eaae:	d3e5      	bcc.n	800ea7c <delay+0x18>
}
 800eab0:	bf00      	nop
 800eab2:	bf00      	nop
 800eab4:	3708      	adds	r7, #8
 800eab6:	46bd      	mov	sp, r7
 800eab8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eabc:	20000c98 	.word	0x20000c98

0800eac0 <LL_SYSTICK_IsActiveCounterFlag>:
    while (_us--)
        __NOP();
}

__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag()
{
 800eac0:	b480      	push	{r7}
 800eac2:	af00      	add	r7, sp, #0
    return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 800eac4:	4b07      	ldr	r3, [pc, #28]	@ (800eae4 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800eacc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ead0:	bf0c      	ite	eq
 800ead2:	2301      	moveq	r3, #1
 800ead4:	2300      	movne	r3, #0
 800ead6:	b2db      	uxtb	r3, r3
}
 800ead8:	4618      	mov	r0, r3
 800eada:	46bd      	mov	sp, r7
 800eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae0:	4770      	bx	lr
 800eae2:	bf00      	nop
 800eae4:	e000e010 	.word	0xe000e010

0800eae8 <micros>:

uint64_t micros()
{
 800eae8:	b5b0      	push	{r4, r5, r7, lr}
 800eaea:	af00      	add	r7, sp, #0
    /* Ensure COUNTFLAG is reset by reading SysTick control and status register */
    LL_SYSTICK_IsActiveCounterFlag();
 800eaec:	f7ff ffe8 	bl	800eac0 <LL_SYSTICK_IsActiveCounterFlag>
    m = HAL_GetTick();
 800eaf0:	f7f3 ff0e 	bl	8002910 <HAL_GetTick>
 800eaf4:	4603      	mov	r3, r0
 800eaf6:	4a1c      	ldr	r2, [pc, #112]	@ (800eb68 <micros+0x80>)
 800eaf8:	6013      	str	r3, [r2, #0]
    tms = SysTick->LOAD + 1;
 800eafa:	4b1c      	ldr	r3, [pc, #112]	@ (800eb6c <micros+0x84>)
 800eafc:	685b      	ldr	r3, [r3, #4]
 800eafe:	3301      	adds	r3, #1
 800eb00:	4a1b      	ldr	r2, [pc, #108]	@ (800eb70 <micros+0x88>)
 800eb02:	6013      	str	r3, [r2, #0]
    u = tms - SysTick->VAL;
 800eb04:	4b1a      	ldr	r3, [pc, #104]	@ (800eb70 <micros+0x88>)
 800eb06:	681a      	ldr	r2, [r3, #0]
 800eb08:	4b18      	ldr	r3, [pc, #96]	@ (800eb6c <micros+0x84>)
 800eb0a:	689b      	ldr	r3, [r3, #8]
 800eb0c:	1ad3      	subs	r3, r2, r3
 800eb0e:	4a19      	ldr	r2, [pc, #100]	@ (800eb74 <micros+0x8c>)
 800eb10:	6013      	str	r3, [r2, #0]
    if (LL_SYSTICK_IsActiveCounterFlag())
 800eb12:	f7ff ffd5 	bl	800eac0 <LL_SYSTICK_IsActiveCounterFlag>
 800eb16:	4603      	mov	r3, r0
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d00b      	beq.n	800eb34 <micros+0x4c>
    {
        m = HAL_GetTick();
 800eb1c:	f7f3 fef8 	bl	8002910 <HAL_GetTick>
 800eb20:	4603      	mov	r3, r0
 800eb22:	4a11      	ldr	r2, [pc, #68]	@ (800eb68 <micros+0x80>)
 800eb24:	6013      	str	r3, [r2, #0]
        u = tms - SysTick->VAL;
 800eb26:	4b12      	ldr	r3, [pc, #72]	@ (800eb70 <micros+0x88>)
 800eb28:	681a      	ldr	r2, [r3, #0]
 800eb2a:	4b10      	ldr	r3, [pc, #64]	@ (800eb6c <micros+0x84>)
 800eb2c:	689b      	ldr	r3, [r3, #8]
 800eb2e:	1ad3      	subs	r3, r2, r3
 800eb30:	4a10      	ldr	r2, [pc, #64]	@ (800eb74 <micros+0x8c>)
 800eb32:	6013      	str	r3, [r2, #0]
    }
    return (m * 1000 + (u * 1000) / tms);
 800eb34:	4b0c      	ldr	r3, [pc, #48]	@ (800eb68 <micros+0x80>)
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800eb3c:	fb03 f202 	mul.w	r2, r3, r2
 800eb40:	4b0c      	ldr	r3, [pc, #48]	@ (800eb74 <micros+0x8c>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800eb48:	fb03 f101 	mul.w	r1, r3, r1
 800eb4c:	4b08      	ldr	r3, [pc, #32]	@ (800eb70 <micros+0x88>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	fbb1 f3f3 	udiv	r3, r1, r3
 800eb54:	4413      	add	r3, r2
 800eb56:	2200      	movs	r2, #0
 800eb58:	461c      	mov	r4, r3
 800eb5a:	4615      	mov	r5, r2
 800eb5c:	4622      	mov	r2, r4
 800eb5e:	462b      	mov	r3, r5
}
 800eb60:	4610      	mov	r0, r2
 800eb62:	4619      	mov	r1, r3
 800eb64:	bdb0      	pop	{r4, r5, r7, pc}
 800eb66:	bf00      	nop
 800eb68:	20000c8c 	.word	0x20000c8c
 800eb6c:	e000e010 	.word	0xe000e010
 800eb70:	20000c90 	.word	0x20000c90
 800eb74:	20000c94 	.word	0x20000c94

0800eb78 <userMain>:
float HallTheta = 0;
float HallSpeed = 0;
uint8_t HallReadTemp = 0;
// static bool powerLost;
void userMain(void)
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	af00      	add	r7, sp, #0

	if (get5MsFlag())
 800eb7c:	f000 f91e 	bl	800edbc <get5MsFlag>
 800eb80:	4603      	mov	r3, r0
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d001      	beq.n	800eb8a <userMain+0x12>
	{
		keyScan();
 800eb86:	f7fe fab1 	bl	800d0ec <keyScan>
	}
	if (getOneMsFlag())
 800eb8a:	f000 f903 	bl	800ed94 <getOneMsFlag>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d017      	beq.n	800ebc4 <userMain+0x4c>
	{
		static bool imuInited;

		if (imuInited == false)
 800eb94:	4b10      	ldr	r3, [pc, #64]	@ (800ebd8 <userMain+0x60>)
 800eb96:	781b      	ldrb	r3, [r3, #0]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d10d      	bne.n	800ebb8 <userMain+0x40>
		{
			if (IMU_Init() == 0)
 800eb9c:	f7fe ff24 	bl	800d9e8 <IMU_Init>
 800eba0:	4603      	mov	r3, r0
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d10e      	bne.n	800ebc4 <userMain+0x4c>
			{
				init_quaternion();
 800eba6:	f7fe ff7d 	bl	800daa4 <init_quaternion>
				imuInited = true;
 800ebaa:	4b0b      	ldr	r3, [pc, #44]	@ (800ebd8 <userMain+0x60>)
 800ebac:	2201      	movs	r2, #1
 800ebae:	701a      	strb	r2, [r3, #0]
				printLog("mpu init done\n");
 800ebb0:	480a      	ldr	r0, [pc, #40]	@ (800ebdc <userMain+0x64>)
 800ebb2:	f7fe f94d 	bl	800ce50 <printLog>
 800ebb6:	e005      	b.n	800ebc4 <userMain+0x4c>
			}
		}
		else
		{
			// IMU_handle();
			mpu_get_data();
 800ebb8:	f7fe fd74 	bl	800d6a4 <mpu_get_data>
			imu_ahrs_update();
 800ebbc:	f7ff f8ae 	bl	800dd1c <imu_ahrs_update>
			imu_attitude_update();
 800ebc0:	f7ff fd0a 	bl	800e5d8 <imu_attitude_update>
			
		}
	}

	if (get100MsFlag())
 800ebc4:	f000 f90e 	bl	800ede4 <get100MsFlag>
 800ebc8:	4603      	mov	r3, r0
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d001      	beq.n	800ebd2 <userMain+0x5a>
	{
		appRunning();
 800ebce:	f7fd ff57 	bl	800ca80 <appRunning>
	if (get500MsFlag())
	{
		uartTx();
	}
#endif
}
 800ebd2:	bf00      	nop
 800ebd4:	bd80      	pop	{r7, pc}
 800ebd6:	bf00      	nop
 800ebd8:	20000c9c 	.word	0x20000c9c
 800ebdc:	080144c0 	.word	0x080144c0

0800ebe0 <dealPer100us>:


static bool _5msFlag, _10msFlag, _20msFlag, _30msFlag, _100msFlag, _500msFlag, _1s;
static void dealPerMs();
void dealPer100us()
{
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	af00      	add	r7, sp, #0
    static unsigned char cnt;
    if (++cnt >= 10)
 800ebe4:	4b08      	ldr	r3, [pc, #32]	@ (800ec08 <dealPer100us+0x28>)
 800ebe6:	781b      	ldrb	r3, [r3, #0]
 800ebe8:	3301      	adds	r3, #1
 800ebea:	b2da      	uxtb	r2, r3
 800ebec:	4b06      	ldr	r3, [pc, #24]	@ (800ec08 <dealPer100us+0x28>)
 800ebee:	701a      	strb	r2, [r3, #0]
 800ebf0:	4b05      	ldr	r3, [pc, #20]	@ (800ec08 <dealPer100us+0x28>)
 800ebf2:	781b      	ldrb	r3, [r3, #0]
 800ebf4:	2b09      	cmp	r3, #9
 800ebf6:	d904      	bls.n	800ec02 <dealPer100us+0x22>
    {
        cnt = 0;
 800ebf8:	4b03      	ldr	r3, [pc, #12]	@ (800ec08 <dealPer100us+0x28>)
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	701a      	strb	r2, [r3, #0]
        dealPerMs();
 800ebfe:	f000 f805 	bl	800ec0c <dealPerMs>
    }

}
 800ec02:	bf00      	nop
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop
 800ec08:	20000cab 	.word	0x20000cab

0800ec0c <dealPerMs>:

static void dealPerMs()
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	af00      	add	r7, sp, #0
    static unsigned char _5msCnt, _30msCnt, _20msCnt, _100msCnt, _10msCnt;
    static uint _500msCnt, _1000msCnt;
    if (++_5msCnt >= 5)
 800ec10:	4b45      	ldr	r3, [pc, #276]	@ (800ed28 <dealPerMs+0x11c>)
 800ec12:	781b      	ldrb	r3, [r3, #0]
 800ec14:	3301      	adds	r3, #1
 800ec16:	b2da      	uxtb	r2, r3
 800ec18:	4b43      	ldr	r3, [pc, #268]	@ (800ed28 <dealPerMs+0x11c>)
 800ec1a:	701a      	strb	r2, [r3, #0]
 800ec1c:	4b42      	ldr	r3, [pc, #264]	@ (800ed28 <dealPerMs+0x11c>)
 800ec1e:	781b      	ldrb	r3, [r3, #0]
 800ec20:	2b04      	cmp	r3, #4
 800ec22:	d905      	bls.n	800ec30 <dealPerMs+0x24>
    {
        _5msCnt = 0;
 800ec24:	4b40      	ldr	r3, [pc, #256]	@ (800ed28 <dealPerMs+0x11c>)
 800ec26:	2200      	movs	r2, #0
 800ec28:	701a      	strb	r2, [r3, #0]
        _5msFlag = 1;
 800ec2a:	4b40      	ldr	r3, [pc, #256]	@ (800ed2c <dealPerMs+0x120>)
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	701a      	strb	r2, [r3, #0]
    }

    if (++_10msCnt >= 10)
 800ec30:	4b3f      	ldr	r3, [pc, #252]	@ (800ed30 <dealPerMs+0x124>)
 800ec32:	781b      	ldrb	r3, [r3, #0]
 800ec34:	3301      	adds	r3, #1
 800ec36:	b2da      	uxtb	r2, r3
 800ec38:	4b3d      	ldr	r3, [pc, #244]	@ (800ed30 <dealPerMs+0x124>)
 800ec3a:	701a      	strb	r2, [r3, #0]
 800ec3c:	4b3c      	ldr	r3, [pc, #240]	@ (800ed30 <dealPerMs+0x124>)
 800ec3e:	781b      	ldrb	r3, [r3, #0]
 800ec40:	2b09      	cmp	r3, #9
 800ec42:	d905      	bls.n	800ec50 <dealPerMs+0x44>
    {
        _10msCnt = 0;
 800ec44:	4b3a      	ldr	r3, [pc, #232]	@ (800ed30 <dealPerMs+0x124>)
 800ec46:	2200      	movs	r2, #0
 800ec48:	701a      	strb	r2, [r3, #0]
        _10msFlag = 1;
 800ec4a:	4b3a      	ldr	r3, [pc, #232]	@ (800ed34 <dealPerMs+0x128>)
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	701a      	strb	r2, [r3, #0]
    }

    if (++_20msCnt >= 20)
 800ec50:	4b39      	ldr	r3, [pc, #228]	@ (800ed38 <dealPerMs+0x12c>)
 800ec52:	781b      	ldrb	r3, [r3, #0]
 800ec54:	3301      	adds	r3, #1
 800ec56:	b2da      	uxtb	r2, r3
 800ec58:	4b37      	ldr	r3, [pc, #220]	@ (800ed38 <dealPerMs+0x12c>)
 800ec5a:	701a      	strb	r2, [r3, #0]
 800ec5c:	4b36      	ldr	r3, [pc, #216]	@ (800ed38 <dealPerMs+0x12c>)
 800ec5e:	781b      	ldrb	r3, [r3, #0]
 800ec60:	2b13      	cmp	r3, #19
 800ec62:	d905      	bls.n	800ec70 <dealPerMs+0x64>
    {
        _20msCnt = 0;
 800ec64:	4b34      	ldr	r3, [pc, #208]	@ (800ed38 <dealPerMs+0x12c>)
 800ec66:	2200      	movs	r2, #0
 800ec68:	701a      	strb	r2, [r3, #0]
        _20msFlag = 1;
 800ec6a:	4b34      	ldr	r3, [pc, #208]	@ (800ed3c <dealPerMs+0x130>)
 800ec6c:	2201      	movs	r2, #1
 800ec6e:	701a      	strb	r2, [r3, #0]
    }

    if (++_30msCnt >= 30)
 800ec70:	4b33      	ldr	r3, [pc, #204]	@ (800ed40 <dealPerMs+0x134>)
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	3301      	adds	r3, #1
 800ec76:	b2da      	uxtb	r2, r3
 800ec78:	4b31      	ldr	r3, [pc, #196]	@ (800ed40 <dealPerMs+0x134>)
 800ec7a:	701a      	strb	r2, [r3, #0]
 800ec7c:	4b30      	ldr	r3, [pc, #192]	@ (800ed40 <dealPerMs+0x134>)
 800ec7e:	781b      	ldrb	r3, [r3, #0]
 800ec80:	2b1d      	cmp	r3, #29
 800ec82:	d905      	bls.n	800ec90 <dealPerMs+0x84>
    {
        _30msCnt = 0;
 800ec84:	4b2e      	ldr	r3, [pc, #184]	@ (800ed40 <dealPerMs+0x134>)
 800ec86:	2200      	movs	r2, #0
 800ec88:	701a      	strb	r2, [r3, #0]
        _30msFlag = 1;
 800ec8a:	4b2e      	ldr	r3, [pc, #184]	@ (800ed44 <dealPerMs+0x138>)
 800ec8c:	2201      	movs	r2, #1
 800ec8e:	701a      	strb	r2, [r3, #0]
    }

    if (++_100msCnt >= 100)
 800ec90:	4b2d      	ldr	r3, [pc, #180]	@ (800ed48 <dealPerMs+0x13c>)
 800ec92:	781b      	ldrb	r3, [r3, #0]
 800ec94:	3301      	adds	r3, #1
 800ec96:	b2da      	uxtb	r2, r3
 800ec98:	4b2b      	ldr	r3, [pc, #172]	@ (800ed48 <dealPerMs+0x13c>)
 800ec9a:	701a      	strb	r2, [r3, #0]
 800ec9c:	4b2a      	ldr	r3, [pc, #168]	@ (800ed48 <dealPerMs+0x13c>)
 800ec9e:	781b      	ldrb	r3, [r3, #0]
 800eca0:	2b63      	cmp	r3, #99	@ 0x63
 800eca2:	d905      	bls.n	800ecb0 <dealPerMs+0xa4>
    {
        _100msCnt = 0;
 800eca4:	4b28      	ldr	r3, [pc, #160]	@ (800ed48 <dealPerMs+0x13c>)
 800eca6:	2200      	movs	r2, #0
 800eca8:	701a      	strb	r2, [r3, #0]
        _100msFlag = 1;
 800ecaa:	4b28      	ldr	r3, [pc, #160]	@ (800ed4c <dealPerMs+0x140>)
 800ecac:	2201      	movs	r2, #1
 800ecae:	701a      	strb	r2, [r3, #0]
    }

    if (++_500msCnt >= 500)
 800ecb0:	4b27      	ldr	r3, [pc, #156]	@ (800ed50 <dealPerMs+0x144>)
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	3301      	adds	r3, #1
 800ecb6:	4a26      	ldr	r2, [pc, #152]	@ (800ed50 <dealPerMs+0x144>)
 800ecb8:	6013      	str	r3, [r2, #0]
 800ecba:	4b25      	ldr	r3, [pc, #148]	@ (800ed50 <dealPerMs+0x144>)
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800ecc2:	d305      	bcc.n	800ecd0 <dealPerMs+0xc4>
    {
        _500msCnt = 0;
 800ecc4:	4b22      	ldr	r3, [pc, #136]	@ (800ed50 <dealPerMs+0x144>)
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	601a      	str	r2, [r3, #0]
        _500msFlag = 1;
 800ecca:	4b22      	ldr	r3, [pc, #136]	@ (800ed54 <dealPerMs+0x148>)
 800eccc:	2201      	movs	r2, #1
 800ecce:	701a      	strb	r2, [r3, #0]
    }
    if (++_1000msCnt >= 1000)
 800ecd0:	4b21      	ldr	r3, [pc, #132]	@ (800ed58 <dealPerMs+0x14c>)
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	3301      	adds	r3, #1
 800ecd6:	4a20      	ldr	r2, [pc, #128]	@ (800ed58 <dealPerMs+0x14c>)
 800ecd8:	6013      	str	r3, [r2, #0]
 800ecda:	4b1f      	ldr	r3, [pc, #124]	@ (800ed58 <dealPerMs+0x14c>)
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ece2:	d305      	bcc.n	800ecf0 <dealPerMs+0xe4>
    {
        _1000msCnt = 0;
 800ece4:	4b1c      	ldr	r3, [pc, #112]	@ (800ed58 <dealPerMs+0x14c>)
 800ece6:	2200      	movs	r2, #0
 800ece8:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800ecea:	4b1c      	ldr	r3, [pc, #112]	@ (800ed5c <dealPerMs+0x150>)
 800ecec:	2201      	movs	r2, #1
 800ecee:	701a      	strb	r2, [r3, #0]

        cnt = 0;
    }

#else
    frequence = 50;
 800ecf0:	4b1b      	ldr	r3, [pc, #108]	@ (800ed60 <dealPerMs+0x154>)
 800ecf2:	2232      	movs	r2, #50	@ 0x32
 800ecf4:	701a      	strb	r2, [r3, #0]
            _1s = 1;
        }
    }
#else

    if (++_1msCnt >= 1000)
 800ecf6:	4b1b      	ldr	r3, [pc, #108]	@ (800ed64 <dealPerMs+0x158>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	3301      	adds	r3, #1
 800ecfc:	4a19      	ldr	r2, [pc, #100]	@ (800ed64 <dealPerMs+0x158>)
 800ecfe:	6013      	str	r3, [r2, #0]
 800ed00:	4b18      	ldr	r3, [pc, #96]	@ (800ed64 <dealPerMs+0x158>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ed08:	d305      	bcc.n	800ed16 <dealPerMs+0x10a>
    {
        _1msCnt = 0;
 800ed0a:	4b16      	ldr	r3, [pc, #88]	@ (800ed64 <dealPerMs+0x158>)
 800ed0c:	2200      	movs	r2, #0
 800ed0e:	601a      	str	r2, [r3, #0]
        _1s = 1;
 800ed10:	4b12      	ldr	r3, [pc, #72]	@ (800ed5c <dealPerMs+0x150>)
 800ed12:	2201      	movs	r2, #1
 800ed14:	701a      	strb	r2, [r3, #0]
    }
#endif
#if SPEED_UP
    _1s = 1;
#endif
    _1ms = 1;
 800ed16:	4b14      	ldr	r3, [pc, #80]	@ (800ed68 <dealPerMs+0x15c>)
 800ed18:	2201      	movs	r2, #1
 800ed1a:	701a      	strb	r2, [r3, #0]

}
 800ed1c:	bf00      	nop
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed24:	4770      	bx	lr
 800ed26:	bf00      	nop
 800ed28:	20000cac 	.word	0x20000cac
 800ed2c:	20000ca5 	.word	0x20000ca5
 800ed30:	20000cad 	.word	0x20000cad
 800ed34:	20000ca6 	.word	0x20000ca6
 800ed38:	20000cae 	.word	0x20000cae
 800ed3c:	20000ca7 	.word	0x20000ca7
 800ed40:	20000caf 	.word	0x20000caf
 800ed44:	20000ca8 	.word	0x20000ca8
 800ed48:	20000cb0 	.word	0x20000cb0
 800ed4c:	20000ca9 	.word	0x20000ca9
 800ed50:	20000cb4 	.word	0x20000cb4
 800ed54:	20000caa 	.word	0x20000caa
 800ed58:	20000cb8 	.word	0x20000cb8
 800ed5c:	20000c9d 	.word	0x20000c9d
 800ed60:	20000ca4 	.word	0x20000ca4
 800ed64:	20000ca0 	.word	0x20000ca0
 800ed68:	20000c9e 	.word	0x20000c9e

0800ed6c <getOneSecFlag>:
}



bool getOneSecFlag()
{
 800ed6c:	b480      	push	{r7}
 800ed6e:	af00      	add	r7, sp, #0
    if (_1s)
 800ed70:	4b07      	ldr	r3, [pc, #28]	@ (800ed90 <getOneSecFlag+0x24>)
 800ed72:	781b      	ldrb	r3, [r3, #0]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d004      	beq.n	800ed82 <getOneSecFlag+0x16>
    {
        _1s = 0;
 800ed78:	4b05      	ldr	r3, [pc, #20]	@ (800ed90 <getOneSecFlag+0x24>)
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	701a      	strb	r2, [r3, #0]
        return 1;
 800ed7e:	2301      	movs	r3, #1
 800ed80:	e000      	b.n	800ed84 <getOneSecFlag+0x18>
    }
    else
        return 0;
 800ed82:	2300      	movs	r3, #0
}
 800ed84:	4618      	mov	r0, r3
 800ed86:	46bd      	mov	sp, r7
 800ed88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8c:	4770      	bx	lr
 800ed8e:	bf00      	nop
 800ed90:	20000c9d 	.word	0x20000c9d

0800ed94 <getOneMsFlag>:

bool getOneMsFlag()
{
 800ed94:	b480      	push	{r7}
 800ed96:	af00      	add	r7, sp, #0
    if (_1ms)
 800ed98:	4b07      	ldr	r3, [pc, #28]	@ (800edb8 <getOneMsFlag+0x24>)
 800ed9a:	781b      	ldrb	r3, [r3, #0]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d004      	beq.n	800edaa <getOneMsFlag+0x16>
    {
        _1ms = 0;
 800eda0:	4b05      	ldr	r3, [pc, #20]	@ (800edb8 <getOneMsFlag+0x24>)
 800eda2:	2200      	movs	r2, #0
 800eda4:	701a      	strb	r2, [r3, #0]
        return 1;
 800eda6:	2301      	movs	r3, #1
 800eda8:	e000      	b.n	800edac <getOneMsFlag+0x18>
    }
    else
        return 0;
 800edaa:	2300      	movs	r3, #0
}
 800edac:	4618      	mov	r0, r3
 800edae:	46bd      	mov	sp, r7
 800edb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb4:	4770      	bx	lr
 800edb6:	bf00      	nop
 800edb8:	20000c9e 	.word	0x20000c9e

0800edbc <get5MsFlag>:
bool getCrossZero()
{
    return crossZero;
}
bool get5MsFlag()
{
 800edbc:	b480      	push	{r7}
 800edbe:	af00      	add	r7, sp, #0
    if (_5msFlag)
 800edc0:	4b07      	ldr	r3, [pc, #28]	@ (800ede0 <get5MsFlag+0x24>)
 800edc2:	781b      	ldrb	r3, [r3, #0]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d004      	beq.n	800edd2 <get5MsFlag+0x16>
    {
        _5msFlag = 0;
 800edc8:	4b05      	ldr	r3, [pc, #20]	@ (800ede0 <get5MsFlag+0x24>)
 800edca:	2200      	movs	r2, #0
 800edcc:	701a      	strb	r2, [r3, #0]
        return 1;
 800edce:	2301      	movs	r3, #1
 800edd0:	e000      	b.n	800edd4 <get5MsFlag+0x18>
    }
    else
    {
        return 0;
 800edd2:	2300      	movs	r3, #0
    }
}
 800edd4:	4618      	mov	r0, r3
 800edd6:	46bd      	mov	sp, r7
 800edd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eddc:	4770      	bx	lr
 800edde:	bf00      	nop
 800ede0:	20000ca5 	.word	0x20000ca5

0800ede4 <get100MsFlag>:
        return 0;
    }
}

bool get100MsFlag()
{
 800ede4:	b480      	push	{r7}
 800ede6:	af00      	add	r7, sp, #0
    if (_100msFlag)
 800ede8:	4b07      	ldr	r3, [pc, #28]	@ (800ee08 <get100MsFlag+0x24>)
 800edea:	781b      	ldrb	r3, [r3, #0]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d004      	beq.n	800edfa <get100MsFlag+0x16>
    {
        _100msFlag = 0;
 800edf0:	4b05      	ldr	r3, [pc, #20]	@ (800ee08 <get100MsFlag+0x24>)
 800edf2:	2200      	movs	r2, #0
 800edf4:	701a      	strb	r2, [r3, #0]
        return 1;
 800edf6:	2301      	movs	r3, #1
 800edf8:	e000      	b.n	800edfc <get100MsFlag+0x18>
    }
    else
    {
        return 0;
 800edfa:	2300      	movs	r3, #0
    }
}
 800edfc:	4618      	mov	r0, r3
 800edfe:	46bd      	mov	sp, r7
 800ee00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee04:	4770      	bx	lr
 800ee06:	bf00      	nop
 800ee08:	20000ca9 	.word	0x20000ca9

0800ee0c <atof>:
 800ee0c:	2100      	movs	r1, #0
 800ee0e:	f000 be09 	b.w	800fa24 <strtod>

0800ee12 <sulp>:
 800ee12:	b570      	push	{r4, r5, r6, lr}
 800ee14:	4604      	mov	r4, r0
 800ee16:	460d      	mov	r5, r1
 800ee18:	ec45 4b10 	vmov	d0, r4, r5
 800ee1c:	4616      	mov	r6, r2
 800ee1e:	f003 fc7b 	bl	8012718 <__ulp>
 800ee22:	ec51 0b10 	vmov	r0, r1, d0
 800ee26:	b17e      	cbz	r6, 800ee48 <sulp+0x36>
 800ee28:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ee2c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	dd09      	ble.n	800ee48 <sulp+0x36>
 800ee34:	051b      	lsls	r3, r3, #20
 800ee36:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ee3a:	2400      	movs	r4, #0
 800ee3c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ee40:	4622      	mov	r2, r4
 800ee42:	462b      	mov	r3, r5
 800ee44:	f7f1 fc00 	bl	8000648 <__aeabi_dmul>
 800ee48:	ec41 0b10 	vmov	d0, r0, r1
 800ee4c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ee50 <_strtod_l>:
 800ee50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee54:	b09f      	sub	sp, #124	@ 0x7c
 800ee56:	460c      	mov	r4, r1
 800ee58:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ee5e:	9005      	str	r0, [sp, #20]
 800ee60:	f04f 0a00 	mov.w	sl, #0
 800ee64:	f04f 0b00 	mov.w	fp, #0
 800ee68:	460a      	mov	r2, r1
 800ee6a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee6c:	7811      	ldrb	r1, [r2, #0]
 800ee6e:	292b      	cmp	r1, #43	@ 0x2b
 800ee70:	d04a      	beq.n	800ef08 <_strtod_l+0xb8>
 800ee72:	d838      	bhi.n	800eee6 <_strtod_l+0x96>
 800ee74:	290d      	cmp	r1, #13
 800ee76:	d832      	bhi.n	800eede <_strtod_l+0x8e>
 800ee78:	2908      	cmp	r1, #8
 800ee7a:	d832      	bhi.n	800eee2 <_strtod_l+0x92>
 800ee7c:	2900      	cmp	r1, #0
 800ee7e:	d03b      	beq.n	800eef8 <_strtod_l+0xa8>
 800ee80:	2200      	movs	r2, #0
 800ee82:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ee84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ee86:	782a      	ldrb	r2, [r5, #0]
 800ee88:	2a30      	cmp	r2, #48	@ 0x30
 800ee8a:	f040 80b3 	bne.w	800eff4 <_strtod_l+0x1a4>
 800ee8e:	786a      	ldrb	r2, [r5, #1]
 800ee90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ee94:	2a58      	cmp	r2, #88	@ 0x58
 800ee96:	d16e      	bne.n	800ef76 <_strtod_l+0x126>
 800ee98:	9302      	str	r3, [sp, #8]
 800ee9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee9c:	9301      	str	r3, [sp, #4]
 800ee9e:	ab1a      	add	r3, sp, #104	@ 0x68
 800eea0:	9300      	str	r3, [sp, #0]
 800eea2:	4a8e      	ldr	r2, [pc, #568]	@ (800f0dc <_strtod_l+0x28c>)
 800eea4:	9805      	ldr	r0, [sp, #20]
 800eea6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800eea8:	a919      	add	r1, sp, #100	@ 0x64
 800eeaa:	f002 fd27 	bl	80118fc <__gethex>
 800eeae:	f010 060f 	ands.w	r6, r0, #15
 800eeb2:	4604      	mov	r4, r0
 800eeb4:	d005      	beq.n	800eec2 <_strtod_l+0x72>
 800eeb6:	2e06      	cmp	r6, #6
 800eeb8:	d128      	bne.n	800ef0c <_strtod_l+0xbc>
 800eeba:	3501      	adds	r5, #1
 800eebc:	2300      	movs	r3, #0
 800eebe:	9519      	str	r5, [sp, #100]	@ 0x64
 800eec0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eec2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	f040 858e 	bne.w	800f9e6 <_strtod_l+0xb96>
 800eeca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eecc:	b1cb      	cbz	r3, 800ef02 <_strtod_l+0xb2>
 800eece:	4652      	mov	r2, sl
 800eed0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800eed4:	ec43 2b10 	vmov	d0, r2, r3
 800eed8:	b01f      	add	sp, #124	@ 0x7c
 800eeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eede:	2920      	cmp	r1, #32
 800eee0:	d1ce      	bne.n	800ee80 <_strtod_l+0x30>
 800eee2:	3201      	adds	r2, #1
 800eee4:	e7c1      	b.n	800ee6a <_strtod_l+0x1a>
 800eee6:	292d      	cmp	r1, #45	@ 0x2d
 800eee8:	d1ca      	bne.n	800ee80 <_strtod_l+0x30>
 800eeea:	2101      	movs	r1, #1
 800eeec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800eeee:	1c51      	adds	r1, r2, #1
 800eef0:	9119      	str	r1, [sp, #100]	@ 0x64
 800eef2:	7852      	ldrb	r2, [r2, #1]
 800eef4:	2a00      	cmp	r2, #0
 800eef6:	d1c5      	bne.n	800ee84 <_strtod_l+0x34>
 800eef8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eefa:	9419      	str	r4, [sp, #100]	@ 0x64
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	f040 8570 	bne.w	800f9e2 <_strtod_l+0xb92>
 800ef02:	4652      	mov	r2, sl
 800ef04:	465b      	mov	r3, fp
 800ef06:	e7e5      	b.n	800eed4 <_strtod_l+0x84>
 800ef08:	2100      	movs	r1, #0
 800ef0a:	e7ef      	b.n	800eeec <_strtod_l+0x9c>
 800ef0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ef0e:	b13a      	cbz	r2, 800ef20 <_strtod_l+0xd0>
 800ef10:	2135      	movs	r1, #53	@ 0x35
 800ef12:	a81c      	add	r0, sp, #112	@ 0x70
 800ef14:	f003 fcfa 	bl	801290c <__copybits>
 800ef18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ef1a:	9805      	ldr	r0, [sp, #20]
 800ef1c:	f003 f8c8 	bl	80120b0 <_Bfree>
 800ef20:	3e01      	subs	r6, #1
 800ef22:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ef24:	2e04      	cmp	r6, #4
 800ef26:	d806      	bhi.n	800ef36 <_strtod_l+0xe6>
 800ef28:	e8df f006 	tbb	[pc, r6]
 800ef2c:	201d0314 	.word	0x201d0314
 800ef30:	14          	.byte	0x14
 800ef31:	00          	.byte	0x00
 800ef32:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ef36:	05e1      	lsls	r1, r4, #23
 800ef38:	bf48      	it	mi
 800ef3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ef3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef42:	0d1b      	lsrs	r3, r3, #20
 800ef44:	051b      	lsls	r3, r3, #20
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d1bb      	bne.n	800eec2 <_strtod_l+0x72>
 800ef4a:	f001 fd8d 	bl	8010a68 <__errno>
 800ef4e:	2322      	movs	r3, #34	@ 0x22
 800ef50:	6003      	str	r3, [r0, #0]
 800ef52:	e7b6      	b.n	800eec2 <_strtod_l+0x72>
 800ef54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ef58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ef5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ef60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ef64:	e7e7      	b.n	800ef36 <_strtod_l+0xe6>
 800ef66:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800f0e4 <_strtod_l+0x294>
 800ef6a:	e7e4      	b.n	800ef36 <_strtod_l+0xe6>
 800ef6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ef70:	f04f 3aff 	mov.w	sl, #4294967295
 800ef74:	e7df      	b.n	800ef36 <_strtod_l+0xe6>
 800ef76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ef78:	1c5a      	adds	r2, r3, #1
 800ef7a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ef7c:	785b      	ldrb	r3, [r3, #1]
 800ef7e:	2b30      	cmp	r3, #48	@ 0x30
 800ef80:	d0f9      	beq.n	800ef76 <_strtod_l+0x126>
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d09d      	beq.n	800eec2 <_strtod_l+0x72>
 800ef86:	2301      	movs	r3, #1
 800ef88:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ef8c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ef8e:	2300      	movs	r3, #0
 800ef90:	9308      	str	r3, [sp, #32]
 800ef92:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef94:	461f      	mov	r7, r3
 800ef96:	220a      	movs	r2, #10
 800ef98:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ef9a:	7805      	ldrb	r5, [r0, #0]
 800ef9c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800efa0:	b2d9      	uxtb	r1, r3
 800efa2:	2909      	cmp	r1, #9
 800efa4:	d928      	bls.n	800eff8 <_strtod_l+0x1a8>
 800efa6:	494e      	ldr	r1, [pc, #312]	@ (800f0e0 <_strtod_l+0x290>)
 800efa8:	2201      	movs	r2, #1
 800efaa:	f001 fd01 	bl	80109b0 <strncmp>
 800efae:	2800      	cmp	r0, #0
 800efb0:	d032      	beq.n	800f018 <_strtod_l+0x1c8>
 800efb2:	2000      	movs	r0, #0
 800efb4:	462a      	mov	r2, r5
 800efb6:	4681      	mov	r9, r0
 800efb8:	463d      	mov	r5, r7
 800efba:	4603      	mov	r3, r0
 800efbc:	2a65      	cmp	r2, #101	@ 0x65
 800efbe:	d001      	beq.n	800efc4 <_strtod_l+0x174>
 800efc0:	2a45      	cmp	r2, #69	@ 0x45
 800efc2:	d114      	bne.n	800efee <_strtod_l+0x19e>
 800efc4:	b91d      	cbnz	r5, 800efce <_strtod_l+0x17e>
 800efc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efc8:	4302      	orrs	r2, r0
 800efca:	d095      	beq.n	800eef8 <_strtod_l+0xa8>
 800efcc:	2500      	movs	r5, #0
 800efce:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800efd0:	1c62      	adds	r2, r4, #1
 800efd2:	9219      	str	r2, [sp, #100]	@ 0x64
 800efd4:	7862      	ldrb	r2, [r4, #1]
 800efd6:	2a2b      	cmp	r2, #43	@ 0x2b
 800efd8:	d077      	beq.n	800f0ca <_strtod_l+0x27a>
 800efda:	2a2d      	cmp	r2, #45	@ 0x2d
 800efdc:	d07b      	beq.n	800f0d6 <_strtod_l+0x286>
 800efde:	f04f 0c00 	mov.w	ip, #0
 800efe2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800efe6:	2909      	cmp	r1, #9
 800efe8:	f240 8082 	bls.w	800f0f0 <_strtod_l+0x2a0>
 800efec:	9419      	str	r4, [sp, #100]	@ 0x64
 800efee:	f04f 0800 	mov.w	r8, #0
 800eff2:	e0a2      	b.n	800f13a <_strtod_l+0x2ea>
 800eff4:	2300      	movs	r3, #0
 800eff6:	e7c7      	b.n	800ef88 <_strtod_l+0x138>
 800eff8:	2f08      	cmp	r7, #8
 800effa:	bfd5      	itete	le
 800effc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800effe:	9908      	ldrgt	r1, [sp, #32]
 800f000:	fb02 3301 	mlale	r3, r2, r1, r3
 800f004:	fb02 3301 	mlagt	r3, r2, r1, r3
 800f008:	f100 0001 	add.w	r0, r0, #1
 800f00c:	bfd4      	ite	le
 800f00e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800f010:	9308      	strgt	r3, [sp, #32]
 800f012:	3701      	adds	r7, #1
 800f014:	9019      	str	r0, [sp, #100]	@ 0x64
 800f016:	e7bf      	b.n	800ef98 <_strtod_l+0x148>
 800f018:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f01a:	1c5a      	adds	r2, r3, #1
 800f01c:	9219      	str	r2, [sp, #100]	@ 0x64
 800f01e:	785a      	ldrb	r2, [r3, #1]
 800f020:	b37f      	cbz	r7, 800f082 <_strtod_l+0x232>
 800f022:	4681      	mov	r9, r0
 800f024:	463d      	mov	r5, r7
 800f026:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f02a:	2b09      	cmp	r3, #9
 800f02c:	d912      	bls.n	800f054 <_strtod_l+0x204>
 800f02e:	2301      	movs	r3, #1
 800f030:	e7c4      	b.n	800efbc <_strtod_l+0x16c>
 800f032:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f034:	1c5a      	adds	r2, r3, #1
 800f036:	9219      	str	r2, [sp, #100]	@ 0x64
 800f038:	785a      	ldrb	r2, [r3, #1]
 800f03a:	3001      	adds	r0, #1
 800f03c:	2a30      	cmp	r2, #48	@ 0x30
 800f03e:	d0f8      	beq.n	800f032 <_strtod_l+0x1e2>
 800f040:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f044:	2b08      	cmp	r3, #8
 800f046:	f200 84d3 	bhi.w	800f9f0 <_strtod_l+0xba0>
 800f04a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f04c:	930c      	str	r3, [sp, #48]	@ 0x30
 800f04e:	4681      	mov	r9, r0
 800f050:	2000      	movs	r0, #0
 800f052:	4605      	mov	r5, r0
 800f054:	3a30      	subs	r2, #48	@ 0x30
 800f056:	f100 0301 	add.w	r3, r0, #1
 800f05a:	d02a      	beq.n	800f0b2 <_strtod_l+0x262>
 800f05c:	4499      	add	r9, r3
 800f05e:	eb00 0c05 	add.w	ip, r0, r5
 800f062:	462b      	mov	r3, r5
 800f064:	210a      	movs	r1, #10
 800f066:	4563      	cmp	r3, ip
 800f068:	d10d      	bne.n	800f086 <_strtod_l+0x236>
 800f06a:	1c69      	adds	r1, r5, #1
 800f06c:	4401      	add	r1, r0
 800f06e:	4428      	add	r0, r5
 800f070:	2808      	cmp	r0, #8
 800f072:	dc16      	bgt.n	800f0a2 <_strtod_l+0x252>
 800f074:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f076:	230a      	movs	r3, #10
 800f078:	fb03 2300 	mla	r3, r3, r0, r2
 800f07c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f07e:	2300      	movs	r3, #0
 800f080:	e018      	b.n	800f0b4 <_strtod_l+0x264>
 800f082:	4638      	mov	r0, r7
 800f084:	e7da      	b.n	800f03c <_strtod_l+0x1ec>
 800f086:	2b08      	cmp	r3, #8
 800f088:	f103 0301 	add.w	r3, r3, #1
 800f08c:	dc03      	bgt.n	800f096 <_strtod_l+0x246>
 800f08e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800f090:	434e      	muls	r6, r1
 800f092:	960a      	str	r6, [sp, #40]	@ 0x28
 800f094:	e7e7      	b.n	800f066 <_strtod_l+0x216>
 800f096:	2b10      	cmp	r3, #16
 800f098:	bfde      	ittt	le
 800f09a:	9e08      	ldrle	r6, [sp, #32]
 800f09c:	434e      	mulle	r6, r1
 800f09e:	9608      	strle	r6, [sp, #32]
 800f0a0:	e7e1      	b.n	800f066 <_strtod_l+0x216>
 800f0a2:	280f      	cmp	r0, #15
 800f0a4:	dceb      	bgt.n	800f07e <_strtod_l+0x22e>
 800f0a6:	9808      	ldr	r0, [sp, #32]
 800f0a8:	230a      	movs	r3, #10
 800f0aa:	fb03 2300 	mla	r3, r3, r0, r2
 800f0ae:	9308      	str	r3, [sp, #32]
 800f0b0:	e7e5      	b.n	800f07e <_strtod_l+0x22e>
 800f0b2:	4629      	mov	r1, r5
 800f0b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f0b6:	1c50      	adds	r0, r2, #1
 800f0b8:	9019      	str	r0, [sp, #100]	@ 0x64
 800f0ba:	7852      	ldrb	r2, [r2, #1]
 800f0bc:	4618      	mov	r0, r3
 800f0be:	460d      	mov	r5, r1
 800f0c0:	e7b1      	b.n	800f026 <_strtod_l+0x1d6>
 800f0c2:	f04f 0900 	mov.w	r9, #0
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	e77d      	b.n	800efc6 <_strtod_l+0x176>
 800f0ca:	f04f 0c00 	mov.w	ip, #0
 800f0ce:	1ca2      	adds	r2, r4, #2
 800f0d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800f0d2:	78a2      	ldrb	r2, [r4, #2]
 800f0d4:	e785      	b.n	800efe2 <_strtod_l+0x192>
 800f0d6:	f04f 0c01 	mov.w	ip, #1
 800f0da:	e7f8      	b.n	800f0ce <_strtod_l+0x27e>
 800f0dc:	08014528 	.word	0x08014528
 800f0e0:	08014510 	.word	0x08014510
 800f0e4:	7ff00000 	.word	0x7ff00000
 800f0e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f0ea:	1c51      	adds	r1, r2, #1
 800f0ec:	9119      	str	r1, [sp, #100]	@ 0x64
 800f0ee:	7852      	ldrb	r2, [r2, #1]
 800f0f0:	2a30      	cmp	r2, #48	@ 0x30
 800f0f2:	d0f9      	beq.n	800f0e8 <_strtod_l+0x298>
 800f0f4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f0f8:	2908      	cmp	r1, #8
 800f0fa:	f63f af78 	bhi.w	800efee <_strtod_l+0x19e>
 800f0fe:	3a30      	subs	r2, #48	@ 0x30
 800f100:	920e      	str	r2, [sp, #56]	@ 0x38
 800f102:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f104:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f106:	f04f 080a 	mov.w	r8, #10
 800f10a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f10c:	1c56      	adds	r6, r2, #1
 800f10e:	9619      	str	r6, [sp, #100]	@ 0x64
 800f110:	7852      	ldrb	r2, [r2, #1]
 800f112:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f116:	f1be 0f09 	cmp.w	lr, #9
 800f11a:	d939      	bls.n	800f190 <_strtod_l+0x340>
 800f11c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f11e:	1a76      	subs	r6, r6, r1
 800f120:	2e08      	cmp	r6, #8
 800f122:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f126:	dc03      	bgt.n	800f130 <_strtod_l+0x2e0>
 800f128:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f12a:	4588      	cmp	r8, r1
 800f12c:	bfa8      	it	ge
 800f12e:	4688      	movge	r8, r1
 800f130:	f1bc 0f00 	cmp.w	ip, #0
 800f134:	d001      	beq.n	800f13a <_strtod_l+0x2ea>
 800f136:	f1c8 0800 	rsb	r8, r8, #0
 800f13a:	2d00      	cmp	r5, #0
 800f13c:	d14e      	bne.n	800f1dc <_strtod_l+0x38c>
 800f13e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f140:	4308      	orrs	r0, r1
 800f142:	f47f aebe 	bne.w	800eec2 <_strtod_l+0x72>
 800f146:	2b00      	cmp	r3, #0
 800f148:	f47f aed6 	bne.w	800eef8 <_strtod_l+0xa8>
 800f14c:	2a69      	cmp	r2, #105	@ 0x69
 800f14e:	d028      	beq.n	800f1a2 <_strtod_l+0x352>
 800f150:	dc25      	bgt.n	800f19e <_strtod_l+0x34e>
 800f152:	2a49      	cmp	r2, #73	@ 0x49
 800f154:	d025      	beq.n	800f1a2 <_strtod_l+0x352>
 800f156:	2a4e      	cmp	r2, #78	@ 0x4e
 800f158:	f47f aece 	bne.w	800eef8 <_strtod_l+0xa8>
 800f15c:	499b      	ldr	r1, [pc, #620]	@ (800f3cc <_strtod_l+0x57c>)
 800f15e:	a819      	add	r0, sp, #100	@ 0x64
 800f160:	f002 fdee 	bl	8011d40 <__match>
 800f164:	2800      	cmp	r0, #0
 800f166:	f43f aec7 	beq.w	800eef8 <_strtod_l+0xa8>
 800f16a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f16c:	781b      	ldrb	r3, [r3, #0]
 800f16e:	2b28      	cmp	r3, #40	@ 0x28
 800f170:	d12e      	bne.n	800f1d0 <_strtod_l+0x380>
 800f172:	4997      	ldr	r1, [pc, #604]	@ (800f3d0 <_strtod_l+0x580>)
 800f174:	aa1c      	add	r2, sp, #112	@ 0x70
 800f176:	a819      	add	r0, sp, #100	@ 0x64
 800f178:	f002 fdf6 	bl	8011d68 <__hexnan>
 800f17c:	2805      	cmp	r0, #5
 800f17e:	d127      	bne.n	800f1d0 <_strtod_l+0x380>
 800f180:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f182:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f186:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f18a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f18e:	e698      	b.n	800eec2 <_strtod_l+0x72>
 800f190:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f192:	fb08 2101 	mla	r1, r8, r1, r2
 800f196:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f19a:	920e      	str	r2, [sp, #56]	@ 0x38
 800f19c:	e7b5      	b.n	800f10a <_strtod_l+0x2ba>
 800f19e:	2a6e      	cmp	r2, #110	@ 0x6e
 800f1a0:	e7da      	b.n	800f158 <_strtod_l+0x308>
 800f1a2:	498c      	ldr	r1, [pc, #560]	@ (800f3d4 <_strtod_l+0x584>)
 800f1a4:	a819      	add	r0, sp, #100	@ 0x64
 800f1a6:	f002 fdcb 	bl	8011d40 <__match>
 800f1aa:	2800      	cmp	r0, #0
 800f1ac:	f43f aea4 	beq.w	800eef8 <_strtod_l+0xa8>
 800f1b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1b2:	4989      	ldr	r1, [pc, #548]	@ (800f3d8 <_strtod_l+0x588>)
 800f1b4:	3b01      	subs	r3, #1
 800f1b6:	a819      	add	r0, sp, #100	@ 0x64
 800f1b8:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1ba:	f002 fdc1 	bl	8011d40 <__match>
 800f1be:	b910      	cbnz	r0, 800f1c6 <_strtod_l+0x376>
 800f1c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1c2:	3301      	adds	r3, #1
 800f1c4:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1c6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800f3e8 <_strtod_l+0x598>
 800f1ca:	f04f 0a00 	mov.w	sl, #0
 800f1ce:	e678      	b.n	800eec2 <_strtod_l+0x72>
 800f1d0:	4882      	ldr	r0, [pc, #520]	@ (800f3dc <_strtod_l+0x58c>)
 800f1d2:	f001 fc85 	bl	8010ae0 <nan>
 800f1d6:	ec5b ab10 	vmov	sl, fp, d0
 800f1da:	e672      	b.n	800eec2 <_strtod_l+0x72>
 800f1dc:	eba8 0309 	sub.w	r3, r8, r9
 800f1e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f1e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1e4:	2f00      	cmp	r7, #0
 800f1e6:	bf08      	it	eq
 800f1e8:	462f      	moveq	r7, r5
 800f1ea:	2d10      	cmp	r5, #16
 800f1ec:	462c      	mov	r4, r5
 800f1ee:	bfa8      	it	ge
 800f1f0:	2410      	movge	r4, #16
 800f1f2:	f7f1 f9af 	bl	8000554 <__aeabi_ui2d>
 800f1f6:	2d09      	cmp	r5, #9
 800f1f8:	4682      	mov	sl, r0
 800f1fa:	468b      	mov	fp, r1
 800f1fc:	dc13      	bgt.n	800f226 <_strtod_l+0x3d6>
 800f1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f200:	2b00      	cmp	r3, #0
 800f202:	f43f ae5e 	beq.w	800eec2 <_strtod_l+0x72>
 800f206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f208:	dd78      	ble.n	800f2fc <_strtod_l+0x4ac>
 800f20a:	2b16      	cmp	r3, #22
 800f20c:	dc5f      	bgt.n	800f2ce <_strtod_l+0x47e>
 800f20e:	4974      	ldr	r1, [pc, #464]	@ (800f3e0 <_strtod_l+0x590>)
 800f210:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f214:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f218:	4652      	mov	r2, sl
 800f21a:	465b      	mov	r3, fp
 800f21c:	f7f1 fa14 	bl	8000648 <__aeabi_dmul>
 800f220:	4682      	mov	sl, r0
 800f222:	468b      	mov	fp, r1
 800f224:	e64d      	b.n	800eec2 <_strtod_l+0x72>
 800f226:	4b6e      	ldr	r3, [pc, #440]	@ (800f3e0 <_strtod_l+0x590>)
 800f228:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f22c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f230:	f7f1 fa0a 	bl	8000648 <__aeabi_dmul>
 800f234:	4682      	mov	sl, r0
 800f236:	9808      	ldr	r0, [sp, #32]
 800f238:	468b      	mov	fp, r1
 800f23a:	f7f1 f98b 	bl	8000554 <__aeabi_ui2d>
 800f23e:	4602      	mov	r2, r0
 800f240:	460b      	mov	r3, r1
 800f242:	4650      	mov	r0, sl
 800f244:	4659      	mov	r1, fp
 800f246:	f7f1 f849 	bl	80002dc <__adddf3>
 800f24a:	2d0f      	cmp	r5, #15
 800f24c:	4682      	mov	sl, r0
 800f24e:	468b      	mov	fp, r1
 800f250:	ddd5      	ble.n	800f1fe <_strtod_l+0x3ae>
 800f252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f254:	1b2c      	subs	r4, r5, r4
 800f256:	441c      	add	r4, r3
 800f258:	2c00      	cmp	r4, #0
 800f25a:	f340 8096 	ble.w	800f38a <_strtod_l+0x53a>
 800f25e:	f014 030f 	ands.w	r3, r4, #15
 800f262:	d00a      	beq.n	800f27a <_strtod_l+0x42a>
 800f264:	495e      	ldr	r1, [pc, #376]	@ (800f3e0 <_strtod_l+0x590>)
 800f266:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f26a:	4652      	mov	r2, sl
 800f26c:	465b      	mov	r3, fp
 800f26e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f272:	f7f1 f9e9 	bl	8000648 <__aeabi_dmul>
 800f276:	4682      	mov	sl, r0
 800f278:	468b      	mov	fp, r1
 800f27a:	f034 040f 	bics.w	r4, r4, #15
 800f27e:	d073      	beq.n	800f368 <_strtod_l+0x518>
 800f280:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f284:	dd48      	ble.n	800f318 <_strtod_l+0x4c8>
 800f286:	2400      	movs	r4, #0
 800f288:	46a0      	mov	r8, r4
 800f28a:	940a      	str	r4, [sp, #40]	@ 0x28
 800f28c:	46a1      	mov	r9, r4
 800f28e:	9a05      	ldr	r2, [sp, #20]
 800f290:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f3e8 <_strtod_l+0x598>
 800f294:	2322      	movs	r3, #34	@ 0x22
 800f296:	6013      	str	r3, [r2, #0]
 800f298:	f04f 0a00 	mov.w	sl, #0
 800f29c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	f43f ae0f 	beq.w	800eec2 <_strtod_l+0x72>
 800f2a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f2a6:	9805      	ldr	r0, [sp, #20]
 800f2a8:	f002 ff02 	bl	80120b0 <_Bfree>
 800f2ac:	9805      	ldr	r0, [sp, #20]
 800f2ae:	4649      	mov	r1, r9
 800f2b0:	f002 fefe 	bl	80120b0 <_Bfree>
 800f2b4:	9805      	ldr	r0, [sp, #20]
 800f2b6:	4641      	mov	r1, r8
 800f2b8:	f002 fefa 	bl	80120b0 <_Bfree>
 800f2bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f2be:	9805      	ldr	r0, [sp, #20]
 800f2c0:	f002 fef6 	bl	80120b0 <_Bfree>
 800f2c4:	9805      	ldr	r0, [sp, #20]
 800f2c6:	4621      	mov	r1, r4
 800f2c8:	f002 fef2 	bl	80120b0 <_Bfree>
 800f2cc:	e5f9      	b.n	800eec2 <_strtod_l+0x72>
 800f2ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f2d4:	4293      	cmp	r3, r2
 800f2d6:	dbbc      	blt.n	800f252 <_strtod_l+0x402>
 800f2d8:	4c41      	ldr	r4, [pc, #260]	@ (800f3e0 <_strtod_l+0x590>)
 800f2da:	f1c5 050f 	rsb	r5, r5, #15
 800f2de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f2e2:	4652      	mov	r2, sl
 800f2e4:	465b      	mov	r3, fp
 800f2e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2ea:	f7f1 f9ad 	bl	8000648 <__aeabi_dmul>
 800f2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2f0:	1b5d      	subs	r5, r3, r5
 800f2f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f2f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f2fa:	e78f      	b.n	800f21c <_strtod_l+0x3cc>
 800f2fc:	3316      	adds	r3, #22
 800f2fe:	dba8      	blt.n	800f252 <_strtod_l+0x402>
 800f300:	4b37      	ldr	r3, [pc, #220]	@ (800f3e0 <_strtod_l+0x590>)
 800f302:	eba9 0808 	sub.w	r8, r9, r8
 800f306:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f30a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f30e:	4650      	mov	r0, sl
 800f310:	4659      	mov	r1, fp
 800f312:	f7f1 fac3 	bl	800089c <__aeabi_ddiv>
 800f316:	e783      	b.n	800f220 <_strtod_l+0x3d0>
 800f318:	4b32      	ldr	r3, [pc, #200]	@ (800f3e4 <_strtod_l+0x594>)
 800f31a:	9308      	str	r3, [sp, #32]
 800f31c:	2300      	movs	r3, #0
 800f31e:	1124      	asrs	r4, r4, #4
 800f320:	4650      	mov	r0, sl
 800f322:	4659      	mov	r1, fp
 800f324:	461e      	mov	r6, r3
 800f326:	2c01      	cmp	r4, #1
 800f328:	dc21      	bgt.n	800f36e <_strtod_l+0x51e>
 800f32a:	b10b      	cbz	r3, 800f330 <_strtod_l+0x4e0>
 800f32c:	4682      	mov	sl, r0
 800f32e:	468b      	mov	fp, r1
 800f330:	492c      	ldr	r1, [pc, #176]	@ (800f3e4 <_strtod_l+0x594>)
 800f332:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f336:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f33a:	4652      	mov	r2, sl
 800f33c:	465b      	mov	r3, fp
 800f33e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f342:	f7f1 f981 	bl	8000648 <__aeabi_dmul>
 800f346:	4b28      	ldr	r3, [pc, #160]	@ (800f3e8 <_strtod_l+0x598>)
 800f348:	460a      	mov	r2, r1
 800f34a:	400b      	ands	r3, r1
 800f34c:	4927      	ldr	r1, [pc, #156]	@ (800f3ec <_strtod_l+0x59c>)
 800f34e:	428b      	cmp	r3, r1
 800f350:	4682      	mov	sl, r0
 800f352:	d898      	bhi.n	800f286 <_strtod_l+0x436>
 800f354:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f358:	428b      	cmp	r3, r1
 800f35a:	bf86      	itte	hi
 800f35c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800f3f0 <_strtod_l+0x5a0>
 800f360:	f04f 3aff 	movhi.w	sl, #4294967295
 800f364:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f368:	2300      	movs	r3, #0
 800f36a:	9308      	str	r3, [sp, #32]
 800f36c:	e07a      	b.n	800f464 <_strtod_l+0x614>
 800f36e:	07e2      	lsls	r2, r4, #31
 800f370:	d505      	bpl.n	800f37e <_strtod_l+0x52e>
 800f372:	9b08      	ldr	r3, [sp, #32]
 800f374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f378:	f7f1 f966 	bl	8000648 <__aeabi_dmul>
 800f37c:	2301      	movs	r3, #1
 800f37e:	9a08      	ldr	r2, [sp, #32]
 800f380:	3208      	adds	r2, #8
 800f382:	3601      	adds	r6, #1
 800f384:	1064      	asrs	r4, r4, #1
 800f386:	9208      	str	r2, [sp, #32]
 800f388:	e7cd      	b.n	800f326 <_strtod_l+0x4d6>
 800f38a:	d0ed      	beq.n	800f368 <_strtod_l+0x518>
 800f38c:	4264      	negs	r4, r4
 800f38e:	f014 020f 	ands.w	r2, r4, #15
 800f392:	d00a      	beq.n	800f3aa <_strtod_l+0x55a>
 800f394:	4b12      	ldr	r3, [pc, #72]	@ (800f3e0 <_strtod_l+0x590>)
 800f396:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f39a:	4650      	mov	r0, sl
 800f39c:	4659      	mov	r1, fp
 800f39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a2:	f7f1 fa7b 	bl	800089c <__aeabi_ddiv>
 800f3a6:	4682      	mov	sl, r0
 800f3a8:	468b      	mov	fp, r1
 800f3aa:	1124      	asrs	r4, r4, #4
 800f3ac:	d0dc      	beq.n	800f368 <_strtod_l+0x518>
 800f3ae:	2c1f      	cmp	r4, #31
 800f3b0:	dd20      	ble.n	800f3f4 <_strtod_l+0x5a4>
 800f3b2:	2400      	movs	r4, #0
 800f3b4:	46a0      	mov	r8, r4
 800f3b6:	940a      	str	r4, [sp, #40]	@ 0x28
 800f3b8:	46a1      	mov	r9, r4
 800f3ba:	9a05      	ldr	r2, [sp, #20]
 800f3bc:	2322      	movs	r3, #34	@ 0x22
 800f3be:	f04f 0a00 	mov.w	sl, #0
 800f3c2:	f04f 0b00 	mov.w	fp, #0
 800f3c6:	6013      	str	r3, [r2, #0]
 800f3c8:	e768      	b.n	800f29c <_strtod_l+0x44c>
 800f3ca:	bf00      	nop
 800f3cc:	08014575 	.word	0x08014575
 800f3d0:	08014514 	.word	0x08014514
 800f3d4:	0801456d 	.word	0x0801456d
 800f3d8:	080145ac 	.word	0x080145ac
 800f3dc:	0801493d 	.word	0x0801493d
 800f3e0:	08014728 	.word	0x08014728
 800f3e4:	08014700 	.word	0x08014700
 800f3e8:	7ff00000 	.word	0x7ff00000
 800f3ec:	7ca00000 	.word	0x7ca00000
 800f3f0:	7fefffff 	.word	0x7fefffff
 800f3f4:	f014 0310 	ands.w	r3, r4, #16
 800f3f8:	bf18      	it	ne
 800f3fa:	236a      	movne	r3, #106	@ 0x6a
 800f3fc:	4ea9      	ldr	r6, [pc, #676]	@ (800f6a4 <_strtod_l+0x854>)
 800f3fe:	9308      	str	r3, [sp, #32]
 800f400:	4650      	mov	r0, sl
 800f402:	4659      	mov	r1, fp
 800f404:	2300      	movs	r3, #0
 800f406:	07e2      	lsls	r2, r4, #31
 800f408:	d504      	bpl.n	800f414 <_strtod_l+0x5c4>
 800f40a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f40e:	f7f1 f91b 	bl	8000648 <__aeabi_dmul>
 800f412:	2301      	movs	r3, #1
 800f414:	1064      	asrs	r4, r4, #1
 800f416:	f106 0608 	add.w	r6, r6, #8
 800f41a:	d1f4      	bne.n	800f406 <_strtod_l+0x5b6>
 800f41c:	b10b      	cbz	r3, 800f422 <_strtod_l+0x5d2>
 800f41e:	4682      	mov	sl, r0
 800f420:	468b      	mov	fp, r1
 800f422:	9b08      	ldr	r3, [sp, #32]
 800f424:	b1b3      	cbz	r3, 800f454 <_strtod_l+0x604>
 800f426:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f42a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f42e:	2b00      	cmp	r3, #0
 800f430:	4659      	mov	r1, fp
 800f432:	dd0f      	ble.n	800f454 <_strtod_l+0x604>
 800f434:	2b1f      	cmp	r3, #31
 800f436:	dd55      	ble.n	800f4e4 <_strtod_l+0x694>
 800f438:	2b34      	cmp	r3, #52	@ 0x34
 800f43a:	bfde      	ittt	le
 800f43c:	f04f 33ff 	movle.w	r3, #4294967295
 800f440:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f444:	4093      	lslle	r3, r2
 800f446:	f04f 0a00 	mov.w	sl, #0
 800f44a:	bfcc      	ite	gt
 800f44c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f450:	ea03 0b01 	andle.w	fp, r3, r1
 800f454:	2200      	movs	r2, #0
 800f456:	2300      	movs	r3, #0
 800f458:	4650      	mov	r0, sl
 800f45a:	4659      	mov	r1, fp
 800f45c:	f7f1 fb5c 	bl	8000b18 <__aeabi_dcmpeq>
 800f460:	2800      	cmp	r0, #0
 800f462:	d1a6      	bne.n	800f3b2 <_strtod_l+0x562>
 800f464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f466:	9300      	str	r3, [sp, #0]
 800f468:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f46a:	9805      	ldr	r0, [sp, #20]
 800f46c:	462b      	mov	r3, r5
 800f46e:	463a      	mov	r2, r7
 800f470:	f002 fe86 	bl	8012180 <__s2b>
 800f474:	900a      	str	r0, [sp, #40]	@ 0x28
 800f476:	2800      	cmp	r0, #0
 800f478:	f43f af05 	beq.w	800f286 <_strtod_l+0x436>
 800f47c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f47e:	2a00      	cmp	r2, #0
 800f480:	eba9 0308 	sub.w	r3, r9, r8
 800f484:	bfa8      	it	ge
 800f486:	2300      	movge	r3, #0
 800f488:	9312      	str	r3, [sp, #72]	@ 0x48
 800f48a:	2400      	movs	r4, #0
 800f48c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f490:	9316      	str	r3, [sp, #88]	@ 0x58
 800f492:	46a0      	mov	r8, r4
 800f494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f496:	9805      	ldr	r0, [sp, #20]
 800f498:	6859      	ldr	r1, [r3, #4]
 800f49a:	f002 fdc9 	bl	8012030 <_Balloc>
 800f49e:	4681      	mov	r9, r0
 800f4a0:	2800      	cmp	r0, #0
 800f4a2:	f43f aef4 	beq.w	800f28e <_strtod_l+0x43e>
 800f4a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4a8:	691a      	ldr	r2, [r3, #16]
 800f4aa:	3202      	adds	r2, #2
 800f4ac:	f103 010c 	add.w	r1, r3, #12
 800f4b0:	0092      	lsls	r2, r2, #2
 800f4b2:	300c      	adds	r0, #12
 800f4b4:	f001 fb05 	bl	8010ac2 <memcpy>
 800f4b8:	ec4b ab10 	vmov	d0, sl, fp
 800f4bc:	9805      	ldr	r0, [sp, #20]
 800f4be:	aa1c      	add	r2, sp, #112	@ 0x70
 800f4c0:	a91b      	add	r1, sp, #108	@ 0x6c
 800f4c2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f4c6:	f003 f997 	bl	80127f8 <__d2b>
 800f4ca:	901a      	str	r0, [sp, #104]	@ 0x68
 800f4cc:	2800      	cmp	r0, #0
 800f4ce:	f43f aede 	beq.w	800f28e <_strtod_l+0x43e>
 800f4d2:	9805      	ldr	r0, [sp, #20]
 800f4d4:	2101      	movs	r1, #1
 800f4d6:	f002 fee9 	bl	80122ac <__i2b>
 800f4da:	4680      	mov	r8, r0
 800f4dc:	b948      	cbnz	r0, 800f4f2 <_strtod_l+0x6a2>
 800f4de:	f04f 0800 	mov.w	r8, #0
 800f4e2:	e6d4      	b.n	800f28e <_strtod_l+0x43e>
 800f4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800f4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800f4ec:	ea03 0a0a 	and.w	sl, r3, sl
 800f4f0:	e7b0      	b.n	800f454 <_strtod_l+0x604>
 800f4f2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f4f4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f4f6:	2d00      	cmp	r5, #0
 800f4f8:	bfab      	itete	ge
 800f4fa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f4fc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f4fe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f500:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f502:	bfac      	ite	ge
 800f504:	18ef      	addge	r7, r5, r3
 800f506:	1b5e      	sublt	r6, r3, r5
 800f508:	9b08      	ldr	r3, [sp, #32]
 800f50a:	1aed      	subs	r5, r5, r3
 800f50c:	4415      	add	r5, r2
 800f50e:	4b66      	ldr	r3, [pc, #408]	@ (800f6a8 <_strtod_l+0x858>)
 800f510:	3d01      	subs	r5, #1
 800f512:	429d      	cmp	r5, r3
 800f514:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f518:	da50      	bge.n	800f5bc <_strtod_l+0x76c>
 800f51a:	1b5b      	subs	r3, r3, r5
 800f51c:	2b1f      	cmp	r3, #31
 800f51e:	eba2 0203 	sub.w	r2, r2, r3
 800f522:	f04f 0101 	mov.w	r1, #1
 800f526:	dc3d      	bgt.n	800f5a4 <_strtod_l+0x754>
 800f528:	fa01 f303 	lsl.w	r3, r1, r3
 800f52c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f52e:	2300      	movs	r3, #0
 800f530:	9310      	str	r3, [sp, #64]	@ 0x40
 800f532:	18bd      	adds	r5, r7, r2
 800f534:	9b08      	ldr	r3, [sp, #32]
 800f536:	42af      	cmp	r7, r5
 800f538:	4416      	add	r6, r2
 800f53a:	441e      	add	r6, r3
 800f53c:	463b      	mov	r3, r7
 800f53e:	bfa8      	it	ge
 800f540:	462b      	movge	r3, r5
 800f542:	42b3      	cmp	r3, r6
 800f544:	bfa8      	it	ge
 800f546:	4633      	movge	r3, r6
 800f548:	2b00      	cmp	r3, #0
 800f54a:	bfc2      	ittt	gt
 800f54c:	1aed      	subgt	r5, r5, r3
 800f54e:	1af6      	subgt	r6, r6, r3
 800f550:	1aff      	subgt	r7, r7, r3
 800f552:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f554:	2b00      	cmp	r3, #0
 800f556:	dd16      	ble.n	800f586 <_strtod_l+0x736>
 800f558:	4641      	mov	r1, r8
 800f55a:	9805      	ldr	r0, [sp, #20]
 800f55c:	461a      	mov	r2, r3
 800f55e:	f002 ff65 	bl	801242c <__pow5mult>
 800f562:	4680      	mov	r8, r0
 800f564:	2800      	cmp	r0, #0
 800f566:	d0ba      	beq.n	800f4de <_strtod_l+0x68e>
 800f568:	4601      	mov	r1, r0
 800f56a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f56c:	9805      	ldr	r0, [sp, #20]
 800f56e:	f002 feb3 	bl	80122d8 <__multiply>
 800f572:	900e      	str	r0, [sp, #56]	@ 0x38
 800f574:	2800      	cmp	r0, #0
 800f576:	f43f ae8a 	beq.w	800f28e <_strtod_l+0x43e>
 800f57a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f57c:	9805      	ldr	r0, [sp, #20]
 800f57e:	f002 fd97 	bl	80120b0 <_Bfree>
 800f582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f584:	931a      	str	r3, [sp, #104]	@ 0x68
 800f586:	2d00      	cmp	r5, #0
 800f588:	dc1d      	bgt.n	800f5c6 <_strtod_l+0x776>
 800f58a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	dd23      	ble.n	800f5d8 <_strtod_l+0x788>
 800f590:	4649      	mov	r1, r9
 800f592:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f594:	9805      	ldr	r0, [sp, #20]
 800f596:	f002 ff49 	bl	801242c <__pow5mult>
 800f59a:	4681      	mov	r9, r0
 800f59c:	b9e0      	cbnz	r0, 800f5d8 <_strtod_l+0x788>
 800f59e:	f04f 0900 	mov.w	r9, #0
 800f5a2:	e674      	b.n	800f28e <_strtod_l+0x43e>
 800f5a4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f5a8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f5ac:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f5b0:	35e2      	adds	r5, #226	@ 0xe2
 800f5b2:	fa01 f305 	lsl.w	r3, r1, r5
 800f5b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5b8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f5ba:	e7ba      	b.n	800f532 <_strtod_l+0x6e2>
 800f5bc:	2300      	movs	r3, #0
 800f5be:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f5c4:	e7b5      	b.n	800f532 <_strtod_l+0x6e2>
 800f5c6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5c8:	9805      	ldr	r0, [sp, #20]
 800f5ca:	462a      	mov	r2, r5
 800f5cc:	f002 ff88 	bl	80124e0 <__lshift>
 800f5d0:	901a      	str	r0, [sp, #104]	@ 0x68
 800f5d2:	2800      	cmp	r0, #0
 800f5d4:	d1d9      	bne.n	800f58a <_strtod_l+0x73a>
 800f5d6:	e65a      	b.n	800f28e <_strtod_l+0x43e>
 800f5d8:	2e00      	cmp	r6, #0
 800f5da:	dd07      	ble.n	800f5ec <_strtod_l+0x79c>
 800f5dc:	4649      	mov	r1, r9
 800f5de:	9805      	ldr	r0, [sp, #20]
 800f5e0:	4632      	mov	r2, r6
 800f5e2:	f002 ff7d 	bl	80124e0 <__lshift>
 800f5e6:	4681      	mov	r9, r0
 800f5e8:	2800      	cmp	r0, #0
 800f5ea:	d0d8      	beq.n	800f59e <_strtod_l+0x74e>
 800f5ec:	2f00      	cmp	r7, #0
 800f5ee:	dd08      	ble.n	800f602 <_strtod_l+0x7b2>
 800f5f0:	4641      	mov	r1, r8
 800f5f2:	9805      	ldr	r0, [sp, #20]
 800f5f4:	463a      	mov	r2, r7
 800f5f6:	f002 ff73 	bl	80124e0 <__lshift>
 800f5fa:	4680      	mov	r8, r0
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	f43f ae46 	beq.w	800f28e <_strtod_l+0x43e>
 800f602:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f604:	9805      	ldr	r0, [sp, #20]
 800f606:	464a      	mov	r2, r9
 800f608:	f002 fff2 	bl	80125f0 <__mdiff>
 800f60c:	4604      	mov	r4, r0
 800f60e:	2800      	cmp	r0, #0
 800f610:	f43f ae3d 	beq.w	800f28e <_strtod_l+0x43e>
 800f614:	68c3      	ldr	r3, [r0, #12]
 800f616:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f618:	2300      	movs	r3, #0
 800f61a:	60c3      	str	r3, [r0, #12]
 800f61c:	4641      	mov	r1, r8
 800f61e:	f002 ffcb 	bl	80125b8 <__mcmp>
 800f622:	2800      	cmp	r0, #0
 800f624:	da46      	bge.n	800f6b4 <_strtod_l+0x864>
 800f626:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f628:	ea53 030a 	orrs.w	r3, r3, sl
 800f62c:	d16c      	bne.n	800f708 <_strtod_l+0x8b8>
 800f62e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f632:	2b00      	cmp	r3, #0
 800f634:	d168      	bne.n	800f708 <_strtod_l+0x8b8>
 800f636:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f63a:	0d1b      	lsrs	r3, r3, #20
 800f63c:	051b      	lsls	r3, r3, #20
 800f63e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f642:	d961      	bls.n	800f708 <_strtod_l+0x8b8>
 800f644:	6963      	ldr	r3, [r4, #20]
 800f646:	b913      	cbnz	r3, 800f64e <_strtod_l+0x7fe>
 800f648:	6923      	ldr	r3, [r4, #16]
 800f64a:	2b01      	cmp	r3, #1
 800f64c:	dd5c      	ble.n	800f708 <_strtod_l+0x8b8>
 800f64e:	4621      	mov	r1, r4
 800f650:	2201      	movs	r2, #1
 800f652:	9805      	ldr	r0, [sp, #20]
 800f654:	f002 ff44 	bl	80124e0 <__lshift>
 800f658:	4641      	mov	r1, r8
 800f65a:	4604      	mov	r4, r0
 800f65c:	f002 ffac 	bl	80125b8 <__mcmp>
 800f660:	2800      	cmp	r0, #0
 800f662:	dd51      	ble.n	800f708 <_strtod_l+0x8b8>
 800f664:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f668:	9a08      	ldr	r2, [sp, #32]
 800f66a:	0d1b      	lsrs	r3, r3, #20
 800f66c:	051b      	lsls	r3, r3, #20
 800f66e:	2a00      	cmp	r2, #0
 800f670:	d06b      	beq.n	800f74a <_strtod_l+0x8fa>
 800f672:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f676:	d868      	bhi.n	800f74a <_strtod_l+0x8fa>
 800f678:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f67c:	f67f ae9d 	bls.w	800f3ba <_strtod_l+0x56a>
 800f680:	4b0a      	ldr	r3, [pc, #40]	@ (800f6ac <_strtod_l+0x85c>)
 800f682:	4650      	mov	r0, sl
 800f684:	4659      	mov	r1, fp
 800f686:	2200      	movs	r2, #0
 800f688:	f7f0 ffde 	bl	8000648 <__aeabi_dmul>
 800f68c:	4b08      	ldr	r3, [pc, #32]	@ (800f6b0 <_strtod_l+0x860>)
 800f68e:	400b      	ands	r3, r1
 800f690:	4682      	mov	sl, r0
 800f692:	468b      	mov	fp, r1
 800f694:	2b00      	cmp	r3, #0
 800f696:	f47f ae05 	bne.w	800f2a4 <_strtod_l+0x454>
 800f69a:	9a05      	ldr	r2, [sp, #20]
 800f69c:	2322      	movs	r3, #34	@ 0x22
 800f69e:	6013      	str	r3, [r2, #0]
 800f6a0:	e600      	b.n	800f2a4 <_strtod_l+0x454>
 800f6a2:	bf00      	nop
 800f6a4:	08014540 	.word	0x08014540
 800f6a8:	fffffc02 	.word	0xfffffc02
 800f6ac:	39500000 	.word	0x39500000
 800f6b0:	7ff00000 	.word	0x7ff00000
 800f6b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f6b8:	d165      	bne.n	800f786 <_strtod_l+0x936>
 800f6ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f6bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6c0:	b35a      	cbz	r2, 800f71a <_strtod_l+0x8ca>
 800f6c2:	4a9f      	ldr	r2, [pc, #636]	@ (800f940 <_strtod_l+0xaf0>)
 800f6c4:	4293      	cmp	r3, r2
 800f6c6:	d12b      	bne.n	800f720 <_strtod_l+0x8d0>
 800f6c8:	9b08      	ldr	r3, [sp, #32]
 800f6ca:	4651      	mov	r1, sl
 800f6cc:	b303      	cbz	r3, 800f710 <_strtod_l+0x8c0>
 800f6ce:	4b9d      	ldr	r3, [pc, #628]	@ (800f944 <_strtod_l+0xaf4>)
 800f6d0:	465a      	mov	r2, fp
 800f6d2:	4013      	ands	r3, r2
 800f6d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f6d8:	f04f 32ff 	mov.w	r2, #4294967295
 800f6dc:	d81b      	bhi.n	800f716 <_strtod_l+0x8c6>
 800f6de:	0d1b      	lsrs	r3, r3, #20
 800f6e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f6e4:	fa02 f303 	lsl.w	r3, r2, r3
 800f6e8:	4299      	cmp	r1, r3
 800f6ea:	d119      	bne.n	800f720 <_strtod_l+0x8d0>
 800f6ec:	4b96      	ldr	r3, [pc, #600]	@ (800f948 <_strtod_l+0xaf8>)
 800f6ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f6f0:	429a      	cmp	r2, r3
 800f6f2:	d102      	bne.n	800f6fa <_strtod_l+0x8aa>
 800f6f4:	3101      	adds	r1, #1
 800f6f6:	f43f adca 	beq.w	800f28e <_strtod_l+0x43e>
 800f6fa:	4b92      	ldr	r3, [pc, #584]	@ (800f944 <_strtod_l+0xaf4>)
 800f6fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f6fe:	401a      	ands	r2, r3
 800f700:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f704:	f04f 0a00 	mov.w	sl, #0
 800f708:	9b08      	ldr	r3, [sp, #32]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d1b8      	bne.n	800f680 <_strtod_l+0x830>
 800f70e:	e5c9      	b.n	800f2a4 <_strtod_l+0x454>
 800f710:	f04f 33ff 	mov.w	r3, #4294967295
 800f714:	e7e8      	b.n	800f6e8 <_strtod_l+0x898>
 800f716:	4613      	mov	r3, r2
 800f718:	e7e6      	b.n	800f6e8 <_strtod_l+0x898>
 800f71a:	ea53 030a 	orrs.w	r3, r3, sl
 800f71e:	d0a1      	beq.n	800f664 <_strtod_l+0x814>
 800f720:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f722:	b1db      	cbz	r3, 800f75c <_strtod_l+0x90c>
 800f724:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f726:	4213      	tst	r3, r2
 800f728:	d0ee      	beq.n	800f708 <_strtod_l+0x8b8>
 800f72a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f72c:	9a08      	ldr	r2, [sp, #32]
 800f72e:	4650      	mov	r0, sl
 800f730:	4659      	mov	r1, fp
 800f732:	b1bb      	cbz	r3, 800f764 <_strtod_l+0x914>
 800f734:	f7ff fb6d 	bl	800ee12 <sulp>
 800f738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f73c:	ec53 2b10 	vmov	r2, r3, d0
 800f740:	f7f0 fdcc 	bl	80002dc <__adddf3>
 800f744:	4682      	mov	sl, r0
 800f746:	468b      	mov	fp, r1
 800f748:	e7de      	b.n	800f708 <_strtod_l+0x8b8>
 800f74a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f74e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f752:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f756:	f04f 3aff 	mov.w	sl, #4294967295
 800f75a:	e7d5      	b.n	800f708 <_strtod_l+0x8b8>
 800f75c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f75e:	ea13 0f0a 	tst.w	r3, sl
 800f762:	e7e1      	b.n	800f728 <_strtod_l+0x8d8>
 800f764:	f7ff fb55 	bl	800ee12 <sulp>
 800f768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f76c:	ec53 2b10 	vmov	r2, r3, d0
 800f770:	f7f0 fdb2 	bl	80002d8 <__aeabi_dsub>
 800f774:	2200      	movs	r2, #0
 800f776:	2300      	movs	r3, #0
 800f778:	4682      	mov	sl, r0
 800f77a:	468b      	mov	fp, r1
 800f77c:	f7f1 f9cc 	bl	8000b18 <__aeabi_dcmpeq>
 800f780:	2800      	cmp	r0, #0
 800f782:	d0c1      	beq.n	800f708 <_strtod_l+0x8b8>
 800f784:	e619      	b.n	800f3ba <_strtod_l+0x56a>
 800f786:	4641      	mov	r1, r8
 800f788:	4620      	mov	r0, r4
 800f78a:	f003 f88d 	bl	80128a8 <__ratio>
 800f78e:	ec57 6b10 	vmov	r6, r7, d0
 800f792:	2200      	movs	r2, #0
 800f794:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f798:	4630      	mov	r0, r6
 800f79a:	4639      	mov	r1, r7
 800f79c:	f7f1 f9d0 	bl	8000b40 <__aeabi_dcmple>
 800f7a0:	2800      	cmp	r0, #0
 800f7a2:	d06f      	beq.n	800f884 <_strtod_l+0xa34>
 800f7a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d17a      	bne.n	800f8a0 <_strtod_l+0xa50>
 800f7aa:	f1ba 0f00 	cmp.w	sl, #0
 800f7ae:	d158      	bne.n	800f862 <_strtod_l+0xa12>
 800f7b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d15a      	bne.n	800f870 <_strtod_l+0xa20>
 800f7ba:	4b64      	ldr	r3, [pc, #400]	@ (800f94c <_strtod_l+0xafc>)
 800f7bc:	2200      	movs	r2, #0
 800f7be:	4630      	mov	r0, r6
 800f7c0:	4639      	mov	r1, r7
 800f7c2:	f7f1 f9b3 	bl	8000b2c <__aeabi_dcmplt>
 800f7c6:	2800      	cmp	r0, #0
 800f7c8:	d159      	bne.n	800f87e <_strtod_l+0xa2e>
 800f7ca:	4630      	mov	r0, r6
 800f7cc:	4639      	mov	r1, r7
 800f7ce:	4b60      	ldr	r3, [pc, #384]	@ (800f950 <_strtod_l+0xb00>)
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	f7f0 ff39 	bl	8000648 <__aeabi_dmul>
 800f7d6:	4606      	mov	r6, r0
 800f7d8:	460f      	mov	r7, r1
 800f7da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f7de:	9606      	str	r6, [sp, #24]
 800f7e0:	9307      	str	r3, [sp, #28]
 800f7e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f7e6:	4d57      	ldr	r5, [pc, #348]	@ (800f944 <_strtod_l+0xaf4>)
 800f7e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f7ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7ee:	401d      	ands	r5, r3
 800f7f0:	4b58      	ldr	r3, [pc, #352]	@ (800f954 <_strtod_l+0xb04>)
 800f7f2:	429d      	cmp	r5, r3
 800f7f4:	f040 80b2 	bne.w	800f95c <_strtod_l+0xb0c>
 800f7f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f7fe:	ec4b ab10 	vmov	d0, sl, fp
 800f802:	f002 ff89 	bl	8012718 <__ulp>
 800f806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f80a:	ec51 0b10 	vmov	r0, r1, d0
 800f80e:	f7f0 ff1b 	bl	8000648 <__aeabi_dmul>
 800f812:	4652      	mov	r2, sl
 800f814:	465b      	mov	r3, fp
 800f816:	f7f0 fd61 	bl	80002dc <__adddf3>
 800f81a:	460b      	mov	r3, r1
 800f81c:	4949      	ldr	r1, [pc, #292]	@ (800f944 <_strtod_l+0xaf4>)
 800f81e:	4a4e      	ldr	r2, [pc, #312]	@ (800f958 <_strtod_l+0xb08>)
 800f820:	4019      	ands	r1, r3
 800f822:	4291      	cmp	r1, r2
 800f824:	4682      	mov	sl, r0
 800f826:	d942      	bls.n	800f8ae <_strtod_l+0xa5e>
 800f828:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f82a:	4b47      	ldr	r3, [pc, #284]	@ (800f948 <_strtod_l+0xaf8>)
 800f82c:	429a      	cmp	r2, r3
 800f82e:	d103      	bne.n	800f838 <_strtod_l+0x9e8>
 800f830:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f832:	3301      	adds	r3, #1
 800f834:	f43f ad2b 	beq.w	800f28e <_strtod_l+0x43e>
 800f838:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f948 <_strtod_l+0xaf8>
 800f83c:	f04f 3aff 	mov.w	sl, #4294967295
 800f840:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f842:	9805      	ldr	r0, [sp, #20]
 800f844:	f002 fc34 	bl	80120b0 <_Bfree>
 800f848:	9805      	ldr	r0, [sp, #20]
 800f84a:	4649      	mov	r1, r9
 800f84c:	f002 fc30 	bl	80120b0 <_Bfree>
 800f850:	9805      	ldr	r0, [sp, #20]
 800f852:	4641      	mov	r1, r8
 800f854:	f002 fc2c 	bl	80120b0 <_Bfree>
 800f858:	9805      	ldr	r0, [sp, #20]
 800f85a:	4621      	mov	r1, r4
 800f85c:	f002 fc28 	bl	80120b0 <_Bfree>
 800f860:	e618      	b.n	800f494 <_strtod_l+0x644>
 800f862:	f1ba 0f01 	cmp.w	sl, #1
 800f866:	d103      	bne.n	800f870 <_strtod_l+0xa20>
 800f868:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	f43f ada5 	beq.w	800f3ba <_strtod_l+0x56a>
 800f870:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f920 <_strtod_l+0xad0>
 800f874:	4f35      	ldr	r7, [pc, #212]	@ (800f94c <_strtod_l+0xafc>)
 800f876:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f87a:	2600      	movs	r6, #0
 800f87c:	e7b1      	b.n	800f7e2 <_strtod_l+0x992>
 800f87e:	4f34      	ldr	r7, [pc, #208]	@ (800f950 <_strtod_l+0xb00>)
 800f880:	2600      	movs	r6, #0
 800f882:	e7aa      	b.n	800f7da <_strtod_l+0x98a>
 800f884:	4b32      	ldr	r3, [pc, #200]	@ (800f950 <_strtod_l+0xb00>)
 800f886:	4630      	mov	r0, r6
 800f888:	4639      	mov	r1, r7
 800f88a:	2200      	movs	r2, #0
 800f88c:	f7f0 fedc 	bl	8000648 <__aeabi_dmul>
 800f890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f892:	4606      	mov	r6, r0
 800f894:	460f      	mov	r7, r1
 800f896:	2b00      	cmp	r3, #0
 800f898:	d09f      	beq.n	800f7da <_strtod_l+0x98a>
 800f89a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f89e:	e7a0      	b.n	800f7e2 <_strtod_l+0x992>
 800f8a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f928 <_strtod_l+0xad8>
 800f8a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8a8:	ec57 6b17 	vmov	r6, r7, d7
 800f8ac:	e799      	b.n	800f7e2 <_strtod_l+0x992>
 800f8ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f8b2:	9b08      	ldr	r3, [sp, #32]
 800f8b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d1c1      	bne.n	800f840 <_strtod_l+0x9f0>
 800f8bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8c0:	0d1b      	lsrs	r3, r3, #20
 800f8c2:	051b      	lsls	r3, r3, #20
 800f8c4:	429d      	cmp	r5, r3
 800f8c6:	d1bb      	bne.n	800f840 <_strtod_l+0x9f0>
 800f8c8:	4630      	mov	r0, r6
 800f8ca:	4639      	mov	r1, r7
 800f8cc:	f7f1 fa1c 	bl	8000d08 <__aeabi_d2lz>
 800f8d0:	f7f0 fe8c 	bl	80005ec <__aeabi_l2d>
 800f8d4:	4602      	mov	r2, r0
 800f8d6:	460b      	mov	r3, r1
 800f8d8:	4630      	mov	r0, r6
 800f8da:	4639      	mov	r1, r7
 800f8dc:	f7f0 fcfc 	bl	80002d8 <__aeabi_dsub>
 800f8e0:	460b      	mov	r3, r1
 800f8e2:	4602      	mov	r2, r0
 800f8e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f8e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f8ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8ee:	ea46 060a 	orr.w	r6, r6, sl
 800f8f2:	431e      	orrs	r6, r3
 800f8f4:	d06f      	beq.n	800f9d6 <_strtod_l+0xb86>
 800f8f6:	a30e      	add	r3, pc, #56	@ (adr r3, 800f930 <_strtod_l+0xae0>)
 800f8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8fc:	f7f1 f916 	bl	8000b2c <__aeabi_dcmplt>
 800f900:	2800      	cmp	r0, #0
 800f902:	f47f accf 	bne.w	800f2a4 <_strtod_l+0x454>
 800f906:	a30c      	add	r3, pc, #48	@ (adr r3, 800f938 <_strtod_l+0xae8>)
 800f908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f910:	f7f1 f92a 	bl	8000b68 <__aeabi_dcmpgt>
 800f914:	2800      	cmp	r0, #0
 800f916:	d093      	beq.n	800f840 <_strtod_l+0x9f0>
 800f918:	e4c4      	b.n	800f2a4 <_strtod_l+0x454>
 800f91a:	bf00      	nop
 800f91c:	f3af 8000 	nop.w
 800f920:	00000000 	.word	0x00000000
 800f924:	bff00000 	.word	0xbff00000
 800f928:	00000000 	.word	0x00000000
 800f92c:	3ff00000 	.word	0x3ff00000
 800f930:	94a03595 	.word	0x94a03595
 800f934:	3fdfffff 	.word	0x3fdfffff
 800f938:	35afe535 	.word	0x35afe535
 800f93c:	3fe00000 	.word	0x3fe00000
 800f940:	000fffff 	.word	0x000fffff
 800f944:	7ff00000 	.word	0x7ff00000
 800f948:	7fefffff 	.word	0x7fefffff
 800f94c:	3ff00000 	.word	0x3ff00000
 800f950:	3fe00000 	.word	0x3fe00000
 800f954:	7fe00000 	.word	0x7fe00000
 800f958:	7c9fffff 	.word	0x7c9fffff
 800f95c:	9b08      	ldr	r3, [sp, #32]
 800f95e:	b323      	cbz	r3, 800f9aa <_strtod_l+0xb5a>
 800f960:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f964:	d821      	bhi.n	800f9aa <_strtod_l+0xb5a>
 800f966:	a328      	add	r3, pc, #160	@ (adr r3, 800fa08 <_strtod_l+0xbb8>)
 800f968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f96c:	4630      	mov	r0, r6
 800f96e:	4639      	mov	r1, r7
 800f970:	f7f1 f8e6 	bl	8000b40 <__aeabi_dcmple>
 800f974:	b1a0      	cbz	r0, 800f9a0 <_strtod_l+0xb50>
 800f976:	4639      	mov	r1, r7
 800f978:	4630      	mov	r0, r6
 800f97a:	f7f1 f93d 	bl	8000bf8 <__aeabi_d2uiz>
 800f97e:	2801      	cmp	r0, #1
 800f980:	bf38      	it	cc
 800f982:	2001      	movcc	r0, #1
 800f984:	f7f0 fde6 	bl	8000554 <__aeabi_ui2d>
 800f988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f98a:	4606      	mov	r6, r0
 800f98c:	460f      	mov	r7, r1
 800f98e:	b9fb      	cbnz	r3, 800f9d0 <_strtod_l+0xb80>
 800f990:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f994:	9014      	str	r0, [sp, #80]	@ 0x50
 800f996:	9315      	str	r3, [sp, #84]	@ 0x54
 800f998:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f99c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f9a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f9a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f9a6:	1b5b      	subs	r3, r3, r5
 800f9a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800f9aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f9ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f9b2:	f002 feb1 	bl	8012718 <__ulp>
 800f9b6:	4650      	mov	r0, sl
 800f9b8:	ec53 2b10 	vmov	r2, r3, d0
 800f9bc:	4659      	mov	r1, fp
 800f9be:	f7f0 fe43 	bl	8000648 <__aeabi_dmul>
 800f9c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f9c6:	f7f0 fc89 	bl	80002dc <__adddf3>
 800f9ca:	4682      	mov	sl, r0
 800f9cc:	468b      	mov	fp, r1
 800f9ce:	e770      	b.n	800f8b2 <_strtod_l+0xa62>
 800f9d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f9d4:	e7e0      	b.n	800f998 <_strtod_l+0xb48>
 800f9d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800fa10 <_strtod_l+0xbc0>)
 800f9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9dc:	f7f1 f8a6 	bl	8000b2c <__aeabi_dcmplt>
 800f9e0:	e798      	b.n	800f914 <_strtod_l+0xac4>
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f9e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f9e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f9ea:	6013      	str	r3, [r2, #0]
 800f9ec:	f7ff ba6d 	b.w	800eeca <_strtod_l+0x7a>
 800f9f0:	2a65      	cmp	r2, #101	@ 0x65
 800f9f2:	f43f ab66 	beq.w	800f0c2 <_strtod_l+0x272>
 800f9f6:	2a45      	cmp	r2, #69	@ 0x45
 800f9f8:	f43f ab63 	beq.w	800f0c2 <_strtod_l+0x272>
 800f9fc:	2301      	movs	r3, #1
 800f9fe:	f7ff bb9e 	b.w	800f13e <_strtod_l+0x2ee>
 800fa02:	bf00      	nop
 800fa04:	f3af 8000 	nop.w
 800fa08:	ffc00000 	.word	0xffc00000
 800fa0c:	41dfffff 	.word	0x41dfffff
 800fa10:	94a03595 	.word	0x94a03595
 800fa14:	3fcfffff 	.word	0x3fcfffff

0800fa18 <_strtod_r>:
 800fa18:	4b01      	ldr	r3, [pc, #4]	@ (800fa20 <_strtod_r+0x8>)
 800fa1a:	f7ff ba19 	b.w	800ee50 <_strtod_l>
 800fa1e:	bf00      	nop
 800fa20:	200000b0 	.word	0x200000b0

0800fa24 <strtod>:
 800fa24:	460a      	mov	r2, r1
 800fa26:	4601      	mov	r1, r0
 800fa28:	4802      	ldr	r0, [pc, #8]	@ (800fa34 <strtod+0x10>)
 800fa2a:	4b03      	ldr	r3, [pc, #12]	@ (800fa38 <strtod+0x14>)
 800fa2c:	6800      	ldr	r0, [r0, #0]
 800fa2e:	f7ff ba0f 	b.w	800ee50 <_strtod_l>
 800fa32:	bf00      	nop
 800fa34:	2000021c 	.word	0x2000021c
 800fa38:	200000b0 	.word	0x200000b0

0800fa3c <__cvt>:
 800fa3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fa40:	ec57 6b10 	vmov	r6, r7, d0
 800fa44:	2f00      	cmp	r7, #0
 800fa46:	460c      	mov	r4, r1
 800fa48:	4619      	mov	r1, r3
 800fa4a:	463b      	mov	r3, r7
 800fa4c:	bfbb      	ittet	lt
 800fa4e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fa52:	461f      	movlt	r7, r3
 800fa54:	2300      	movge	r3, #0
 800fa56:	232d      	movlt	r3, #45	@ 0x2d
 800fa58:	700b      	strb	r3, [r1, #0]
 800fa5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fa5c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800fa60:	4691      	mov	r9, r2
 800fa62:	f023 0820 	bic.w	r8, r3, #32
 800fa66:	bfbc      	itt	lt
 800fa68:	4632      	movlt	r2, r6
 800fa6a:	4616      	movlt	r6, r2
 800fa6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fa70:	d005      	beq.n	800fa7e <__cvt+0x42>
 800fa72:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fa76:	d100      	bne.n	800fa7a <__cvt+0x3e>
 800fa78:	3401      	adds	r4, #1
 800fa7a:	2102      	movs	r1, #2
 800fa7c:	e000      	b.n	800fa80 <__cvt+0x44>
 800fa7e:	2103      	movs	r1, #3
 800fa80:	ab03      	add	r3, sp, #12
 800fa82:	9301      	str	r3, [sp, #4]
 800fa84:	ab02      	add	r3, sp, #8
 800fa86:	9300      	str	r3, [sp, #0]
 800fa88:	ec47 6b10 	vmov	d0, r6, r7
 800fa8c:	4653      	mov	r3, sl
 800fa8e:	4622      	mov	r2, r4
 800fa90:	f001 f8be 	bl	8010c10 <_dtoa_r>
 800fa94:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fa98:	4605      	mov	r5, r0
 800fa9a:	d119      	bne.n	800fad0 <__cvt+0x94>
 800fa9c:	f019 0f01 	tst.w	r9, #1
 800faa0:	d00e      	beq.n	800fac0 <__cvt+0x84>
 800faa2:	eb00 0904 	add.w	r9, r0, r4
 800faa6:	2200      	movs	r2, #0
 800faa8:	2300      	movs	r3, #0
 800faaa:	4630      	mov	r0, r6
 800faac:	4639      	mov	r1, r7
 800faae:	f7f1 f833 	bl	8000b18 <__aeabi_dcmpeq>
 800fab2:	b108      	cbz	r0, 800fab8 <__cvt+0x7c>
 800fab4:	f8cd 900c 	str.w	r9, [sp, #12]
 800fab8:	2230      	movs	r2, #48	@ 0x30
 800faba:	9b03      	ldr	r3, [sp, #12]
 800fabc:	454b      	cmp	r3, r9
 800fabe:	d31e      	bcc.n	800fafe <__cvt+0xc2>
 800fac0:	9b03      	ldr	r3, [sp, #12]
 800fac2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fac4:	1b5b      	subs	r3, r3, r5
 800fac6:	4628      	mov	r0, r5
 800fac8:	6013      	str	r3, [r2, #0]
 800faca:	b004      	add	sp, #16
 800facc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fad0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fad4:	eb00 0904 	add.w	r9, r0, r4
 800fad8:	d1e5      	bne.n	800faa6 <__cvt+0x6a>
 800fada:	7803      	ldrb	r3, [r0, #0]
 800fadc:	2b30      	cmp	r3, #48	@ 0x30
 800fade:	d10a      	bne.n	800faf6 <__cvt+0xba>
 800fae0:	2200      	movs	r2, #0
 800fae2:	2300      	movs	r3, #0
 800fae4:	4630      	mov	r0, r6
 800fae6:	4639      	mov	r1, r7
 800fae8:	f7f1 f816 	bl	8000b18 <__aeabi_dcmpeq>
 800faec:	b918      	cbnz	r0, 800faf6 <__cvt+0xba>
 800faee:	f1c4 0401 	rsb	r4, r4, #1
 800faf2:	f8ca 4000 	str.w	r4, [sl]
 800faf6:	f8da 3000 	ldr.w	r3, [sl]
 800fafa:	4499      	add	r9, r3
 800fafc:	e7d3      	b.n	800faa6 <__cvt+0x6a>
 800fafe:	1c59      	adds	r1, r3, #1
 800fb00:	9103      	str	r1, [sp, #12]
 800fb02:	701a      	strb	r2, [r3, #0]
 800fb04:	e7d9      	b.n	800faba <__cvt+0x7e>

0800fb06 <__exponent>:
 800fb06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb08:	2900      	cmp	r1, #0
 800fb0a:	bfba      	itte	lt
 800fb0c:	4249      	neglt	r1, r1
 800fb0e:	232d      	movlt	r3, #45	@ 0x2d
 800fb10:	232b      	movge	r3, #43	@ 0x2b
 800fb12:	2909      	cmp	r1, #9
 800fb14:	7002      	strb	r2, [r0, #0]
 800fb16:	7043      	strb	r3, [r0, #1]
 800fb18:	dd29      	ble.n	800fb6e <__exponent+0x68>
 800fb1a:	f10d 0307 	add.w	r3, sp, #7
 800fb1e:	461d      	mov	r5, r3
 800fb20:	270a      	movs	r7, #10
 800fb22:	461a      	mov	r2, r3
 800fb24:	fbb1 f6f7 	udiv	r6, r1, r7
 800fb28:	fb07 1416 	mls	r4, r7, r6, r1
 800fb2c:	3430      	adds	r4, #48	@ 0x30
 800fb2e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fb32:	460c      	mov	r4, r1
 800fb34:	2c63      	cmp	r4, #99	@ 0x63
 800fb36:	f103 33ff 	add.w	r3, r3, #4294967295
 800fb3a:	4631      	mov	r1, r6
 800fb3c:	dcf1      	bgt.n	800fb22 <__exponent+0x1c>
 800fb3e:	3130      	adds	r1, #48	@ 0x30
 800fb40:	1e94      	subs	r4, r2, #2
 800fb42:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fb46:	1c41      	adds	r1, r0, #1
 800fb48:	4623      	mov	r3, r4
 800fb4a:	42ab      	cmp	r3, r5
 800fb4c:	d30a      	bcc.n	800fb64 <__exponent+0x5e>
 800fb4e:	f10d 0309 	add.w	r3, sp, #9
 800fb52:	1a9b      	subs	r3, r3, r2
 800fb54:	42ac      	cmp	r4, r5
 800fb56:	bf88      	it	hi
 800fb58:	2300      	movhi	r3, #0
 800fb5a:	3302      	adds	r3, #2
 800fb5c:	4403      	add	r3, r0
 800fb5e:	1a18      	subs	r0, r3, r0
 800fb60:	b003      	add	sp, #12
 800fb62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb64:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fb68:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fb6c:	e7ed      	b.n	800fb4a <__exponent+0x44>
 800fb6e:	2330      	movs	r3, #48	@ 0x30
 800fb70:	3130      	adds	r1, #48	@ 0x30
 800fb72:	7083      	strb	r3, [r0, #2]
 800fb74:	70c1      	strb	r1, [r0, #3]
 800fb76:	1d03      	adds	r3, r0, #4
 800fb78:	e7f1      	b.n	800fb5e <__exponent+0x58>
	...

0800fb7c <_printf_float>:
 800fb7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb80:	b08d      	sub	sp, #52	@ 0x34
 800fb82:	460c      	mov	r4, r1
 800fb84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fb88:	4616      	mov	r6, r2
 800fb8a:	461f      	mov	r7, r3
 800fb8c:	4605      	mov	r5, r0
 800fb8e:	f000 ff21 	bl	80109d4 <_localeconv_r>
 800fb92:	6803      	ldr	r3, [r0, #0]
 800fb94:	9304      	str	r3, [sp, #16]
 800fb96:	4618      	mov	r0, r3
 800fb98:	f7f0 fb92 	bl	80002c0 <strlen>
 800fb9c:	2300      	movs	r3, #0
 800fb9e:	930a      	str	r3, [sp, #40]	@ 0x28
 800fba0:	f8d8 3000 	ldr.w	r3, [r8]
 800fba4:	9005      	str	r0, [sp, #20]
 800fba6:	3307      	adds	r3, #7
 800fba8:	f023 0307 	bic.w	r3, r3, #7
 800fbac:	f103 0208 	add.w	r2, r3, #8
 800fbb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fbb4:	f8d4 b000 	ldr.w	fp, [r4]
 800fbb8:	f8c8 2000 	str.w	r2, [r8]
 800fbbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fbc0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fbc4:	9307      	str	r3, [sp, #28]
 800fbc6:	f8cd 8018 	str.w	r8, [sp, #24]
 800fbca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fbce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbd2:	4b9c      	ldr	r3, [pc, #624]	@ (800fe44 <_printf_float+0x2c8>)
 800fbd4:	f04f 32ff 	mov.w	r2, #4294967295
 800fbd8:	f7f0 ffd0 	bl	8000b7c <__aeabi_dcmpun>
 800fbdc:	bb70      	cbnz	r0, 800fc3c <_printf_float+0xc0>
 800fbde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fbe2:	4b98      	ldr	r3, [pc, #608]	@ (800fe44 <_printf_float+0x2c8>)
 800fbe4:	f04f 32ff 	mov.w	r2, #4294967295
 800fbe8:	f7f0 ffaa 	bl	8000b40 <__aeabi_dcmple>
 800fbec:	bb30      	cbnz	r0, 800fc3c <_printf_float+0xc0>
 800fbee:	2200      	movs	r2, #0
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	4640      	mov	r0, r8
 800fbf4:	4649      	mov	r1, r9
 800fbf6:	f7f0 ff99 	bl	8000b2c <__aeabi_dcmplt>
 800fbfa:	b110      	cbz	r0, 800fc02 <_printf_float+0x86>
 800fbfc:	232d      	movs	r3, #45	@ 0x2d
 800fbfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fc02:	4a91      	ldr	r2, [pc, #580]	@ (800fe48 <_printf_float+0x2cc>)
 800fc04:	4b91      	ldr	r3, [pc, #580]	@ (800fe4c <_printf_float+0x2d0>)
 800fc06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fc0a:	bf94      	ite	ls
 800fc0c:	4690      	movls	r8, r2
 800fc0e:	4698      	movhi	r8, r3
 800fc10:	2303      	movs	r3, #3
 800fc12:	6123      	str	r3, [r4, #16]
 800fc14:	f02b 0304 	bic.w	r3, fp, #4
 800fc18:	6023      	str	r3, [r4, #0]
 800fc1a:	f04f 0900 	mov.w	r9, #0
 800fc1e:	9700      	str	r7, [sp, #0]
 800fc20:	4633      	mov	r3, r6
 800fc22:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fc24:	4621      	mov	r1, r4
 800fc26:	4628      	mov	r0, r5
 800fc28:	f000 f9d2 	bl	800ffd0 <_printf_common>
 800fc2c:	3001      	adds	r0, #1
 800fc2e:	f040 808d 	bne.w	800fd4c <_printf_float+0x1d0>
 800fc32:	f04f 30ff 	mov.w	r0, #4294967295
 800fc36:	b00d      	add	sp, #52	@ 0x34
 800fc38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc3c:	4642      	mov	r2, r8
 800fc3e:	464b      	mov	r3, r9
 800fc40:	4640      	mov	r0, r8
 800fc42:	4649      	mov	r1, r9
 800fc44:	f7f0 ff9a 	bl	8000b7c <__aeabi_dcmpun>
 800fc48:	b140      	cbz	r0, 800fc5c <_printf_float+0xe0>
 800fc4a:	464b      	mov	r3, r9
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	bfbc      	itt	lt
 800fc50:	232d      	movlt	r3, #45	@ 0x2d
 800fc52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fc56:	4a7e      	ldr	r2, [pc, #504]	@ (800fe50 <_printf_float+0x2d4>)
 800fc58:	4b7e      	ldr	r3, [pc, #504]	@ (800fe54 <_printf_float+0x2d8>)
 800fc5a:	e7d4      	b.n	800fc06 <_printf_float+0x8a>
 800fc5c:	6863      	ldr	r3, [r4, #4]
 800fc5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fc62:	9206      	str	r2, [sp, #24]
 800fc64:	1c5a      	adds	r2, r3, #1
 800fc66:	d13b      	bne.n	800fce0 <_printf_float+0x164>
 800fc68:	2306      	movs	r3, #6
 800fc6a:	6063      	str	r3, [r4, #4]
 800fc6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fc70:	2300      	movs	r3, #0
 800fc72:	6022      	str	r2, [r4, #0]
 800fc74:	9303      	str	r3, [sp, #12]
 800fc76:	ab0a      	add	r3, sp, #40	@ 0x28
 800fc78:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fc7c:	ab09      	add	r3, sp, #36	@ 0x24
 800fc7e:	9300      	str	r3, [sp, #0]
 800fc80:	6861      	ldr	r1, [r4, #4]
 800fc82:	ec49 8b10 	vmov	d0, r8, r9
 800fc86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fc8a:	4628      	mov	r0, r5
 800fc8c:	f7ff fed6 	bl	800fa3c <__cvt>
 800fc90:	9b06      	ldr	r3, [sp, #24]
 800fc92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fc94:	2b47      	cmp	r3, #71	@ 0x47
 800fc96:	4680      	mov	r8, r0
 800fc98:	d129      	bne.n	800fcee <_printf_float+0x172>
 800fc9a:	1cc8      	adds	r0, r1, #3
 800fc9c:	db02      	blt.n	800fca4 <_printf_float+0x128>
 800fc9e:	6863      	ldr	r3, [r4, #4]
 800fca0:	4299      	cmp	r1, r3
 800fca2:	dd41      	ble.n	800fd28 <_printf_float+0x1ac>
 800fca4:	f1aa 0a02 	sub.w	sl, sl, #2
 800fca8:	fa5f fa8a 	uxtb.w	sl, sl
 800fcac:	3901      	subs	r1, #1
 800fcae:	4652      	mov	r2, sl
 800fcb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fcb4:	9109      	str	r1, [sp, #36]	@ 0x24
 800fcb6:	f7ff ff26 	bl	800fb06 <__exponent>
 800fcba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fcbc:	1813      	adds	r3, r2, r0
 800fcbe:	2a01      	cmp	r2, #1
 800fcc0:	4681      	mov	r9, r0
 800fcc2:	6123      	str	r3, [r4, #16]
 800fcc4:	dc02      	bgt.n	800fccc <_printf_float+0x150>
 800fcc6:	6822      	ldr	r2, [r4, #0]
 800fcc8:	07d2      	lsls	r2, r2, #31
 800fcca:	d501      	bpl.n	800fcd0 <_printf_float+0x154>
 800fccc:	3301      	adds	r3, #1
 800fcce:	6123      	str	r3, [r4, #16]
 800fcd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d0a2      	beq.n	800fc1e <_printf_float+0xa2>
 800fcd8:	232d      	movs	r3, #45	@ 0x2d
 800fcda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fcde:	e79e      	b.n	800fc1e <_printf_float+0xa2>
 800fce0:	9a06      	ldr	r2, [sp, #24]
 800fce2:	2a47      	cmp	r2, #71	@ 0x47
 800fce4:	d1c2      	bne.n	800fc6c <_printf_float+0xf0>
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d1c0      	bne.n	800fc6c <_printf_float+0xf0>
 800fcea:	2301      	movs	r3, #1
 800fcec:	e7bd      	b.n	800fc6a <_printf_float+0xee>
 800fcee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fcf2:	d9db      	bls.n	800fcac <_printf_float+0x130>
 800fcf4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fcf8:	d118      	bne.n	800fd2c <_printf_float+0x1b0>
 800fcfa:	2900      	cmp	r1, #0
 800fcfc:	6863      	ldr	r3, [r4, #4]
 800fcfe:	dd0b      	ble.n	800fd18 <_printf_float+0x19c>
 800fd00:	6121      	str	r1, [r4, #16]
 800fd02:	b913      	cbnz	r3, 800fd0a <_printf_float+0x18e>
 800fd04:	6822      	ldr	r2, [r4, #0]
 800fd06:	07d0      	lsls	r0, r2, #31
 800fd08:	d502      	bpl.n	800fd10 <_printf_float+0x194>
 800fd0a:	3301      	adds	r3, #1
 800fd0c:	440b      	add	r3, r1
 800fd0e:	6123      	str	r3, [r4, #16]
 800fd10:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fd12:	f04f 0900 	mov.w	r9, #0
 800fd16:	e7db      	b.n	800fcd0 <_printf_float+0x154>
 800fd18:	b913      	cbnz	r3, 800fd20 <_printf_float+0x1a4>
 800fd1a:	6822      	ldr	r2, [r4, #0]
 800fd1c:	07d2      	lsls	r2, r2, #31
 800fd1e:	d501      	bpl.n	800fd24 <_printf_float+0x1a8>
 800fd20:	3302      	adds	r3, #2
 800fd22:	e7f4      	b.n	800fd0e <_printf_float+0x192>
 800fd24:	2301      	movs	r3, #1
 800fd26:	e7f2      	b.n	800fd0e <_printf_float+0x192>
 800fd28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fd2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fd2e:	4299      	cmp	r1, r3
 800fd30:	db05      	blt.n	800fd3e <_printf_float+0x1c2>
 800fd32:	6823      	ldr	r3, [r4, #0]
 800fd34:	6121      	str	r1, [r4, #16]
 800fd36:	07d8      	lsls	r0, r3, #31
 800fd38:	d5ea      	bpl.n	800fd10 <_printf_float+0x194>
 800fd3a:	1c4b      	adds	r3, r1, #1
 800fd3c:	e7e7      	b.n	800fd0e <_printf_float+0x192>
 800fd3e:	2900      	cmp	r1, #0
 800fd40:	bfd4      	ite	le
 800fd42:	f1c1 0202 	rsble	r2, r1, #2
 800fd46:	2201      	movgt	r2, #1
 800fd48:	4413      	add	r3, r2
 800fd4a:	e7e0      	b.n	800fd0e <_printf_float+0x192>
 800fd4c:	6823      	ldr	r3, [r4, #0]
 800fd4e:	055a      	lsls	r2, r3, #21
 800fd50:	d407      	bmi.n	800fd62 <_printf_float+0x1e6>
 800fd52:	6923      	ldr	r3, [r4, #16]
 800fd54:	4642      	mov	r2, r8
 800fd56:	4631      	mov	r1, r6
 800fd58:	4628      	mov	r0, r5
 800fd5a:	47b8      	blx	r7
 800fd5c:	3001      	adds	r0, #1
 800fd5e:	d12b      	bne.n	800fdb8 <_printf_float+0x23c>
 800fd60:	e767      	b.n	800fc32 <_printf_float+0xb6>
 800fd62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fd66:	f240 80dd 	bls.w	800ff24 <_printf_float+0x3a8>
 800fd6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fd6e:	2200      	movs	r2, #0
 800fd70:	2300      	movs	r3, #0
 800fd72:	f7f0 fed1 	bl	8000b18 <__aeabi_dcmpeq>
 800fd76:	2800      	cmp	r0, #0
 800fd78:	d033      	beq.n	800fde2 <_printf_float+0x266>
 800fd7a:	4a37      	ldr	r2, [pc, #220]	@ (800fe58 <_printf_float+0x2dc>)
 800fd7c:	2301      	movs	r3, #1
 800fd7e:	4631      	mov	r1, r6
 800fd80:	4628      	mov	r0, r5
 800fd82:	47b8      	blx	r7
 800fd84:	3001      	adds	r0, #1
 800fd86:	f43f af54 	beq.w	800fc32 <_printf_float+0xb6>
 800fd8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fd8e:	4543      	cmp	r3, r8
 800fd90:	db02      	blt.n	800fd98 <_printf_float+0x21c>
 800fd92:	6823      	ldr	r3, [r4, #0]
 800fd94:	07d8      	lsls	r0, r3, #31
 800fd96:	d50f      	bpl.n	800fdb8 <_printf_float+0x23c>
 800fd98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd9c:	4631      	mov	r1, r6
 800fd9e:	4628      	mov	r0, r5
 800fda0:	47b8      	blx	r7
 800fda2:	3001      	adds	r0, #1
 800fda4:	f43f af45 	beq.w	800fc32 <_printf_float+0xb6>
 800fda8:	f04f 0900 	mov.w	r9, #0
 800fdac:	f108 38ff 	add.w	r8, r8, #4294967295
 800fdb0:	f104 0a1a 	add.w	sl, r4, #26
 800fdb4:	45c8      	cmp	r8, r9
 800fdb6:	dc09      	bgt.n	800fdcc <_printf_float+0x250>
 800fdb8:	6823      	ldr	r3, [r4, #0]
 800fdba:	079b      	lsls	r3, r3, #30
 800fdbc:	f100 8103 	bmi.w	800ffc6 <_printf_float+0x44a>
 800fdc0:	68e0      	ldr	r0, [r4, #12]
 800fdc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fdc4:	4298      	cmp	r0, r3
 800fdc6:	bfb8      	it	lt
 800fdc8:	4618      	movlt	r0, r3
 800fdca:	e734      	b.n	800fc36 <_printf_float+0xba>
 800fdcc:	2301      	movs	r3, #1
 800fdce:	4652      	mov	r2, sl
 800fdd0:	4631      	mov	r1, r6
 800fdd2:	4628      	mov	r0, r5
 800fdd4:	47b8      	blx	r7
 800fdd6:	3001      	adds	r0, #1
 800fdd8:	f43f af2b 	beq.w	800fc32 <_printf_float+0xb6>
 800fddc:	f109 0901 	add.w	r9, r9, #1
 800fde0:	e7e8      	b.n	800fdb4 <_printf_float+0x238>
 800fde2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	dc39      	bgt.n	800fe5c <_printf_float+0x2e0>
 800fde8:	4a1b      	ldr	r2, [pc, #108]	@ (800fe58 <_printf_float+0x2dc>)
 800fdea:	2301      	movs	r3, #1
 800fdec:	4631      	mov	r1, r6
 800fdee:	4628      	mov	r0, r5
 800fdf0:	47b8      	blx	r7
 800fdf2:	3001      	adds	r0, #1
 800fdf4:	f43f af1d 	beq.w	800fc32 <_printf_float+0xb6>
 800fdf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fdfc:	ea59 0303 	orrs.w	r3, r9, r3
 800fe00:	d102      	bne.n	800fe08 <_printf_float+0x28c>
 800fe02:	6823      	ldr	r3, [r4, #0]
 800fe04:	07d9      	lsls	r1, r3, #31
 800fe06:	d5d7      	bpl.n	800fdb8 <_printf_float+0x23c>
 800fe08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe0c:	4631      	mov	r1, r6
 800fe0e:	4628      	mov	r0, r5
 800fe10:	47b8      	blx	r7
 800fe12:	3001      	adds	r0, #1
 800fe14:	f43f af0d 	beq.w	800fc32 <_printf_float+0xb6>
 800fe18:	f04f 0a00 	mov.w	sl, #0
 800fe1c:	f104 0b1a 	add.w	fp, r4, #26
 800fe20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe22:	425b      	negs	r3, r3
 800fe24:	4553      	cmp	r3, sl
 800fe26:	dc01      	bgt.n	800fe2c <_printf_float+0x2b0>
 800fe28:	464b      	mov	r3, r9
 800fe2a:	e793      	b.n	800fd54 <_printf_float+0x1d8>
 800fe2c:	2301      	movs	r3, #1
 800fe2e:	465a      	mov	r2, fp
 800fe30:	4631      	mov	r1, r6
 800fe32:	4628      	mov	r0, r5
 800fe34:	47b8      	blx	r7
 800fe36:	3001      	adds	r0, #1
 800fe38:	f43f aefb 	beq.w	800fc32 <_printf_float+0xb6>
 800fe3c:	f10a 0a01 	add.w	sl, sl, #1
 800fe40:	e7ee      	b.n	800fe20 <_printf_float+0x2a4>
 800fe42:	bf00      	nop
 800fe44:	7fefffff 	.word	0x7fefffff
 800fe48:	08014568 	.word	0x08014568
 800fe4c:	0801456c 	.word	0x0801456c
 800fe50:	08014570 	.word	0x08014570
 800fe54:	08014574 	.word	0x08014574
 800fe58:	08014578 	.word	0x08014578
 800fe5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fe5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fe62:	4553      	cmp	r3, sl
 800fe64:	bfa8      	it	ge
 800fe66:	4653      	movge	r3, sl
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	4699      	mov	r9, r3
 800fe6c:	dc36      	bgt.n	800fedc <_printf_float+0x360>
 800fe6e:	f04f 0b00 	mov.w	fp, #0
 800fe72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fe76:	f104 021a 	add.w	r2, r4, #26
 800fe7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fe7c:	9306      	str	r3, [sp, #24]
 800fe7e:	eba3 0309 	sub.w	r3, r3, r9
 800fe82:	455b      	cmp	r3, fp
 800fe84:	dc31      	bgt.n	800feea <_printf_float+0x36e>
 800fe86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe88:	459a      	cmp	sl, r3
 800fe8a:	dc3a      	bgt.n	800ff02 <_printf_float+0x386>
 800fe8c:	6823      	ldr	r3, [r4, #0]
 800fe8e:	07da      	lsls	r2, r3, #31
 800fe90:	d437      	bmi.n	800ff02 <_printf_float+0x386>
 800fe92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe94:	ebaa 0903 	sub.w	r9, sl, r3
 800fe98:	9b06      	ldr	r3, [sp, #24]
 800fe9a:	ebaa 0303 	sub.w	r3, sl, r3
 800fe9e:	4599      	cmp	r9, r3
 800fea0:	bfa8      	it	ge
 800fea2:	4699      	movge	r9, r3
 800fea4:	f1b9 0f00 	cmp.w	r9, #0
 800fea8:	dc33      	bgt.n	800ff12 <_printf_float+0x396>
 800feaa:	f04f 0800 	mov.w	r8, #0
 800feae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800feb2:	f104 0b1a 	add.w	fp, r4, #26
 800feb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feb8:	ebaa 0303 	sub.w	r3, sl, r3
 800febc:	eba3 0309 	sub.w	r3, r3, r9
 800fec0:	4543      	cmp	r3, r8
 800fec2:	f77f af79 	ble.w	800fdb8 <_printf_float+0x23c>
 800fec6:	2301      	movs	r3, #1
 800fec8:	465a      	mov	r2, fp
 800feca:	4631      	mov	r1, r6
 800fecc:	4628      	mov	r0, r5
 800fece:	47b8      	blx	r7
 800fed0:	3001      	adds	r0, #1
 800fed2:	f43f aeae 	beq.w	800fc32 <_printf_float+0xb6>
 800fed6:	f108 0801 	add.w	r8, r8, #1
 800feda:	e7ec      	b.n	800feb6 <_printf_float+0x33a>
 800fedc:	4642      	mov	r2, r8
 800fede:	4631      	mov	r1, r6
 800fee0:	4628      	mov	r0, r5
 800fee2:	47b8      	blx	r7
 800fee4:	3001      	adds	r0, #1
 800fee6:	d1c2      	bne.n	800fe6e <_printf_float+0x2f2>
 800fee8:	e6a3      	b.n	800fc32 <_printf_float+0xb6>
 800feea:	2301      	movs	r3, #1
 800feec:	4631      	mov	r1, r6
 800feee:	4628      	mov	r0, r5
 800fef0:	9206      	str	r2, [sp, #24]
 800fef2:	47b8      	blx	r7
 800fef4:	3001      	adds	r0, #1
 800fef6:	f43f ae9c 	beq.w	800fc32 <_printf_float+0xb6>
 800fefa:	9a06      	ldr	r2, [sp, #24]
 800fefc:	f10b 0b01 	add.w	fp, fp, #1
 800ff00:	e7bb      	b.n	800fe7a <_printf_float+0x2fe>
 800ff02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff06:	4631      	mov	r1, r6
 800ff08:	4628      	mov	r0, r5
 800ff0a:	47b8      	blx	r7
 800ff0c:	3001      	adds	r0, #1
 800ff0e:	d1c0      	bne.n	800fe92 <_printf_float+0x316>
 800ff10:	e68f      	b.n	800fc32 <_printf_float+0xb6>
 800ff12:	9a06      	ldr	r2, [sp, #24]
 800ff14:	464b      	mov	r3, r9
 800ff16:	4442      	add	r2, r8
 800ff18:	4631      	mov	r1, r6
 800ff1a:	4628      	mov	r0, r5
 800ff1c:	47b8      	blx	r7
 800ff1e:	3001      	adds	r0, #1
 800ff20:	d1c3      	bne.n	800feaa <_printf_float+0x32e>
 800ff22:	e686      	b.n	800fc32 <_printf_float+0xb6>
 800ff24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ff28:	f1ba 0f01 	cmp.w	sl, #1
 800ff2c:	dc01      	bgt.n	800ff32 <_printf_float+0x3b6>
 800ff2e:	07db      	lsls	r3, r3, #31
 800ff30:	d536      	bpl.n	800ffa0 <_printf_float+0x424>
 800ff32:	2301      	movs	r3, #1
 800ff34:	4642      	mov	r2, r8
 800ff36:	4631      	mov	r1, r6
 800ff38:	4628      	mov	r0, r5
 800ff3a:	47b8      	blx	r7
 800ff3c:	3001      	adds	r0, #1
 800ff3e:	f43f ae78 	beq.w	800fc32 <_printf_float+0xb6>
 800ff42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff46:	4631      	mov	r1, r6
 800ff48:	4628      	mov	r0, r5
 800ff4a:	47b8      	blx	r7
 800ff4c:	3001      	adds	r0, #1
 800ff4e:	f43f ae70 	beq.w	800fc32 <_printf_float+0xb6>
 800ff52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ff56:	2200      	movs	r2, #0
 800ff58:	2300      	movs	r3, #0
 800ff5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ff5e:	f7f0 fddb 	bl	8000b18 <__aeabi_dcmpeq>
 800ff62:	b9c0      	cbnz	r0, 800ff96 <_printf_float+0x41a>
 800ff64:	4653      	mov	r3, sl
 800ff66:	f108 0201 	add.w	r2, r8, #1
 800ff6a:	4631      	mov	r1, r6
 800ff6c:	4628      	mov	r0, r5
 800ff6e:	47b8      	blx	r7
 800ff70:	3001      	adds	r0, #1
 800ff72:	d10c      	bne.n	800ff8e <_printf_float+0x412>
 800ff74:	e65d      	b.n	800fc32 <_printf_float+0xb6>
 800ff76:	2301      	movs	r3, #1
 800ff78:	465a      	mov	r2, fp
 800ff7a:	4631      	mov	r1, r6
 800ff7c:	4628      	mov	r0, r5
 800ff7e:	47b8      	blx	r7
 800ff80:	3001      	adds	r0, #1
 800ff82:	f43f ae56 	beq.w	800fc32 <_printf_float+0xb6>
 800ff86:	f108 0801 	add.w	r8, r8, #1
 800ff8a:	45d0      	cmp	r8, sl
 800ff8c:	dbf3      	blt.n	800ff76 <_printf_float+0x3fa>
 800ff8e:	464b      	mov	r3, r9
 800ff90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ff94:	e6df      	b.n	800fd56 <_printf_float+0x1da>
 800ff96:	f04f 0800 	mov.w	r8, #0
 800ff9a:	f104 0b1a 	add.w	fp, r4, #26
 800ff9e:	e7f4      	b.n	800ff8a <_printf_float+0x40e>
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	4642      	mov	r2, r8
 800ffa4:	e7e1      	b.n	800ff6a <_printf_float+0x3ee>
 800ffa6:	2301      	movs	r3, #1
 800ffa8:	464a      	mov	r2, r9
 800ffaa:	4631      	mov	r1, r6
 800ffac:	4628      	mov	r0, r5
 800ffae:	47b8      	blx	r7
 800ffb0:	3001      	adds	r0, #1
 800ffb2:	f43f ae3e 	beq.w	800fc32 <_printf_float+0xb6>
 800ffb6:	f108 0801 	add.w	r8, r8, #1
 800ffba:	68e3      	ldr	r3, [r4, #12]
 800ffbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ffbe:	1a5b      	subs	r3, r3, r1
 800ffc0:	4543      	cmp	r3, r8
 800ffc2:	dcf0      	bgt.n	800ffa6 <_printf_float+0x42a>
 800ffc4:	e6fc      	b.n	800fdc0 <_printf_float+0x244>
 800ffc6:	f04f 0800 	mov.w	r8, #0
 800ffca:	f104 0919 	add.w	r9, r4, #25
 800ffce:	e7f4      	b.n	800ffba <_printf_float+0x43e>

0800ffd0 <_printf_common>:
 800ffd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffd4:	4616      	mov	r6, r2
 800ffd6:	4698      	mov	r8, r3
 800ffd8:	688a      	ldr	r2, [r1, #8]
 800ffda:	690b      	ldr	r3, [r1, #16]
 800ffdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ffe0:	4293      	cmp	r3, r2
 800ffe2:	bfb8      	it	lt
 800ffe4:	4613      	movlt	r3, r2
 800ffe6:	6033      	str	r3, [r6, #0]
 800ffe8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ffec:	4607      	mov	r7, r0
 800ffee:	460c      	mov	r4, r1
 800fff0:	b10a      	cbz	r2, 800fff6 <_printf_common+0x26>
 800fff2:	3301      	adds	r3, #1
 800fff4:	6033      	str	r3, [r6, #0]
 800fff6:	6823      	ldr	r3, [r4, #0]
 800fff8:	0699      	lsls	r1, r3, #26
 800fffa:	bf42      	ittt	mi
 800fffc:	6833      	ldrmi	r3, [r6, #0]
 800fffe:	3302      	addmi	r3, #2
 8010000:	6033      	strmi	r3, [r6, #0]
 8010002:	6825      	ldr	r5, [r4, #0]
 8010004:	f015 0506 	ands.w	r5, r5, #6
 8010008:	d106      	bne.n	8010018 <_printf_common+0x48>
 801000a:	f104 0a19 	add.w	sl, r4, #25
 801000e:	68e3      	ldr	r3, [r4, #12]
 8010010:	6832      	ldr	r2, [r6, #0]
 8010012:	1a9b      	subs	r3, r3, r2
 8010014:	42ab      	cmp	r3, r5
 8010016:	dc26      	bgt.n	8010066 <_printf_common+0x96>
 8010018:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801001c:	6822      	ldr	r2, [r4, #0]
 801001e:	3b00      	subs	r3, #0
 8010020:	bf18      	it	ne
 8010022:	2301      	movne	r3, #1
 8010024:	0692      	lsls	r2, r2, #26
 8010026:	d42b      	bmi.n	8010080 <_printf_common+0xb0>
 8010028:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801002c:	4641      	mov	r1, r8
 801002e:	4638      	mov	r0, r7
 8010030:	47c8      	blx	r9
 8010032:	3001      	adds	r0, #1
 8010034:	d01e      	beq.n	8010074 <_printf_common+0xa4>
 8010036:	6823      	ldr	r3, [r4, #0]
 8010038:	6922      	ldr	r2, [r4, #16]
 801003a:	f003 0306 	and.w	r3, r3, #6
 801003e:	2b04      	cmp	r3, #4
 8010040:	bf02      	ittt	eq
 8010042:	68e5      	ldreq	r5, [r4, #12]
 8010044:	6833      	ldreq	r3, [r6, #0]
 8010046:	1aed      	subeq	r5, r5, r3
 8010048:	68a3      	ldr	r3, [r4, #8]
 801004a:	bf0c      	ite	eq
 801004c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010050:	2500      	movne	r5, #0
 8010052:	4293      	cmp	r3, r2
 8010054:	bfc4      	itt	gt
 8010056:	1a9b      	subgt	r3, r3, r2
 8010058:	18ed      	addgt	r5, r5, r3
 801005a:	2600      	movs	r6, #0
 801005c:	341a      	adds	r4, #26
 801005e:	42b5      	cmp	r5, r6
 8010060:	d11a      	bne.n	8010098 <_printf_common+0xc8>
 8010062:	2000      	movs	r0, #0
 8010064:	e008      	b.n	8010078 <_printf_common+0xa8>
 8010066:	2301      	movs	r3, #1
 8010068:	4652      	mov	r2, sl
 801006a:	4641      	mov	r1, r8
 801006c:	4638      	mov	r0, r7
 801006e:	47c8      	blx	r9
 8010070:	3001      	adds	r0, #1
 8010072:	d103      	bne.n	801007c <_printf_common+0xac>
 8010074:	f04f 30ff 	mov.w	r0, #4294967295
 8010078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801007c:	3501      	adds	r5, #1
 801007e:	e7c6      	b.n	801000e <_printf_common+0x3e>
 8010080:	18e1      	adds	r1, r4, r3
 8010082:	1c5a      	adds	r2, r3, #1
 8010084:	2030      	movs	r0, #48	@ 0x30
 8010086:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801008a:	4422      	add	r2, r4
 801008c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010090:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010094:	3302      	adds	r3, #2
 8010096:	e7c7      	b.n	8010028 <_printf_common+0x58>
 8010098:	2301      	movs	r3, #1
 801009a:	4622      	mov	r2, r4
 801009c:	4641      	mov	r1, r8
 801009e:	4638      	mov	r0, r7
 80100a0:	47c8      	blx	r9
 80100a2:	3001      	adds	r0, #1
 80100a4:	d0e6      	beq.n	8010074 <_printf_common+0xa4>
 80100a6:	3601      	adds	r6, #1
 80100a8:	e7d9      	b.n	801005e <_printf_common+0x8e>
	...

080100ac <_printf_i>:
 80100ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80100b0:	7e0f      	ldrb	r7, [r1, #24]
 80100b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80100b4:	2f78      	cmp	r7, #120	@ 0x78
 80100b6:	4691      	mov	r9, r2
 80100b8:	4680      	mov	r8, r0
 80100ba:	460c      	mov	r4, r1
 80100bc:	469a      	mov	sl, r3
 80100be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80100c2:	d807      	bhi.n	80100d4 <_printf_i+0x28>
 80100c4:	2f62      	cmp	r7, #98	@ 0x62
 80100c6:	d80a      	bhi.n	80100de <_printf_i+0x32>
 80100c8:	2f00      	cmp	r7, #0
 80100ca:	f000 80d2 	beq.w	8010272 <_printf_i+0x1c6>
 80100ce:	2f58      	cmp	r7, #88	@ 0x58
 80100d0:	f000 80b9 	beq.w	8010246 <_printf_i+0x19a>
 80100d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80100d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80100dc:	e03a      	b.n	8010154 <_printf_i+0xa8>
 80100de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80100e2:	2b15      	cmp	r3, #21
 80100e4:	d8f6      	bhi.n	80100d4 <_printf_i+0x28>
 80100e6:	a101      	add	r1, pc, #4	@ (adr r1, 80100ec <_printf_i+0x40>)
 80100e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80100ec:	08010145 	.word	0x08010145
 80100f0:	08010159 	.word	0x08010159
 80100f4:	080100d5 	.word	0x080100d5
 80100f8:	080100d5 	.word	0x080100d5
 80100fc:	080100d5 	.word	0x080100d5
 8010100:	080100d5 	.word	0x080100d5
 8010104:	08010159 	.word	0x08010159
 8010108:	080100d5 	.word	0x080100d5
 801010c:	080100d5 	.word	0x080100d5
 8010110:	080100d5 	.word	0x080100d5
 8010114:	080100d5 	.word	0x080100d5
 8010118:	08010259 	.word	0x08010259
 801011c:	08010183 	.word	0x08010183
 8010120:	08010213 	.word	0x08010213
 8010124:	080100d5 	.word	0x080100d5
 8010128:	080100d5 	.word	0x080100d5
 801012c:	0801027b 	.word	0x0801027b
 8010130:	080100d5 	.word	0x080100d5
 8010134:	08010183 	.word	0x08010183
 8010138:	080100d5 	.word	0x080100d5
 801013c:	080100d5 	.word	0x080100d5
 8010140:	0801021b 	.word	0x0801021b
 8010144:	6833      	ldr	r3, [r6, #0]
 8010146:	1d1a      	adds	r2, r3, #4
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	6032      	str	r2, [r6, #0]
 801014c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010150:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010154:	2301      	movs	r3, #1
 8010156:	e09d      	b.n	8010294 <_printf_i+0x1e8>
 8010158:	6833      	ldr	r3, [r6, #0]
 801015a:	6820      	ldr	r0, [r4, #0]
 801015c:	1d19      	adds	r1, r3, #4
 801015e:	6031      	str	r1, [r6, #0]
 8010160:	0606      	lsls	r6, r0, #24
 8010162:	d501      	bpl.n	8010168 <_printf_i+0xbc>
 8010164:	681d      	ldr	r5, [r3, #0]
 8010166:	e003      	b.n	8010170 <_printf_i+0xc4>
 8010168:	0645      	lsls	r5, r0, #25
 801016a:	d5fb      	bpl.n	8010164 <_printf_i+0xb8>
 801016c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010170:	2d00      	cmp	r5, #0
 8010172:	da03      	bge.n	801017c <_printf_i+0xd0>
 8010174:	232d      	movs	r3, #45	@ 0x2d
 8010176:	426d      	negs	r5, r5
 8010178:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801017c:	4859      	ldr	r0, [pc, #356]	@ (80102e4 <_printf_i+0x238>)
 801017e:	230a      	movs	r3, #10
 8010180:	e011      	b.n	80101a6 <_printf_i+0xfa>
 8010182:	6821      	ldr	r1, [r4, #0]
 8010184:	6833      	ldr	r3, [r6, #0]
 8010186:	0608      	lsls	r0, r1, #24
 8010188:	f853 5b04 	ldr.w	r5, [r3], #4
 801018c:	d402      	bmi.n	8010194 <_printf_i+0xe8>
 801018e:	0649      	lsls	r1, r1, #25
 8010190:	bf48      	it	mi
 8010192:	b2ad      	uxthmi	r5, r5
 8010194:	2f6f      	cmp	r7, #111	@ 0x6f
 8010196:	4853      	ldr	r0, [pc, #332]	@ (80102e4 <_printf_i+0x238>)
 8010198:	6033      	str	r3, [r6, #0]
 801019a:	bf14      	ite	ne
 801019c:	230a      	movne	r3, #10
 801019e:	2308      	moveq	r3, #8
 80101a0:	2100      	movs	r1, #0
 80101a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80101a6:	6866      	ldr	r6, [r4, #4]
 80101a8:	60a6      	str	r6, [r4, #8]
 80101aa:	2e00      	cmp	r6, #0
 80101ac:	bfa2      	ittt	ge
 80101ae:	6821      	ldrge	r1, [r4, #0]
 80101b0:	f021 0104 	bicge.w	r1, r1, #4
 80101b4:	6021      	strge	r1, [r4, #0]
 80101b6:	b90d      	cbnz	r5, 80101bc <_printf_i+0x110>
 80101b8:	2e00      	cmp	r6, #0
 80101ba:	d04b      	beq.n	8010254 <_printf_i+0x1a8>
 80101bc:	4616      	mov	r6, r2
 80101be:	fbb5 f1f3 	udiv	r1, r5, r3
 80101c2:	fb03 5711 	mls	r7, r3, r1, r5
 80101c6:	5dc7      	ldrb	r7, [r0, r7]
 80101c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80101cc:	462f      	mov	r7, r5
 80101ce:	42bb      	cmp	r3, r7
 80101d0:	460d      	mov	r5, r1
 80101d2:	d9f4      	bls.n	80101be <_printf_i+0x112>
 80101d4:	2b08      	cmp	r3, #8
 80101d6:	d10b      	bne.n	80101f0 <_printf_i+0x144>
 80101d8:	6823      	ldr	r3, [r4, #0]
 80101da:	07df      	lsls	r7, r3, #31
 80101dc:	d508      	bpl.n	80101f0 <_printf_i+0x144>
 80101de:	6923      	ldr	r3, [r4, #16]
 80101e0:	6861      	ldr	r1, [r4, #4]
 80101e2:	4299      	cmp	r1, r3
 80101e4:	bfde      	ittt	le
 80101e6:	2330      	movle	r3, #48	@ 0x30
 80101e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80101ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80101f0:	1b92      	subs	r2, r2, r6
 80101f2:	6122      	str	r2, [r4, #16]
 80101f4:	f8cd a000 	str.w	sl, [sp]
 80101f8:	464b      	mov	r3, r9
 80101fa:	aa03      	add	r2, sp, #12
 80101fc:	4621      	mov	r1, r4
 80101fe:	4640      	mov	r0, r8
 8010200:	f7ff fee6 	bl	800ffd0 <_printf_common>
 8010204:	3001      	adds	r0, #1
 8010206:	d14a      	bne.n	801029e <_printf_i+0x1f2>
 8010208:	f04f 30ff 	mov.w	r0, #4294967295
 801020c:	b004      	add	sp, #16
 801020e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010212:	6823      	ldr	r3, [r4, #0]
 8010214:	f043 0320 	orr.w	r3, r3, #32
 8010218:	6023      	str	r3, [r4, #0]
 801021a:	4833      	ldr	r0, [pc, #204]	@ (80102e8 <_printf_i+0x23c>)
 801021c:	2778      	movs	r7, #120	@ 0x78
 801021e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010222:	6823      	ldr	r3, [r4, #0]
 8010224:	6831      	ldr	r1, [r6, #0]
 8010226:	061f      	lsls	r7, r3, #24
 8010228:	f851 5b04 	ldr.w	r5, [r1], #4
 801022c:	d402      	bmi.n	8010234 <_printf_i+0x188>
 801022e:	065f      	lsls	r7, r3, #25
 8010230:	bf48      	it	mi
 8010232:	b2ad      	uxthmi	r5, r5
 8010234:	6031      	str	r1, [r6, #0]
 8010236:	07d9      	lsls	r1, r3, #31
 8010238:	bf44      	itt	mi
 801023a:	f043 0320 	orrmi.w	r3, r3, #32
 801023e:	6023      	strmi	r3, [r4, #0]
 8010240:	b11d      	cbz	r5, 801024a <_printf_i+0x19e>
 8010242:	2310      	movs	r3, #16
 8010244:	e7ac      	b.n	80101a0 <_printf_i+0xf4>
 8010246:	4827      	ldr	r0, [pc, #156]	@ (80102e4 <_printf_i+0x238>)
 8010248:	e7e9      	b.n	801021e <_printf_i+0x172>
 801024a:	6823      	ldr	r3, [r4, #0]
 801024c:	f023 0320 	bic.w	r3, r3, #32
 8010250:	6023      	str	r3, [r4, #0]
 8010252:	e7f6      	b.n	8010242 <_printf_i+0x196>
 8010254:	4616      	mov	r6, r2
 8010256:	e7bd      	b.n	80101d4 <_printf_i+0x128>
 8010258:	6833      	ldr	r3, [r6, #0]
 801025a:	6825      	ldr	r5, [r4, #0]
 801025c:	6961      	ldr	r1, [r4, #20]
 801025e:	1d18      	adds	r0, r3, #4
 8010260:	6030      	str	r0, [r6, #0]
 8010262:	062e      	lsls	r6, r5, #24
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	d501      	bpl.n	801026c <_printf_i+0x1c0>
 8010268:	6019      	str	r1, [r3, #0]
 801026a:	e002      	b.n	8010272 <_printf_i+0x1c6>
 801026c:	0668      	lsls	r0, r5, #25
 801026e:	d5fb      	bpl.n	8010268 <_printf_i+0x1bc>
 8010270:	8019      	strh	r1, [r3, #0]
 8010272:	2300      	movs	r3, #0
 8010274:	6123      	str	r3, [r4, #16]
 8010276:	4616      	mov	r6, r2
 8010278:	e7bc      	b.n	80101f4 <_printf_i+0x148>
 801027a:	6833      	ldr	r3, [r6, #0]
 801027c:	1d1a      	adds	r2, r3, #4
 801027e:	6032      	str	r2, [r6, #0]
 8010280:	681e      	ldr	r6, [r3, #0]
 8010282:	6862      	ldr	r2, [r4, #4]
 8010284:	2100      	movs	r1, #0
 8010286:	4630      	mov	r0, r6
 8010288:	f7ef ffca 	bl	8000220 <memchr>
 801028c:	b108      	cbz	r0, 8010292 <_printf_i+0x1e6>
 801028e:	1b80      	subs	r0, r0, r6
 8010290:	6060      	str	r0, [r4, #4]
 8010292:	6863      	ldr	r3, [r4, #4]
 8010294:	6123      	str	r3, [r4, #16]
 8010296:	2300      	movs	r3, #0
 8010298:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801029c:	e7aa      	b.n	80101f4 <_printf_i+0x148>
 801029e:	6923      	ldr	r3, [r4, #16]
 80102a0:	4632      	mov	r2, r6
 80102a2:	4649      	mov	r1, r9
 80102a4:	4640      	mov	r0, r8
 80102a6:	47d0      	blx	sl
 80102a8:	3001      	adds	r0, #1
 80102aa:	d0ad      	beq.n	8010208 <_printf_i+0x15c>
 80102ac:	6823      	ldr	r3, [r4, #0]
 80102ae:	079b      	lsls	r3, r3, #30
 80102b0:	d413      	bmi.n	80102da <_printf_i+0x22e>
 80102b2:	68e0      	ldr	r0, [r4, #12]
 80102b4:	9b03      	ldr	r3, [sp, #12]
 80102b6:	4298      	cmp	r0, r3
 80102b8:	bfb8      	it	lt
 80102ba:	4618      	movlt	r0, r3
 80102bc:	e7a6      	b.n	801020c <_printf_i+0x160>
 80102be:	2301      	movs	r3, #1
 80102c0:	4632      	mov	r2, r6
 80102c2:	4649      	mov	r1, r9
 80102c4:	4640      	mov	r0, r8
 80102c6:	47d0      	blx	sl
 80102c8:	3001      	adds	r0, #1
 80102ca:	d09d      	beq.n	8010208 <_printf_i+0x15c>
 80102cc:	3501      	adds	r5, #1
 80102ce:	68e3      	ldr	r3, [r4, #12]
 80102d0:	9903      	ldr	r1, [sp, #12]
 80102d2:	1a5b      	subs	r3, r3, r1
 80102d4:	42ab      	cmp	r3, r5
 80102d6:	dcf2      	bgt.n	80102be <_printf_i+0x212>
 80102d8:	e7eb      	b.n	80102b2 <_printf_i+0x206>
 80102da:	2500      	movs	r5, #0
 80102dc:	f104 0619 	add.w	r6, r4, #25
 80102e0:	e7f5      	b.n	80102ce <_printf_i+0x222>
 80102e2:	bf00      	nop
 80102e4:	0801457a 	.word	0x0801457a
 80102e8:	0801458b 	.word	0x0801458b

080102ec <_scanf_float>:
 80102ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102f0:	b087      	sub	sp, #28
 80102f2:	4617      	mov	r7, r2
 80102f4:	9303      	str	r3, [sp, #12]
 80102f6:	688b      	ldr	r3, [r1, #8]
 80102f8:	1e5a      	subs	r2, r3, #1
 80102fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80102fe:	bf81      	itttt	hi
 8010300:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010304:	eb03 0b05 	addhi.w	fp, r3, r5
 8010308:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801030c:	608b      	strhi	r3, [r1, #8]
 801030e:	680b      	ldr	r3, [r1, #0]
 8010310:	460a      	mov	r2, r1
 8010312:	f04f 0500 	mov.w	r5, #0
 8010316:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801031a:	f842 3b1c 	str.w	r3, [r2], #28
 801031e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8010322:	4680      	mov	r8, r0
 8010324:	460c      	mov	r4, r1
 8010326:	bf98      	it	ls
 8010328:	f04f 0b00 	movls.w	fp, #0
 801032c:	9201      	str	r2, [sp, #4]
 801032e:	4616      	mov	r6, r2
 8010330:	46aa      	mov	sl, r5
 8010332:	46a9      	mov	r9, r5
 8010334:	9502      	str	r5, [sp, #8]
 8010336:	68a2      	ldr	r2, [r4, #8]
 8010338:	b152      	cbz	r2, 8010350 <_scanf_float+0x64>
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	781b      	ldrb	r3, [r3, #0]
 801033e:	2b4e      	cmp	r3, #78	@ 0x4e
 8010340:	d864      	bhi.n	801040c <_scanf_float+0x120>
 8010342:	2b40      	cmp	r3, #64	@ 0x40
 8010344:	d83c      	bhi.n	80103c0 <_scanf_float+0xd4>
 8010346:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801034a:	b2c8      	uxtb	r0, r1
 801034c:	280e      	cmp	r0, #14
 801034e:	d93a      	bls.n	80103c6 <_scanf_float+0xda>
 8010350:	f1b9 0f00 	cmp.w	r9, #0
 8010354:	d003      	beq.n	801035e <_scanf_float+0x72>
 8010356:	6823      	ldr	r3, [r4, #0]
 8010358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801035c:	6023      	str	r3, [r4, #0]
 801035e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010362:	f1ba 0f01 	cmp.w	sl, #1
 8010366:	f200 8117 	bhi.w	8010598 <_scanf_float+0x2ac>
 801036a:	9b01      	ldr	r3, [sp, #4]
 801036c:	429e      	cmp	r6, r3
 801036e:	f200 8108 	bhi.w	8010582 <_scanf_float+0x296>
 8010372:	2001      	movs	r0, #1
 8010374:	b007      	add	sp, #28
 8010376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801037a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801037e:	2a0d      	cmp	r2, #13
 8010380:	d8e6      	bhi.n	8010350 <_scanf_float+0x64>
 8010382:	a101      	add	r1, pc, #4	@ (adr r1, 8010388 <_scanf_float+0x9c>)
 8010384:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010388:	080104cf 	.word	0x080104cf
 801038c:	08010351 	.word	0x08010351
 8010390:	08010351 	.word	0x08010351
 8010394:	08010351 	.word	0x08010351
 8010398:	0801052f 	.word	0x0801052f
 801039c:	08010507 	.word	0x08010507
 80103a0:	08010351 	.word	0x08010351
 80103a4:	08010351 	.word	0x08010351
 80103a8:	080104dd 	.word	0x080104dd
 80103ac:	08010351 	.word	0x08010351
 80103b0:	08010351 	.word	0x08010351
 80103b4:	08010351 	.word	0x08010351
 80103b8:	08010351 	.word	0x08010351
 80103bc:	08010495 	.word	0x08010495
 80103c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80103c4:	e7db      	b.n	801037e <_scanf_float+0x92>
 80103c6:	290e      	cmp	r1, #14
 80103c8:	d8c2      	bhi.n	8010350 <_scanf_float+0x64>
 80103ca:	a001      	add	r0, pc, #4	@ (adr r0, 80103d0 <_scanf_float+0xe4>)
 80103cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80103d0:	08010485 	.word	0x08010485
 80103d4:	08010351 	.word	0x08010351
 80103d8:	08010485 	.word	0x08010485
 80103dc:	0801051b 	.word	0x0801051b
 80103e0:	08010351 	.word	0x08010351
 80103e4:	0801042d 	.word	0x0801042d
 80103e8:	0801046b 	.word	0x0801046b
 80103ec:	0801046b 	.word	0x0801046b
 80103f0:	0801046b 	.word	0x0801046b
 80103f4:	0801046b 	.word	0x0801046b
 80103f8:	0801046b 	.word	0x0801046b
 80103fc:	0801046b 	.word	0x0801046b
 8010400:	0801046b 	.word	0x0801046b
 8010404:	0801046b 	.word	0x0801046b
 8010408:	0801046b 	.word	0x0801046b
 801040c:	2b6e      	cmp	r3, #110	@ 0x6e
 801040e:	d809      	bhi.n	8010424 <_scanf_float+0x138>
 8010410:	2b60      	cmp	r3, #96	@ 0x60
 8010412:	d8b2      	bhi.n	801037a <_scanf_float+0x8e>
 8010414:	2b54      	cmp	r3, #84	@ 0x54
 8010416:	d07b      	beq.n	8010510 <_scanf_float+0x224>
 8010418:	2b59      	cmp	r3, #89	@ 0x59
 801041a:	d199      	bne.n	8010350 <_scanf_float+0x64>
 801041c:	2d07      	cmp	r5, #7
 801041e:	d197      	bne.n	8010350 <_scanf_float+0x64>
 8010420:	2508      	movs	r5, #8
 8010422:	e02c      	b.n	801047e <_scanf_float+0x192>
 8010424:	2b74      	cmp	r3, #116	@ 0x74
 8010426:	d073      	beq.n	8010510 <_scanf_float+0x224>
 8010428:	2b79      	cmp	r3, #121	@ 0x79
 801042a:	e7f6      	b.n	801041a <_scanf_float+0x12e>
 801042c:	6821      	ldr	r1, [r4, #0]
 801042e:	05c8      	lsls	r0, r1, #23
 8010430:	d51b      	bpl.n	801046a <_scanf_float+0x17e>
 8010432:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8010436:	6021      	str	r1, [r4, #0]
 8010438:	f109 0901 	add.w	r9, r9, #1
 801043c:	f1bb 0f00 	cmp.w	fp, #0
 8010440:	d003      	beq.n	801044a <_scanf_float+0x15e>
 8010442:	3201      	adds	r2, #1
 8010444:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010448:	60a2      	str	r2, [r4, #8]
 801044a:	68a3      	ldr	r3, [r4, #8]
 801044c:	3b01      	subs	r3, #1
 801044e:	60a3      	str	r3, [r4, #8]
 8010450:	6923      	ldr	r3, [r4, #16]
 8010452:	3301      	adds	r3, #1
 8010454:	6123      	str	r3, [r4, #16]
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	3b01      	subs	r3, #1
 801045a:	2b00      	cmp	r3, #0
 801045c:	607b      	str	r3, [r7, #4]
 801045e:	f340 8087 	ble.w	8010570 <_scanf_float+0x284>
 8010462:	683b      	ldr	r3, [r7, #0]
 8010464:	3301      	adds	r3, #1
 8010466:	603b      	str	r3, [r7, #0]
 8010468:	e765      	b.n	8010336 <_scanf_float+0x4a>
 801046a:	eb1a 0105 	adds.w	r1, sl, r5
 801046e:	f47f af6f 	bne.w	8010350 <_scanf_float+0x64>
 8010472:	6822      	ldr	r2, [r4, #0]
 8010474:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8010478:	6022      	str	r2, [r4, #0]
 801047a:	460d      	mov	r5, r1
 801047c:	468a      	mov	sl, r1
 801047e:	f806 3b01 	strb.w	r3, [r6], #1
 8010482:	e7e2      	b.n	801044a <_scanf_float+0x15e>
 8010484:	6822      	ldr	r2, [r4, #0]
 8010486:	0610      	lsls	r0, r2, #24
 8010488:	f57f af62 	bpl.w	8010350 <_scanf_float+0x64>
 801048c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010490:	6022      	str	r2, [r4, #0]
 8010492:	e7f4      	b.n	801047e <_scanf_float+0x192>
 8010494:	f1ba 0f00 	cmp.w	sl, #0
 8010498:	d10e      	bne.n	80104b8 <_scanf_float+0x1cc>
 801049a:	f1b9 0f00 	cmp.w	r9, #0
 801049e:	d10e      	bne.n	80104be <_scanf_float+0x1d2>
 80104a0:	6822      	ldr	r2, [r4, #0]
 80104a2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80104a6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80104aa:	d108      	bne.n	80104be <_scanf_float+0x1d2>
 80104ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80104b0:	6022      	str	r2, [r4, #0]
 80104b2:	f04f 0a01 	mov.w	sl, #1
 80104b6:	e7e2      	b.n	801047e <_scanf_float+0x192>
 80104b8:	f1ba 0f02 	cmp.w	sl, #2
 80104bc:	d055      	beq.n	801056a <_scanf_float+0x27e>
 80104be:	2d01      	cmp	r5, #1
 80104c0:	d002      	beq.n	80104c8 <_scanf_float+0x1dc>
 80104c2:	2d04      	cmp	r5, #4
 80104c4:	f47f af44 	bne.w	8010350 <_scanf_float+0x64>
 80104c8:	3501      	adds	r5, #1
 80104ca:	b2ed      	uxtb	r5, r5
 80104cc:	e7d7      	b.n	801047e <_scanf_float+0x192>
 80104ce:	f1ba 0f01 	cmp.w	sl, #1
 80104d2:	f47f af3d 	bne.w	8010350 <_scanf_float+0x64>
 80104d6:	f04f 0a02 	mov.w	sl, #2
 80104da:	e7d0      	b.n	801047e <_scanf_float+0x192>
 80104dc:	b97d      	cbnz	r5, 80104fe <_scanf_float+0x212>
 80104de:	f1b9 0f00 	cmp.w	r9, #0
 80104e2:	f47f af38 	bne.w	8010356 <_scanf_float+0x6a>
 80104e6:	6822      	ldr	r2, [r4, #0]
 80104e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80104ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80104f0:	f040 8108 	bne.w	8010704 <_scanf_float+0x418>
 80104f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80104f8:	6022      	str	r2, [r4, #0]
 80104fa:	2501      	movs	r5, #1
 80104fc:	e7bf      	b.n	801047e <_scanf_float+0x192>
 80104fe:	2d03      	cmp	r5, #3
 8010500:	d0e2      	beq.n	80104c8 <_scanf_float+0x1dc>
 8010502:	2d05      	cmp	r5, #5
 8010504:	e7de      	b.n	80104c4 <_scanf_float+0x1d8>
 8010506:	2d02      	cmp	r5, #2
 8010508:	f47f af22 	bne.w	8010350 <_scanf_float+0x64>
 801050c:	2503      	movs	r5, #3
 801050e:	e7b6      	b.n	801047e <_scanf_float+0x192>
 8010510:	2d06      	cmp	r5, #6
 8010512:	f47f af1d 	bne.w	8010350 <_scanf_float+0x64>
 8010516:	2507      	movs	r5, #7
 8010518:	e7b1      	b.n	801047e <_scanf_float+0x192>
 801051a:	6822      	ldr	r2, [r4, #0]
 801051c:	0591      	lsls	r1, r2, #22
 801051e:	f57f af17 	bpl.w	8010350 <_scanf_float+0x64>
 8010522:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8010526:	6022      	str	r2, [r4, #0]
 8010528:	f8cd 9008 	str.w	r9, [sp, #8]
 801052c:	e7a7      	b.n	801047e <_scanf_float+0x192>
 801052e:	6822      	ldr	r2, [r4, #0]
 8010530:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8010534:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8010538:	d006      	beq.n	8010548 <_scanf_float+0x25c>
 801053a:	0550      	lsls	r0, r2, #21
 801053c:	f57f af08 	bpl.w	8010350 <_scanf_float+0x64>
 8010540:	f1b9 0f00 	cmp.w	r9, #0
 8010544:	f000 80de 	beq.w	8010704 <_scanf_float+0x418>
 8010548:	0591      	lsls	r1, r2, #22
 801054a:	bf58      	it	pl
 801054c:	9902      	ldrpl	r1, [sp, #8]
 801054e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8010552:	bf58      	it	pl
 8010554:	eba9 0101 	subpl.w	r1, r9, r1
 8010558:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801055c:	bf58      	it	pl
 801055e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8010562:	6022      	str	r2, [r4, #0]
 8010564:	f04f 0900 	mov.w	r9, #0
 8010568:	e789      	b.n	801047e <_scanf_float+0x192>
 801056a:	f04f 0a03 	mov.w	sl, #3
 801056e:	e786      	b.n	801047e <_scanf_float+0x192>
 8010570:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010574:	4639      	mov	r1, r7
 8010576:	4640      	mov	r0, r8
 8010578:	4798      	blx	r3
 801057a:	2800      	cmp	r0, #0
 801057c:	f43f aedb 	beq.w	8010336 <_scanf_float+0x4a>
 8010580:	e6e6      	b.n	8010350 <_scanf_float+0x64>
 8010582:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010586:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801058a:	463a      	mov	r2, r7
 801058c:	4640      	mov	r0, r8
 801058e:	4798      	blx	r3
 8010590:	6923      	ldr	r3, [r4, #16]
 8010592:	3b01      	subs	r3, #1
 8010594:	6123      	str	r3, [r4, #16]
 8010596:	e6e8      	b.n	801036a <_scanf_float+0x7e>
 8010598:	1e6b      	subs	r3, r5, #1
 801059a:	2b06      	cmp	r3, #6
 801059c:	d824      	bhi.n	80105e8 <_scanf_float+0x2fc>
 801059e:	2d02      	cmp	r5, #2
 80105a0:	d836      	bhi.n	8010610 <_scanf_float+0x324>
 80105a2:	9b01      	ldr	r3, [sp, #4]
 80105a4:	429e      	cmp	r6, r3
 80105a6:	f67f aee4 	bls.w	8010372 <_scanf_float+0x86>
 80105aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80105ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80105b2:	463a      	mov	r2, r7
 80105b4:	4640      	mov	r0, r8
 80105b6:	4798      	blx	r3
 80105b8:	6923      	ldr	r3, [r4, #16]
 80105ba:	3b01      	subs	r3, #1
 80105bc:	6123      	str	r3, [r4, #16]
 80105be:	e7f0      	b.n	80105a2 <_scanf_float+0x2b6>
 80105c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80105c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80105c8:	463a      	mov	r2, r7
 80105ca:	4640      	mov	r0, r8
 80105cc:	4798      	blx	r3
 80105ce:	6923      	ldr	r3, [r4, #16]
 80105d0:	3b01      	subs	r3, #1
 80105d2:	6123      	str	r3, [r4, #16]
 80105d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80105d8:	fa5f fa8a 	uxtb.w	sl, sl
 80105dc:	f1ba 0f02 	cmp.w	sl, #2
 80105e0:	d1ee      	bne.n	80105c0 <_scanf_float+0x2d4>
 80105e2:	3d03      	subs	r5, #3
 80105e4:	b2ed      	uxtb	r5, r5
 80105e6:	1b76      	subs	r6, r6, r5
 80105e8:	6823      	ldr	r3, [r4, #0]
 80105ea:	05da      	lsls	r2, r3, #23
 80105ec:	d530      	bpl.n	8010650 <_scanf_float+0x364>
 80105ee:	055b      	lsls	r3, r3, #21
 80105f0:	d511      	bpl.n	8010616 <_scanf_float+0x32a>
 80105f2:	9b01      	ldr	r3, [sp, #4]
 80105f4:	429e      	cmp	r6, r3
 80105f6:	f67f aebc 	bls.w	8010372 <_scanf_float+0x86>
 80105fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80105fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010602:	463a      	mov	r2, r7
 8010604:	4640      	mov	r0, r8
 8010606:	4798      	blx	r3
 8010608:	6923      	ldr	r3, [r4, #16]
 801060a:	3b01      	subs	r3, #1
 801060c:	6123      	str	r3, [r4, #16]
 801060e:	e7f0      	b.n	80105f2 <_scanf_float+0x306>
 8010610:	46aa      	mov	sl, r5
 8010612:	46b3      	mov	fp, r6
 8010614:	e7de      	b.n	80105d4 <_scanf_float+0x2e8>
 8010616:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801061a:	6923      	ldr	r3, [r4, #16]
 801061c:	2965      	cmp	r1, #101	@ 0x65
 801061e:	f103 33ff 	add.w	r3, r3, #4294967295
 8010622:	f106 35ff 	add.w	r5, r6, #4294967295
 8010626:	6123      	str	r3, [r4, #16]
 8010628:	d00c      	beq.n	8010644 <_scanf_float+0x358>
 801062a:	2945      	cmp	r1, #69	@ 0x45
 801062c:	d00a      	beq.n	8010644 <_scanf_float+0x358>
 801062e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010632:	463a      	mov	r2, r7
 8010634:	4640      	mov	r0, r8
 8010636:	4798      	blx	r3
 8010638:	6923      	ldr	r3, [r4, #16]
 801063a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801063e:	3b01      	subs	r3, #1
 8010640:	1eb5      	subs	r5, r6, #2
 8010642:	6123      	str	r3, [r4, #16]
 8010644:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010648:	463a      	mov	r2, r7
 801064a:	4640      	mov	r0, r8
 801064c:	4798      	blx	r3
 801064e:	462e      	mov	r6, r5
 8010650:	6822      	ldr	r2, [r4, #0]
 8010652:	f012 0210 	ands.w	r2, r2, #16
 8010656:	d001      	beq.n	801065c <_scanf_float+0x370>
 8010658:	2000      	movs	r0, #0
 801065a:	e68b      	b.n	8010374 <_scanf_float+0x88>
 801065c:	7032      	strb	r2, [r6, #0]
 801065e:	6823      	ldr	r3, [r4, #0]
 8010660:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8010664:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010668:	d11c      	bne.n	80106a4 <_scanf_float+0x3b8>
 801066a:	9b02      	ldr	r3, [sp, #8]
 801066c:	454b      	cmp	r3, r9
 801066e:	eba3 0209 	sub.w	r2, r3, r9
 8010672:	d123      	bne.n	80106bc <_scanf_float+0x3d0>
 8010674:	9901      	ldr	r1, [sp, #4]
 8010676:	2200      	movs	r2, #0
 8010678:	4640      	mov	r0, r8
 801067a:	f7ff f9cd 	bl	800fa18 <_strtod_r>
 801067e:	9b03      	ldr	r3, [sp, #12]
 8010680:	6821      	ldr	r1, [r4, #0]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	f011 0f02 	tst.w	r1, #2
 8010688:	ec57 6b10 	vmov	r6, r7, d0
 801068c:	f103 0204 	add.w	r2, r3, #4
 8010690:	d01f      	beq.n	80106d2 <_scanf_float+0x3e6>
 8010692:	9903      	ldr	r1, [sp, #12]
 8010694:	600a      	str	r2, [r1, #0]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	e9c3 6700 	strd	r6, r7, [r3]
 801069c:	68e3      	ldr	r3, [r4, #12]
 801069e:	3301      	adds	r3, #1
 80106a0:	60e3      	str	r3, [r4, #12]
 80106a2:	e7d9      	b.n	8010658 <_scanf_float+0x36c>
 80106a4:	9b04      	ldr	r3, [sp, #16]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d0e4      	beq.n	8010674 <_scanf_float+0x388>
 80106aa:	9905      	ldr	r1, [sp, #20]
 80106ac:	230a      	movs	r3, #10
 80106ae:	3101      	adds	r1, #1
 80106b0:	4640      	mov	r0, r8
 80106b2:	f002 f9e9 	bl	8012a88 <_strtol_r>
 80106b6:	9b04      	ldr	r3, [sp, #16]
 80106b8:	9e05      	ldr	r6, [sp, #20]
 80106ba:	1ac2      	subs	r2, r0, r3
 80106bc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80106c0:	429e      	cmp	r6, r3
 80106c2:	bf28      	it	cs
 80106c4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80106c8:	4910      	ldr	r1, [pc, #64]	@ (801070c <_scanf_float+0x420>)
 80106ca:	4630      	mov	r0, r6
 80106cc:	f000 f8e4 	bl	8010898 <siprintf>
 80106d0:	e7d0      	b.n	8010674 <_scanf_float+0x388>
 80106d2:	f011 0f04 	tst.w	r1, #4
 80106d6:	9903      	ldr	r1, [sp, #12]
 80106d8:	600a      	str	r2, [r1, #0]
 80106da:	d1dc      	bne.n	8010696 <_scanf_float+0x3aa>
 80106dc:	681d      	ldr	r5, [r3, #0]
 80106de:	4632      	mov	r2, r6
 80106e0:	463b      	mov	r3, r7
 80106e2:	4630      	mov	r0, r6
 80106e4:	4639      	mov	r1, r7
 80106e6:	f7f0 fa49 	bl	8000b7c <__aeabi_dcmpun>
 80106ea:	b128      	cbz	r0, 80106f8 <_scanf_float+0x40c>
 80106ec:	4808      	ldr	r0, [pc, #32]	@ (8010710 <_scanf_float+0x424>)
 80106ee:	f000 f9ff 	bl	8010af0 <nanf>
 80106f2:	ed85 0a00 	vstr	s0, [r5]
 80106f6:	e7d1      	b.n	801069c <_scanf_float+0x3b0>
 80106f8:	4630      	mov	r0, r6
 80106fa:	4639      	mov	r1, r7
 80106fc:	f7f0 fa9c 	bl	8000c38 <__aeabi_d2f>
 8010700:	6028      	str	r0, [r5, #0]
 8010702:	e7cb      	b.n	801069c <_scanf_float+0x3b0>
 8010704:	f04f 0900 	mov.w	r9, #0
 8010708:	e629      	b.n	801035e <_scanf_float+0x72>
 801070a:	bf00      	nop
 801070c:	0801459c 	.word	0x0801459c
 8010710:	0801493d 	.word	0x0801493d

08010714 <std>:
 8010714:	2300      	movs	r3, #0
 8010716:	b510      	push	{r4, lr}
 8010718:	4604      	mov	r4, r0
 801071a:	e9c0 3300 	strd	r3, r3, [r0]
 801071e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010722:	6083      	str	r3, [r0, #8]
 8010724:	8181      	strh	r1, [r0, #12]
 8010726:	6643      	str	r3, [r0, #100]	@ 0x64
 8010728:	81c2      	strh	r2, [r0, #14]
 801072a:	6183      	str	r3, [r0, #24]
 801072c:	4619      	mov	r1, r3
 801072e:	2208      	movs	r2, #8
 8010730:	305c      	adds	r0, #92	@ 0x5c
 8010732:	f000 f935 	bl	80109a0 <memset>
 8010736:	4b0d      	ldr	r3, [pc, #52]	@ (801076c <std+0x58>)
 8010738:	6263      	str	r3, [r4, #36]	@ 0x24
 801073a:	4b0d      	ldr	r3, [pc, #52]	@ (8010770 <std+0x5c>)
 801073c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801073e:	4b0d      	ldr	r3, [pc, #52]	@ (8010774 <std+0x60>)
 8010740:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010742:	4b0d      	ldr	r3, [pc, #52]	@ (8010778 <std+0x64>)
 8010744:	6323      	str	r3, [r4, #48]	@ 0x30
 8010746:	4b0d      	ldr	r3, [pc, #52]	@ (801077c <std+0x68>)
 8010748:	6224      	str	r4, [r4, #32]
 801074a:	429c      	cmp	r4, r3
 801074c:	d006      	beq.n	801075c <std+0x48>
 801074e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010752:	4294      	cmp	r4, r2
 8010754:	d002      	beq.n	801075c <std+0x48>
 8010756:	33d0      	adds	r3, #208	@ 0xd0
 8010758:	429c      	cmp	r4, r3
 801075a:	d105      	bne.n	8010768 <std+0x54>
 801075c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010764:	f000 b9aa 	b.w	8010abc <__retarget_lock_init_recursive>
 8010768:	bd10      	pop	{r4, pc}
 801076a:	bf00      	nop
 801076c:	080108d9 	.word	0x080108d9
 8010770:	080108fb 	.word	0x080108fb
 8010774:	08010933 	.word	0x08010933
 8010778:	08010957 	.word	0x08010957
 801077c:	20000cbc 	.word	0x20000cbc

08010780 <stdio_exit_handler>:
 8010780:	4a02      	ldr	r2, [pc, #8]	@ (801078c <stdio_exit_handler+0xc>)
 8010782:	4903      	ldr	r1, [pc, #12]	@ (8010790 <stdio_exit_handler+0x10>)
 8010784:	4803      	ldr	r0, [pc, #12]	@ (8010794 <stdio_exit_handler+0x14>)
 8010786:	f000 b869 	b.w	801085c <_fwalk_sglue>
 801078a:	bf00      	nop
 801078c:	200000a4 	.word	0x200000a4
 8010790:	08012e5d 	.word	0x08012e5d
 8010794:	20000220 	.word	0x20000220

08010798 <cleanup_stdio>:
 8010798:	6841      	ldr	r1, [r0, #4]
 801079a:	4b0c      	ldr	r3, [pc, #48]	@ (80107cc <cleanup_stdio+0x34>)
 801079c:	4299      	cmp	r1, r3
 801079e:	b510      	push	{r4, lr}
 80107a0:	4604      	mov	r4, r0
 80107a2:	d001      	beq.n	80107a8 <cleanup_stdio+0x10>
 80107a4:	f002 fb5a 	bl	8012e5c <_fflush_r>
 80107a8:	68a1      	ldr	r1, [r4, #8]
 80107aa:	4b09      	ldr	r3, [pc, #36]	@ (80107d0 <cleanup_stdio+0x38>)
 80107ac:	4299      	cmp	r1, r3
 80107ae:	d002      	beq.n	80107b6 <cleanup_stdio+0x1e>
 80107b0:	4620      	mov	r0, r4
 80107b2:	f002 fb53 	bl	8012e5c <_fflush_r>
 80107b6:	68e1      	ldr	r1, [r4, #12]
 80107b8:	4b06      	ldr	r3, [pc, #24]	@ (80107d4 <cleanup_stdio+0x3c>)
 80107ba:	4299      	cmp	r1, r3
 80107bc:	d004      	beq.n	80107c8 <cleanup_stdio+0x30>
 80107be:	4620      	mov	r0, r4
 80107c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80107c4:	f002 bb4a 	b.w	8012e5c <_fflush_r>
 80107c8:	bd10      	pop	{r4, pc}
 80107ca:	bf00      	nop
 80107cc:	20000cbc 	.word	0x20000cbc
 80107d0:	20000d24 	.word	0x20000d24
 80107d4:	20000d8c 	.word	0x20000d8c

080107d8 <global_stdio_init.part.0>:
 80107d8:	b510      	push	{r4, lr}
 80107da:	4b0b      	ldr	r3, [pc, #44]	@ (8010808 <global_stdio_init.part.0+0x30>)
 80107dc:	4c0b      	ldr	r4, [pc, #44]	@ (801080c <global_stdio_init.part.0+0x34>)
 80107de:	4a0c      	ldr	r2, [pc, #48]	@ (8010810 <global_stdio_init.part.0+0x38>)
 80107e0:	601a      	str	r2, [r3, #0]
 80107e2:	4620      	mov	r0, r4
 80107e4:	2200      	movs	r2, #0
 80107e6:	2104      	movs	r1, #4
 80107e8:	f7ff ff94 	bl	8010714 <std>
 80107ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80107f0:	2201      	movs	r2, #1
 80107f2:	2109      	movs	r1, #9
 80107f4:	f7ff ff8e 	bl	8010714 <std>
 80107f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80107fc:	2202      	movs	r2, #2
 80107fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010802:	2112      	movs	r1, #18
 8010804:	f7ff bf86 	b.w	8010714 <std>
 8010808:	20000df4 	.word	0x20000df4
 801080c:	20000cbc 	.word	0x20000cbc
 8010810:	08010781 	.word	0x08010781

08010814 <__sfp_lock_acquire>:
 8010814:	4801      	ldr	r0, [pc, #4]	@ (801081c <__sfp_lock_acquire+0x8>)
 8010816:	f000 b952 	b.w	8010abe <__retarget_lock_acquire_recursive>
 801081a:	bf00      	nop
 801081c:	20000dfd 	.word	0x20000dfd

08010820 <__sfp_lock_release>:
 8010820:	4801      	ldr	r0, [pc, #4]	@ (8010828 <__sfp_lock_release+0x8>)
 8010822:	f000 b94d 	b.w	8010ac0 <__retarget_lock_release_recursive>
 8010826:	bf00      	nop
 8010828:	20000dfd 	.word	0x20000dfd

0801082c <__sinit>:
 801082c:	b510      	push	{r4, lr}
 801082e:	4604      	mov	r4, r0
 8010830:	f7ff fff0 	bl	8010814 <__sfp_lock_acquire>
 8010834:	6a23      	ldr	r3, [r4, #32]
 8010836:	b11b      	cbz	r3, 8010840 <__sinit+0x14>
 8010838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801083c:	f7ff bff0 	b.w	8010820 <__sfp_lock_release>
 8010840:	4b04      	ldr	r3, [pc, #16]	@ (8010854 <__sinit+0x28>)
 8010842:	6223      	str	r3, [r4, #32]
 8010844:	4b04      	ldr	r3, [pc, #16]	@ (8010858 <__sinit+0x2c>)
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d1f5      	bne.n	8010838 <__sinit+0xc>
 801084c:	f7ff ffc4 	bl	80107d8 <global_stdio_init.part.0>
 8010850:	e7f2      	b.n	8010838 <__sinit+0xc>
 8010852:	bf00      	nop
 8010854:	08010799 	.word	0x08010799
 8010858:	20000df4 	.word	0x20000df4

0801085c <_fwalk_sglue>:
 801085c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010860:	4607      	mov	r7, r0
 8010862:	4688      	mov	r8, r1
 8010864:	4614      	mov	r4, r2
 8010866:	2600      	movs	r6, #0
 8010868:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801086c:	f1b9 0901 	subs.w	r9, r9, #1
 8010870:	d505      	bpl.n	801087e <_fwalk_sglue+0x22>
 8010872:	6824      	ldr	r4, [r4, #0]
 8010874:	2c00      	cmp	r4, #0
 8010876:	d1f7      	bne.n	8010868 <_fwalk_sglue+0xc>
 8010878:	4630      	mov	r0, r6
 801087a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801087e:	89ab      	ldrh	r3, [r5, #12]
 8010880:	2b01      	cmp	r3, #1
 8010882:	d907      	bls.n	8010894 <_fwalk_sglue+0x38>
 8010884:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010888:	3301      	adds	r3, #1
 801088a:	d003      	beq.n	8010894 <_fwalk_sglue+0x38>
 801088c:	4629      	mov	r1, r5
 801088e:	4638      	mov	r0, r7
 8010890:	47c0      	blx	r8
 8010892:	4306      	orrs	r6, r0
 8010894:	3568      	adds	r5, #104	@ 0x68
 8010896:	e7e9      	b.n	801086c <_fwalk_sglue+0x10>

08010898 <siprintf>:
 8010898:	b40e      	push	{r1, r2, r3}
 801089a:	b500      	push	{lr}
 801089c:	b09c      	sub	sp, #112	@ 0x70
 801089e:	ab1d      	add	r3, sp, #116	@ 0x74
 80108a0:	9002      	str	r0, [sp, #8]
 80108a2:	9006      	str	r0, [sp, #24]
 80108a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80108a8:	4809      	ldr	r0, [pc, #36]	@ (80108d0 <siprintf+0x38>)
 80108aa:	9107      	str	r1, [sp, #28]
 80108ac:	9104      	str	r1, [sp, #16]
 80108ae:	4909      	ldr	r1, [pc, #36]	@ (80108d4 <siprintf+0x3c>)
 80108b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80108b4:	9105      	str	r1, [sp, #20]
 80108b6:	6800      	ldr	r0, [r0, #0]
 80108b8:	9301      	str	r3, [sp, #4]
 80108ba:	a902      	add	r1, sp, #8
 80108bc:	f002 f94e 	bl	8012b5c <_svfiprintf_r>
 80108c0:	9b02      	ldr	r3, [sp, #8]
 80108c2:	2200      	movs	r2, #0
 80108c4:	701a      	strb	r2, [r3, #0]
 80108c6:	b01c      	add	sp, #112	@ 0x70
 80108c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80108cc:	b003      	add	sp, #12
 80108ce:	4770      	bx	lr
 80108d0:	2000021c 	.word	0x2000021c
 80108d4:	ffff0208 	.word	0xffff0208

080108d8 <__sread>:
 80108d8:	b510      	push	{r4, lr}
 80108da:	460c      	mov	r4, r1
 80108dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108e0:	f000 f89e 	bl	8010a20 <_read_r>
 80108e4:	2800      	cmp	r0, #0
 80108e6:	bfab      	itete	ge
 80108e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80108ea:	89a3      	ldrhlt	r3, [r4, #12]
 80108ec:	181b      	addge	r3, r3, r0
 80108ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80108f2:	bfac      	ite	ge
 80108f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80108f6:	81a3      	strhlt	r3, [r4, #12]
 80108f8:	bd10      	pop	{r4, pc}

080108fa <__swrite>:
 80108fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108fe:	461f      	mov	r7, r3
 8010900:	898b      	ldrh	r3, [r1, #12]
 8010902:	05db      	lsls	r3, r3, #23
 8010904:	4605      	mov	r5, r0
 8010906:	460c      	mov	r4, r1
 8010908:	4616      	mov	r6, r2
 801090a:	d505      	bpl.n	8010918 <__swrite+0x1e>
 801090c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010910:	2302      	movs	r3, #2
 8010912:	2200      	movs	r2, #0
 8010914:	f000 f872 	bl	80109fc <_lseek_r>
 8010918:	89a3      	ldrh	r3, [r4, #12]
 801091a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801091e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010922:	81a3      	strh	r3, [r4, #12]
 8010924:	4632      	mov	r2, r6
 8010926:	463b      	mov	r3, r7
 8010928:	4628      	mov	r0, r5
 801092a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801092e:	f000 b889 	b.w	8010a44 <_write_r>

08010932 <__sseek>:
 8010932:	b510      	push	{r4, lr}
 8010934:	460c      	mov	r4, r1
 8010936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801093a:	f000 f85f 	bl	80109fc <_lseek_r>
 801093e:	1c43      	adds	r3, r0, #1
 8010940:	89a3      	ldrh	r3, [r4, #12]
 8010942:	bf15      	itete	ne
 8010944:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010946:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801094a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801094e:	81a3      	strheq	r3, [r4, #12]
 8010950:	bf18      	it	ne
 8010952:	81a3      	strhne	r3, [r4, #12]
 8010954:	bd10      	pop	{r4, pc}

08010956 <__sclose>:
 8010956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801095a:	f000 b83f 	b.w	80109dc <_close_r>
	...

08010960 <_vsiprintf_r>:
 8010960:	b500      	push	{lr}
 8010962:	b09b      	sub	sp, #108	@ 0x6c
 8010964:	9100      	str	r1, [sp, #0]
 8010966:	9104      	str	r1, [sp, #16]
 8010968:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801096c:	9105      	str	r1, [sp, #20]
 801096e:	9102      	str	r1, [sp, #8]
 8010970:	4905      	ldr	r1, [pc, #20]	@ (8010988 <_vsiprintf_r+0x28>)
 8010972:	9103      	str	r1, [sp, #12]
 8010974:	4669      	mov	r1, sp
 8010976:	f002 f8f1 	bl	8012b5c <_svfiprintf_r>
 801097a:	9b00      	ldr	r3, [sp, #0]
 801097c:	2200      	movs	r2, #0
 801097e:	701a      	strb	r2, [r3, #0]
 8010980:	b01b      	add	sp, #108	@ 0x6c
 8010982:	f85d fb04 	ldr.w	pc, [sp], #4
 8010986:	bf00      	nop
 8010988:	ffff0208 	.word	0xffff0208

0801098c <vsiprintf>:
 801098c:	4613      	mov	r3, r2
 801098e:	460a      	mov	r2, r1
 8010990:	4601      	mov	r1, r0
 8010992:	4802      	ldr	r0, [pc, #8]	@ (801099c <vsiprintf+0x10>)
 8010994:	6800      	ldr	r0, [r0, #0]
 8010996:	f7ff bfe3 	b.w	8010960 <_vsiprintf_r>
 801099a:	bf00      	nop
 801099c:	2000021c 	.word	0x2000021c

080109a0 <memset>:
 80109a0:	4402      	add	r2, r0
 80109a2:	4603      	mov	r3, r0
 80109a4:	4293      	cmp	r3, r2
 80109a6:	d100      	bne.n	80109aa <memset+0xa>
 80109a8:	4770      	bx	lr
 80109aa:	f803 1b01 	strb.w	r1, [r3], #1
 80109ae:	e7f9      	b.n	80109a4 <memset+0x4>

080109b0 <strncmp>:
 80109b0:	b510      	push	{r4, lr}
 80109b2:	b16a      	cbz	r2, 80109d0 <strncmp+0x20>
 80109b4:	3901      	subs	r1, #1
 80109b6:	1884      	adds	r4, r0, r2
 80109b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80109c0:	429a      	cmp	r2, r3
 80109c2:	d103      	bne.n	80109cc <strncmp+0x1c>
 80109c4:	42a0      	cmp	r0, r4
 80109c6:	d001      	beq.n	80109cc <strncmp+0x1c>
 80109c8:	2a00      	cmp	r2, #0
 80109ca:	d1f5      	bne.n	80109b8 <strncmp+0x8>
 80109cc:	1ad0      	subs	r0, r2, r3
 80109ce:	bd10      	pop	{r4, pc}
 80109d0:	4610      	mov	r0, r2
 80109d2:	e7fc      	b.n	80109ce <strncmp+0x1e>

080109d4 <_localeconv_r>:
 80109d4:	4800      	ldr	r0, [pc, #0]	@ (80109d8 <_localeconv_r+0x4>)
 80109d6:	4770      	bx	lr
 80109d8:	200001a0 	.word	0x200001a0

080109dc <_close_r>:
 80109dc:	b538      	push	{r3, r4, r5, lr}
 80109de:	4d06      	ldr	r5, [pc, #24]	@ (80109f8 <_close_r+0x1c>)
 80109e0:	2300      	movs	r3, #0
 80109e2:	4604      	mov	r4, r0
 80109e4:	4608      	mov	r0, r1
 80109e6:	602b      	str	r3, [r5, #0]
 80109e8:	f7f1 fa10 	bl	8001e0c <_close>
 80109ec:	1c43      	adds	r3, r0, #1
 80109ee:	d102      	bne.n	80109f6 <_close_r+0x1a>
 80109f0:	682b      	ldr	r3, [r5, #0]
 80109f2:	b103      	cbz	r3, 80109f6 <_close_r+0x1a>
 80109f4:	6023      	str	r3, [r4, #0]
 80109f6:	bd38      	pop	{r3, r4, r5, pc}
 80109f8:	20000df8 	.word	0x20000df8

080109fc <_lseek_r>:
 80109fc:	b538      	push	{r3, r4, r5, lr}
 80109fe:	4d07      	ldr	r5, [pc, #28]	@ (8010a1c <_lseek_r+0x20>)
 8010a00:	4604      	mov	r4, r0
 8010a02:	4608      	mov	r0, r1
 8010a04:	4611      	mov	r1, r2
 8010a06:	2200      	movs	r2, #0
 8010a08:	602a      	str	r2, [r5, #0]
 8010a0a:	461a      	mov	r2, r3
 8010a0c:	f7f1 fa25 	bl	8001e5a <_lseek>
 8010a10:	1c43      	adds	r3, r0, #1
 8010a12:	d102      	bne.n	8010a1a <_lseek_r+0x1e>
 8010a14:	682b      	ldr	r3, [r5, #0]
 8010a16:	b103      	cbz	r3, 8010a1a <_lseek_r+0x1e>
 8010a18:	6023      	str	r3, [r4, #0]
 8010a1a:	bd38      	pop	{r3, r4, r5, pc}
 8010a1c:	20000df8 	.word	0x20000df8

08010a20 <_read_r>:
 8010a20:	b538      	push	{r3, r4, r5, lr}
 8010a22:	4d07      	ldr	r5, [pc, #28]	@ (8010a40 <_read_r+0x20>)
 8010a24:	4604      	mov	r4, r0
 8010a26:	4608      	mov	r0, r1
 8010a28:	4611      	mov	r1, r2
 8010a2a:	2200      	movs	r2, #0
 8010a2c:	602a      	str	r2, [r5, #0]
 8010a2e:	461a      	mov	r2, r3
 8010a30:	f7f1 f9b3 	bl	8001d9a <_read>
 8010a34:	1c43      	adds	r3, r0, #1
 8010a36:	d102      	bne.n	8010a3e <_read_r+0x1e>
 8010a38:	682b      	ldr	r3, [r5, #0]
 8010a3a:	b103      	cbz	r3, 8010a3e <_read_r+0x1e>
 8010a3c:	6023      	str	r3, [r4, #0]
 8010a3e:	bd38      	pop	{r3, r4, r5, pc}
 8010a40:	20000df8 	.word	0x20000df8

08010a44 <_write_r>:
 8010a44:	b538      	push	{r3, r4, r5, lr}
 8010a46:	4d07      	ldr	r5, [pc, #28]	@ (8010a64 <_write_r+0x20>)
 8010a48:	4604      	mov	r4, r0
 8010a4a:	4608      	mov	r0, r1
 8010a4c:	4611      	mov	r1, r2
 8010a4e:	2200      	movs	r2, #0
 8010a50:	602a      	str	r2, [r5, #0]
 8010a52:	461a      	mov	r2, r3
 8010a54:	f7f1 f9be 	bl	8001dd4 <_write>
 8010a58:	1c43      	adds	r3, r0, #1
 8010a5a:	d102      	bne.n	8010a62 <_write_r+0x1e>
 8010a5c:	682b      	ldr	r3, [r5, #0]
 8010a5e:	b103      	cbz	r3, 8010a62 <_write_r+0x1e>
 8010a60:	6023      	str	r3, [r4, #0]
 8010a62:	bd38      	pop	{r3, r4, r5, pc}
 8010a64:	20000df8 	.word	0x20000df8

08010a68 <__errno>:
 8010a68:	4b01      	ldr	r3, [pc, #4]	@ (8010a70 <__errno+0x8>)
 8010a6a:	6818      	ldr	r0, [r3, #0]
 8010a6c:	4770      	bx	lr
 8010a6e:	bf00      	nop
 8010a70:	2000021c 	.word	0x2000021c

08010a74 <__libc_init_array>:
 8010a74:	b570      	push	{r4, r5, r6, lr}
 8010a76:	4d0d      	ldr	r5, [pc, #52]	@ (8010aac <__libc_init_array+0x38>)
 8010a78:	4c0d      	ldr	r4, [pc, #52]	@ (8010ab0 <__libc_init_array+0x3c>)
 8010a7a:	1b64      	subs	r4, r4, r5
 8010a7c:	10a4      	asrs	r4, r4, #2
 8010a7e:	2600      	movs	r6, #0
 8010a80:	42a6      	cmp	r6, r4
 8010a82:	d109      	bne.n	8010a98 <__libc_init_array+0x24>
 8010a84:	4d0b      	ldr	r5, [pc, #44]	@ (8010ab4 <__libc_init_array+0x40>)
 8010a86:	4c0c      	ldr	r4, [pc, #48]	@ (8010ab8 <__libc_init_array+0x44>)
 8010a88:	f003 fc36 	bl	80142f8 <_init>
 8010a8c:	1b64      	subs	r4, r4, r5
 8010a8e:	10a4      	asrs	r4, r4, #2
 8010a90:	2600      	movs	r6, #0
 8010a92:	42a6      	cmp	r6, r4
 8010a94:	d105      	bne.n	8010aa2 <__libc_init_array+0x2e>
 8010a96:	bd70      	pop	{r4, r5, r6, pc}
 8010a98:	f855 3b04 	ldr.w	r3, [r5], #4
 8010a9c:	4798      	blx	r3
 8010a9e:	3601      	adds	r6, #1
 8010aa0:	e7ee      	b.n	8010a80 <__libc_init_array+0xc>
 8010aa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8010aa6:	4798      	blx	r3
 8010aa8:	3601      	adds	r6, #1
 8010aaa:	e7f2      	b.n	8010a92 <__libc_init_array+0x1e>
 8010aac:	080149c8 	.word	0x080149c8
 8010ab0:	080149c8 	.word	0x080149c8
 8010ab4:	080149c8 	.word	0x080149c8
 8010ab8:	080149cc 	.word	0x080149cc

08010abc <__retarget_lock_init_recursive>:
 8010abc:	4770      	bx	lr

08010abe <__retarget_lock_acquire_recursive>:
 8010abe:	4770      	bx	lr

08010ac0 <__retarget_lock_release_recursive>:
 8010ac0:	4770      	bx	lr

08010ac2 <memcpy>:
 8010ac2:	440a      	add	r2, r1
 8010ac4:	4291      	cmp	r1, r2
 8010ac6:	f100 33ff 	add.w	r3, r0, #4294967295
 8010aca:	d100      	bne.n	8010ace <memcpy+0xc>
 8010acc:	4770      	bx	lr
 8010ace:	b510      	push	{r4, lr}
 8010ad0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ad4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ad8:	4291      	cmp	r1, r2
 8010ada:	d1f9      	bne.n	8010ad0 <memcpy+0xe>
 8010adc:	bd10      	pop	{r4, pc}
	...

08010ae0 <nan>:
 8010ae0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010ae8 <nan+0x8>
 8010ae4:	4770      	bx	lr
 8010ae6:	bf00      	nop
 8010ae8:	00000000 	.word	0x00000000
 8010aec:	7ff80000 	.word	0x7ff80000

08010af0 <nanf>:
 8010af0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010af8 <nanf+0x8>
 8010af4:	4770      	bx	lr
 8010af6:	bf00      	nop
 8010af8:	7fc00000 	.word	0x7fc00000

08010afc <quorem>:
 8010afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b00:	6903      	ldr	r3, [r0, #16]
 8010b02:	690c      	ldr	r4, [r1, #16]
 8010b04:	42a3      	cmp	r3, r4
 8010b06:	4607      	mov	r7, r0
 8010b08:	db7e      	blt.n	8010c08 <quorem+0x10c>
 8010b0a:	3c01      	subs	r4, #1
 8010b0c:	f101 0814 	add.w	r8, r1, #20
 8010b10:	00a3      	lsls	r3, r4, #2
 8010b12:	f100 0514 	add.w	r5, r0, #20
 8010b16:	9300      	str	r3, [sp, #0]
 8010b18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b1c:	9301      	str	r3, [sp, #4]
 8010b1e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010b22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b26:	3301      	adds	r3, #1
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010b2e:	fbb2 f6f3 	udiv	r6, r2, r3
 8010b32:	d32e      	bcc.n	8010b92 <quorem+0x96>
 8010b34:	f04f 0a00 	mov.w	sl, #0
 8010b38:	46c4      	mov	ip, r8
 8010b3a:	46ae      	mov	lr, r5
 8010b3c:	46d3      	mov	fp, sl
 8010b3e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010b42:	b298      	uxth	r0, r3
 8010b44:	fb06 a000 	mla	r0, r6, r0, sl
 8010b48:	0c02      	lsrs	r2, r0, #16
 8010b4a:	0c1b      	lsrs	r3, r3, #16
 8010b4c:	fb06 2303 	mla	r3, r6, r3, r2
 8010b50:	f8de 2000 	ldr.w	r2, [lr]
 8010b54:	b280      	uxth	r0, r0
 8010b56:	b292      	uxth	r2, r2
 8010b58:	1a12      	subs	r2, r2, r0
 8010b5a:	445a      	add	r2, fp
 8010b5c:	f8de 0000 	ldr.w	r0, [lr]
 8010b60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010b64:	b29b      	uxth	r3, r3
 8010b66:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010b6a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010b6e:	b292      	uxth	r2, r2
 8010b70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010b74:	45e1      	cmp	r9, ip
 8010b76:	f84e 2b04 	str.w	r2, [lr], #4
 8010b7a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010b7e:	d2de      	bcs.n	8010b3e <quorem+0x42>
 8010b80:	9b00      	ldr	r3, [sp, #0]
 8010b82:	58eb      	ldr	r3, [r5, r3]
 8010b84:	b92b      	cbnz	r3, 8010b92 <quorem+0x96>
 8010b86:	9b01      	ldr	r3, [sp, #4]
 8010b88:	3b04      	subs	r3, #4
 8010b8a:	429d      	cmp	r5, r3
 8010b8c:	461a      	mov	r2, r3
 8010b8e:	d32f      	bcc.n	8010bf0 <quorem+0xf4>
 8010b90:	613c      	str	r4, [r7, #16]
 8010b92:	4638      	mov	r0, r7
 8010b94:	f001 fd10 	bl	80125b8 <__mcmp>
 8010b98:	2800      	cmp	r0, #0
 8010b9a:	db25      	blt.n	8010be8 <quorem+0xec>
 8010b9c:	4629      	mov	r1, r5
 8010b9e:	2000      	movs	r0, #0
 8010ba0:	f858 2b04 	ldr.w	r2, [r8], #4
 8010ba4:	f8d1 c000 	ldr.w	ip, [r1]
 8010ba8:	fa1f fe82 	uxth.w	lr, r2
 8010bac:	fa1f f38c 	uxth.w	r3, ip
 8010bb0:	eba3 030e 	sub.w	r3, r3, lr
 8010bb4:	4403      	add	r3, r0
 8010bb6:	0c12      	lsrs	r2, r2, #16
 8010bb8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010bbc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010bc0:	b29b      	uxth	r3, r3
 8010bc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010bc6:	45c1      	cmp	r9, r8
 8010bc8:	f841 3b04 	str.w	r3, [r1], #4
 8010bcc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010bd0:	d2e6      	bcs.n	8010ba0 <quorem+0xa4>
 8010bd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010bd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010bda:	b922      	cbnz	r2, 8010be6 <quorem+0xea>
 8010bdc:	3b04      	subs	r3, #4
 8010bde:	429d      	cmp	r5, r3
 8010be0:	461a      	mov	r2, r3
 8010be2:	d30b      	bcc.n	8010bfc <quorem+0x100>
 8010be4:	613c      	str	r4, [r7, #16]
 8010be6:	3601      	adds	r6, #1
 8010be8:	4630      	mov	r0, r6
 8010bea:	b003      	add	sp, #12
 8010bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bf0:	6812      	ldr	r2, [r2, #0]
 8010bf2:	3b04      	subs	r3, #4
 8010bf4:	2a00      	cmp	r2, #0
 8010bf6:	d1cb      	bne.n	8010b90 <quorem+0x94>
 8010bf8:	3c01      	subs	r4, #1
 8010bfa:	e7c6      	b.n	8010b8a <quorem+0x8e>
 8010bfc:	6812      	ldr	r2, [r2, #0]
 8010bfe:	3b04      	subs	r3, #4
 8010c00:	2a00      	cmp	r2, #0
 8010c02:	d1ef      	bne.n	8010be4 <quorem+0xe8>
 8010c04:	3c01      	subs	r4, #1
 8010c06:	e7ea      	b.n	8010bde <quorem+0xe2>
 8010c08:	2000      	movs	r0, #0
 8010c0a:	e7ee      	b.n	8010bea <quorem+0xee>
 8010c0c:	0000      	movs	r0, r0
	...

08010c10 <_dtoa_r>:
 8010c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c14:	69c7      	ldr	r7, [r0, #28]
 8010c16:	b099      	sub	sp, #100	@ 0x64
 8010c18:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010c1c:	ec55 4b10 	vmov	r4, r5, d0
 8010c20:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8010c22:	9109      	str	r1, [sp, #36]	@ 0x24
 8010c24:	4683      	mov	fp, r0
 8010c26:	920e      	str	r2, [sp, #56]	@ 0x38
 8010c28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010c2a:	b97f      	cbnz	r7, 8010c4c <_dtoa_r+0x3c>
 8010c2c:	2010      	movs	r0, #16
 8010c2e:	f001 f937 	bl	8011ea0 <malloc>
 8010c32:	4602      	mov	r2, r0
 8010c34:	f8cb 001c 	str.w	r0, [fp, #28]
 8010c38:	b920      	cbnz	r0, 8010c44 <_dtoa_r+0x34>
 8010c3a:	4ba7      	ldr	r3, [pc, #668]	@ (8010ed8 <_dtoa_r+0x2c8>)
 8010c3c:	21ef      	movs	r1, #239	@ 0xef
 8010c3e:	48a7      	ldr	r0, [pc, #668]	@ (8010edc <_dtoa_r+0x2cc>)
 8010c40:	f002 f95e 	bl	8012f00 <__assert_func>
 8010c44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010c48:	6007      	str	r7, [r0, #0]
 8010c4a:	60c7      	str	r7, [r0, #12]
 8010c4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010c50:	6819      	ldr	r1, [r3, #0]
 8010c52:	b159      	cbz	r1, 8010c6c <_dtoa_r+0x5c>
 8010c54:	685a      	ldr	r2, [r3, #4]
 8010c56:	604a      	str	r2, [r1, #4]
 8010c58:	2301      	movs	r3, #1
 8010c5a:	4093      	lsls	r3, r2
 8010c5c:	608b      	str	r3, [r1, #8]
 8010c5e:	4658      	mov	r0, fp
 8010c60:	f001 fa26 	bl	80120b0 <_Bfree>
 8010c64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010c68:	2200      	movs	r2, #0
 8010c6a:	601a      	str	r2, [r3, #0]
 8010c6c:	1e2b      	subs	r3, r5, #0
 8010c6e:	bfb9      	ittee	lt
 8010c70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010c74:	9303      	strlt	r3, [sp, #12]
 8010c76:	2300      	movge	r3, #0
 8010c78:	6033      	strge	r3, [r6, #0]
 8010c7a:	9f03      	ldr	r7, [sp, #12]
 8010c7c:	4b98      	ldr	r3, [pc, #608]	@ (8010ee0 <_dtoa_r+0x2d0>)
 8010c7e:	bfbc      	itt	lt
 8010c80:	2201      	movlt	r2, #1
 8010c82:	6032      	strlt	r2, [r6, #0]
 8010c84:	43bb      	bics	r3, r7
 8010c86:	d112      	bne.n	8010cae <_dtoa_r+0x9e>
 8010c88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010c8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010c8e:	6013      	str	r3, [r2, #0]
 8010c90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010c94:	4323      	orrs	r3, r4
 8010c96:	f000 854d 	beq.w	8011734 <_dtoa_r+0xb24>
 8010c9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010c9c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8010ef4 <_dtoa_r+0x2e4>
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	f000 854f 	beq.w	8011744 <_dtoa_r+0xb34>
 8010ca6:	f10a 0303 	add.w	r3, sl, #3
 8010caa:	f000 bd49 	b.w	8011740 <_dtoa_r+0xb30>
 8010cae:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010cb2:	2200      	movs	r2, #0
 8010cb4:	ec51 0b17 	vmov	r0, r1, d7
 8010cb8:	2300      	movs	r3, #0
 8010cba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010cbe:	f7ef ff2b 	bl	8000b18 <__aeabi_dcmpeq>
 8010cc2:	4680      	mov	r8, r0
 8010cc4:	b158      	cbz	r0, 8010cde <_dtoa_r+0xce>
 8010cc6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010cc8:	2301      	movs	r3, #1
 8010cca:	6013      	str	r3, [r2, #0]
 8010ccc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010cce:	b113      	cbz	r3, 8010cd6 <_dtoa_r+0xc6>
 8010cd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010cd2:	4b84      	ldr	r3, [pc, #528]	@ (8010ee4 <_dtoa_r+0x2d4>)
 8010cd4:	6013      	str	r3, [r2, #0]
 8010cd6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010ef8 <_dtoa_r+0x2e8>
 8010cda:	f000 bd33 	b.w	8011744 <_dtoa_r+0xb34>
 8010cde:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010ce2:	aa16      	add	r2, sp, #88	@ 0x58
 8010ce4:	a917      	add	r1, sp, #92	@ 0x5c
 8010ce6:	4658      	mov	r0, fp
 8010ce8:	f001 fd86 	bl	80127f8 <__d2b>
 8010cec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010cf0:	4681      	mov	r9, r0
 8010cf2:	2e00      	cmp	r6, #0
 8010cf4:	d077      	beq.n	8010de6 <_dtoa_r+0x1d6>
 8010cf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010cf8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8010cfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010d04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010d08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010d0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010d10:	4619      	mov	r1, r3
 8010d12:	2200      	movs	r2, #0
 8010d14:	4b74      	ldr	r3, [pc, #464]	@ (8010ee8 <_dtoa_r+0x2d8>)
 8010d16:	f7ef fadf 	bl	80002d8 <__aeabi_dsub>
 8010d1a:	a369      	add	r3, pc, #420	@ (adr r3, 8010ec0 <_dtoa_r+0x2b0>)
 8010d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d20:	f7ef fc92 	bl	8000648 <__aeabi_dmul>
 8010d24:	a368      	add	r3, pc, #416	@ (adr r3, 8010ec8 <_dtoa_r+0x2b8>)
 8010d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d2a:	f7ef fad7 	bl	80002dc <__adddf3>
 8010d2e:	4604      	mov	r4, r0
 8010d30:	4630      	mov	r0, r6
 8010d32:	460d      	mov	r5, r1
 8010d34:	f7ef fc1e 	bl	8000574 <__aeabi_i2d>
 8010d38:	a365      	add	r3, pc, #404	@ (adr r3, 8010ed0 <_dtoa_r+0x2c0>)
 8010d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d3e:	f7ef fc83 	bl	8000648 <__aeabi_dmul>
 8010d42:	4602      	mov	r2, r0
 8010d44:	460b      	mov	r3, r1
 8010d46:	4620      	mov	r0, r4
 8010d48:	4629      	mov	r1, r5
 8010d4a:	f7ef fac7 	bl	80002dc <__adddf3>
 8010d4e:	4604      	mov	r4, r0
 8010d50:	460d      	mov	r5, r1
 8010d52:	f7ef ff29 	bl	8000ba8 <__aeabi_d2iz>
 8010d56:	2200      	movs	r2, #0
 8010d58:	4607      	mov	r7, r0
 8010d5a:	2300      	movs	r3, #0
 8010d5c:	4620      	mov	r0, r4
 8010d5e:	4629      	mov	r1, r5
 8010d60:	f7ef fee4 	bl	8000b2c <__aeabi_dcmplt>
 8010d64:	b140      	cbz	r0, 8010d78 <_dtoa_r+0x168>
 8010d66:	4638      	mov	r0, r7
 8010d68:	f7ef fc04 	bl	8000574 <__aeabi_i2d>
 8010d6c:	4622      	mov	r2, r4
 8010d6e:	462b      	mov	r3, r5
 8010d70:	f7ef fed2 	bl	8000b18 <__aeabi_dcmpeq>
 8010d74:	b900      	cbnz	r0, 8010d78 <_dtoa_r+0x168>
 8010d76:	3f01      	subs	r7, #1
 8010d78:	2f16      	cmp	r7, #22
 8010d7a:	d851      	bhi.n	8010e20 <_dtoa_r+0x210>
 8010d7c:	4b5b      	ldr	r3, [pc, #364]	@ (8010eec <_dtoa_r+0x2dc>)
 8010d7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010d8a:	f7ef fecf 	bl	8000b2c <__aeabi_dcmplt>
 8010d8e:	2800      	cmp	r0, #0
 8010d90:	d048      	beq.n	8010e24 <_dtoa_r+0x214>
 8010d92:	3f01      	subs	r7, #1
 8010d94:	2300      	movs	r3, #0
 8010d96:	9312      	str	r3, [sp, #72]	@ 0x48
 8010d98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010d9a:	1b9b      	subs	r3, r3, r6
 8010d9c:	1e5a      	subs	r2, r3, #1
 8010d9e:	bf44      	itt	mi
 8010da0:	f1c3 0801 	rsbmi	r8, r3, #1
 8010da4:	2300      	movmi	r3, #0
 8010da6:	9208      	str	r2, [sp, #32]
 8010da8:	bf54      	ite	pl
 8010daa:	f04f 0800 	movpl.w	r8, #0
 8010dae:	9308      	strmi	r3, [sp, #32]
 8010db0:	2f00      	cmp	r7, #0
 8010db2:	db39      	blt.n	8010e28 <_dtoa_r+0x218>
 8010db4:	9b08      	ldr	r3, [sp, #32]
 8010db6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010db8:	443b      	add	r3, r7
 8010dba:	9308      	str	r3, [sp, #32]
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8010dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dc2:	2b09      	cmp	r3, #9
 8010dc4:	d864      	bhi.n	8010e90 <_dtoa_r+0x280>
 8010dc6:	2b05      	cmp	r3, #5
 8010dc8:	bfc4      	itt	gt
 8010dca:	3b04      	subgt	r3, #4
 8010dcc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dd0:	f1a3 0302 	sub.w	r3, r3, #2
 8010dd4:	bfcc      	ite	gt
 8010dd6:	2400      	movgt	r4, #0
 8010dd8:	2401      	movle	r4, #1
 8010dda:	2b03      	cmp	r3, #3
 8010ddc:	d863      	bhi.n	8010ea6 <_dtoa_r+0x296>
 8010dde:	e8df f003 	tbb	[pc, r3]
 8010de2:	372a      	.short	0x372a
 8010de4:	5535      	.short	0x5535
 8010de6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010dea:	441e      	add	r6, r3
 8010dec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010df0:	2b20      	cmp	r3, #32
 8010df2:	bfc1      	itttt	gt
 8010df4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010df8:	409f      	lslgt	r7, r3
 8010dfa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010dfe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010e02:	bfd6      	itet	le
 8010e04:	f1c3 0320 	rsble	r3, r3, #32
 8010e08:	ea47 0003 	orrgt.w	r0, r7, r3
 8010e0c:	fa04 f003 	lslle.w	r0, r4, r3
 8010e10:	f7ef fba0 	bl	8000554 <__aeabi_ui2d>
 8010e14:	2201      	movs	r2, #1
 8010e16:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010e1a:	3e01      	subs	r6, #1
 8010e1c:	9214      	str	r2, [sp, #80]	@ 0x50
 8010e1e:	e777      	b.n	8010d10 <_dtoa_r+0x100>
 8010e20:	2301      	movs	r3, #1
 8010e22:	e7b8      	b.n	8010d96 <_dtoa_r+0x186>
 8010e24:	9012      	str	r0, [sp, #72]	@ 0x48
 8010e26:	e7b7      	b.n	8010d98 <_dtoa_r+0x188>
 8010e28:	427b      	negs	r3, r7
 8010e2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	eba8 0807 	sub.w	r8, r8, r7
 8010e32:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010e34:	e7c4      	b.n	8010dc0 <_dtoa_r+0x1b0>
 8010e36:	2300      	movs	r3, #0
 8010e38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010e3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	dc35      	bgt.n	8010eac <_dtoa_r+0x29c>
 8010e40:	2301      	movs	r3, #1
 8010e42:	9300      	str	r3, [sp, #0]
 8010e44:	9307      	str	r3, [sp, #28]
 8010e46:	461a      	mov	r2, r3
 8010e48:	920e      	str	r2, [sp, #56]	@ 0x38
 8010e4a:	e00b      	b.n	8010e64 <_dtoa_r+0x254>
 8010e4c:	2301      	movs	r3, #1
 8010e4e:	e7f3      	b.n	8010e38 <_dtoa_r+0x228>
 8010e50:	2300      	movs	r3, #0
 8010e52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010e54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010e56:	18fb      	adds	r3, r7, r3
 8010e58:	9300      	str	r3, [sp, #0]
 8010e5a:	3301      	adds	r3, #1
 8010e5c:	2b01      	cmp	r3, #1
 8010e5e:	9307      	str	r3, [sp, #28]
 8010e60:	bfb8      	it	lt
 8010e62:	2301      	movlt	r3, #1
 8010e64:	f8db 001c 	ldr.w	r0, [fp, #28]
 8010e68:	2100      	movs	r1, #0
 8010e6a:	2204      	movs	r2, #4
 8010e6c:	f102 0514 	add.w	r5, r2, #20
 8010e70:	429d      	cmp	r5, r3
 8010e72:	d91f      	bls.n	8010eb4 <_dtoa_r+0x2a4>
 8010e74:	6041      	str	r1, [r0, #4]
 8010e76:	4658      	mov	r0, fp
 8010e78:	f001 f8da 	bl	8012030 <_Balloc>
 8010e7c:	4682      	mov	sl, r0
 8010e7e:	2800      	cmp	r0, #0
 8010e80:	d13c      	bne.n	8010efc <_dtoa_r+0x2ec>
 8010e82:	4b1b      	ldr	r3, [pc, #108]	@ (8010ef0 <_dtoa_r+0x2e0>)
 8010e84:	4602      	mov	r2, r0
 8010e86:	f240 11af 	movw	r1, #431	@ 0x1af
 8010e8a:	e6d8      	b.n	8010c3e <_dtoa_r+0x2e>
 8010e8c:	2301      	movs	r3, #1
 8010e8e:	e7e0      	b.n	8010e52 <_dtoa_r+0x242>
 8010e90:	2401      	movs	r4, #1
 8010e92:	2300      	movs	r3, #0
 8010e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e96:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010e98:	f04f 33ff 	mov.w	r3, #4294967295
 8010e9c:	9300      	str	r3, [sp, #0]
 8010e9e:	9307      	str	r3, [sp, #28]
 8010ea0:	2200      	movs	r2, #0
 8010ea2:	2312      	movs	r3, #18
 8010ea4:	e7d0      	b.n	8010e48 <_dtoa_r+0x238>
 8010ea6:	2301      	movs	r3, #1
 8010ea8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010eaa:	e7f5      	b.n	8010e98 <_dtoa_r+0x288>
 8010eac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010eae:	9300      	str	r3, [sp, #0]
 8010eb0:	9307      	str	r3, [sp, #28]
 8010eb2:	e7d7      	b.n	8010e64 <_dtoa_r+0x254>
 8010eb4:	3101      	adds	r1, #1
 8010eb6:	0052      	lsls	r2, r2, #1
 8010eb8:	e7d8      	b.n	8010e6c <_dtoa_r+0x25c>
 8010eba:	bf00      	nop
 8010ebc:	f3af 8000 	nop.w
 8010ec0:	636f4361 	.word	0x636f4361
 8010ec4:	3fd287a7 	.word	0x3fd287a7
 8010ec8:	8b60c8b3 	.word	0x8b60c8b3
 8010ecc:	3fc68a28 	.word	0x3fc68a28
 8010ed0:	509f79fb 	.word	0x509f79fb
 8010ed4:	3fd34413 	.word	0x3fd34413
 8010ed8:	080145b6 	.word	0x080145b6
 8010edc:	080145cd 	.word	0x080145cd
 8010ee0:	7ff00000 	.word	0x7ff00000
 8010ee4:	08014579 	.word	0x08014579
 8010ee8:	3ff80000 	.word	0x3ff80000
 8010eec:	08014728 	.word	0x08014728
 8010ef0:	08014625 	.word	0x08014625
 8010ef4:	080145b2 	.word	0x080145b2
 8010ef8:	08014578 	.word	0x08014578
 8010efc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010f00:	6018      	str	r0, [r3, #0]
 8010f02:	9b07      	ldr	r3, [sp, #28]
 8010f04:	2b0e      	cmp	r3, #14
 8010f06:	f200 80a4 	bhi.w	8011052 <_dtoa_r+0x442>
 8010f0a:	2c00      	cmp	r4, #0
 8010f0c:	f000 80a1 	beq.w	8011052 <_dtoa_r+0x442>
 8010f10:	2f00      	cmp	r7, #0
 8010f12:	dd33      	ble.n	8010f7c <_dtoa_r+0x36c>
 8010f14:	4bad      	ldr	r3, [pc, #692]	@ (80111cc <_dtoa_r+0x5bc>)
 8010f16:	f007 020f 	and.w	r2, r7, #15
 8010f1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f1e:	ed93 7b00 	vldr	d7, [r3]
 8010f22:	05f8      	lsls	r0, r7, #23
 8010f24:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010f28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010f2c:	d516      	bpl.n	8010f5c <_dtoa_r+0x34c>
 8010f2e:	4ba8      	ldr	r3, [pc, #672]	@ (80111d0 <_dtoa_r+0x5c0>)
 8010f30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010f34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010f38:	f7ef fcb0 	bl	800089c <__aeabi_ddiv>
 8010f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f40:	f004 040f 	and.w	r4, r4, #15
 8010f44:	2603      	movs	r6, #3
 8010f46:	4da2      	ldr	r5, [pc, #648]	@ (80111d0 <_dtoa_r+0x5c0>)
 8010f48:	b954      	cbnz	r4, 8010f60 <_dtoa_r+0x350>
 8010f4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010f52:	f7ef fca3 	bl	800089c <__aeabi_ddiv>
 8010f56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f5a:	e028      	b.n	8010fae <_dtoa_r+0x39e>
 8010f5c:	2602      	movs	r6, #2
 8010f5e:	e7f2      	b.n	8010f46 <_dtoa_r+0x336>
 8010f60:	07e1      	lsls	r1, r4, #31
 8010f62:	d508      	bpl.n	8010f76 <_dtoa_r+0x366>
 8010f64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010f6c:	f7ef fb6c 	bl	8000648 <__aeabi_dmul>
 8010f70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010f74:	3601      	adds	r6, #1
 8010f76:	1064      	asrs	r4, r4, #1
 8010f78:	3508      	adds	r5, #8
 8010f7a:	e7e5      	b.n	8010f48 <_dtoa_r+0x338>
 8010f7c:	f000 80d2 	beq.w	8011124 <_dtoa_r+0x514>
 8010f80:	427c      	negs	r4, r7
 8010f82:	4b92      	ldr	r3, [pc, #584]	@ (80111cc <_dtoa_r+0x5bc>)
 8010f84:	4d92      	ldr	r5, [pc, #584]	@ (80111d0 <_dtoa_r+0x5c0>)
 8010f86:	f004 020f 	and.w	r2, r4, #15
 8010f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010f96:	f7ef fb57 	bl	8000648 <__aeabi_dmul>
 8010f9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f9e:	1124      	asrs	r4, r4, #4
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	2602      	movs	r6, #2
 8010fa4:	2c00      	cmp	r4, #0
 8010fa6:	f040 80b2 	bne.w	801110e <_dtoa_r+0x4fe>
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d1d3      	bne.n	8010f56 <_dtoa_r+0x346>
 8010fae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010fb0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	f000 80b7 	beq.w	8011128 <_dtoa_r+0x518>
 8010fba:	4b86      	ldr	r3, [pc, #536]	@ (80111d4 <_dtoa_r+0x5c4>)
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	4620      	mov	r0, r4
 8010fc0:	4629      	mov	r1, r5
 8010fc2:	f7ef fdb3 	bl	8000b2c <__aeabi_dcmplt>
 8010fc6:	2800      	cmp	r0, #0
 8010fc8:	f000 80ae 	beq.w	8011128 <_dtoa_r+0x518>
 8010fcc:	9b07      	ldr	r3, [sp, #28]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	f000 80aa 	beq.w	8011128 <_dtoa_r+0x518>
 8010fd4:	9b00      	ldr	r3, [sp, #0]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	dd37      	ble.n	801104a <_dtoa_r+0x43a>
 8010fda:	1e7b      	subs	r3, r7, #1
 8010fdc:	9304      	str	r3, [sp, #16]
 8010fde:	4620      	mov	r0, r4
 8010fe0:	4b7d      	ldr	r3, [pc, #500]	@ (80111d8 <_dtoa_r+0x5c8>)
 8010fe2:	2200      	movs	r2, #0
 8010fe4:	4629      	mov	r1, r5
 8010fe6:	f7ef fb2f 	bl	8000648 <__aeabi_dmul>
 8010fea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010fee:	9c00      	ldr	r4, [sp, #0]
 8010ff0:	3601      	adds	r6, #1
 8010ff2:	4630      	mov	r0, r6
 8010ff4:	f7ef fabe 	bl	8000574 <__aeabi_i2d>
 8010ff8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010ffc:	f7ef fb24 	bl	8000648 <__aeabi_dmul>
 8011000:	4b76      	ldr	r3, [pc, #472]	@ (80111dc <_dtoa_r+0x5cc>)
 8011002:	2200      	movs	r2, #0
 8011004:	f7ef f96a 	bl	80002dc <__adddf3>
 8011008:	4605      	mov	r5, r0
 801100a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801100e:	2c00      	cmp	r4, #0
 8011010:	f040 808d 	bne.w	801112e <_dtoa_r+0x51e>
 8011014:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011018:	4b71      	ldr	r3, [pc, #452]	@ (80111e0 <_dtoa_r+0x5d0>)
 801101a:	2200      	movs	r2, #0
 801101c:	f7ef f95c 	bl	80002d8 <__aeabi_dsub>
 8011020:	4602      	mov	r2, r0
 8011022:	460b      	mov	r3, r1
 8011024:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011028:	462a      	mov	r2, r5
 801102a:	4633      	mov	r3, r6
 801102c:	f7ef fd9c 	bl	8000b68 <__aeabi_dcmpgt>
 8011030:	2800      	cmp	r0, #0
 8011032:	f040 828b 	bne.w	801154c <_dtoa_r+0x93c>
 8011036:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801103a:	462a      	mov	r2, r5
 801103c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011040:	f7ef fd74 	bl	8000b2c <__aeabi_dcmplt>
 8011044:	2800      	cmp	r0, #0
 8011046:	f040 8128 	bne.w	801129a <_dtoa_r+0x68a>
 801104a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801104e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8011052:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011054:	2b00      	cmp	r3, #0
 8011056:	f2c0 815a 	blt.w	801130e <_dtoa_r+0x6fe>
 801105a:	2f0e      	cmp	r7, #14
 801105c:	f300 8157 	bgt.w	801130e <_dtoa_r+0x6fe>
 8011060:	4b5a      	ldr	r3, [pc, #360]	@ (80111cc <_dtoa_r+0x5bc>)
 8011062:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011066:	ed93 7b00 	vldr	d7, [r3]
 801106a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801106c:	2b00      	cmp	r3, #0
 801106e:	ed8d 7b00 	vstr	d7, [sp]
 8011072:	da03      	bge.n	801107c <_dtoa_r+0x46c>
 8011074:	9b07      	ldr	r3, [sp, #28]
 8011076:	2b00      	cmp	r3, #0
 8011078:	f340 8101 	ble.w	801127e <_dtoa_r+0x66e>
 801107c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8011080:	4656      	mov	r6, sl
 8011082:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011086:	4620      	mov	r0, r4
 8011088:	4629      	mov	r1, r5
 801108a:	f7ef fc07 	bl	800089c <__aeabi_ddiv>
 801108e:	f7ef fd8b 	bl	8000ba8 <__aeabi_d2iz>
 8011092:	4680      	mov	r8, r0
 8011094:	f7ef fa6e 	bl	8000574 <__aeabi_i2d>
 8011098:	e9dd 2300 	ldrd	r2, r3, [sp]
 801109c:	f7ef fad4 	bl	8000648 <__aeabi_dmul>
 80110a0:	4602      	mov	r2, r0
 80110a2:	460b      	mov	r3, r1
 80110a4:	4620      	mov	r0, r4
 80110a6:	4629      	mov	r1, r5
 80110a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80110ac:	f7ef f914 	bl	80002d8 <__aeabi_dsub>
 80110b0:	f806 4b01 	strb.w	r4, [r6], #1
 80110b4:	9d07      	ldr	r5, [sp, #28]
 80110b6:	eba6 040a 	sub.w	r4, r6, sl
 80110ba:	42a5      	cmp	r5, r4
 80110bc:	4602      	mov	r2, r0
 80110be:	460b      	mov	r3, r1
 80110c0:	f040 8117 	bne.w	80112f2 <_dtoa_r+0x6e2>
 80110c4:	f7ef f90a 	bl	80002dc <__adddf3>
 80110c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110cc:	4604      	mov	r4, r0
 80110ce:	460d      	mov	r5, r1
 80110d0:	f7ef fd4a 	bl	8000b68 <__aeabi_dcmpgt>
 80110d4:	2800      	cmp	r0, #0
 80110d6:	f040 80f9 	bne.w	80112cc <_dtoa_r+0x6bc>
 80110da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80110de:	4620      	mov	r0, r4
 80110e0:	4629      	mov	r1, r5
 80110e2:	f7ef fd19 	bl	8000b18 <__aeabi_dcmpeq>
 80110e6:	b118      	cbz	r0, 80110f0 <_dtoa_r+0x4e0>
 80110e8:	f018 0f01 	tst.w	r8, #1
 80110ec:	f040 80ee 	bne.w	80112cc <_dtoa_r+0x6bc>
 80110f0:	4649      	mov	r1, r9
 80110f2:	4658      	mov	r0, fp
 80110f4:	f000 ffdc 	bl	80120b0 <_Bfree>
 80110f8:	2300      	movs	r3, #0
 80110fa:	7033      	strb	r3, [r6, #0]
 80110fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80110fe:	3701      	adds	r7, #1
 8011100:	601f      	str	r7, [r3, #0]
 8011102:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011104:	2b00      	cmp	r3, #0
 8011106:	f000 831d 	beq.w	8011744 <_dtoa_r+0xb34>
 801110a:	601e      	str	r6, [r3, #0]
 801110c:	e31a      	b.n	8011744 <_dtoa_r+0xb34>
 801110e:	07e2      	lsls	r2, r4, #31
 8011110:	d505      	bpl.n	801111e <_dtoa_r+0x50e>
 8011112:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011116:	f7ef fa97 	bl	8000648 <__aeabi_dmul>
 801111a:	3601      	adds	r6, #1
 801111c:	2301      	movs	r3, #1
 801111e:	1064      	asrs	r4, r4, #1
 8011120:	3508      	adds	r5, #8
 8011122:	e73f      	b.n	8010fa4 <_dtoa_r+0x394>
 8011124:	2602      	movs	r6, #2
 8011126:	e742      	b.n	8010fae <_dtoa_r+0x39e>
 8011128:	9c07      	ldr	r4, [sp, #28]
 801112a:	9704      	str	r7, [sp, #16]
 801112c:	e761      	b.n	8010ff2 <_dtoa_r+0x3e2>
 801112e:	4b27      	ldr	r3, [pc, #156]	@ (80111cc <_dtoa_r+0x5bc>)
 8011130:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011132:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011136:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801113a:	4454      	add	r4, sl
 801113c:	2900      	cmp	r1, #0
 801113e:	d053      	beq.n	80111e8 <_dtoa_r+0x5d8>
 8011140:	4928      	ldr	r1, [pc, #160]	@ (80111e4 <_dtoa_r+0x5d4>)
 8011142:	2000      	movs	r0, #0
 8011144:	f7ef fbaa 	bl	800089c <__aeabi_ddiv>
 8011148:	4633      	mov	r3, r6
 801114a:	462a      	mov	r2, r5
 801114c:	f7ef f8c4 	bl	80002d8 <__aeabi_dsub>
 8011150:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8011154:	4656      	mov	r6, sl
 8011156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801115a:	f7ef fd25 	bl	8000ba8 <__aeabi_d2iz>
 801115e:	4605      	mov	r5, r0
 8011160:	f7ef fa08 	bl	8000574 <__aeabi_i2d>
 8011164:	4602      	mov	r2, r0
 8011166:	460b      	mov	r3, r1
 8011168:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801116c:	f7ef f8b4 	bl	80002d8 <__aeabi_dsub>
 8011170:	3530      	adds	r5, #48	@ 0x30
 8011172:	4602      	mov	r2, r0
 8011174:	460b      	mov	r3, r1
 8011176:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801117a:	f806 5b01 	strb.w	r5, [r6], #1
 801117e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011182:	f7ef fcd3 	bl	8000b2c <__aeabi_dcmplt>
 8011186:	2800      	cmp	r0, #0
 8011188:	d171      	bne.n	801126e <_dtoa_r+0x65e>
 801118a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801118e:	4911      	ldr	r1, [pc, #68]	@ (80111d4 <_dtoa_r+0x5c4>)
 8011190:	2000      	movs	r0, #0
 8011192:	f7ef f8a1 	bl	80002d8 <__aeabi_dsub>
 8011196:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801119a:	f7ef fcc7 	bl	8000b2c <__aeabi_dcmplt>
 801119e:	2800      	cmp	r0, #0
 80111a0:	f040 8095 	bne.w	80112ce <_dtoa_r+0x6be>
 80111a4:	42a6      	cmp	r6, r4
 80111a6:	f43f af50 	beq.w	801104a <_dtoa_r+0x43a>
 80111aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80111ae:	4b0a      	ldr	r3, [pc, #40]	@ (80111d8 <_dtoa_r+0x5c8>)
 80111b0:	2200      	movs	r2, #0
 80111b2:	f7ef fa49 	bl	8000648 <__aeabi_dmul>
 80111b6:	4b08      	ldr	r3, [pc, #32]	@ (80111d8 <_dtoa_r+0x5c8>)
 80111b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80111bc:	2200      	movs	r2, #0
 80111be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80111c2:	f7ef fa41 	bl	8000648 <__aeabi_dmul>
 80111c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80111ca:	e7c4      	b.n	8011156 <_dtoa_r+0x546>
 80111cc:	08014728 	.word	0x08014728
 80111d0:	08014700 	.word	0x08014700
 80111d4:	3ff00000 	.word	0x3ff00000
 80111d8:	40240000 	.word	0x40240000
 80111dc:	401c0000 	.word	0x401c0000
 80111e0:	40140000 	.word	0x40140000
 80111e4:	3fe00000 	.word	0x3fe00000
 80111e8:	4631      	mov	r1, r6
 80111ea:	4628      	mov	r0, r5
 80111ec:	f7ef fa2c 	bl	8000648 <__aeabi_dmul>
 80111f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80111f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80111f6:	4656      	mov	r6, sl
 80111f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80111fc:	f7ef fcd4 	bl	8000ba8 <__aeabi_d2iz>
 8011200:	4605      	mov	r5, r0
 8011202:	f7ef f9b7 	bl	8000574 <__aeabi_i2d>
 8011206:	4602      	mov	r2, r0
 8011208:	460b      	mov	r3, r1
 801120a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801120e:	f7ef f863 	bl	80002d8 <__aeabi_dsub>
 8011212:	3530      	adds	r5, #48	@ 0x30
 8011214:	f806 5b01 	strb.w	r5, [r6], #1
 8011218:	4602      	mov	r2, r0
 801121a:	460b      	mov	r3, r1
 801121c:	42a6      	cmp	r6, r4
 801121e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011222:	f04f 0200 	mov.w	r2, #0
 8011226:	d124      	bne.n	8011272 <_dtoa_r+0x662>
 8011228:	4bac      	ldr	r3, [pc, #688]	@ (80114dc <_dtoa_r+0x8cc>)
 801122a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801122e:	f7ef f855 	bl	80002dc <__adddf3>
 8011232:	4602      	mov	r2, r0
 8011234:	460b      	mov	r3, r1
 8011236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801123a:	f7ef fc95 	bl	8000b68 <__aeabi_dcmpgt>
 801123e:	2800      	cmp	r0, #0
 8011240:	d145      	bne.n	80112ce <_dtoa_r+0x6be>
 8011242:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8011246:	49a5      	ldr	r1, [pc, #660]	@ (80114dc <_dtoa_r+0x8cc>)
 8011248:	2000      	movs	r0, #0
 801124a:	f7ef f845 	bl	80002d8 <__aeabi_dsub>
 801124e:	4602      	mov	r2, r0
 8011250:	460b      	mov	r3, r1
 8011252:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011256:	f7ef fc69 	bl	8000b2c <__aeabi_dcmplt>
 801125a:	2800      	cmp	r0, #0
 801125c:	f43f aef5 	beq.w	801104a <_dtoa_r+0x43a>
 8011260:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8011262:	1e73      	subs	r3, r6, #1
 8011264:	9315      	str	r3, [sp, #84]	@ 0x54
 8011266:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801126a:	2b30      	cmp	r3, #48	@ 0x30
 801126c:	d0f8      	beq.n	8011260 <_dtoa_r+0x650>
 801126e:	9f04      	ldr	r7, [sp, #16]
 8011270:	e73e      	b.n	80110f0 <_dtoa_r+0x4e0>
 8011272:	4b9b      	ldr	r3, [pc, #620]	@ (80114e0 <_dtoa_r+0x8d0>)
 8011274:	f7ef f9e8 	bl	8000648 <__aeabi_dmul>
 8011278:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801127c:	e7bc      	b.n	80111f8 <_dtoa_r+0x5e8>
 801127e:	d10c      	bne.n	801129a <_dtoa_r+0x68a>
 8011280:	4b98      	ldr	r3, [pc, #608]	@ (80114e4 <_dtoa_r+0x8d4>)
 8011282:	2200      	movs	r2, #0
 8011284:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011288:	f7ef f9de 	bl	8000648 <__aeabi_dmul>
 801128c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011290:	f7ef fc60 	bl	8000b54 <__aeabi_dcmpge>
 8011294:	2800      	cmp	r0, #0
 8011296:	f000 8157 	beq.w	8011548 <_dtoa_r+0x938>
 801129a:	2400      	movs	r4, #0
 801129c:	4625      	mov	r5, r4
 801129e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80112a0:	43db      	mvns	r3, r3
 80112a2:	9304      	str	r3, [sp, #16]
 80112a4:	4656      	mov	r6, sl
 80112a6:	2700      	movs	r7, #0
 80112a8:	4621      	mov	r1, r4
 80112aa:	4658      	mov	r0, fp
 80112ac:	f000 ff00 	bl	80120b0 <_Bfree>
 80112b0:	2d00      	cmp	r5, #0
 80112b2:	d0dc      	beq.n	801126e <_dtoa_r+0x65e>
 80112b4:	b12f      	cbz	r7, 80112c2 <_dtoa_r+0x6b2>
 80112b6:	42af      	cmp	r7, r5
 80112b8:	d003      	beq.n	80112c2 <_dtoa_r+0x6b2>
 80112ba:	4639      	mov	r1, r7
 80112bc:	4658      	mov	r0, fp
 80112be:	f000 fef7 	bl	80120b0 <_Bfree>
 80112c2:	4629      	mov	r1, r5
 80112c4:	4658      	mov	r0, fp
 80112c6:	f000 fef3 	bl	80120b0 <_Bfree>
 80112ca:	e7d0      	b.n	801126e <_dtoa_r+0x65e>
 80112cc:	9704      	str	r7, [sp, #16]
 80112ce:	4633      	mov	r3, r6
 80112d0:	461e      	mov	r6, r3
 80112d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80112d6:	2a39      	cmp	r2, #57	@ 0x39
 80112d8:	d107      	bne.n	80112ea <_dtoa_r+0x6da>
 80112da:	459a      	cmp	sl, r3
 80112dc:	d1f8      	bne.n	80112d0 <_dtoa_r+0x6c0>
 80112de:	9a04      	ldr	r2, [sp, #16]
 80112e0:	3201      	adds	r2, #1
 80112e2:	9204      	str	r2, [sp, #16]
 80112e4:	2230      	movs	r2, #48	@ 0x30
 80112e6:	f88a 2000 	strb.w	r2, [sl]
 80112ea:	781a      	ldrb	r2, [r3, #0]
 80112ec:	3201      	adds	r2, #1
 80112ee:	701a      	strb	r2, [r3, #0]
 80112f0:	e7bd      	b.n	801126e <_dtoa_r+0x65e>
 80112f2:	4b7b      	ldr	r3, [pc, #492]	@ (80114e0 <_dtoa_r+0x8d0>)
 80112f4:	2200      	movs	r2, #0
 80112f6:	f7ef f9a7 	bl	8000648 <__aeabi_dmul>
 80112fa:	2200      	movs	r2, #0
 80112fc:	2300      	movs	r3, #0
 80112fe:	4604      	mov	r4, r0
 8011300:	460d      	mov	r5, r1
 8011302:	f7ef fc09 	bl	8000b18 <__aeabi_dcmpeq>
 8011306:	2800      	cmp	r0, #0
 8011308:	f43f aebb 	beq.w	8011082 <_dtoa_r+0x472>
 801130c:	e6f0      	b.n	80110f0 <_dtoa_r+0x4e0>
 801130e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011310:	2a00      	cmp	r2, #0
 8011312:	f000 80db 	beq.w	80114cc <_dtoa_r+0x8bc>
 8011316:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011318:	2a01      	cmp	r2, #1
 801131a:	f300 80bf 	bgt.w	801149c <_dtoa_r+0x88c>
 801131e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8011320:	2a00      	cmp	r2, #0
 8011322:	f000 80b7 	beq.w	8011494 <_dtoa_r+0x884>
 8011326:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801132a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801132c:	4646      	mov	r6, r8
 801132e:	9a08      	ldr	r2, [sp, #32]
 8011330:	2101      	movs	r1, #1
 8011332:	441a      	add	r2, r3
 8011334:	4658      	mov	r0, fp
 8011336:	4498      	add	r8, r3
 8011338:	9208      	str	r2, [sp, #32]
 801133a:	f000 ffb7 	bl	80122ac <__i2b>
 801133e:	4605      	mov	r5, r0
 8011340:	b15e      	cbz	r6, 801135a <_dtoa_r+0x74a>
 8011342:	9b08      	ldr	r3, [sp, #32]
 8011344:	2b00      	cmp	r3, #0
 8011346:	dd08      	ble.n	801135a <_dtoa_r+0x74a>
 8011348:	42b3      	cmp	r3, r6
 801134a:	9a08      	ldr	r2, [sp, #32]
 801134c:	bfa8      	it	ge
 801134e:	4633      	movge	r3, r6
 8011350:	eba8 0803 	sub.w	r8, r8, r3
 8011354:	1af6      	subs	r6, r6, r3
 8011356:	1ad3      	subs	r3, r2, r3
 8011358:	9308      	str	r3, [sp, #32]
 801135a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801135c:	b1f3      	cbz	r3, 801139c <_dtoa_r+0x78c>
 801135e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011360:	2b00      	cmp	r3, #0
 8011362:	f000 80b7 	beq.w	80114d4 <_dtoa_r+0x8c4>
 8011366:	b18c      	cbz	r4, 801138c <_dtoa_r+0x77c>
 8011368:	4629      	mov	r1, r5
 801136a:	4622      	mov	r2, r4
 801136c:	4658      	mov	r0, fp
 801136e:	f001 f85d 	bl	801242c <__pow5mult>
 8011372:	464a      	mov	r2, r9
 8011374:	4601      	mov	r1, r0
 8011376:	4605      	mov	r5, r0
 8011378:	4658      	mov	r0, fp
 801137a:	f000 ffad 	bl	80122d8 <__multiply>
 801137e:	4649      	mov	r1, r9
 8011380:	9004      	str	r0, [sp, #16]
 8011382:	4658      	mov	r0, fp
 8011384:	f000 fe94 	bl	80120b0 <_Bfree>
 8011388:	9b04      	ldr	r3, [sp, #16]
 801138a:	4699      	mov	r9, r3
 801138c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801138e:	1b1a      	subs	r2, r3, r4
 8011390:	d004      	beq.n	801139c <_dtoa_r+0x78c>
 8011392:	4649      	mov	r1, r9
 8011394:	4658      	mov	r0, fp
 8011396:	f001 f849 	bl	801242c <__pow5mult>
 801139a:	4681      	mov	r9, r0
 801139c:	2101      	movs	r1, #1
 801139e:	4658      	mov	r0, fp
 80113a0:	f000 ff84 	bl	80122ac <__i2b>
 80113a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80113a6:	4604      	mov	r4, r0
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	f000 81cf 	beq.w	801174c <_dtoa_r+0xb3c>
 80113ae:	461a      	mov	r2, r3
 80113b0:	4601      	mov	r1, r0
 80113b2:	4658      	mov	r0, fp
 80113b4:	f001 f83a 	bl	801242c <__pow5mult>
 80113b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113ba:	2b01      	cmp	r3, #1
 80113bc:	4604      	mov	r4, r0
 80113be:	f300 8095 	bgt.w	80114ec <_dtoa_r+0x8dc>
 80113c2:	9b02      	ldr	r3, [sp, #8]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	f040 8087 	bne.w	80114d8 <_dtoa_r+0x8c8>
 80113ca:	9b03      	ldr	r3, [sp, #12]
 80113cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	f040 8089 	bne.w	80114e8 <_dtoa_r+0x8d8>
 80113d6:	9b03      	ldr	r3, [sp, #12]
 80113d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80113dc:	0d1b      	lsrs	r3, r3, #20
 80113de:	051b      	lsls	r3, r3, #20
 80113e0:	b12b      	cbz	r3, 80113ee <_dtoa_r+0x7de>
 80113e2:	9b08      	ldr	r3, [sp, #32]
 80113e4:	3301      	adds	r3, #1
 80113e6:	9308      	str	r3, [sp, #32]
 80113e8:	f108 0801 	add.w	r8, r8, #1
 80113ec:	2301      	movs	r3, #1
 80113ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80113f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	f000 81b0 	beq.w	8011758 <_dtoa_r+0xb48>
 80113f8:	6923      	ldr	r3, [r4, #16]
 80113fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80113fe:	6918      	ldr	r0, [r3, #16]
 8011400:	f000 ff08 	bl	8012214 <__hi0bits>
 8011404:	f1c0 0020 	rsb	r0, r0, #32
 8011408:	9b08      	ldr	r3, [sp, #32]
 801140a:	4418      	add	r0, r3
 801140c:	f010 001f 	ands.w	r0, r0, #31
 8011410:	d077      	beq.n	8011502 <_dtoa_r+0x8f2>
 8011412:	f1c0 0320 	rsb	r3, r0, #32
 8011416:	2b04      	cmp	r3, #4
 8011418:	dd6b      	ble.n	80114f2 <_dtoa_r+0x8e2>
 801141a:	9b08      	ldr	r3, [sp, #32]
 801141c:	f1c0 001c 	rsb	r0, r0, #28
 8011420:	4403      	add	r3, r0
 8011422:	4480      	add	r8, r0
 8011424:	4406      	add	r6, r0
 8011426:	9308      	str	r3, [sp, #32]
 8011428:	f1b8 0f00 	cmp.w	r8, #0
 801142c:	dd05      	ble.n	801143a <_dtoa_r+0x82a>
 801142e:	4649      	mov	r1, r9
 8011430:	4642      	mov	r2, r8
 8011432:	4658      	mov	r0, fp
 8011434:	f001 f854 	bl	80124e0 <__lshift>
 8011438:	4681      	mov	r9, r0
 801143a:	9b08      	ldr	r3, [sp, #32]
 801143c:	2b00      	cmp	r3, #0
 801143e:	dd05      	ble.n	801144c <_dtoa_r+0x83c>
 8011440:	4621      	mov	r1, r4
 8011442:	461a      	mov	r2, r3
 8011444:	4658      	mov	r0, fp
 8011446:	f001 f84b 	bl	80124e0 <__lshift>
 801144a:	4604      	mov	r4, r0
 801144c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801144e:	2b00      	cmp	r3, #0
 8011450:	d059      	beq.n	8011506 <_dtoa_r+0x8f6>
 8011452:	4621      	mov	r1, r4
 8011454:	4648      	mov	r0, r9
 8011456:	f001 f8af 	bl	80125b8 <__mcmp>
 801145a:	2800      	cmp	r0, #0
 801145c:	da53      	bge.n	8011506 <_dtoa_r+0x8f6>
 801145e:	1e7b      	subs	r3, r7, #1
 8011460:	9304      	str	r3, [sp, #16]
 8011462:	4649      	mov	r1, r9
 8011464:	2300      	movs	r3, #0
 8011466:	220a      	movs	r2, #10
 8011468:	4658      	mov	r0, fp
 801146a:	f000 fe43 	bl	80120f4 <__multadd>
 801146e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011470:	4681      	mov	r9, r0
 8011472:	2b00      	cmp	r3, #0
 8011474:	f000 8172 	beq.w	801175c <_dtoa_r+0xb4c>
 8011478:	2300      	movs	r3, #0
 801147a:	4629      	mov	r1, r5
 801147c:	220a      	movs	r2, #10
 801147e:	4658      	mov	r0, fp
 8011480:	f000 fe38 	bl	80120f4 <__multadd>
 8011484:	9b00      	ldr	r3, [sp, #0]
 8011486:	2b00      	cmp	r3, #0
 8011488:	4605      	mov	r5, r0
 801148a:	dc67      	bgt.n	801155c <_dtoa_r+0x94c>
 801148c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801148e:	2b02      	cmp	r3, #2
 8011490:	dc41      	bgt.n	8011516 <_dtoa_r+0x906>
 8011492:	e063      	b.n	801155c <_dtoa_r+0x94c>
 8011494:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011496:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801149a:	e746      	b.n	801132a <_dtoa_r+0x71a>
 801149c:	9b07      	ldr	r3, [sp, #28]
 801149e:	1e5c      	subs	r4, r3, #1
 80114a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80114a2:	42a3      	cmp	r3, r4
 80114a4:	bfbf      	itttt	lt
 80114a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80114a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80114aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80114ac:	1ae3      	sublt	r3, r4, r3
 80114ae:	bfb4      	ite	lt
 80114b0:	18d2      	addlt	r2, r2, r3
 80114b2:	1b1c      	subge	r4, r3, r4
 80114b4:	9b07      	ldr	r3, [sp, #28]
 80114b6:	bfbc      	itt	lt
 80114b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80114ba:	2400      	movlt	r4, #0
 80114bc:	2b00      	cmp	r3, #0
 80114be:	bfb5      	itete	lt
 80114c0:	eba8 0603 	sublt.w	r6, r8, r3
 80114c4:	9b07      	ldrge	r3, [sp, #28]
 80114c6:	2300      	movlt	r3, #0
 80114c8:	4646      	movge	r6, r8
 80114ca:	e730      	b.n	801132e <_dtoa_r+0x71e>
 80114cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80114ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80114d0:	4646      	mov	r6, r8
 80114d2:	e735      	b.n	8011340 <_dtoa_r+0x730>
 80114d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80114d6:	e75c      	b.n	8011392 <_dtoa_r+0x782>
 80114d8:	2300      	movs	r3, #0
 80114da:	e788      	b.n	80113ee <_dtoa_r+0x7de>
 80114dc:	3fe00000 	.word	0x3fe00000
 80114e0:	40240000 	.word	0x40240000
 80114e4:	40140000 	.word	0x40140000
 80114e8:	9b02      	ldr	r3, [sp, #8]
 80114ea:	e780      	b.n	80113ee <_dtoa_r+0x7de>
 80114ec:	2300      	movs	r3, #0
 80114ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80114f0:	e782      	b.n	80113f8 <_dtoa_r+0x7e8>
 80114f2:	d099      	beq.n	8011428 <_dtoa_r+0x818>
 80114f4:	9a08      	ldr	r2, [sp, #32]
 80114f6:	331c      	adds	r3, #28
 80114f8:	441a      	add	r2, r3
 80114fa:	4498      	add	r8, r3
 80114fc:	441e      	add	r6, r3
 80114fe:	9208      	str	r2, [sp, #32]
 8011500:	e792      	b.n	8011428 <_dtoa_r+0x818>
 8011502:	4603      	mov	r3, r0
 8011504:	e7f6      	b.n	80114f4 <_dtoa_r+0x8e4>
 8011506:	9b07      	ldr	r3, [sp, #28]
 8011508:	9704      	str	r7, [sp, #16]
 801150a:	2b00      	cmp	r3, #0
 801150c:	dc20      	bgt.n	8011550 <_dtoa_r+0x940>
 801150e:	9300      	str	r3, [sp, #0]
 8011510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011512:	2b02      	cmp	r3, #2
 8011514:	dd1e      	ble.n	8011554 <_dtoa_r+0x944>
 8011516:	9b00      	ldr	r3, [sp, #0]
 8011518:	2b00      	cmp	r3, #0
 801151a:	f47f aec0 	bne.w	801129e <_dtoa_r+0x68e>
 801151e:	4621      	mov	r1, r4
 8011520:	2205      	movs	r2, #5
 8011522:	4658      	mov	r0, fp
 8011524:	f000 fde6 	bl	80120f4 <__multadd>
 8011528:	4601      	mov	r1, r0
 801152a:	4604      	mov	r4, r0
 801152c:	4648      	mov	r0, r9
 801152e:	f001 f843 	bl	80125b8 <__mcmp>
 8011532:	2800      	cmp	r0, #0
 8011534:	f77f aeb3 	ble.w	801129e <_dtoa_r+0x68e>
 8011538:	4656      	mov	r6, sl
 801153a:	2331      	movs	r3, #49	@ 0x31
 801153c:	f806 3b01 	strb.w	r3, [r6], #1
 8011540:	9b04      	ldr	r3, [sp, #16]
 8011542:	3301      	adds	r3, #1
 8011544:	9304      	str	r3, [sp, #16]
 8011546:	e6ae      	b.n	80112a6 <_dtoa_r+0x696>
 8011548:	9c07      	ldr	r4, [sp, #28]
 801154a:	9704      	str	r7, [sp, #16]
 801154c:	4625      	mov	r5, r4
 801154e:	e7f3      	b.n	8011538 <_dtoa_r+0x928>
 8011550:	9b07      	ldr	r3, [sp, #28]
 8011552:	9300      	str	r3, [sp, #0]
 8011554:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011556:	2b00      	cmp	r3, #0
 8011558:	f000 8104 	beq.w	8011764 <_dtoa_r+0xb54>
 801155c:	2e00      	cmp	r6, #0
 801155e:	dd05      	ble.n	801156c <_dtoa_r+0x95c>
 8011560:	4629      	mov	r1, r5
 8011562:	4632      	mov	r2, r6
 8011564:	4658      	mov	r0, fp
 8011566:	f000 ffbb 	bl	80124e0 <__lshift>
 801156a:	4605      	mov	r5, r0
 801156c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801156e:	2b00      	cmp	r3, #0
 8011570:	d05a      	beq.n	8011628 <_dtoa_r+0xa18>
 8011572:	6869      	ldr	r1, [r5, #4]
 8011574:	4658      	mov	r0, fp
 8011576:	f000 fd5b 	bl	8012030 <_Balloc>
 801157a:	4606      	mov	r6, r0
 801157c:	b928      	cbnz	r0, 801158a <_dtoa_r+0x97a>
 801157e:	4b84      	ldr	r3, [pc, #528]	@ (8011790 <_dtoa_r+0xb80>)
 8011580:	4602      	mov	r2, r0
 8011582:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011586:	f7ff bb5a 	b.w	8010c3e <_dtoa_r+0x2e>
 801158a:	692a      	ldr	r2, [r5, #16]
 801158c:	3202      	adds	r2, #2
 801158e:	0092      	lsls	r2, r2, #2
 8011590:	f105 010c 	add.w	r1, r5, #12
 8011594:	300c      	adds	r0, #12
 8011596:	f7ff fa94 	bl	8010ac2 <memcpy>
 801159a:	2201      	movs	r2, #1
 801159c:	4631      	mov	r1, r6
 801159e:	4658      	mov	r0, fp
 80115a0:	f000 ff9e 	bl	80124e0 <__lshift>
 80115a4:	f10a 0301 	add.w	r3, sl, #1
 80115a8:	9307      	str	r3, [sp, #28]
 80115aa:	9b00      	ldr	r3, [sp, #0]
 80115ac:	4453      	add	r3, sl
 80115ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80115b0:	9b02      	ldr	r3, [sp, #8]
 80115b2:	f003 0301 	and.w	r3, r3, #1
 80115b6:	462f      	mov	r7, r5
 80115b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80115ba:	4605      	mov	r5, r0
 80115bc:	9b07      	ldr	r3, [sp, #28]
 80115be:	4621      	mov	r1, r4
 80115c0:	3b01      	subs	r3, #1
 80115c2:	4648      	mov	r0, r9
 80115c4:	9300      	str	r3, [sp, #0]
 80115c6:	f7ff fa99 	bl	8010afc <quorem>
 80115ca:	4639      	mov	r1, r7
 80115cc:	9002      	str	r0, [sp, #8]
 80115ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80115d2:	4648      	mov	r0, r9
 80115d4:	f000 fff0 	bl	80125b8 <__mcmp>
 80115d8:	462a      	mov	r2, r5
 80115da:	9008      	str	r0, [sp, #32]
 80115dc:	4621      	mov	r1, r4
 80115de:	4658      	mov	r0, fp
 80115e0:	f001 f806 	bl	80125f0 <__mdiff>
 80115e4:	68c2      	ldr	r2, [r0, #12]
 80115e6:	4606      	mov	r6, r0
 80115e8:	bb02      	cbnz	r2, 801162c <_dtoa_r+0xa1c>
 80115ea:	4601      	mov	r1, r0
 80115ec:	4648      	mov	r0, r9
 80115ee:	f000 ffe3 	bl	80125b8 <__mcmp>
 80115f2:	4602      	mov	r2, r0
 80115f4:	4631      	mov	r1, r6
 80115f6:	4658      	mov	r0, fp
 80115f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80115fa:	f000 fd59 	bl	80120b0 <_Bfree>
 80115fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011600:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011602:	9e07      	ldr	r6, [sp, #28]
 8011604:	ea43 0102 	orr.w	r1, r3, r2
 8011608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801160a:	4319      	orrs	r1, r3
 801160c:	d110      	bne.n	8011630 <_dtoa_r+0xa20>
 801160e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011612:	d029      	beq.n	8011668 <_dtoa_r+0xa58>
 8011614:	9b08      	ldr	r3, [sp, #32]
 8011616:	2b00      	cmp	r3, #0
 8011618:	dd02      	ble.n	8011620 <_dtoa_r+0xa10>
 801161a:	9b02      	ldr	r3, [sp, #8]
 801161c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8011620:	9b00      	ldr	r3, [sp, #0]
 8011622:	f883 8000 	strb.w	r8, [r3]
 8011626:	e63f      	b.n	80112a8 <_dtoa_r+0x698>
 8011628:	4628      	mov	r0, r5
 801162a:	e7bb      	b.n	80115a4 <_dtoa_r+0x994>
 801162c:	2201      	movs	r2, #1
 801162e:	e7e1      	b.n	80115f4 <_dtoa_r+0x9e4>
 8011630:	9b08      	ldr	r3, [sp, #32]
 8011632:	2b00      	cmp	r3, #0
 8011634:	db04      	blt.n	8011640 <_dtoa_r+0xa30>
 8011636:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011638:	430b      	orrs	r3, r1
 801163a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801163c:	430b      	orrs	r3, r1
 801163e:	d120      	bne.n	8011682 <_dtoa_r+0xa72>
 8011640:	2a00      	cmp	r2, #0
 8011642:	dded      	ble.n	8011620 <_dtoa_r+0xa10>
 8011644:	4649      	mov	r1, r9
 8011646:	2201      	movs	r2, #1
 8011648:	4658      	mov	r0, fp
 801164a:	f000 ff49 	bl	80124e0 <__lshift>
 801164e:	4621      	mov	r1, r4
 8011650:	4681      	mov	r9, r0
 8011652:	f000 ffb1 	bl	80125b8 <__mcmp>
 8011656:	2800      	cmp	r0, #0
 8011658:	dc03      	bgt.n	8011662 <_dtoa_r+0xa52>
 801165a:	d1e1      	bne.n	8011620 <_dtoa_r+0xa10>
 801165c:	f018 0f01 	tst.w	r8, #1
 8011660:	d0de      	beq.n	8011620 <_dtoa_r+0xa10>
 8011662:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8011666:	d1d8      	bne.n	801161a <_dtoa_r+0xa0a>
 8011668:	9a00      	ldr	r2, [sp, #0]
 801166a:	2339      	movs	r3, #57	@ 0x39
 801166c:	7013      	strb	r3, [r2, #0]
 801166e:	4633      	mov	r3, r6
 8011670:	461e      	mov	r6, r3
 8011672:	3b01      	subs	r3, #1
 8011674:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011678:	2a39      	cmp	r2, #57	@ 0x39
 801167a:	d052      	beq.n	8011722 <_dtoa_r+0xb12>
 801167c:	3201      	adds	r2, #1
 801167e:	701a      	strb	r2, [r3, #0]
 8011680:	e612      	b.n	80112a8 <_dtoa_r+0x698>
 8011682:	2a00      	cmp	r2, #0
 8011684:	dd07      	ble.n	8011696 <_dtoa_r+0xa86>
 8011686:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801168a:	d0ed      	beq.n	8011668 <_dtoa_r+0xa58>
 801168c:	9a00      	ldr	r2, [sp, #0]
 801168e:	f108 0301 	add.w	r3, r8, #1
 8011692:	7013      	strb	r3, [r2, #0]
 8011694:	e608      	b.n	80112a8 <_dtoa_r+0x698>
 8011696:	9b07      	ldr	r3, [sp, #28]
 8011698:	9a07      	ldr	r2, [sp, #28]
 801169a:	f803 8c01 	strb.w	r8, [r3, #-1]
 801169e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80116a0:	4293      	cmp	r3, r2
 80116a2:	d028      	beq.n	80116f6 <_dtoa_r+0xae6>
 80116a4:	4649      	mov	r1, r9
 80116a6:	2300      	movs	r3, #0
 80116a8:	220a      	movs	r2, #10
 80116aa:	4658      	mov	r0, fp
 80116ac:	f000 fd22 	bl	80120f4 <__multadd>
 80116b0:	42af      	cmp	r7, r5
 80116b2:	4681      	mov	r9, r0
 80116b4:	f04f 0300 	mov.w	r3, #0
 80116b8:	f04f 020a 	mov.w	r2, #10
 80116bc:	4639      	mov	r1, r7
 80116be:	4658      	mov	r0, fp
 80116c0:	d107      	bne.n	80116d2 <_dtoa_r+0xac2>
 80116c2:	f000 fd17 	bl	80120f4 <__multadd>
 80116c6:	4607      	mov	r7, r0
 80116c8:	4605      	mov	r5, r0
 80116ca:	9b07      	ldr	r3, [sp, #28]
 80116cc:	3301      	adds	r3, #1
 80116ce:	9307      	str	r3, [sp, #28]
 80116d0:	e774      	b.n	80115bc <_dtoa_r+0x9ac>
 80116d2:	f000 fd0f 	bl	80120f4 <__multadd>
 80116d6:	4629      	mov	r1, r5
 80116d8:	4607      	mov	r7, r0
 80116da:	2300      	movs	r3, #0
 80116dc:	220a      	movs	r2, #10
 80116de:	4658      	mov	r0, fp
 80116e0:	f000 fd08 	bl	80120f4 <__multadd>
 80116e4:	4605      	mov	r5, r0
 80116e6:	e7f0      	b.n	80116ca <_dtoa_r+0xaba>
 80116e8:	9b00      	ldr	r3, [sp, #0]
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	bfcc      	ite	gt
 80116ee:	461e      	movgt	r6, r3
 80116f0:	2601      	movle	r6, #1
 80116f2:	4456      	add	r6, sl
 80116f4:	2700      	movs	r7, #0
 80116f6:	4649      	mov	r1, r9
 80116f8:	2201      	movs	r2, #1
 80116fa:	4658      	mov	r0, fp
 80116fc:	f000 fef0 	bl	80124e0 <__lshift>
 8011700:	4621      	mov	r1, r4
 8011702:	4681      	mov	r9, r0
 8011704:	f000 ff58 	bl	80125b8 <__mcmp>
 8011708:	2800      	cmp	r0, #0
 801170a:	dcb0      	bgt.n	801166e <_dtoa_r+0xa5e>
 801170c:	d102      	bne.n	8011714 <_dtoa_r+0xb04>
 801170e:	f018 0f01 	tst.w	r8, #1
 8011712:	d1ac      	bne.n	801166e <_dtoa_r+0xa5e>
 8011714:	4633      	mov	r3, r6
 8011716:	461e      	mov	r6, r3
 8011718:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801171c:	2a30      	cmp	r2, #48	@ 0x30
 801171e:	d0fa      	beq.n	8011716 <_dtoa_r+0xb06>
 8011720:	e5c2      	b.n	80112a8 <_dtoa_r+0x698>
 8011722:	459a      	cmp	sl, r3
 8011724:	d1a4      	bne.n	8011670 <_dtoa_r+0xa60>
 8011726:	9b04      	ldr	r3, [sp, #16]
 8011728:	3301      	adds	r3, #1
 801172a:	9304      	str	r3, [sp, #16]
 801172c:	2331      	movs	r3, #49	@ 0x31
 801172e:	f88a 3000 	strb.w	r3, [sl]
 8011732:	e5b9      	b.n	80112a8 <_dtoa_r+0x698>
 8011734:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011736:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8011794 <_dtoa_r+0xb84>
 801173a:	b11b      	cbz	r3, 8011744 <_dtoa_r+0xb34>
 801173c:	f10a 0308 	add.w	r3, sl, #8
 8011740:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8011742:	6013      	str	r3, [r2, #0]
 8011744:	4650      	mov	r0, sl
 8011746:	b019      	add	sp, #100	@ 0x64
 8011748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801174c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801174e:	2b01      	cmp	r3, #1
 8011750:	f77f ae37 	ble.w	80113c2 <_dtoa_r+0x7b2>
 8011754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011756:	930a      	str	r3, [sp, #40]	@ 0x28
 8011758:	2001      	movs	r0, #1
 801175a:	e655      	b.n	8011408 <_dtoa_r+0x7f8>
 801175c:	9b00      	ldr	r3, [sp, #0]
 801175e:	2b00      	cmp	r3, #0
 8011760:	f77f aed6 	ble.w	8011510 <_dtoa_r+0x900>
 8011764:	4656      	mov	r6, sl
 8011766:	4621      	mov	r1, r4
 8011768:	4648      	mov	r0, r9
 801176a:	f7ff f9c7 	bl	8010afc <quorem>
 801176e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8011772:	f806 8b01 	strb.w	r8, [r6], #1
 8011776:	9b00      	ldr	r3, [sp, #0]
 8011778:	eba6 020a 	sub.w	r2, r6, sl
 801177c:	4293      	cmp	r3, r2
 801177e:	ddb3      	ble.n	80116e8 <_dtoa_r+0xad8>
 8011780:	4649      	mov	r1, r9
 8011782:	2300      	movs	r3, #0
 8011784:	220a      	movs	r2, #10
 8011786:	4658      	mov	r0, fp
 8011788:	f000 fcb4 	bl	80120f4 <__multadd>
 801178c:	4681      	mov	r9, r0
 801178e:	e7ea      	b.n	8011766 <_dtoa_r+0xb56>
 8011790:	08014625 	.word	0x08014625
 8011794:	080145a9 	.word	0x080145a9

08011798 <_free_r>:
 8011798:	b538      	push	{r3, r4, r5, lr}
 801179a:	4605      	mov	r5, r0
 801179c:	2900      	cmp	r1, #0
 801179e:	d041      	beq.n	8011824 <_free_r+0x8c>
 80117a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117a4:	1f0c      	subs	r4, r1, #4
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	bfb8      	it	lt
 80117aa:	18e4      	addlt	r4, r4, r3
 80117ac:	f000 fc34 	bl	8012018 <__malloc_lock>
 80117b0:	4a1d      	ldr	r2, [pc, #116]	@ (8011828 <_free_r+0x90>)
 80117b2:	6813      	ldr	r3, [r2, #0]
 80117b4:	b933      	cbnz	r3, 80117c4 <_free_r+0x2c>
 80117b6:	6063      	str	r3, [r4, #4]
 80117b8:	6014      	str	r4, [r2, #0]
 80117ba:	4628      	mov	r0, r5
 80117bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80117c0:	f000 bc30 	b.w	8012024 <__malloc_unlock>
 80117c4:	42a3      	cmp	r3, r4
 80117c6:	d908      	bls.n	80117da <_free_r+0x42>
 80117c8:	6820      	ldr	r0, [r4, #0]
 80117ca:	1821      	adds	r1, r4, r0
 80117cc:	428b      	cmp	r3, r1
 80117ce:	bf01      	itttt	eq
 80117d0:	6819      	ldreq	r1, [r3, #0]
 80117d2:	685b      	ldreq	r3, [r3, #4]
 80117d4:	1809      	addeq	r1, r1, r0
 80117d6:	6021      	streq	r1, [r4, #0]
 80117d8:	e7ed      	b.n	80117b6 <_free_r+0x1e>
 80117da:	461a      	mov	r2, r3
 80117dc:	685b      	ldr	r3, [r3, #4]
 80117de:	b10b      	cbz	r3, 80117e4 <_free_r+0x4c>
 80117e0:	42a3      	cmp	r3, r4
 80117e2:	d9fa      	bls.n	80117da <_free_r+0x42>
 80117e4:	6811      	ldr	r1, [r2, #0]
 80117e6:	1850      	adds	r0, r2, r1
 80117e8:	42a0      	cmp	r0, r4
 80117ea:	d10b      	bne.n	8011804 <_free_r+0x6c>
 80117ec:	6820      	ldr	r0, [r4, #0]
 80117ee:	4401      	add	r1, r0
 80117f0:	1850      	adds	r0, r2, r1
 80117f2:	4283      	cmp	r3, r0
 80117f4:	6011      	str	r1, [r2, #0]
 80117f6:	d1e0      	bne.n	80117ba <_free_r+0x22>
 80117f8:	6818      	ldr	r0, [r3, #0]
 80117fa:	685b      	ldr	r3, [r3, #4]
 80117fc:	6053      	str	r3, [r2, #4]
 80117fe:	4408      	add	r0, r1
 8011800:	6010      	str	r0, [r2, #0]
 8011802:	e7da      	b.n	80117ba <_free_r+0x22>
 8011804:	d902      	bls.n	801180c <_free_r+0x74>
 8011806:	230c      	movs	r3, #12
 8011808:	602b      	str	r3, [r5, #0]
 801180a:	e7d6      	b.n	80117ba <_free_r+0x22>
 801180c:	6820      	ldr	r0, [r4, #0]
 801180e:	1821      	adds	r1, r4, r0
 8011810:	428b      	cmp	r3, r1
 8011812:	bf04      	itt	eq
 8011814:	6819      	ldreq	r1, [r3, #0]
 8011816:	685b      	ldreq	r3, [r3, #4]
 8011818:	6063      	str	r3, [r4, #4]
 801181a:	bf04      	itt	eq
 801181c:	1809      	addeq	r1, r1, r0
 801181e:	6021      	streq	r1, [r4, #0]
 8011820:	6054      	str	r4, [r2, #4]
 8011822:	e7ca      	b.n	80117ba <_free_r+0x22>
 8011824:	bd38      	pop	{r3, r4, r5, pc}
 8011826:	bf00      	nop
 8011828:	20000e04 	.word	0x20000e04

0801182c <rshift>:
 801182c:	6903      	ldr	r3, [r0, #16]
 801182e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011832:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011836:	ea4f 1261 	mov.w	r2, r1, asr #5
 801183a:	f100 0414 	add.w	r4, r0, #20
 801183e:	dd45      	ble.n	80118cc <rshift+0xa0>
 8011840:	f011 011f 	ands.w	r1, r1, #31
 8011844:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011848:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801184c:	d10c      	bne.n	8011868 <rshift+0x3c>
 801184e:	f100 0710 	add.w	r7, r0, #16
 8011852:	4629      	mov	r1, r5
 8011854:	42b1      	cmp	r1, r6
 8011856:	d334      	bcc.n	80118c2 <rshift+0x96>
 8011858:	1a9b      	subs	r3, r3, r2
 801185a:	009b      	lsls	r3, r3, #2
 801185c:	1eea      	subs	r2, r5, #3
 801185e:	4296      	cmp	r6, r2
 8011860:	bf38      	it	cc
 8011862:	2300      	movcc	r3, #0
 8011864:	4423      	add	r3, r4
 8011866:	e015      	b.n	8011894 <rshift+0x68>
 8011868:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801186c:	f1c1 0820 	rsb	r8, r1, #32
 8011870:	40cf      	lsrs	r7, r1
 8011872:	f105 0e04 	add.w	lr, r5, #4
 8011876:	46a1      	mov	r9, r4
 8011878:	4576      	cmp	r6, lr
 801187a:	46f4      	mov	ip, lr
 801187c:	d815      	bhi.n	80118aa <rshift+0x7e>
 801187e:	1a9a      	subs	r2, r3, r2
 8011880:	0092      	lsls	r2, r2, #2
 8011882:	3a04      	subs	r2, #4
 8011884:	3501      	adds	r5, #1
 8011886:	42ae      	cmp	r6, r5
 8011888:	bf38      	it	cc
 801188a:	2200      	movcc	r2, #0
 801188c:	18a3      	adds	r3, r4, r2
 801188e:	50a7      	str	r7, [r4, r2]
 8011890:	b107      	cbz	r7, 8011894 <rshift+0x68>
 8011892:	3304      	adds	r3, #4
 8011894:	1b1a      	subs	r2, r3, r4
 8011896:	42a3      	cmp	r3, r4
 8011898:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801189c:	bf08      	it	eq
 801189e:	2300      	moveq	r3, #0
 80118a0:	6102      	str	r2, [r0, #16]
 80118a2:	bf08      	it	eq
 80118a4:	6143      	streq	r3, [r0, #20]
 80118a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118aa:	f8dc c000 	ldr.w	ip, [ip]
 80118ae:	fa0c fc08 	lsl.w	ip, ip, r8
 80118b2:	ea4c 0707 	orr.w	r7, ip, r7
 80118b6:	f849 7b04 	str.w	r7, [r9], #4
 80118ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80118be:	40cf      	lsrs	r7, r1
 80118c0:	e7da      	b.n	8011878 <rshift+0x4c>
 80118c2:	f851 cb04 	ldr.w	ip, [r1], #4
 80118c6:	f847 cf04 	str.w	ip, [r7, #4]!
 80118ca:	e7c3      	b.n	8011854 <rshift+0x28>
 80118cc:	4623      	mov	r3, r4
 80118ce:	e7e1      	b.n	8011894 <rshift+0x68>

080118d0 <__hexdig_fun>:
 80118d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80118d4:	2b09      	cmp	r3, #9
 80118d6:	d802      	bhi.n	80118de <__hexdig_fun+0xe>
 80118d8:	3820      	subs	r0, #32
 80118da:	b2c0      	uxtb	r0, r0
 80118dc:	4770      	bx	lr
 80118de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80118e2:	2b05      	cmp	r3, #5
 80118e4:	d801      	bhi.n	80118ea <__hexdig_fun+0x1a>
 80118e6:	3847      	subs	r0, #71	@ 0x47
 80118e8:	e7f7      	b.n	80118da <__hexdig_fun+0xa>
 80118ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80118ee:	2b05      	cmp	r3, #5
 80118f0:	d801      	bhi.n	80118f6 <__hexdig_fun+0x26>
 80118f2:	3827      	subs	r0, #39	@ 0x27
 80118f4:	e7f1      	b.n	80118da <__hexdig_fun+0xa>
 80118f6:	2000      	movs	r0, #0
 80118f8:	4770      	bx	lr
	...

080118fc <__gethex>:
 80118fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011900:	b085      	sub	sp, #20
 8011902:	468a      	mov	sl, r1
 8011904:	9302      	str	r3, [sp, #8]
 8011906:	680b      	ldr	r3, [r1, #0]
 8011908:	9001      	str	r0, [sp, #4]
 801190a:	4690      	mov	r8, r2
 801190c:	1c9c      	adds	r4, r3, #2
 801190e:	46a1      	mov	r9, r4
 8011910:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011914:	2830      	cmp	r0, #48	@ 0x30
 8011916:	d0fa      	beq.n	801190e <__gethex+0x12>
 8011918:	eba9 0303 	sub.w	r3, r9, r3
 801191c:	f1a3 0b02 	sub.w	fp, r3, #2
 8011920:	f7ff ffd6 	bl	80118d0 <__hexdig_fun>
 8011924:	4605      	mov	r5, r0
 8011926:	2800      	cmp	r0, #0
 8011928:	d168      	bne.n	80119fc <__gethex+0x100>
 801192a:	49a0      	ldr	r1, [pc, #640]	@ (8011bac <__gethex+0x2b0>)
 801192c:	2201      	movs	r2, #1
 801192e:	4648      	mov	r0, r9
 8011930:	f7ff f83e 	bl	80109b0 <strncmp>
 8011934:	4607      	mov	r7, r0
 8011936:	2800      	cmp	r0, #0
 8011938:	d167      	bne.n	8011a0a <__gethex+0x10e>
 801193a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801193e:	4626      	mov	r6, r4
 8011940:	f7ff ffc6 	bl	80118d0 <__hexdig_fun>
 8011944:	2800      	cmp	r0, #0
 8011946:	d062      	beq.n	8011a0e <__gethex+0x112>
 8011948:	4623      	mov	r3, r4
 801194a:	7818      	ldrb	r0, [r3, #0]
 801194c:	2830      	cmp	r0, #48	@ 0x30
 801194e:	4699      	mov	r9, r3
 8011950:	f103 0301 	add.w	r3, r3, #1
 8011954:	d0f9      	beq.n	801194a <__gethex+0x4e>
 8011956:	f7ff ffbb 	bl	80118d0 <__hexdig_fun>
 801195a:	fab0 f580 	clz	r5, r0
 801195e:	096d      	lsrs	r5, r5, #5
 8011960:	f04f 0b01 	mov.w	fp, #1
 8011964:	464a      	mov	r2, r9
 8011966:	4616      	mov	r6, r2
 8011968:	3201      	adds	r2, #1
 801196a:	7830      	ldrb	r0, [r6, #0]
 801196c:	f7ff ffb0 	bl	80118d0 <__hexdig_fun>
 8011970:	2800      	cmp	r0, #0
 8011972:	d1f8      	bne.n	8011966 <__gethex+0x6a>
 8011974:	498d      	ldr	r1, [pc, #564]	@ (8011bac <__gethex+0x2b0>)
 8011976:	2201      	movs	r2, #1
 8011978:	4630      	mov	r0, r6
 801197a:	f7ff f819 	bl	80109b0 <strncmp>
 801197e:	2800      	cmp	r0, #0
 8011980:	d13f      	bne.n	8011a02 <__gethex+0x106>
 8011982:	b944      	cbnz	r4, 8011996 <__gethex+0x9a>
 8011984:	1c74      	adds	r4, r6, #1
 8011986:	4622      	mov	r2, r4
 8011988:	4616      	mov	r6, r2
 801198a:	3201      	adds	r2, #1
 801198c:	7830      	ldrb	r0, [r6, #0]
 801198e:	f7ff ff9f 	bl	80118d0 <__hexdig_fun>
 8011992:	2800      	cmp	r0, #0
 8011994:	d1f8      	bne.n	8011988 <__gethex+0x8c>
 8011996:	1ba4      	subs	r4, r4, r6
 8011998:	00a7      	lsls	r7, r4, #2
 801199a:	7833      	ldrb	r3, [r6, #0]
 801199c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80119a0:	2b50      	cmp	r3, #80	@ 0x50
 80119a2:	d13e      	bne.n	8011a22 <__gethex+0x126>
 80119a4:	7873      	ldrb	r3, [r6, #1]
 80119a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80119a8:	d033      	beq.n	8011a12 <__gethex+0x116>
 80119aa:	2b2d      	cmp	r3, #45	@ 0x2d
 80119ac:	d034      	beq.n	8011a18 <__gethex+0x11c>
 80119ae:	1c71      	adds	r1, r6, #1
 80119b0:	2400      	movs	r4, #0
 80119b2:	7808      	ldrb	r0, [r1, #0]
 80119b4:	f7ff ff8c 	bl	80118d0 <__hexdig_fun>
 80119b8:	1e43      	subs	r3, r0, #1
 80119ba:	b2db      	uxtb	r3, r3
 80119bc:	2b18      	cmp	r3, #24
 80119be:	d830      	bhi.n	8011a22 <__gethex+0x126>
 80119c0:	f1a0 0210 	sub.w	r2, r0, #16
 80119c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80119c8:	f7ff ff82 	bl	80118d0 <__hexdig_fun>
 80119cc:	f100 3cff 	add.w	ip, r0, #4294967295
 80119d0:	fa5f fc8c 	uxtb.w	ip, ip
 80119d4:	f1bc 0f18 	cmp.w	ip, #24
 80119d8:	f04f 030a 	mov.w	r3, #10
 80119dc:	d91e      	bls.n	8011a1c <__gethex+0x120>
 80119de:	b104      	cbz	r4, 80119e2 <__gethex+0xe6>
 80119e0:	4252      	negs	r2, r2
 80119e2:	4417      	add	r7, r2
 80119e4:	f8ca 1000 	str.w	r1, [sl]
 80119e8:	b1ed      	cbz	r5, 8011a26 <__gethex+0x12a>
 80119ea:	f1bb 0f00 	cmp.w	fp, #0
 80119ee:	bf0c      	ite	eq
 80119f0:	2506      	moveq	r5, #6
 80119f2:	2500      	movne	r5, #0
 80119f4:	4628      	mov	r0, r5
 80119f6:	b005      	add	sp, #20
 80119f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119fc:	2500      	movs	r5, #0
 80119fe:	462c      	mov	r4, r5
 8011a00:	e7b0      	b.n	8011964 <__gethex+0x68>
 8011a02:	2c00      	cmp	r4, #0
 8011a04:	d1c7      	bne.n	8011996 <__gethex+0x9a>
 8011a06:	4627      	mov	r7, r4
 8011a08:	e7c7      	b.n	801199a <__gethex+0x9e>
 8011a0a:	464e      	mov	r6, r9
 8011a0c:	462f      	mov	r7, r5
 8011a0e:	2501      	movs	r5, #1
 8011a10:	e7c3      	b.n	801199a <__gethex+0x9e>
 8011a12:	2400      	movs	r4, #0
 8011a14:	1cb1      	adds	r1, r6, #2
 8011a16:	e7cc      	b.n	80119b2 <__gethex+0xb6>
 8011a18:	2401      	movs	r4, #1
 8011a1a:	e7fb      	b.n	8011a14 <__gethex+0x118>
 8011a1c:	fb03 0002 	mla	r0, r3, r2, r0
 8011a20:	e7ce      	b.n	80119c0 <__gethex+0xc4>
 8011a22:	4631      	mov	r1, r6
 8011a24:	e7de      	b.n	80119e4 <__gethex+0xe8>
 8011a26:	eba6 0309 	sub.w	r3, r6, r9
 8011a2a:	3b01      	subs	r3, #1
 8011a2c:	4629      	mov	r1, r5
 8011a2e:	2b07      	cmp	r3, #7
 8011a30:	dc0a      	bgt.n	8011a48 <__gethex+0x14c>
 8011a32:	9801      	ldr	r0, [sp, #4]
 8011a34:	f000 fafc 	bl	8012030 <_Balloc>
 8011a38:	4604      	mov	r4, r0
 8011a3a:	b940      	cbnz	r0, 8011a4e <__gethex+0x152>
 8011a3c:	4b5c      	ldr	r3, [pc, #368]	@ (8011bb0 <__gethex+0x2b4>)
 8011a3e:	4602      	mov	r2, r0
 8011a40:	21e4      	movs	r1, #228	@ 0xe4
 8011a42:	485c      	ldr	r0, [pc, #368]	@ (8011bb4 <__gethex+0x2b8>)
 8011a44:	f001 fa5c 	bl	8012f00 <__assert_func>
 8011a48:	3101      	adds	r1, #1
 8011a4a:	105b      	asrs	r3, r3, #1
 8011a4c:	e7ef      	b.n	8011a2e <__gethex+0x132>
 8011a4e:	f100 0a14 	add.w	sl, r0, #20
 8011a52:	2300      	movs	r3, #0
 8011a54:	4655      	mov	r5, sl
 8011a56:	469b      	mov	fp, r3
 8011a58:	45b1      	cmp	r9, r6
 8011a5a:	d337      	bcc.n	8011acc <__gethex+0x1d0>
 8011a5c:	f845 bb04 	str.w	fp, [r5], #4
 8011a60:	eba5 050a 	sub.w	r5, r5, sl
 8011a64:	10ad      	asrs	r5, r5, #2
 8011a66:	6125      	str	r5, [r4, #16]
 8011a68:	4658      	mov	r0, fp
 8011a6a:	f000 fbd3 	bl	8012214 <__hi0bits>
 8011a6e:	016d      	lsls	r5, r5, #5
 8011a70:	f8d8 6000 	ldr.w	r6, [r8]
 8011a74:	1a2d      	subs	r5, r5, r0
 8011a76:	42b5      	cmp	r5, r6
 8011a78:	dd54      	ble.n	8011b24 <__gethex+0x228>
 8011a7a:	1bad      	subs	r5, r5, r6
 8011a7c:	4629      	mov	r1, r5
 8011a7e:	4620      	mov	r0, r4
 8011a80:	f000 ff67 	bl	8012952 <__any_on>
 8011a84:	4681      	mov	r9, r0
 8011a86:	b178      	cbz	r0, 8011aa8 <__gethex+0x1ac>
 8011a88:	1e6b      	subs	r3, r5, #1
 8011a8a:	1159      	asrs	r1, r3, #5
 8011a8c:	f003 021f 	and.w	r2, r3, #31
 8011a90:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011a94:	f04f 0901 	mov.w	r9, #1
 8011a98:	fa09 f202 	lsl.w	r2, r9, r2
 8011a9c:	420a      	tst	r2, r1
 8011a9e:	d003      	beq.n	8011aa8 <__gethex+0x1ac>
 8011aa0:	454b      	cmp	r3, r9
 8011aa2:	dc36      	bgt.n	8011b12 <__gethex+0x216>
 8011aa4:	f04f 0902 	mov.w	r9, #2
 8011aa8:	4629      	mov	r1, r5
 8011aaa:	4620      	mov	r0, r4
 8011aac:	f7ff febe 	bl	801182c <rshift>
 8011ab0:	442f      	add	r7, r5
 8011ab2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011ab6:	42bb      	cmp	r3, r7
 8011ab8:	da42      	bge.n	8011b40 <__gethex+0x244>
 8011aba:	9801      	ldr	r0, [sp, #4]
 8011abc:	4621      	mov	r1, r4
 8011abe:	f000 faf7 	bl	80120b0 <_Bfree>
 8011ac2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	6013      	str	r3, [r2, #0]
 8011ac8:	25a3      	movs	r5, #163	@ 0xa3
 8011aca:	e793      	b.n	80119f4 <__gethex+0xf8>
 8011acc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011ad0:	2a2e      	cmp	r2, #46	@ 0x2e
 8011ad2:	d012      	beq.n	8011afa <__gethex+0x1fe>
 8011ad4:	2b20      	cmp	r3, #32
 8011ad6:	d104      	bne.n	8011ae2 <__gethex+0x1e6>
 8011ad8:	f845 bb04 	str.w	fp, [r5], #4
 8011adc:	f04f 0b00 	mov.w	fp, #0
 8011ae0:	465b      	mov	r3, fp
 8011ae2:	7830      	ldrb	r0, [r6, #0]
 8011ae4:	9303      	str	r3, [sp, #12]
 8011ae6:	f7ff fef3 	bl	80118d0 <__hexdig_fun>
 8011aea:	9b03      	ldr	r3, [sp, #12]
 8011aec:	f000 000f 	and.w	r0, r0, #15
 8011af0:	4098      	lsls	r0, r3
 8011af2:	ea4b 0b00 	orr.w	fp, fp, r0
 8011af6:	3304      	adds	r3, #4
 8011af8:	e7ae      	b.n	8011a58 <__gethex+0x15c>
 8011afa:	45b1      	cmp	r9, r6
 8011afc:	d8ea      	bhi.n	8011ad4 <__gethex+0x1d8>
 8011afe:	492b      	ldr	r1, [pc, #172]	@ (8011bac <__gethex+0x2b0>)
 8011b00:	9303      	str	r3, [sp, #12]
 8011b02:	2201      	movs	r2, #1
 8011b04:	4630      	mov	r0, r6
 8011b06:	f7fe ff53 	bl	80109b0 <strncmp>
 8011b0a:	9b03      	ldr	r3, [sp, #12]
 8011b0c:	2800      	cmp	r0, #0
 8011b0e:	d1e1      	bne.n	8011ad4 <__gethex+0x1d8>
 8011b10:	e7a2      	b.n	8011a58 <__gethex+0x15c>
 8011b12:	1ea9      	subs	r1, r5, #2
 8011b14:	4620      	mov	r0, r4
 8011b16:	f000 ff1c 	bl	8012952 <__any_on>
 8011b1a:	2800      	cmp	r0, #0
 8011b1c:	d0c2      	beq.n	8011aa4 <__gethex+0x1a8>
 8011b1e:	f04f 0903 	mov.w	r9, #3
 8011b22:	e7c1      	b.n	8011aa8 <__gethex+0x1ac>
 8011b24:	da09      	bge.n	8011b3a <__gethex+0x23e>
 8011b26:	1b75      	subs	r5, r6, r5
 8011b28:	4621      	mov	r1, r4
 8011b2a:	9801      	ldr	r0, [sp, #4]
 8011b2c:	462a      	mov	r2, r5
 8011b2e:	f000 fcd7 	bl	80124e0 <__lshift>
 8011b32:	1b7f      	subs	r7, r7, r5
 8011b34:	4604      	mov	r4, r0
 8011b36:	f100 0a14 	add.w	sl, r0, #20
 8011b3a:	f04f 0900 	mov.w	r9, #0
 8011b3e:	e7b8      	b.n	8011ab2 <__gethex+0x1b6>
 8011b40:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011b44:	42bd      	cmp	r5, r7
 8011b46:	dd6f      	ble.n	8011c28 <__gethex+0x32c>
 8011b48:	1bed      	subs	r5, r5, r7
 8011b4a:	42ae      	cmp	r6, r5
 8011b4c:	dc34      	bgt.n	8011bb8 <__gethex+0x2bc>
 8011b4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011b52:	2b02      	cmp	r3, #2
 8011b54:	d022      	beq.n	8011b9c <__gethex+0x2a0>
 8011b56:	2b03      	cmp	r3, #3
 8011b58:	d024      	beq.n	8011ba4 <__gethex+0x2a8>
 8011b5a:	2b01      	cmp	r3, #1
 8011b5c:	d115      	bne.n	8011b8a <__gethex+0x28e>
 8011b5e:	42ae      	cmp	r6, r5
 8011b60:	d113      	bne.n	8011b8a <__gethex+0x28e>
 8011b62:	2e01      	cmp	r6, #1
 8011b64:	d10b      	bne.n	8011b7e <__gethex+0x282>
 8011b66:	9a02      	ldr	r2, [sp, #8]
 8011b68:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011b6c:	6013      	str	r3, [r2, #0]
 8011b6e:	2301      	movs	r3, #1
 8011b70:	6123      	str	r3, [r4, #16]
 8011b72:	f8ca 3000 	str.w	r3, [sl]
 8011b76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011b78:	2562      	movs	r5, #98	@ 0x62
 8011b7a:	601c      	str	r4, [r3, #0]
 8011b7c:	e73a      	b.n	80119f4 <__gethex+0xf8>
 8011b7e:	1e71      	subs	r1, r6, #1
 8011b80:	4620      	mov	r0, r4
 8011b82:	f000 fee6 	bl	8012952 <__any_on>
 8011b86:	2800      	cmp	r0, #0
 8011b88:	d1ed      	bne.n	8011b66 <__gethex+0x26a>
 8011b8a:	9801      	ldr	r0, [sp, #4]
 8011b8c:	4621      	mov	r1, r4
 8011b8e:	f000 fa8f 	bl	80120b0 <_Bfree>
 8011b92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011b94:	2300      	movs	r3, #0
 8011b96:	6013      	str	r3, [r2, #0]
 8011b98:	2550      	movs	r5, #80	@ 0x50
 8011b9a:	e72b      	b.n	80119f4 <__gethex+0xf8>
 8011b9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d1f3      	bne.n	8011b8a <__gethex+0x28e>
 8011ba2:	e7e0      	b.n	8011b66 <__gethex+0x26a>
 8011ba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d1dd      	bne.n	8011b66 <__gethex+0x26a>
 8011baa:	e7ee      	b.n	8011b8a <__gethex+0x28e>
 8011bac:	08014510 	.word	0x08014510
 8011bb0:	08014625 	.word	0x08014625
 8011bb4:	08014636 	.word	0x08014636
 8011bb8:	1e6f      	subs	r7, r5, #1
 8011bba:	f1b9 0f00 	cmp.w	r9, #0
 8011bbe:	d130      	bne.n	8011c22 <__gethex+0x326>
 8011bc0:	b127      	cbz	r7, 8011bcc <__gethex+0x2d0>
 8011bc2:	4639      	mov	r1, r7
 8011bc4:	4620      	mov	r0, r4
 8011bc6:	f000 fec4 	bl	8012952 <__any_on>
 8011bca:	4681      	mov	r9, r0
 8011bcc:	117a      	asrs	r2, r7, #5
 8011bce:	2301      	movs	r3, #1
 8011bd0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011bd4:	f007 071f 	and.w	r7, r7, #31
 8011bd8:	40bb      	lsls	r3, r7
 8011bda:	4213      	tst	r3, r2
 8011bdc:	4629      	mov	r1, r5
 8011bde:	4620      	mov	r0, r4
 8011be0:	bf18      	it	ne
 8011be2:	f049 0902 	orrne.w	r9, r9, #2
 8011be6:	f7ff fe21 	bl	801182c <rshift>
 8011bea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011bee:	1b76      	subs	r6, r6, r5
 8011bf0:	2502      	movs	r5, #2
 8011bf2:	f1b9 0f00 	cmp.w	r9, #0
 8011bf6:	d047      	beq.n	8011c88 <__gethex+0x38c>
 8011bf8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011bfc:	2b02      	cmp	r3, #2
 8011bfe:	d015      	beq.n	8011c2c <__gethex+0x330>
 8011c00:	2b03      	cmp	r3, #3
 8011c02:	d017      	beq.n	8011c34 <__gethex+0x338>
 8011c04:	2b01      	cmp	r3, #1
 8011c06:	d109      	bne.n	8011c1c <__gethex+0x320>
 8011c08:	f019 0f02 	tst.w	r9, #2
 8011c0c:	d006      	beq.n	8011c1c <__gethex+0x320>
 8011c0e:	f8da 3000 	ldr.w	r3, [sl]
 8011c12:	ea49 0903 	orr.w	r9, r9, r3
 8011c16:	f019 0f01 	tst.w	r9, #1
 8011c1a:	d10e      	bne.n	8011c3a <__gethex+0x33e>
 8011c1c:	f045 0510 	orr.w	r5, r5, #16
 8011c20:	e032      	b.n	8011c88 <__gethex+0x38c>
 8011c22:	f04f 0901 	mov.w	r9, #1
 8011c26:	e7d1      	b.n	8011bcc <__gethex+0x2d0>
 8011c28:	2501      	movs	r5, #1
 8011c2a:	e7e2      	b.n	8011bf2 <__gethex+0x2f6>
 8011c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c2e:	f1c3 0301 	rsb	r3, r3, #1
 8011c32:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011c34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d0f0      	beq.n	8011c1c <__gethex+0x320>
 8011c3a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011c3e:	f104 0314 	add.w	r3, r4, #20
 8011c42:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011c46:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011c4a:	f04f 0c00 	mov.w	ip, #0
 8011c4e:	4618      	mov	r0, r3
 8011c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c54:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011c58:	d01b      	beq.n	8011c92 <__gethex+0x396>
 8011c5a:	3201      	adds	r2, #1
 8011c5c:	6002      	str	r2, [r0, #0]
 8011c5e:	2d02      	cmp	r5, #2
 8011c60:	f104 0314 	add.w	r3, r4, #20
 8011c64:	d13c      	bne.n	8011ce0 <__gethex+0x3e4>
 8011c66:	f8d8 2000 	ldr.w	r2, [r8]
 8011c6a:	3a01      	subs	r2, #1
 8011c6c:	42b2      	cmp	r2, r6
 8011c6e:	d109      	bne.n	8011c84 <__gethex+0x388>
 8011c70:	1171      	asrs	r1, r6, #5
 8011c72:	2201      	movs	r2, #1
 8011c74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011c78:	f006 061f 	and.w	r6, r6, #31
 8011c7c:	fa02 f606 	lsl.w	r6, r2, r6
 8011c80:	421e      	tst	r6, r3
 8011c82:	d13a      	bne.n	8011cfa <__gethex+0x3fe>
 8011c84:	f045 0520 	orr.w	r5, r5, #32
 8011c88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011c8a:	601c      	str	r4, [r3, #0]
 8011c8c:	9b02      	ldr	r3, [sp, #8]
 8011c8e:	601f      	str	r7, [r3, #0]
 8011c90:	e6b0      	b.n	80119f4 <__gethex+0xf8>
 8011c92:	4299      	cmp	r1, r3
 8011c94:	f843 cc04 	str.w	ip, [r3, #-4]
 8011c98:	d8d9      	bhi.n	8011c4e <__gethex+0x352>
 8011c9a:	68a3      	ldr	r3, [r4, #8]
 8011c9c:	459b      	cmp	fp, r3
 8011c9e:	db17      	blt.n	8011cd0 <__gethex+0x3d4>
 8011ca0:	6861      	ldr	r1, [r4, #4]
 8011ca2:	9801      	ldr	r0, [sp, #4]
 8011ca4:	3101      	adds	r1, #1
 8011ca6:	f000 f9c3 	bl	8012030 <_Balloc>
 8011caa:	4681      	mov	r9, r0
 8011cac:	b918      	cbnz	r0, 8011cb6 <__gethex+0x3ba>
 8011cae:	4b1a      	ldr	r3, [pc, #104]	@ (8011d18 <__gethex+0x41c>)
 8011cb0:	4602      	mov	r2, r0
 8011cb2:	2184      	movs	r1, #132	@ 0x84
 8011cb4:	e6c5      	b.n	8011a42 <__gethex+0x146>
 8011cb6:	6922      	ldr	r2, [r4, #16]
 8011cb8:	3202      	adds	r2, #2
 8011cba:	f104 010c 	add.w	r1, r4, #12
 8011cbe:	0092      	lsls	r2, r2, #2
 8011cc0:	300c      	adds	r0, #12
 8011cc2:	f7fe fefe 	bl	8010ac2 <memcpy>
 8011cc6:	4621      	mov	r1, r4
 8011cc8:	9801      	ldr	r0, [sp, #4]
 8011cca:	f000 f9f1 	bl	80120b0 <_Bfree>
 8011cce:	464c      	mov	r4, r9
 8011cd0:	6923      	ldr	r3, [r4, #16]
 8011cd2:	1c5a      	adds	r2, r3, #1
 8011cd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011cd8:	6122      	str	r2, [r4, #16]
 8011cda:	2201      	movs	r2, #1
 8011cdc:	615a      	str	r2, [r3, #20]
 8011cde:	e7be      	b.n	8011c5e <__gethex+0x362>
 8011ce0:	6922      	ldr	r2, [r4, #16]
 8011ce2:	455a      	cmp	r2, fp
 8011ce4:	dd0b      	ble.n	8011cfe <__gethex+0x402>
 8011ce6:	2101      	movs	r1, #1
 8011ce8:	4620      	mov	r0, r4
 8011cea:	f7ff fd9f 	bl	801182c <rshift>
 8011cee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011cf2:	3701      	adds	r7, #1
 8011cf4:	42bb      	cmp	r3, r7
 8011cf6:	f6ff aee0 	blt.w	8011aba <__gethex+0x1be>
 8011cfa:	2501      	movs	r5, #1
 8011cfc:	e7c2      	b.n	8011c84 <__gethex+0x388>
 8011cfe:	f016 061f 	ands.w	r6, r6, #31
 8011d02:	d0fa      	beq.n	8011cfa <__gethex+0x3fe>
 8011d04:	4453      	add	r3, sl
 8011d06:	f1c6 0620 	rsb	r6, r6, #32
 8011d0a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011d0e:	f000 fa81 	bl	8012214 <__hi0bits>
 8011d12:	42b0      	cmp	r0, r6
 8011d14:	dbe7      	blt.n	8011ce6 <__gethex+0x3ea>
 8011d16:	e7f0      	b.n	8011cfa <__gethex+0x3fe>
 8011d18:	08014625 	.word	0x08014625

08011d1c <L_shift>:
 8011d1c:	f1c2 0208 	rsb	r2, r2, #8
 8011d20:	0092      	lsls	r2, r2, #2
 8011d22:	b570      	push	{r4, r5, r6, lr}
 8011d24:	f1c2 0620 	rsb	r6, r2, #32
 8011d28:	6843      	ldr	r3, [r0, #4]
 8011d2a:	6804      	ldr	r4, [r0, #0]
 8011d2c:	fa03 f506 	lsl.w	r5, r3, r6
 8011d30:	432c      	orrs	r4, r5
 8011d32:	40d3      	lsrs	r3, r2
 8011d34:	6004      	str	r4, [r0, #0]
 8011d36:	f840 3f04 	str.w	r3, [r0, #4]!
 8011d3a:	4288      	cmp	r0, r1
 8011d3c:	d3f4      	bcc.n	8011d28 <L_shift+0xc>
 8011d3e:	bd70      	pop	{r4, r5, r6, pc}

08011d40 <__match>:
 8011d40:	b530      	push	{r4, r5, lr}
 8011d42:	6803      	ldr	r3, [r0, #0]
 8011d44:	3301      	adds	r3, #1
 8011d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d4a:	b914      	cbnz	r4, 8011d52 <__match+0x12>
 8011d4c:	6003      	str	r3, [r0, #0]
 8011d4e:	2001      	movs	r0, #1
 8011d50:	bd30      	pop	{r4, r5, pc}
 8011d52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d56:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011d5a:	2d19      	cmp	r5, #25
 8011d5c:	bf98      	it	ls
 8011d5e:	3220      	addls	r2, #32
 8011d60:	42a2      	cmp	r2, r4
 8011d62:	d0f0      	beq.n	8011d46 <__match+0x6>
 8011d64:	2000      	movs	r0, #0
 8011d66:	e7f3      	b.n	8011d50 <__match+0x10>

08011d68 <__hexnan>:
 8011d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d6c:	680b      	ldr	r3, [r1, #0]
 8011d6e:	6801      	ldr	r1, [r0, #0]
 8011d70:	115e      	asrs	r6, r3, #5
 8011d72:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011d76:	f013 031f 	ands.w	r3, r3, #31
 8011d7a:	b087      	sub	sp, #28
 8011d7c:	bf18      	it	ne
 8011d7e:	3604      	addne	r6, #4
 8011d80:	2500      	movs	r5, #0
 8011d82:	1f37      	subs	r7, r6, #4
 8011d84:	4682      	mov	sl, r0
 8011d86:	4690      	mov	r8, r2
 8011d88:	9301      	str	r3, [sp, #4]
 8011d8a:	f846 5c04 	str.w	r5, [r6, #-4]
 8011d8e:	46b9      	mov	r9, r7
 8011d90:	463c      	mov	r4, r7
 8011d92:	9502      	str	r5, [sp, #8]
 8011d94:	46ab      	mov	fp, r5
 8011d96:	784a      	ldrb	r2, [r1, #1]
 8011d98:	1c4b      	adds	r3, r1, #1
 8011d9a:	9303      	str	r3, [sp, #12]
 8011d9c:	b342      	cbz	r2, 8011df0 <__hexnan+0x88>
 8011d9e:	4610      	mov	r0, r2
 8011da0:	9105      	str	r1, [sp, #20]
 8011da2:	9204      	str	r2, [sp, #16]
 8011da4:	f7ff fd94 	bl	80118d0 <__hexdig_fun>
 8011da8:	2800      	cmp	r0, #0
 8011daa:	d151      	bne.n	8011e50 <__hexnan+0xe8>
 8011dac:	9a04      	ldr	r2, [sp, #16]
 8011dae:	9905      	ldr	r1, [sp, #20]
 8011db0:	2a20      	cmp	r2, #32
 8011db2:	d818      	bhi.n	8011de6 <__hexnan+0x7e>
 8011db4:	9b02      	ldr	r3, [sp, #8]
 8011db6:	459b      	cmp	fp, r3
 8011db8:	dd13      	ble.n	8011de2 <__hexnan+0x7a>
 8011dba:	454c      	cmp	r4, r9
 8011dbc:	d206      	bcs.n	8011dcc <__hexnan+0x64>
 8011dbe:	2d07      	cmp	r5, #7
 8011dc0:	dc04      	bgt.n	8011dcc <__hexnan+0x64>
 8011dc2:	462a      	mov	r2, r5
 8011dc4:	4649      	mov	r1, r9
 8011dc6:	4620      	mov	r0, r4
 8011dc8:	f7ff ffa8 	bl	8011d1c <L_shift>
 8011dcc:	4544      	cmp	r4, r8
 8011dce:	d952      	bls.n	8011e76 <__hexnan+0x10e>
 8011dd0:	2300      	movs	r3, #0
 8011dd2:	f1a4 0904 	sub.w	r9, r4, #4
 8011dd6:	f844 3c04 	str.w	r3, [r4, #-4]
 8011dda:	f8cd b008 	str.w	fp, [sp, #8]
 8011dde:	464c      	mov	r4, r9
 8011de0:	461d      	mov	r5, r3
 8011de2:	9903      	ldr	r1, [sp, #12]
 8011de4:	e7d7      	b.n	8011d96 <__hexnan+0x2e>
 8011de6:	2a29      	cmp	r2, #41	@ 0x29
 8011de8:	d157      	bne.n	8011e9a <__hexnan+0x132>
 8011dea:	3102      	adds	r1, #2
 8011dec:	f8ca 1000 	str.w	r1, [sl]
 8011df0:	f1bb 0f00 	cmp.w	fp, #0
 8011df4:	d051      	beq.n	8011e9a <__hexnan+0x132>
 8011df6:	454c      	cmp	r4, r9
 8011df8:	d206      	bcs.n	8011e08 <__hexnan+0xa0>
 8011dfa:	2d07      	cmp	r5, #7
 8011dfc:	dc04      	bgt.n	8011e08 <__hexnan+0xa0>
 8011dfe:	462a      	mov	r2, r5
 8011e00:	4649      	mov	r1, r9
 8011e02:	4620      	mov	r0, r4
 8011e04:	f7ff ff8a 	bl	8011d1c <L_shift>
 8011e08:	4544      	cmp	r4, r8
 8011e0a:	d936      	bls.n	8011e7a <__hexnan+0x112>
 8011e0c:	f1a8 0204 	sub.w	r2, r8, #4
 8011e10:	4623      	mov	r3, r4
 8011e12:	f853 1b04 	ldr.w	r1, [r3], #4
 8011e16:	f842 1f04 	str.w	r1, [r2, #4]!
 8011e1a:	429f      	cmp	r7, r3
 8011e1c:	d2f9      	bcs.n	8011e12 <__hexnan+0xaa>
 8011e1e:	1b3b      	subs	r3, r7, r4
 8011e20:	f023 0303 	bic.w	r3, r3, #3
 8011e24:	3304      	adds	r3, #4
 8011e26:	3401      	adds	r4, #1
 8011e28:	3e03      	subs	r6, #3
 8011e2a:	42b4      	cmp	r4, r6
 8011e2c:	bf88      	it	hi
 8011e2e:	2304      	movhi	r3, #4
 8011e30:	4443      	add	r3, r8
 8011e32:	2200      	movs	r2, #0
 8011e34:	f843 2b04 	str.w	r2, [r3], #4
 8011e38:	429f      	cmp	r7, r3
 8011e3a:	d2fb      	bcs.n	8011e34 <__hexnan+0xcc>
 8011e3c:	683b      	ldr	r3, [r7, #0]
 8011e3e:	b91b      	cbnz	r3, 8011e48 <__hexnan+0xe0>
 8011e40:	4547      	cmp	r7, r8
 8011e42:	d128      	bne.n	8011e96 <__hexnan+0x12e>
 8011e44:	2301      	movs	r3, #1
 8011e46:	603b      	str	r3, [r7, #0]
 8011e48:	2005      	movs	r0, #5
 8011e4a:	b007      	add	sp, #28
 8011e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e50:	3501      	adds	r5, #1
 8011e52:	2d08      	cmp	r5, #8
 8011e54:	f10b 0b01 	add.w	fp, fp, #1
 8011e58:	dd06      	ble.n	8011e68 <__hexnan+0x100>
 8011e5a:	4544      	cmp	r4, r8
 8011e5c:	d9c1      	bls.n	8011de2 <__hexnan+0x7a>
 8011e5e:	2300      	movs	r3, #0
 8011e60:	f844 3c04 	str.w	r3, [r4, #-4]
 8011e64:	2501      	movs	r5, #1
 8011e66:	3c04      	subs	r4, #4
 8011e68:	6822      	ldr	r2, [r4, #0]
 8011e6a:	f000 000f 	and.w	r0, r0, #15
 8011e6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011e72:	6020      	str	r0, [r4, #0]
 8011e74:	e7b5      	b.n	8011de2 <__hexnan+0x7a>
 8011e76:	2508      	movs	r5, #8
 8011e78:	e7b3      	b.n	8011de2 <__hexnan+0x7a>
 8011e7a:	9b01      	ldr	r3, [sp, #4]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d0dd      	beq.n	8011e3c <__hexnan+0xd4>
 8011e80:	f1c3 0320 	rsb	r3, r3, #32
 8011e84:	f04f 32ff 	mov.w	r2, #4294967295
 8011e88:	40da      	lsrs	r2, r3
 8011e8a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011e8e:	4013      	ands	r3, r2
 8011e90:	f846 3c04 	str.w	r3, [r6, #-4]
 8011e94:	e7d2      	b.n	8011e3c <__hexnan+0xd4>
 8011e96:	3f04      	subs	r7, #4
 8011e98:	e7d0      	b.n	8011e3c <__hexnan+0xd4>
 8011e9a:	2004      	movs	r0, #4
 8011e9c:	e7d5      	b.n	8011e4a <__hexnan+0xe2>
	...

08011ea0 <malloc>:
 8011ea0:	4b02      	ldr	r3, [pc, #8]	@ (8011eac <malloc+0xc>)
 8011ea2:	4601      	mov	r1, r0
 8011ea4:	6818      	ldr	r0, [r3, #0]
 8011ea6:	f000 b825 	b.w	8011ef4 <_malloc_r>
 8011eaa:	bf00      	nop
 8011eac:	2000021c 	.word	0x2000021c

08011eb0 <sbrk_aligned>:
 8011eb0:	b570      	push	{r4, r5, r6, lr}
 8011eb2:	4e0f      	ldr	r6, [pc, #60]	@ (8011ef0 <sbrk_aligned+0x40>)
 8011eb4:	460c      	mov	r4, r1
 8011eb6:	6831      	ldr	r1, [r6, #0]
 8011eb8:	4605      	mov	r5, r0
 8011eba:	b911      	cbnz	r1, 8011ec2 <sbrk_aligned+0x12>
 8011ebc:	f001 f810 	bl	8012ee0 <_sbrk_r>
 8011ec0:	6030      	str	r0, [r6, #0]
 8011ec2:	4621      	mov	r1, r4
 8011ec4:	4628      	mov	r0, r5
 8011ec6:	f001 f80b 	bl	8012ee0 <_sbrk_r>
 8011eca:	1c43      	adds	r3, r0, #1
 8011ecc:	d103      	bne.n	8011ed6 <sbrk_aligned+0x26>
 8011ece:	f04f 34ff 	mov.w	r4, #4294967295
 8011ed2:	4620      	mov	r0, r4
 8011ed4:	bd70      	pop	{r4, r5, r6, pc}
 8011ed6:	1cc4      	adds	r4, r0, #3
 8011ed8:	f024 0403 	bic.w	r4, r4, #3
 8011edc:	42a0      	cmp	r0, r4
 8011ede:	d0f8      	beq.n	8011ed2 <sbrk_aligned+0x22>
 8011ee0:	1a21      	subs	r1, r4, r0
 8011ee2:	4628      	mov	r0, r5
 8011ee4:	f000 fffc 	bl	8012ee0 <_sbrk_r>
 8011ee8:	3001      	adds	r0, #1
 8011eea:	d1f2      	bne.n	8011ed2 <sbrk_aligned+0x22>
 8011eec:	e7ef      	b.n	8011ece <sbrk_aligned+0x1e>
 8011eee:	bf00      	nop
 8011ef0:	20000e00 	.word	0x20000e00

08011ef4 <_malloc_r>:
 8011ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ef8:	1ccd      	adds	r5, r1, #3
 8011efa:	f025 0503 	bic.w	r5, r5, #3
 8011efe:	3508      	adds	r5, #8
 8011f00:	2d0c      	cmp	r5, #12
 8011f02:	bf38      	it	cc
 8011f04:	250c      	movcc	r5, #12
 8011f06:	2d00      	cmp	r5, #0
 8011f08:	4606      	mov	r6, r0
 8011f0a:	db01      	blt.n	8011f10 <_malloc_r+0x1c>
 8011f0c:	42a9      	cmp	r1, r5
 8011f0e:	d904      	bls.n	8011f1a <_malloc_r+0x26>
 8011f10:	230c      	movs	r3, #12
 8011f12:	6033      	str	r3, [r6, #0]
 8011f14:	2000      	movs	r0, #0
 8011f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011ff0 <_malloc_r+0xfc>
 8011f1e:	f000 f87b 	bl	8012018 <__malloc_lock>
 8011f22:	f8d8 3000 	ldr.w	r3, [r8]
 8011f26:	461c      	mov	r4, r3
 8011f28:	bb44      	cbnz	r4, 8011f7c <_malloc_r+0x88>
 8011f2a:	4629      	mov	r1, r5
 8011f2c:	4630      	mov	r0, r6
 8011f2e:	f7ff ffbf 	bl	8011eb0 <sbrk_aligned>
 8011f32:	1c43      	adds	r3, r0, #1
 8011f34:	4604      	mov	r4, r0
 8011f36:	d158      	bne.n	8011fea <_malloc_r+0xf6>
 8011f38:	f8d8 4000 	ldr.w	r4, [r8]
 8011f3c:	4627      	mov	r7, r4
 8011f3e:	2f00      	cmp	r7, #0
 8011f40:	d143      	bne.n	8011fca <_malloc_r+0xd6>
 8011f42:	2c00      	cmp	r4, #0
 8011f44:	d04b      	beq.n	8011fde <_malloc_r+0xea>
 8011f46:	6823      	ldr	r3, [r4, #0]
 8011f48:	4639      	mov	r1, r7
 8011f4a:	4630      	mov	r0, r6
 8011f4c:	eb04 0903 	add.w	r9, r4, r3
 8011f50:	f000 ffc6 	bl	8012ee0 <_sbrk_r>
 8011f54:	4581      	cmp	r9, r0
 8011f56:	d142      	bne.n	8011fde <_malloc_r+0xea>
 8011f58:	6821      	ldr	r1, [r4, #0]
 8011f5a:	1a6d      	subs	r5, r5, r1
 8011f5c:	4629      	mov	r1, r5
 8011f5e:	4630      	mov	r0, r6
 8011f60:	f7ff ffa6 	bl	8011eb0 <sbrk_aligned>
 8011f64:	3001      	adds	r0, #1
 8011f66:	d03a      	beq.n	8011fde <_malloc_r+0xea>
 8011f68:	6823      	ldr	r3, [r4, #0]
 8011f6a:	442b      	add	r3, r5
 8011f6c:	6023      	str	r3, [r4, #0]
 8011f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8011f72:	685a      	ldr	r2, [r3, #4]
 8011f74:	bb62      	cbnz	r2, 8011fd0 <_malloc_r+0xdc>
 8011f76:	f8c8 7000 	str.w	r7, [r8]
 8011f7a:	e00f      	b.n	8011f9c <_malloc_r+0xa8>
 8011f7c:	6822      	ldr	r2, [r4, #0]
 8011f7e:	1b52      	subs	r2, r2, r5
 8011f80:	d420      	bmi.n	8011fc4 <_malloc_r+0xd0>
 8011f82:	2a0b      	cmp	r2, #11
 8011f84:	d917      	bls.n	8011fb6 <_malloc_r+0xc2>
 8011f86:	1961      	adds	r1, r4, r5
 8011f88:	42a3      	cmp	r3, r4
 8011f8a:	6025      	str	r5, [r4, #0]
 8011f8c:	bf18      	it	ne
 8011f8e:	6059      	strne	r1, [r3, #4]
 8011f90:	6863      	ldr	r3, [r4, #4]
 8011f92:	bf08      	it	eq
 8011f94:	f8c8 1000 	streq.w	r1, [r8]
 8011f98:	5162      	str	r2, [r4, r5]
 8011f9a:	604b      	str	r3, [r1, #4]
 8011f9c:	4630      	mov	r0, r6
 8011f9e:	f000 f841 	bl	8012024 <__malloc_unlock>
 8011fa2:	f104 000b 	add.w	r0, r4, #11
 8011fa6:	1d23      	adds	r3, r4, #4
 8011fa8:	f020 0007 	bic.w	r0, r0, #7
 8011fac:	1ac2      	subs	r2, r0, r3
 8011fae:	bf1c      	itt	ne
 8011fb0:	1a1b      	subne	r3, r3, r0
 8011fb2:	50a3      	strne	r3, [r4, r2]
 8011fb4:	e7af      	b.n	8011f16 <_malloc_r+0x22>
 8011fb6:	6862      	ldr	r2, [r4, #4]
 8011fb8:	42a3      	cmp	r3, r4
 8011fba:	bf0c      	ite	eq
 8011fbc:	f8c8 2000 	streq.w	r2, [r8]
 8011fc0:	605a      	strne	r2, [r3, #4]
 8011fc2:	e7eb      	b.n	8011f9c <_malloc_r+0xa8>
 8011fc4:	4623      	mov	r3, r4
 8011fc6:	6864      	ldr	r4, [r4, #4]
 8011fc8:	e7ae      	b.n	8011f28 <_malloc_r+0x34>
 8011fca:	463c      	mov	r4, r7
 8011fcc:	687f      	ldr	r7, [r7, #4]
 8011fce:	e7b6      	b.n	8011f3e <_malloc_r+0x4a>
 8011fd0:	461a      	mov	r2, r3
 8011fd2:	685b      	ldr	r3, [r3, #4]
 8011fd4:	42a3      	cmp	r3, r4
 8011fd6:	d1fb      	bne.n	8011fd0 <_malloc_r+0xdc>
 8011fd8:	2300      	movs	r3, #0
 8011fda:	6053      	str	r3, [r2, #4]
 8011fdc:	e7de      	b.n	8011f9c <_malloc_r+0xa8>
 8011fde:	230c      	movs	r3, #12
 8011fe0:	6033      	str	r3, [r6, #0]
 8011fe2:	4630      	mov	r0, r6
 8011fe4:	f000 f81e 	bl	8012024 <__malloc_unlock>
 8011fe8:	e794      	b.n	8011f14 <_malloc_r+0x20>
 8011fea:	6005      	str	r5, [r0, #0]
 8011fec:	e7d6      	b.n	8011f9c <_malloc_r+0xa8>
 8011fee:	bf00      	nop
 8011ff0:	20000e04 	.word	0x20000e04

08011ff4 <__ascii_mbtowc>:
 8011ff4:	b082      	sub	sp, #8
 8011ff6:	b901      	cbnz	r1, 8011ffa <__ascii_mbtowc+0x6>
 8011ff8:	a901      	add	r1, sp, #4
 8011ffa:	b142      	cbz	r2, 801200e <__ascii_mbtowc+0x1a>
 8011ffc:	b14b      	cbz	r3, 8012012 <__ascii_mbtowc+0x1e>
 8011ffe:	7813      	ldrb	r3, [r2, #0]
 8012000:	600b      	str	r3, [r1, #0]
 8012002:	7812      	ldrb	r2, [r2, #0]
 8012004:	1e10      	subs	r0, r2, #0
 8012006:	bf18      	it	ne
 8012008:	2001      	movne	r0, #1
 801200a:	b002      	add	sp, #8
 801200c:	4770      	bx	lr
 801200e:	4610      	mov	r0, r2
 8012010:	e7fb      	b.n	801200a <__ascii_mbtowc+0x16>
 8012012:	f06f 0001 	mvn.w	r0, #1
 8012016:	e7f8      	b.n	801200a <__ascii_mbtowc+0x16>

08012018 <__malloc_lock>:
 8012018:	4801      	ldr	r0, [pc, #4]	@ (8012020 <__malloc_lock+0x8>)
 801201a:	f7fe bd50 	b.w	8010abe <__retarget_lock_acquire_recursive>
 801201e:	bf00      	nop
 8012020:	20000dfc 	.word	0x20000dfc

08012024 <__malloc_unlock>:
 8012024:	4801      	ldr	r0, [pc, #4]	@ (801202c <__malloc_unlock+0x8>)
 8012026:	f7fe bd4b 	b.w	8010ac0 <__retarget_lock_release_recursive>
 801202a:	bf00      	nop
 801202c:	20000dfc 	.word	0x20000dfc

08012030 <_Balloc>:
 8012030:	b570      	push	{r4, r5, r6, lr}
 8012032:	69c6      	ldr	r6, [r0, #28]
 8012034:	4604      	mov	r4, r0
 8012036:	460d      	mov	r5, r1
 8012038:	b976      	cbnz	r6, 8012058 <_Balloc+0x28>
 801203a:	2010      	movs	r0, #16
 801203c:	f7ff ff30 	bl	8011ea0 <malloc>
 8012040:	4602      	mov	r2, r0
 8012042:	61e0      	str	r0, [r4, #28]
 8012044:	b920      	cbnz	r0, 8012050 <_Balloc+0x20>
 8012046:	4b18      	ldr	r3, [pc, #96]	@ (80120a8 <_Balloc+0x78>)
 8012048:	4818      	ldr	r0, [pc, #96]	@ (80120ac <_Balloc+0x7c>)
 801204a:	216b      	movs	r1, #107	@ 0x6b
 801204c:	f000 ff58 	bl	8012f00 <__assert_func>
 8012050:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012054:	6006      	str	r6, [r0, #0]
 8012056:	60c6      	str	r6, [r0, #12]
 8012058:	69e6      	ldr	r6, [r4, #28]
 801205a:	68f3      	ldr	r3, [r6, #12]
 801205c:	b183      	cbz	r3, 8012080 <_Balloc+0x50>
 801205e:	69e3      	ldr	r3, [r4, #28]
 8012060:	68db      	ldr	r3, [r3, #12]
 8012062:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012066:	b9b8      	cbnz	r0, 8012098 <_Balloc+0x68>
 8012068:	2101      	movs	r1, #1
 801206a:	fa01 f605 	lsl.w	r6, r1, r5
 801206e:	1d72      	adds	r2, r6, #5
 8012070:	0092      	lsls	r2, r2, #2
 8012072:	4620      	mov	r0, r4
 8012074:	f000 ff62 	bl	8012f3c <_calloc_r>
 8012078:	b160      	cbz	r0, 8012094 <_Balloc+0x64>
 801207a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801207e:	e00e      	b.n	801209e <_Balloc+0x6e>
 8012080:	2221      	movs	r2, #33	@ 0x21
 8012082:	2104      	movs	r1, #4
 8012084:	4620      	mov	r0, r4
 8012086:	f000 ff59 	bl	8012f3c <_calloc_r>
 801208a:	69e3      	ldr	r3, [r4, #28]
 801208c:	60f0      	str	r0, [r6, #12]
 801208e:	68db      	ldr	r3, [r3, #12]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d1e4      	bne.n	801205e <_Balloc+0x2e>
 8012094:	2000      	movs	r0, #0
 8012096:	bd70      	pop	{r4, r5, r6, pc}
 8012098:	6802      	ldr	r2, [r0, #0]
 801209a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801209e:	2300      	movs	r3, #0
 80120a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80120a4:	e7f7      	b.n	8012096 <_Balloc+0x66>
 80120a6:	bf00      	nop
 80120a8:	080145b6 	.word	0x080145b6
 80120ac:	08014696 	.word	0x08014696

080120b0 <_Bfree>:
 80120b0:	b570      	push	{r4, r5, r6, lr}
 80120b2:	69c6      	ldr	r6, [r0, #28]
 80120b4:	4605      	mov	r5, r0
 80120b6:	460c      	mov	r4, r1
 80120b8:	b976      	cbnz	r6, 80120d8 <_Bfree+0x28>
 80120ba:	2010      	movs	r0, #16
 80120bc:	f7ff fef0 	bl	8011ea0 <malloc>
 80120c0:	4602      	mov	r2, r0
 80120c2:	61e8      	str	r0, [r5, #28]
 80120c4:	b920      	cbnz	r0, 80120d0 <_Bfree+0x20>
 80120c6:	4b09      	ldr	r3, [pc, #36]	@ (80120ec <_Bfree+0x3c>)
 80120c8:	4809      	ldr	r0, [pc, #36]	@ (80120f0 <_Bfree+0x40>)
 80120ca:	218f      	movs	r1, #143	@ 0x8f
 80120cc:	f000 ff18 	bl	8012f00 <__assert_func>
 80120d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80120d4:	6006      	str	r6, [r0, #0]
 80120d6:	60c6      	str	r6, [r0, #12]
 80120d8:	b13c      	cbz	r4, 80120ea <_Bfree+0x3a>
 80120da:	69eb      	ldr	r3, [r5, #28]
 80120dc:	6862      	ldr	r2, [r4, #4]
 80120de:	68db      	ldr	r3, [r3, #12]
 80120e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80120e4:	6021      	str	r1, [r4, #0]
 80120e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80120ea:	bd70      	pop	{r4, r5, r6, pc}
 80120ec:	080145b6 	.word	0x080145b6
 80120f0:	08014696 	.word	0x08014696

080120f4 <__multadd>:
 80120f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120f8:	690d      	ldr	r5, [r1, #16]
 80120fa:	4607      	mov	r7, r0
 80120fc:	460c      	mov	r4, r1
 80120fe:	461e      	mov	r6, r3
 8012100:	f101 0c14 	add.w	ip, r1, #20
 8012104:	2000      	movs	r0, #0
 8012106:	f8dc 3000 	ldr.w	r3, [ip]
 801210a:	b299      	uxth	r1, r3
 801210c:	fb02 6101 	mla	r1, r2, r1, r6
 8012110:	0c1e      	lsrs	r6, r3, #16
 8012112:	0c0b      	lsrs	r3, r1, #16
 8012114:	fb02 3306 	mla	r3, r2, r6, r3
 8012118:	b289      	uxth	r1, r1
 801211a:	3001      	adds	r0, #1
 801211c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012120:	4285      	cmp	r5, r0
 8012122:	f84c 1b04 	str.w	r1, [ip], #4
 8012126:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801212a:	dcec      	bgt.n	8012106 <__multadd+0x12>
 801212c:	b30e      	cbz	r6, 8012172 <__multadd+0x7e>
 801212e:	68a3      	ldr	r3, [r4, #8]
 8012130:	42ab      	cmp	r3, r5
 8012132:	dc19      	bgt.n	8012168 <__multadd+0x74>
 8012134:	6861      	ldr	r1, [r4, #4]
 8012136:	4638      	mov	r0, r7
 8012138:	3101      	adds	r1, #1
 801213a:	f7ff ff79 	bl	8012030 <_Balloc>
 801213e:	4680      	mov	r8, r0
 8012140:	b928      	cbnz	r0, 801214e <__multadd+0x5a>
 8012142:	4602      	mov	r2, r0
 8012144:	4b0c      	ldr	r3, [pc, #48]	@ (8012178 <__multadd+0x84>)
 8012146:	480d      	ldr	r0, [pc, #52]	@ (801217c <__multadd+0x88>)
 8012148:	21ba      	movs	r1, #186	@ 0xba
 801214a:	f000 fed9 	bl	8012f00 <__assert_func>
 801214e:	6922      	ldr	r2, [r4, #16]
 8012150:	3202      	adds	r2, #2
 8012152:	f104 010c 	add.w	r1, r4, #12
 8012156:	0092      	lsls	r2, r2, #2
 8012158:	300c      	adds	r0, #12
 801215a:	f7fe fcb2 	bl	8010ac2 <memcpy>
 801215e:	4621      	mov	r1, r4
 8012160:	4638      	mov	r0, r7
 8012162:	f7ff ffa5 	bl	80120b0 <_Bfree>
 8012166:	4644      	mov	r4, r8
 8012168:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801216c:	3501      	adds	r5, #1
 801216e:	615e      	str	r6, [r3, #20]
 8012170:	6125      	str	r5, [r4, #16]
 8012172:	4620      	mov	r0, r4
 8012174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012178:	08014625 	.word	0x08014625
 801217c:	08014696 	.word	0x08014696

08012180 <__s2b>:
 8012180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012184:	460c      	mov	r4, r1
 8012186:	4615      	mov	r5, r2
 8012188:	461f      	mov	r7, r3
 801218a:	2209      	movs	r2, #9
 801218c:	3308      	adds	r3, #8
 801218e:	4606      	mov	r6, r0
 8012190:	fb93 f3f2 	sdiv	r3, r3, r2
 8012194:	2100      	movs	r1, #0
 8012196:	2201      	movs	r2, #1
 8012198:	429a      	cmp	r2, r3
 801219a:	db09      	blt.n	80121b0 <__s2b+0x30>
 801219c:	4630      	mov	r0, r6
 801219e:	f7ff ff47 	bl	8012030 <_Balloc>
 80121a2:	b940      	cbnz	r0, 80121b6 <__s2b+0x36>
 80121a4:	4602      	mov	r2, r0
 80121a6:	4b19      	ldr	r3, [pc, #100]	@ (801220c <__s2b+0x8c>)
 80121a8:	4819      	ldr	r0, [pc, #100]	@ (8012210 <__s2b+0x90>)
 80121aa:	21d3      	movs	r1, #211	@ 0xd3
 80121ac:	f000 fea8 	bl	8012f00 <__assert_func>
 80121b0:	0052      	lsls	r2, r2, #1
 80121b2:	3101      	adds	r1, #1
 80121b4:	e7f0      	b.n	8012198 <__s2b+0x18>
 80121b6:	9b08      	ldr	r3, [sp, #32]
 80121b8:	6143      	str	r3, [r0, #20]
 80121ba:	2d09      	cmp	r5, #9
 80121bc:	f04f 0301 	mov.w	r3, #1
 80121c0:	6103      	str	r3, [r0, #16]
 80121c2:	dd16      	ble.n	80121f2 <__s2b+0x72>
 80121c4:	f104 0909 	add.w	r9, r4, #9
 80121c8:	46c8      	mov	r8, r9
 80121ca:	442c      	add	r4, r5
 80121cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80121d0:	4601      	mov	r1, r0
 80121d2:	3b30      	subs	r3, #48	@ 0x30
 80121d4:	220a      	movs	r2, #10
 80121d6:	4630      	mov	r0, r6
 80121d8:	f7ff ff8c 	bl	80120f4 <__multadd>
 80121dc:	45a0      	cmp	r8, r4
 80121de:	d1f5      	bne.n	80121cc <__s2b+0x4c>
 80121e0:	f1a5 0408 	sub.w	r4, r5, #8
 80121e4:	444c      	add	r4, r9
 80121e6:	1b2d      	subs	r5, r5, r4
 80121e8:	1963      	adds	r3, r4, r5
 80121ea:	42bb      	cmp	r3, r7
 80121ec:	db04      	blt.n	80121f8 <__s2b+0x78>
 80121ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121f2:	340a      	adds	r4, #10
 80121f4:	2509      	movs	r5, #9
 80121f6:	e7f6      	b.n	80121e6 <__s2b+0x66>
 80121f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80121fc:	4601      	mov	r1, r0
 80121fe:	3b30      	subs	r3, #48	@ 0x30
 8012200:	220a      	movs	r2, #10
 8012202:	4630      	mov	r0, r6
 8012204:	f7ff ff76 	bl	80120f4 <__multadd>
 8012208:	e7ee      	b.n	80121e8 <__s2b+0x68>
 801220a:	bf00      	nop
 801220c:	08014625 	.word	0x08014625
 8012210:	08014696 	.word	0x08014696

08012214 <__hi0bits>:
 8012214:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012218:	4603      	mov	r3, r0
 801221a:	bf36      	itet	cc
 801221c:	0403      	lslcc	r3, r0, #16
 801221e:	2000      	movcs	r0, #0
 8012220:	2010      	movcc	r0, #16
 8012222:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012226:	bf3c      	itt	cc
 8012228:	021b      	lslcc	r3, r3, #8
 801222a:	3008      	addcc	r0, #8
 801222c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012230:	bf3c      	itt	cc
 8012232:	011b      	lslcc	r3, r3, #4
 8012234:	3004      	addcc	r0, #4
 8012236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801223a:	bf3c      	itt	cc
 801223c:	009b      	lslcc	r3, r3, #2
 801223e:	3002      	addcc	r0, #2
 8012240:	2b00      	cmp	r3, #0
 8012242:	db05      	blt.n	8012250 <__hi0bits+0x3c>
 8012244:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012248:	f100 0001 	add.w	r0, r0, #1
 801224c:	bf08      	it	eq
 801224e:	2020      	moveq	r0, #32
 8012250:	4770      	bx	lr

08012252 <__lo0bits>:
 8012252:	6803      	ldr	r3, [r0, #0]
 8012254:	4602      	mov	r2, r0
 8012256:	f013 0007 	ands.w	r0, r3, #7
 801225a:	d00b      	beq.n	8012274 <__lo0bits+0x22>
 801225c:	07d9      	lsls	r1, r3, #31
 801225e:	d421      	bmi.n	80122a4 <__lo0bits+0x52>
 8012260:	0798      	lsls	r0, r3, #30
 8012262:	bf49      	itett	mi
 8012264:	085b      	lsrmi	r3, r3, #1
 8012266:	089b      	lsrpl	r3, r3, #2
 8012268:	2001      	movmi	r0, #1
 801226a:	6013      	strmi	r3, [r2, #0]
 801226c:	bf5c      	itt	pl
 801226e:	6013      	strpl	r3, [r2, #0]
 8012270:	2002      	movpl	r0, #2
 8012272:	4770      	bx	lr
 8012274:	b299      	uxth	r1, r3
 8012276:	b909      	cbnz	r1, 801227c <__lo0bits+0x2a>
 8012278:	0c1b      	lsrs	r3, r3, #16
 801227a:	2010      	movs	r0, #16
 801227c:	b2d9      	uxtb	r1, r3
 801227e:	b909      	cbnz	r1, 8012284 <__lo0bits+0x32>
 8012280:	3008      	adds	r0, #8
 8012282:	0a1b      	lsrs	r3, r3, #8
 8012284:	0719      	lsls	r1, r3, #28
 8012286:	bf04      	itt	eq
 8012288:	091b      	lsreq	r3, r3, #4
 801228a:	3004      	addeq	r0, #4
 801228c:	0799      	lsls	r1, r3, #30
 801228e:	bf04      	itt	eq
 8012290:	089b      	lsreq	r3, r3, #2
 8012292:	3002      	addeq	r0, #2
 8012294:	07d9      	lsls	r1, r3, #31
 8012296:	d403      	bmi.n	80122a0 <__lo0bits+0x4e>
 8012298:	085b      	lsrs	r3, r3, #1
 801229a:	f100 0001 	add.w	r0, r0, #1
 801229e:	d003      	beq.n	80122a8 <__lo0bits+0x56>
 80122a0:	6013      	str	r3, [r2, #0]
 80122a2:	4770      	bx	lr
 80122a4:	2000      	movs	r0, #0
 80122a6:	4770      	bx	lr
 80122a8:	2020      	movs	r0, #32
 80122aa:	4770      	bx	lr

080122ac <__i2b>:
 80122ac:	b510      	push	{r4, lr}
 80122ae:	460c      	mov	r4, r1
 80122b0:	2101      	movs	r1, #1
 80122b2:	f7ff febd 	bl	8012030 <_Balloc>
 80122b6:	4602      	mov	r2, r0
 80122b8:	b928      	cbnz	r0, 80122c6 <__i2b+0x1a>
 80122ba:	4b05      	ldr	r3, [pc, #20]	@ (80122d0 <__i2b+0x24>)
 80122bc:	4805      	ldr	r0, [pc, #20]	@ (80122d4 <__i2b+0x28>)
 80122be:	f240 1145 	movw	r1, #325	@ 0x145
 80122c2:	f000 fe1d 	bl	8012f00 <__assert_func>
 80122c6:	2301      	movs	r3, #1
 80122c8:	6144      	str	r4, [r0, #20]
 80122ca:	6103      	str	r3, [r0, #16]
 80122cc:	bd10      	pop	{r4, pc}
 80122ce:	bf00      	nop
 80122d0:	08014625 	.word	0x08014625
 80122d4:	08014696 	.word	0x08014696

080122d8 <__multiply>:
 80122d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122dc:	4614      	mov	r4, r2
 80122de:	690a      	ldr	r2, [r1, #16]
 80122e0:	6923      	ldr	r3, [r4, #16]
 80122e2:	429a      	cmp	r2, r3
 80122e4:	bfa8      	it	ge
 80122e6:	4623      	movge	r3, r4
 80122e8:	460f      	mov	r7, r1
 80122ea:	bfa4      	itt	ge
 80122ec:	460c      	movge	r4, r1
 80122ee:	461f      	movge	r7, r3
 80122f0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80122f4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80122f8:	68a3      	ldr	r3, [r4, #8]
 80122fa:	6861      	ldr	r1, [r4, #4]
 80122fc:	eb0a 0609 	add.w	r6, sl, r9
 8012300:	42b3      	cmp	r3, r6
 8012302:	b085      	sub	sp, #20
 8012304:	bfb8      	it	lt
 8012306:	3101      	addlt	r1, #1
 8012308:	f7ff fe92 	bl	8012030 <_Balloc>
 801230c:	b930      	cbnz	r0, 801231c <__multiply+0x44>
 801230e:	4602      	mov	r2, r0
 8012310:	4b44      	ldr	r3, [pc, #272]	@ (8012424 <__multiply+0x14c>)
 8012312:	4845      	ldr	r0, [pc, #276]	@ (8012428 <__multiply+0x150>)
 8012314:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012318:	f000 fdf2 	bl	8012f00 <__assert_func>
 801231c:	f100 0514 	add.w	r5, r0, #20
 8012320:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012324:	462b      	mov	r3, r5
 8012326:	2200      	movs	r2, #0
 8012328:	4543      	cmp	r3, r8
 801232a:	d321      	bcc.n	8012370 <__multiply+0x98>
 801232c:	f107 0114 	add.w	r1, r7, #20
 8012330:	f104 0214 	add.w	r2, r4, #20
 8012334:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8012338:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801233c:	9302      	str	r3, [sp, #8]
 801233e:	1b13      	subs	r3, r2, r4
 8012340:	3b15      	subs	r3, #21
 8012342:	f023 0303 	bic.w	r3, r3, #3
 8012346:	3304      	adds	r3, #4
 8012348:	f104 0715 	add.w	r7, r4, #21
 801234c:	42ba      	cmp	r2, r7
 801234e:	bf38      	it	cc
 8012350:	2304      	movcc	r3, #4
 8012352:	9301      	str	r3, [sp, #4]
 8012354:	9b02      	ldr	r3, [sp, #8]
 8012356:	9103      	str	r1, [sp, #12]
 8012358:	428b      	cmp	r3, r1
 801235a:	d80c      	bhi.n	8012376 <__multiply+0x9e>
 801235c:	2e00      	cmp	r6, #0
 801235e:	dd03      	ble.n	8012368 <__multiply+0x90>
 8012360:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012364:	2b00      	cmp	r3, #0
 8012366:	d05b      	beq.n	8012420 <__multiply+0x148>
 8012368:	6106      	str	r6, [r0, #16]
 801236a:	b005      	add	sp, #20
 801236c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012370:	f843 2b04 	str.w	r2, [r3], #4
 8012374:	e7d8      	b.n	8012328 <__multiply+0x50>
 8012376:	f8b1 a000 	ldrh.w	sl, [r1]
 801237a:	f1ba 0f00 	cmp.w	sl, #0
 801237e:	d024      	beq.n	80123ca <__multiply+0xf2>
 8012380:	f104 0e14 	add.w	lr, r4, #20
 8012384:	46a9      	mov	r9, r5
 8012386:	f04f 0c00 	mov.w	ip, #0
 801238a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801238e:	f8d9 3000 	ldr.w	r3, [r9]
 8012392:	fa1f fb87 	uxth.w	fp, r7
 8012396:	b29b      	uxth	r3, r3
 8012398:	fb0a 330b 	mla	r3, sl, fp, r3
 801239c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80123a0:	f8d9 7000 	ldr.w	r7, [r9]
 80123a4:	4463      	add	r3, ip
 80123a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80123aa:	fb0a c70b 	mla	r7, sl, fp, ip
 80123ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80123b2:	b29b      	uxth	r3, r3
 80123b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80123b8:	4572      	cmp	r2, lr
 80123ba:	f849 3b04 	str.w	r3, [r9], #4
 80123be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80123c2:	d8e2      	bhi.n	801238a <__multiply+0xb2>
 80123c4:	9b01      	ldr	r3, [sp, #4]
 80123c6:	f845 c003 	str.w	ip, [r5, r3]
 80123ca:	9b03      	ldr	r3, [sp, #12]
 80123cc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80123d0:	3104      	adds	r1, #4
 80123d2:	f1b9 0f00 	cmp.w	r9, #0
 80123d6:	d021      	beq.n	801241c <__multiply+0x144>
 80123d8:	682b      	ldr	r3, [r5, #0]
 80123da:	f104 0c14 	add.w	ip, r4, #20
 80123de:	46ae      	mov	lr, r5
 80123e0:	f04f 0a00 	mov.w	sl, #0
 80123e4:	f8bc b000 	ldrh.w	fp, [ip]
 80123e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80123ec:	fb09 770b 	mla	r7, r9, fp, r7
 80123f0:	4457      	add	r7, sl
 80123f2:	b29b      	uxth	r3, r3
 80123f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80123f8:	f84e 3b04 	str.w	r3, [lr], #4
 80123fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012400:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012404:	f8be 3000 	ldrh.w	r3, [lr]
 8012408:	fb09 330a 	mla	r3, r9, sl, r3
 801240c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8012410:	4562      	cmp	r2, ip
 8012412:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012416:	d8e5      	bhi.n	80123e4 <__multiply+0x10c>
 8012418:	9f01      	ldr	r7, [sp, #4]
 801241a:	51eb      	str	r3, [r5, r7]
 801241c:	3504      	adds	r5, #4
 801241e:	e799      	b.n	8012354 <__multiply+0x7c>
 8012420:	3e01      	subs	r6, #1
 8012422:	e79b      	b.n	801235c <__multiply+0x84>
 8012424:	08014625 	.word	0x08014625
 8012428:	08014696 	.word	0x08014696

0801242c <__pow5mult>:
 801242c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012430:	4615      	mov	r5, r2
 8012432:	f012 0203 	ands.w	r2, r2, #3
 8012436:	4607      	mov	r7, r0
 8012438:	460e      	mov	r6, r1
 801243a:	d007      	beq.n	801244c <__pow5mult+0x20>
 801243c:	4c25      	ldr	r4, [pc, #148]	@ (80124d4 <__pow5mult+0xa8>)
 801243e:	3a01      	subs	r2, #1
 8012440:	2300      	movs	r3, #0
 8012442:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012446:	f7ff fe55 	bl	80120f4 <__multadd>
 801244a:	4606      	mov	r6, r0
 801244c:	10ad      	asrs	r5, r5, #2
 801244e:	d03d      	beq.n	80124cc <__pow5mult+0xa0>
 8012450:	69fc      	ldr	r4, [r7, #28]
 8012452:	b97c      	cbnz	r4, 8012474 <__pow5mult+0x48>
 8012454:	2010      	movs	r0, #16
 8012456:	f7ff fd23 	bl	8011ea0 <malloc>
 801245a:	4602      	mov	r2, r0
 801245c:	61f8      	str	r0, [r7, #28]
 801245e:	b928      	cbnz	r0, 801246c <__pow5mult+0x40>
 8012460:	4b1d      	ldr	r3, [pc, #116]	@ (80124d8 <__pow5mult+0xac>)
 8012462:	481e      	ldr	r0, [pc, #120]	@ (80124dc <__pow5mult+0xb0>)
 8012464:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012468:	f000 fd4a 	bl	8012f00 <__assert_func>
 801246c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012470:	6004      	str	r4, [r0, #0]
 8012472:	60c4      	str	r4, [r0, #12]
 8012474:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012478:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801247c:	b94c      	cbnz	r4, 8012492 <__pow5mult+0x66>
 801247e:	f240 2171 	movw	r1, #625	@ 0x271
 8012482:	4638      	mov	r0, r7
 8012484:	f7ff ff12 	bl	80122ac <__i2b>
 8012488:	2300      	movs	r3, #0
 801248a:	f8c8 0008 	str.w	r0, [r8, #8]
 801248e:	4604      	mov	r4, r0
 8012490:	6003      	str	r3, [r0, #0]
 8012492:	f04f 0900 	mov.w	r9, #0
 8012496:	07eb      	lsls	r3, r5, #31
 8012498:	d50a      	bpl.n	80124b0 <__pow5mult+0x84>
 801249a:	4631      	mov	r1, r6
 801249c:	4622      	mov	r2, r4
 801249e:	4638      	mov	r0, r7
 80124a0:	f7ff ff1a 	bl	80122d8 <__multiply>
 80124a4:	4631      	mov	r1, r6
 80124a6:	4680      	mov	r8, r0
 80124a8:	4638      	mov	r0, r7
 80124aa:	f7ff fe01 	bl	80120b0 <_Bfree>
 80124ae:	4646      	mov	r6, r8
 80124b0:	106d      	asrs	r5, r5, #1
 80124b2:	d00b      	beq.n	80124cc <__pow5mult+0xa0>
 80124b4:	6820      	ldr	r0, [r4, #0]
 80124b6:	b938      	cbnz	r0, 80124c8 <__pow5mult+0x9c>
 80124b8:	4622      	mov	r2, r4
 80124ba:	4621      	mov	r1, r4
 80124bc:	4638      	mov	r0, r7
 80124be:	f7ff ff0b 	bl	80122d8 <__multiply>
 80124c2:	6020      	str	r0, [r4, #0]
 80124c4:	f8c0 9000 	str.w	r9, [r0]
 80124c8:	4604      	mov	r4, r0
 80124ca:	e7e4      	b.n	8012496 <__pow5mult+0x6a>
 80124cc:	4630      	mov	r0, r6
 80124ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124d2:	bf00      	nop
 80124d4:	080146f0 	.word	0x080146f0
 80124d8:	080145b6 	.word	0x080145b6
 80124dc:	08014696 	.word	0x08014696

080124e0 <__lshift>:
 80124e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124e4:	460c      	mov	r4, r1
 80124e6:	6849      	ldr	r1, [r1, #4]
 80124e8:	6923      	ldr	r3, [r4, #16]
 80124ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80124ee:	68a3      	ldr	r3, [r4, #8]
 80124f0:	4607      	mov	r7, r0
 80124f2:	4691      	mov	r9, r2
 80124f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80124f8:	f108 0601 	add.w	r6, r8, #1
 80124fc:	42b3      	cmp	r3, r6
 80124fe:	db0b      	blt.n	8012518 <__lshift+0x38>
 8012500:	4638      	mov	r0, r7
 8012502:	f7ff fd95 	bl	8012030 <_Balloc>
 8012506:	4605      	mov	r5, r0
 8012508:	b948      	cbnz	r0, 801251e <__lshift+0x3e>
 801250a:	4602      	mov	r2, r0
 801250c:	4b28      	ldr	r3, [pc, #160]	@ (80125b0 <__lshift+0xd0>)
 801250e:	4829      	ldr	r0, [pc, #164]	@ (80125b4 <__lshift+0xd4>)
 8012510:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012514:	f000 fcf4 	bl	8012f00 <__assert_func>
 8012518:	3101      	adds	r1, #1
 801251a:	005b      	lsls	r3, r3, #1
 801251c:	e7ee      	b.n	80124fc <__lshift+0x1c>
 801251e:	2300      	movs	r3, #0
 8012520:	f100 0114 	add.w	r1, r0, #20
 8012524:	f100 0210 	add.w	r2, r0, #16
 8012528:	4618      	mov	r0, r3
 801252a:	4553      	cmp	r3, sl
 801252c:	db33      	blt.n	8012596 <__lshift+0xb6>
 801252e:	6920      	ldr	r0, [r4, #16]
 8012530:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012534:	f104 0314 	add.w	r3, r4, #20
 8012538:	f019 091f 	ands.w	r9, r9, #31
 801253c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012540:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012544:	d02b      	beq.n	801259e <__lshift+0xbe>
 8012546:	f1c9 0e20 	rsb	lr, r9, #32
 801254a:	468a      	mov	sl, r1
 801254c:	2200      	movs	r2, #0
 801254e:	6818      	ldr	r0, [r3, #0]
 8012550:	fa00 f009 	lsl.w	r0, r0, r9
 8012554:	4310      	orrs	r0, r2
 8012556:	f84a 0b04 	str.w	r0, [sl], #4
 801255a:	f853 2b04 	ldr.w	r2, [r3], #4
 801255e:	459c      	cmp	ip, r3
 8012560:	fa22 f20e 	lsr.w	r2, r2, lr
 8012564:	d8f3      	bhi.n	801254e <__lshift+0x6e>
 8012566:	ebac 0304 	sub.w	r3, ip, r4
 801256a:	3b15      	subs	r3, #21
 801256c:	f023 0303 	bic.w	r3, r3, #3
 8012570:	3304      	adds	r3, #4
 8012572:	f104 0015 	add.w	r0, r4, #21
 8012576:	4584      	cmp	ip, r0
 8012578:	bf38      	it	cc
 801257a:	2304      	movcc	r3, #4
 801257c:	50ca      	str	r2, [r1, r3]
 801257e:	b10a      	cbz	r2, 8012584 <__lshift+0xa4>
 8012580:	f108 0602 	add.w	r6, r8, #2
 8012584:	3e01      	subs	r6, #1
 8012586:	4638      	mov	r0, r7
 8012588:	612e      	str	r6, [r5, #16]
 801258a:	4621      	mov	r1, r4
 801258c:	f7ff fd90 	bl	80120b0 <_Bfree>
 8012590:	4628      	mov	r0, r5
 8012592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012596:	f842 0f04 	str.w	r0, [r2, #4]!
 801259a:	3301      	adds	r3, #1
 801259c:	e7c5      	b.n	801252a <__lshift+0x4a>
 801259e:	3904      	subs	r1, #4
 80125a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80125a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80125a8:	459c      	cmp	ip, r3
 80125aa:	d8f9      	bhi.n	80125a0 <__lshift+0xc0>
 80125ac:	e7ea      	b.n	8012584 <__lshift+0xa4>
 80125ae:	bf00      	nop
 80125b0:	08014625 	.word	0x08014625
 80125b4:	08014696 	.word	0x08014696

080125b8 <__mcmp>:
 80125b8:	690a      	ldr	r2, [r1, #16]
 80125ba:	4603      	mov	r3, r0
 80125bc:	6900      	ldr	r0, [r0, #16]
 80125be:	1a80      	subs	r0, r0, r2
 80125c0:	b530      	push	{r4, r5, lr}
 80125c2:	d10e      	bne.n	80125e2 <__mcmp+0x2a>
 80125c4:	3314      	adds	r3, #20
 80125c6:	3114      	adds	r1, #20
 80125c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80125cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80125d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80125d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80125d8:	4295      	cmp	r5, r2
 80125da:	d003      	beq.n	80125e4 <__mcmp+0x2c>
 80125dc:	d205      	bcs.n	80125ea <__mcmp+0x32>
 80125de:	f04f 30ff 	mov.w	r0, #4294967295
 80125e2:	bd30      	pop	{r4, r5, pc}
 80125e4:	42a3      	cmp	r3, r4
 80125e6:	d3f3      	bcc.n	80125d0 <__mcmp+0x18>
 80125e8:	e7fb      	b.n	80125e2 <__mcmp+0x2a>
 80125ea:	2001      	movs	r0, #1
 80125ec:	e7f9      	b.n	80125e2 <__mcmp+0x2a>
	...

080125f0 <__mdiff>:
 80125f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125f4:	4689      	mov	r9, r1
 80125f6:	4606      	mov	r6, r0
 80125f8:	4611      	mov	r1, r2
 80125fa:	4648      	mov	r0, r9
 80125fc:	4614      	mov	r4, r2
 80125fe:	f7ff ffdb 	bl	80125b8 <__mcmp>
 8012602:	1e05      	subs	r5, r0, #0
 8012604:	d112      	bne.n	801262c <__mdiff+0x3c>
 8012606:	4629      	mov	r1, r5
 8012608:	4630      	mov	r0, r6
 801260a:	f7ff fd11 	bl	8012030 <_Balloc>
 801260e:	4602      	mov	r2, r0
 8012610:	b928      	cbnz	r0, 801261e <__mdiff+0x2e>
 8012612:	4b3f      	ldr	r3, [pc, #252]	@ (8012710 <__mdiff+0x120>)
 8012614:	f240 2137 	movw	r1, #567	@ 0x237
 8012618:	483e      	ldr	r0, [pc, #248]	@ (8012714 <__mdiff+0x124>)
 801261a:	f000 fc71 	bl	8012f00 <__assert_func>
 801261e:	2301      	movs	r3, #1
 8012620:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012624:	4610      	mov	r0, r2
 8012626:	b003      	add	sp, #12
 8012628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801262c:	bfbc      	itt	lt
 801262e:	464b      	movlt	r3, r9
 8012630:	46a1      	movlt	r9, r4
 8012632:	4630      	mov	r0, r6
 8012634:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012638:	bfba      	itte	lt
 801263a:	461c      	movlt	r4, r3
 801263c:	2501      	movlt	r5, #1
 801263e:	2500      	movge	r5, #0
 8012640:	f7ff fcf6 	bl	8012030 <_Balloc>
 8012644:	4602      	mov	r2, r0
 8012646:	b918      	cbnz	r0, 8012650 <__mdiff+0x60>
 8012648:	4b31      	ldr	r3, [pc, #196]	@ (8012710 <__mdiff+0x120>)
 801264a:	f240 2145 	movw	r1, #581	@ 0x245
 801264e:	e7e3      	b.n	8012618 <__mdiff+0x28>
 8012650:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012654:	6926      	ldr	r6, [r4, #16]
 8012656:	60c5      	str	r5, [r0, #12]
 8012658:	f109 0310 	add.w	r3, r9, #16
 801265c:	f109 0514 	add.w	r5, r9, #20
 8012660:	f104 0e14 	add.w	lr, r4, #20
 8012664:	f100 0b14 	add.w	fp, r0, #20
 8012668:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801266c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012670:	9301      	str	r3, [sp, #4]
 8012672:	46d9      	mov	r9, fp
 8012674:	f04f 0c00 	mov.w	ip, #0
 8012678:	9b01      	ldr	r3, [sp, #4]
 801267a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801267e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012682:	9301      	str	r3, [sp, #4]
 8012684:	fa1f f38a 	uxth.w	r3, sl
 8012688:	4619      	mov	r1, r3
 801268a:	b283      	uxth	r3, r0
 801268c:	1acb      	subs	r3, r1, r3
 801268e:	0c00      	lsrs	r0, r0, #16
 8012690:	4463      	add	r3, ip
 8012692:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012696:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801269a:	b29b      	uxth	r3, r3
 801269c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80126a0:	4576      	cmp	r6, lr
 80126a2:	f849 3b04 	str.w	r3, [r9], #4
 80126a6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80126aa:	d8e5      	bhi.n	8012678 <__mdiff+0x88>
 80126ac:	1b33      	subs	r3, r6, r4
 80126ae:	3b15      	subs	r3, #21
 80126b0:	f023 0303 	bic.w	r3, r3, #3
 80126b4:	3415      	adds	r4, #21
 80126b6:	3304      	adds	r3, #4
 80126b8:	42a6      	cmp	r6, r4
 80126ba:	bf38      	it	cc
 80126bc:	2304      	movcc	r3, #4
 80126be:	441d      	add	r5, r3
 80126c0:	445b      	add	r3, fp
 80126c2:	461e      	mov	r6, r3
 80126c4:	462c      	mov	r4, r5
 80126c6:	4544      	cmp	r4, r8
 80126c8:	d30e      	bcc.n	80126e8 <__mdiff+0xf8>
 80126ca:	f108 0103 	add.w	r1, r8, #3
 80126ce:	1b49      	subs	r1, r1, r5
 80126d0:	f021 0103 	bic.w	r1, r1, #3
 80126d4:	3d03      	subs	r5, #3
 80126d6:	45a8      	cmp	r8, r5
 80126d8:	bf38      	it	cc
 80126da:	2100      	movcc	r1, #0
 80126dc:	440b      	add	r3, r1
 80126de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80126e2:	b191      	cbz	r1, 801270a <__mdiff+0x11a>
 80126e4:	6117      	str	r7, [r2, #16]
 80126e6:	e79d      	b.n	8012624 <__mdiff+0x34>
 80126e8:	f854 1b04 	ldr.w	r1, [r4], #4
 80126ec:	46e6      	mov	lr, ip
 80126ee:	0c08      	lsrs	r0, r1, #16
 80126f0:	fa1c fc81 	uxtah	ip, ip, r1
 80126f4:	4471      	add	r1, lr
 80126f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80126fa:	b289      	uxth	r1, r1
 80126fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012700:	f846 1b04 	str.w	r1, [r6], #4
 8012704:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012708:	e7dd      	b.n	80126c6 <__mdiff+0xd6>
 801270a:	3f01      	subs	r7, #1
 801270c:	e7e7      	b.n	80126de <__mdiff+0xee>
 801270e:	bf00      	nop
 8012710:	08014625 	.word	0x08014625
 8012714:	08014696 	.word	0x08014696

08012718 <__ulp>:
 8012718:	b082      	sub	sp, #8
 801271a:	ed8d 0b00 	vstr	d0, [sp]
 801271e:	9a01      	ldr	r2, [sp, #4]
 8012720:	4b0f      	ldr	r3, [pc, #60]	@ (8012760 <__ulp+0x48>)
 8012722:	4013      	ands	r3, r2
 8012724:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012728:	2b00      	cmp	r3, #0
 801272a:	dc08      	bgt.n	801273e <__ulp+0x26>
 801272c:	425b      	negs	r3, r3
 801272e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8012732:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012736:	da04      	bge.n	8012742 <__ulp+0x2a>
 8012738:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801273c:	4113      	asrs	r3, r2
 801273e:	2200      	movs	r2, #0
 8012740:	e008      	b.n	8012754 <__ulp+0x3c>
 8012742:	f1a2 0314 	sub.w	r3, r2, #20
 8012746:	2b1e      	cmp	r3, #30
 8012748:	bfda      	itte	le
 801274a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801274e:	40da      	lsrle	r2, r3
 8012750:	2201      	movgt	r2, #1
 8012752:	2300      	movs	r3, #0
 8012754:	4619      	mov	r1, r3
 8012756:	4610      	mov	r0, r2
 8012758:	ec41 0b10 	vmov	d0, r0, r1
 801275c:	b002      	add	sp, #8
 801275e:	4770      	bx	lr
 8012760:	7ff00000 	.word	0x7ff00000

08012764 <__b2d>:
 8012764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012768:	6906      	ldr	r6, [r0, #16]
 801276a:	f100 0814 	add.w	r8, r0, #20
 801276e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8012772:	1f37      	subs	r7, r6, #4
 8012774:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012778:	4610      	mov	r0, r2
 801277a:	f7ff fd4b 	bl	8012214 <__hi0bits>
 801277e:	f1c0 0320 	rsb	r3, r0, #32
 8012782:	280a      	cmp	r0, #10
 8012784:	600b      	str	r3, [r1, #0]
 8012786:	491b      	ldr	r1, [pc, #108]	@ (80127f4 <__b2d+0x90>)
 8012788:	dc15      	bgt.n	80127b6 <__b2d+0x52>
 801278a:	f1c0 0c0b 	rsb	ip, r0, #11
 801278e:	fa22 f30c 	lsr.w	r3, r2, ip
 8012792:	45b8      	cmp	r8, r7
 8012794:	ea43 0501 	orr.w	r5, r3, r1
 8012798:	bf34      	ite	cc
 801279a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801279e:	2300      	movcs	r3, #0
 80127a0:	3015      	adds	r0, #21
 80127a2:	fa02 f000 	lsl.w	r0, r2, r0
 80127a6:	fa23 f30c 	lsr.w	r3, r3, ip
 80127aa:	4303      	orrs	r3, r0
 80127ac:	461c      	mov	r4, r3
 80127ae:	ec45 4b10 	vmov	d0, r4, r5
 80127b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127b6:	45b8      	cmp	r8, r7
 80127b8:	bf3a      	itte	cc
 80127ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80127be:	f1a6 0708 	subcc.w	r7, r6, #8
 80127c2:	2300      	movcs	r3, #0
 80127c4:	380b      	subs	r0, #11
 80127c6:	d012      	beq.n	80127ee <__b2d+0x8a>
 80127c8:	f1c0 0120 	rsb	r1, r0, #32
 80127cc:	fa23 f401 	lsr.w	r4, r3, r1
 80127d0:	4082      	lsls	r2, r0
 80127d2:	4322      	orrs	r2, r4
 80127d4:	4547      	cmp	r7, r8
 80127d6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80127da:	bf8c      	ite	hi
 80127dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80127e0:	2200      	movls	r2, #0
 80127e2:	4083      	lsls	r3, r0
 80127e4:	40ca      	lsrs	r2, r1
 80127e6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80127ea:	4313      	orrs	r3, r2
 80127ec:	e7de      	b.n	80127ac <__b2d+0x48>
 80127ee:	ea42 0501 	orr.w	r5, r2, r1
 80127f2:	e7db      	b.n	80127ac <__b2d+0x48>
 80127f4:	3ff00000 	.word	0x3ff00000

080127f8 <__d2b>:
 80127f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80127fc:	460f      	mov	r7, r1
 80127fe:	2101      	movs	r1, #1
 8012800:	ec59 8b10 	vmov	r8, r9, d0
 8012804:	4616      	mov	r6, r2
 8012806:	f7ff fc13 	bl	8012030 <_Balloc>
 801280a:	4604      	mov	r4, r0
 801280c:	b930      	cbnz	r0, 801281c <__d2b+0x24>
 801280e:	4602      	mov	r2, r0
 8012810:	4b23      	ldr	r3, [pc, #140]	@ (80128a0 <__d2b+0xa8>)
 8012812:	4824      	ldr	r0, [pc, #144]	@ (80128a4 <__d2b+0xac>)
 8012814:	f240 310f 	movw	r1, #783	@ 0x30f
 8012818:	f000 fb72 	bl	8012f00 <__assert_func>
 801281c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012820:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012824:	b10d      	cbz	r5, 801282a <__d2b+0x32>
 8012826:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801282a:	9301      	str	r3, [sp, #4]
 801282c:	f1b8 0300 	subs.w	r3, r8, #0
 8012830:	d023      	beq.n	801287a <__d2b+0x82>
 8012832:	4668      	mov	r0, sp
 8012834:	9300      	str	r3, [sp, #0]
 8012836:	f7ff fd0c 	bl	8012252 <__lo0bits>
 801283a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801283e:	b1d0      	cbz	r0, 8012876 <__d2b+0x7e>
 8012840:	f1c0 0320 	rsb	r3, r0, #32
 8012844:	fa02 f303 	lsl.w	r3, r2, r3
 8012848:	430b      	orrs	r3, r1
 801284a:	40c2      	lsrs	r2, r0
 801284c:	6163      	str	r3, [r4, #20]
 801284e:	9201      	str	r2, [sp, #4]
 8012850:	9b01      	ldr	r3, [sp, #4]
 8012852:	61a3      	str	r3, [r4, #24]
 8012854:	2b00      	cmp	r3, #0
 8012856:	bf0c      	ite	eq
 8012858:	2201      	moveq	r2, #1
 801285a:	2202      	movne	r2, #2
 801285c:	6122      	str	r2, [r4, #16]
 801285e:	b1a5      	cbz	r5, 801288a <__d2b+0x92>
 8012860:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012864:	4405      	add	r5, r0
 8012866:	603d      	str	r5, [r7, #0]
 8012868:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801286c:	6030      	str	r0, [r6, #0]
 801286e:	4620      	mov	r0, r4
 8012870:	b003      	add	sp, #12
 8012872:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012876:	6161      	str	r1, [r4, #20]
 8012878:	e7ea      	b.n	8012850 <__d2b+0x58>
 801287a:	a801      	add	r0, sp, #4
 801287c:	f7ff fce9 	bl	8012252 <__lo0bits>
 8012880:	9b01      	ldr	r3, [sp, #4]
 8012882:	6163      	str	r3, [r4, #20]
 8012884:	3020      	adds	r0, #32
 8012886:	2201      	movs	r2, #1
 8012888:	e7e8      	b.n	801285c <__d2b+0x64>
 801288a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801288e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012892:	6038      	str	r0, [r7, #0]
 8012894:	6918      	ldr	r0, [r3, #16]
 8012896:	f7ff fcbd 	bl	8012214 <__hi0bits>
 801289a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801289e:	e7e5      	b.n	801286c <__d2b+0x74>
 80128a0:	08014625 	.word	0x08014625
 80128a4:	08014696 	.word	0x08014696

080128a8 <__ratio>:
 80128a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128ac:	b085      	sub	sp, #20
 80128ae:	e9cd 1000 	strd	r1, r0, [sp]
 80128b2:	a902      	add	r1, sp, #8
 80128b4:	f7ff ff56 	bl	8012764 <__b2d>
 80128b8:	9800      	ldr	r0, [sp, #0]
 80128ba:	a903      	add	r1, sp, #12
 80128bc:	ec55 4b10 	vmov	r4, r5, d0
 80128c0:	f7ff ff50 	bl	8012764 <__b2d>
 80128c4:	9b01      	ldr	r3, [sp, #4]
 80128c6:	6919      	ldr	r1, [r3, #16]
 80128c8:	9b00      	ldr	r3, [sp, #0]
 80128ca:	691b      	ldr	r3, [r3, #16]
 80128cc:	1ac9      	subs	r1, r1, r3
 80128ce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80128d2:	1a9b      	subs	r3, r3, r2
 80128d4:	ec5b ab10 	vmov	sl, fp, d0
 80128d8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80128dc:	2b00      	cmp	r3, #0
 80128de:	bfce      	itee	gt
 80128e0:	462a      	movgt	r2, r5
 80128e2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80128e6:	465a      	movle	r2, fp
 80128e8:	462f      	mov	r7, r5
 80128ea:	46d9      	mov	r9, fp
 80128ec:	bfcc      	ite	gt
 80128ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80128f2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80128f6:	464b      	mov	r3, r9
 80128f8:	4652      	mov	r2, sl
 80128fa:	4620      	mov	r0, r4
 80128fc:	4639      	mov	r1, r7
 80128fe:	f7ed ffcd 	bl	800089c <__aeabi_ddiv>
 8012902:	ec41 0b10 	vmov	d0, r0, r1
 8012906:	b005      	add	sp, #20
 8012908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801290c <__copybits>:
 801290c:	3901      	subs	r1, #1
 801290e:	b570      	push	{r4, r5, r6, lr}
 8012910:	1149      	asrs	r1, r1, #5
 8012912:	6914      	ldr	r4, [r2, #16]
 8012914:	3101      	adds	r1, #1
 8012916:	f102 0314 	add.w	r3, r2, #20
 801291a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801291e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012922:	1f05      	subs	r5, r0, #4
 8012924:	42a3      	cmp	r3, r4
 8012926:	d30c      	bcc.n	8012942 <__copybits+0x36>
 8012928:	1aa3      	subs	r3, r4, r2
 801292a:	3b11      	subs	r3, #17
 801292c:	f023 0303 	bic.w	r3, r3, #3
 8012930:	3211      	adds	r2, #17
 8012932:	42a2      	cmp	r2, r4
 8012934:	bf88      	it	hi
 8012936:	2300      	movhi	r3, #0
 8012938:	4418      	add	r0, r3
 801293a:	2300      	movs	r3, #0
 801293c:	4288      	cmp	r0, r1
 801293e:	d305      	bcc.n	801294c <__copybits+0x40>
 8012940:	bd70      	pop	{r4, r5, r6, pc}
 8012942:	f853 6b04 	ldr.w	r6, [r3], #4
 8012946:	f845 6f04 	str.w	r6, [r5, #4]!
 801294a:	e7eb      	b.n	8012924 <__copybits+0x18>
 801294c:	f840 3b04 	str.w	r3, [r0], #4
 8012950:	e7f4      	b.n	801293c <__copybits+0x30>

08012952 <__any_on>:
 8012952:	f100 0214 	add.w	r2, r0, #20
 8012956:	6900      	ldr	r0, [r0, #16]
 8012958:	114b      	asrs	r3, r1, #5
 801295a:	4298      	cmp	r0, r3
 801295c:	b510      	push	{r4, lr}
 801295e:	db11      	blt.n	8012984 <__any_on+0x32>
 8012960:	dd0a      	ble.n	8012978 <__any_on+0x26>
 8012962:	f011 011f 	ands.w	r1, r1, #31
 8012966:	d007      	beq.n	8012978 <__any_on+0x26>
 8012968:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801296c:	fa24 f001 	lsr.w	r0, r4, r1
 8012970:	fa00 f101 	lsl.w	r1, r0, r1
 8012974:	428c      	cmp	r4, r1
 8012976:	d10b      	bne.n	8012990 <__any_on+0x3e>
 8012978:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801297c:	4293      	cmp	r3, r2
 801297e:	d803      	bhi.n	8012988 <__any_on+0x36>
 8012980:	2000      	movs	r0, #0
 8012982:	bd10      	pop	{r4, pc}
 8012984:	4603      	mov	r3, r0
 8012986:	e7f7      	b.n	8012978 <__any_on+0x26>
 8012988:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801298c:	2900      	cmp	r1, #0
 801298e:	d0f5      	beq.n	801297c <__any_on+0x2a>
 8012990:	2001      	movs	r0, #1
 8012992:	e7f6      	b.n	8012982 <__any_on+0x30>

08012994 <_strtol_l.constprop.0>:
 8012994:	2b24      	cmp	r3, #36	@ 0x24
 8012996:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801299a:	4686      	mov	lr, r0
 801299c:	4690      	mov	r8, r2
 801299e:	d801      	bhi.n	80129a4 <_strtol_l.constprop.0+0x10>
 80129a0:	2b01      	cmp	r3, #1
 80129a2:	d106      	bne.n	80129b2 <_strtol_l.constprop.0+0x1e>
 80129a4:	f7fe f860 	bl	8010a68 <__errno>
 80129a8:	2316      	movs	r3, #22
 80129aa:	6003      	str	r3, [r0, #0]
 80129ac:	2000      	movs	r0, #0
 80129ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129b2:	4834      	ldr	r0, [pc, #208]	@ (8012a84 <_strtol_l.constprop.0+0xf0>)
 80129b4:	460d      	mov	r5, r1
 80129b6:	462a      	mov	r2, r5
 80129b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80129bc:	5d06      	ldrb	r6, [r0, r4]
 80129be:	f016 0608 	ands.w	r6, r6, #8
 80129c2:	d1f8      	bne.n	80129b6 <_strtol_l.constprop.0+0x22>
 80129c4:	2c2d      	cmp	r4, #45	@ 0x2d
 80129c6:	d12d      	bne.n	8012a24 <_strtol_l.constprop.0+0x90>
 80129c8:	782c      	ldrb	r4, [r5, #0]
 80129ca:	2601      	movs	r6, #1
 80129cc:	1c95      	adds	r5, r2, #2
 80129ce:	f033 0210 	bics.w	r2, r3, #16
 80129d2:	d109      	bne.n	80129e8 <_strtol_l.constprop.0+0x54>
 80129d4:	2c30      	cmp	r4, #48	@ 0x30
 80129d6:	d12a      	bne.n	8012a2e <_strtol_l.constprop.0+0x9a>
 80129d8:	782a      	ldrb	r2, [r5, #0]
 80129da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80129de:	2a58      	cmp	r2, #88	@ 0x58
 80129e0:	d125      	bne.n	8012a2e <_strtol_l.constprop.0+0x9a>
 80129e2:	786c      	ldrb	r4, [r5, #1]
 80129e4:	2310      	movs	r3, #16
 80129e6:	3502      	adds	r5, #2
 80129e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80129ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80129f0:	2200      	movs	r2, #0
 80129f2:	fbbc f9f3 	udiv	r9, ip, r3
 80129f6:	4610      	mov	r0, r2
 80129f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80129fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012a00:	2f09      	cmp	r7, #9
 8012a02:	d81b      	bhi.n	8012a3c <_strtol_l.constprop.0+0xa8>
 8012a04:	463c      	mov	r4, r7
 8012a06:	42a3      	cmp	r3, r4
 8012a08:	dd27      	ble.n	8012a5a <_strtol_l.constprop.0+0xc6>
 8012a0a:	1c57      	adds	r7, r2, #1
 8012a0c:	d007      	beq.n	8012a1e <_strtol_l.constprop.0+0x8a>
 8012a0e:	4581      	cmp	r9, r0
 8012a10:	d320      	bcc.n	8012a54 <_strtol_l.constprop.0+0xc0>
 8012a12:	d101      	bne.n	8012a18 <_strtol_l.constprop.0+0x84>
 8012a14:	45a2      	cmp	sl, r4
 8012a16:	db1d      	blt.n	8012a54 <_strtol_l.constprop.0+0xc0>
 8012a18:	fb00 4003 	mla	r0, r0, r3, r4
 8012a1c:	2201      	movs	r2, #1
 8012a1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012a22:	e7eb      	b.n	80129fc <_strtol_l.constprop.0+0x68>
 8012a24:	2c2b      	cmp	r4, #43	@ 0x2b
 8012a26:	bf04      	itt	eq
 8012a28:	782c      	ldrbeq	r4, [r5, #0]
 8012a2a:	1c95      	addeq	r5, r2, #2
 8012a2c:	e7cf      	b.n	80129ce <_strtol_l.constprop.0+0x3a>
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d1da      	bne.n	80129e8 <_strtol_l.constprop.0+0x54>
 8012a32:	2c30      	cmp	r4, #48	@ 0x30
 8012a34:	bf0c      	ite	eq
 8012a36:	2308      	moveq	r3, #8
 8012a38:	230a      	movne	r3, #10
 8012a3a:	e7d5      	b.n	80129e8 <_strtol_l.constprop.0+0x54>
 8012a3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012a40:	2f19      	cmp	r7, #25
 8012a42:	d801      	bhi.n	8012a48 <_strtol_l.constprop.0+0xb4>
 8012a44:	3c37      	subs	r4, #55	@ 0x37
 8012a46:	e7de      	b.n	8012a06 <_strtol_l.constprop.0+0x72>
 8012a48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012a4c:	2f19      	cmp	r7, #25
 8012a4e:	d804      	bhi.n	8012a5a <_strtol_l.constprop.0+0xc6>
 8012a50:	3c57      	subs	r4, #87	@ 0x57
 8012a52:	e7d8      	b.n	8012a06 <_strtol_l.constprop.0+0x72>
 8012a54:	f04f 32ff 	mov.w	r2, #4294967295
 8012a58:	e7e1      	b.n	8012a1e <_strtol_l.constprop.0+0x8a>
 8012a5a:	1c53      	adds	r3, r2, #1
 8012a5c:	d108      	bne.n	8012a70 <_strtol_l.constprop.0+0xdc>
 8012a5e:	2322      	movs	r3, #34	@ 0x22
 8012a60:	f8ce 3000 	str.w	r3, [lr]
 8012a64:	4660      	mov	r0, ip
 8012a66:	f1b8 0f00 	cmp.w	r8, #0
 8012a6a:	d0a0      	beq.n	80129ae <_strtol_l.constprop.0+0x1a>
 8012a6c:	1e69      	subs	r1, r5, #1
 8012a6e:	e006      	b.n	8012a7e <_strtol_l.constprop.0+0xea>
 8012a70:	b106      	cbz	r6, 8012a74 <_strtol_l.constprop.0+0xe0>
 8012a72:	4240      	negs	r0, r0
 8012a74:	f1b8 0f00 	cmp.w	r8, #0
 8012a78:	d099      	beq.n	80129ae <_strtol_l.constprop.0+0x1a>
 8012a7a:	2a00      	cmp	r2, #0
 8012a7c:	d1f6      	bne.n	8012a6c <_strtol_l.constprop.0+0xd8>
 8012a7e:	f8c8 1000 	str.w	r1, [r8]
 8012a82:	e794      	b.n	80129ae <_strtol_l.constprop.0+0x1a>
 8012a84:	080147f1 	.word	0x080147f1

08012a88 <_strtol_r>:
 8012a88:	f7ff bf84 	b.w	8012994 <_strtol_l.constprop.0>

08012a8c <__ascii_wctomb>:
 8012a8c:	4603      	mov	r3, r0
 8012a8e:	4608      	mov	r0, r1
 8012a90:	b141      	cbz	r1, 8012aa4 <__ascii_wctomb+0x18>
 8012a92:	2aff      	cmp	r2, #255	@ 0xff
 8012a94:	d904      	bls.n	8012aa0 <__ascii_wctomb+0x14>
 8012a96:	228a      	movs	r2, #138	@ 0x8a
 8012a98:	601a      	str	r2, [r3, #0]
 8012a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8012a9e:	4770      	bx	lr
 8012aa0:	700a      	strb	r2, [r1, #0]
 8012aa2:	2001      	movs	r0, #1
 8012aa4:	4770      	bx	lr

08012aa6 <__ssputs_r>:
 8012aa6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012aaa:	688e      	ldr	r6, [r1, #8]
 8012aac:	461f      	mov	r7, r3
 8012aae:	42be      	cmp	r6, r7
 8012ab0:	680b      	ldr	r3, [r1, #0]
 8012ab2:	4682      	mov	sl, r0
 8012ab4:	460c      	mov	r4, r1
 8012ab6:	4690      	mov	r8, r2
 8012ab8:	d82d      	bhi.n	8012b16 <__ssputs_r+0x70>
 8012aba:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012abe:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012ac2:	d026      	beq.n	8012b12 <__ssputs_r+0x6c>
 8012ac4:	6965      	ldr	r5, [r4, #20]
 8012ac6:	6909      	ldr	r1, [r1, #16]
 8012ac8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012acc:	eba3 0901 	sub.w	r9, r3, r1
 8012ad0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012ad4:	1c7b      	adds	r3, r7, #1
 8012ad6:	444b      	add	r3, r9
 8012ad8:	106d      	asrs	r5, r5, #1
 8012ada:	429d      	cmp	r5, r3
 8012adc:	bf38      	it	cc
 8012ade:	461d      	movcc	r5, r3
 8012ae0:	0553      	lsls	r3, r2, #21
 8012ae2:	d527      	bpl.n	8012b34 <__ssputs_r+0x8e>
 8012ae4:	4629      	mov	r1, r5
 8012ae6:	f7ff fa05 	bl	8011ef4 <_malloc_r>
 8012aea:	4606      	mov	r6, r0
 8012aec:	b360      	cbz	r0, 8012b48 <__ssputs_r+0xa2>
 8012aee:	6921      	ldr	r1, [r4, #16]
 8012af0:	464a      	mov	r2, r9
 8012af2:	f7fd ffe6 	bl	8010ac2 <memcpy>
 8012af6:	89a3      	ldrh	r3, [r4, #12]
 8012af8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b00:	81a3      	strh	r3, [r4, #12]
 8012b02:	6126      	str	r6, [r4, #16]
 8012b04:	6165      	str	r5, [r4, #20]
 8012b06:	444e      	add	r6, r9
 8012b08:	eba5 0509 	sub.w	r5, r5, r9
 8012b0c:	6026      	str	r6, [r4, #0]
 8012b0e:	60a5      	str	r5, [r4, #8]
 8012b10:	463e      	mov	r6, r7
 8012b12:	42be      	cmp	r6, r7
 8012b14:	d900      	bls.n	8012b18 <__ssputs_r+0x72>
 8012b16:	463e      	mov	r6, r7
 8012b18:	6820      	ldr	r0, [r4, #0]
 8012b1a:	4632      	mov	r2, r6
 8012b1c:	4641      	mov	r1, r8
 8012b1e:	f000 f9c5 	bl	8012eac <memmove>
 8012b22:	68a3      	ldr	r3, [r4, #8]
 8012b24:	1b9b      	subs	r3, r3, r6
 8012b26:	60a3      	str	r3, [r4, #8]
 8012b28:	6823      	ldr	r3, [r4, #0]
 8012b2a:	4433      	add	r3, r6
 8012b2c:	6023      	str	r3, [r4, #0]
 8012b2e:	2000      	movs	r0, #0
 8012b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b34:	462a      	mov	r2, r5
 8012b36:	f000 fa15 	bl	8012f64 <_realloc_r>
 8012b3a:	4606      	mov	r6, r0
 8012b3c:	2800      	cmp	r0, #0
 8012b3e:	d1e0      	bne.n	8012b02 <__ssputs_r+0x5c>
 8012b40:	6921      	ldr	r1, [r4, #16]
 8012b42:	4650      	mov	r0, sl
 8012b44:	f7fe fe28 	bl	8011798 <_free_r>
 8012b48:	230c      	movs	r3, #12
 8012b4a:	f8ca 3000 	str.w	r3, [sl]
 8012b4e:	89a3      	ldrh	r3, [r4, #12]
 8012b50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b54:	81a3      	strh	r3, [r4, #12]
 8012b56:	f04f 30ff 	mov.w	r0, #4294967295
 8012b5a:	e7e9      	b.n	8012b30 <__ssputs_r+0x8a>

08012b5c <_svfiprintf_r>:
 8012b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b60:	4698      	mov	r8, r3
 8012b62:	898b      	ldrh	r3, [r1, #12]
 8012b64:	061b      	lsls	r3, r3, #24
 8012b66:	b09d      	sub	sp, #116	@ 0x74
 8012b68:	4607      	mov	r7, r0
 8012b6a:	460d      	mov	r5, r1
 8012b6c:	4614      	mov	r4, r2
 8012b6e:	d510      	bpl.n	8012b92 <_svfiprintf_r+0x36>
 8012b70:	690b      	ldr	r3, [r1, #16]
 8012b72:	b973      	cbnz	r3, 8012b92 <_svfiprintf_r+0x36>
 8012b74:	2140      	movs	r1, #64	@ 0x40
 8012b76:	f7ff f9bd 	bl	8011ef4 <_malloc_r>
 8012b7a:	6028      	str	r0, [r5, #0]
 8012b7c:	6128      	str	r0, [r5, #16]
 8012b7e:	b930      	cbnz	r0, 8012b8e <_svfiprintf_r+0x32>
 8012b80:	230c      	movs	r3, #12
 8012b82:	603b      	str	r3, [r7, #0]
 8012b84:	f04f 30ff 	mov.w	r0, #4294967295
 8012b88:	b01d      	add	sp, #116	@ 0x74
 8012b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b8e:	2340      	movs	r3, #64	@ 0x40
 8012b90:	616b      	str	r3, [r5, #20]
 8012b92:	2300      	movs	r3, #0
 8012b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b96:	2320      	movs	r3, #32
 8012b98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012b9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ba0:	2330      	movs	r3, #48	@ 0x30
 8012ba2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012d40 <_svfiprintf_r+0x1e4>
 8012ba6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012baa:	f04f 0901 	mov.w	r9, #1
 8012bae:	4623      	mov	r3, r4
 8012bb0:	469a      	mov	sl, r3
 8012bb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012bb6:	b10a      	cbz	r2, 8012bbc <_svfiprintf_r+0x60>
 8012bb8:	2a25      	cmp	r2, #37	@ 0x25
 8012bba:	d1f9      	bne.n	8012bb0 <_svfiprintf_r+0x54>
 8012bbc:	ebba 0b04 	subs.w	fp, sl, r4
 8012bc0:	d00b      	beq.n	8012bda <_svfiprintf_r+0x7e>
 8012bc2:	465b      	mov	r3, fp
 8012bc4:	4622      	mov	r2, r4
 8012bc6:	4629      	mov	r1, r5
 8012bc8:	4638      	mov	r0, r7
 8012bca:	f7ff ff6c 	bl	8012aa6 <__ssputs_r>
 8012bce:	3001      	adds	r0, #1
 8012bd0:	f000 80a7 	beq.w	8012d22 <_svfiprintf_r+0x1c6>
 8012bd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012bd6:	445a      	add	r2, fp
 8012bd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8012bda:	f89a 3000 	ldrb.w	r3, [sl]
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	f000 809f 	beq.w	8012d22 <_svfiprintf_r+0x1c6>
 8012be4:	2300      	movs	r3, #0
 8012be6:	f04f 32ff 	mov.w	r2, #4294967295
 8012bea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012bee:	f10a 0a01 	add.w	sl, sl, #1
 8012bf2:	9304      	str	r3, [sp, #16]
 8012bf4:	9307      	str	r3, [sp, #28]
 8012bf6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012bfa:	931a      	str	r3, [sp, #104]	@ 0x68
 8012bfc:	4654      	mov	r4, sl
 8012bfe:	2205      	movs	r2, #5
 8012c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c04:	484e      	ldr	r0, [pc, #312]	@ (8012d40 <_svfiprintf_r+0x1e4>)
 8012c06:	f7ed fb0b 	bl	8000220 <memchr>
 8012c0a:	9a04      	ldr	r2, [sp, #16]
 8012c0c:	b9d8      	cbnz	r0, 8012c46 <_svfiprintf_r+0xea>
 8012c0e:	06d0      	lsls	r0, r2, #27
 8012c10:	bf44      	itt	mi
 8012c12:	2320      	movmi	r3, #32
 8012c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012c18:	0711      	lsls	r1, r2, #28
 8012c1a:	bf44      	itt	mi
 8012c1c:	232b      	movmi	r3, #43	@ 0x2b
 8012c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012c22:	f89a 3000 	ldrb.w	r3, [sl]
 8012c26:	2b2a      	cmp	r3, #42	@ 0x2a
 8012c28:	d015      	beq.n	8012c56 <_svfiprintf_r+0xfa>
 8012c2a:	9a07      	ldr	r2, [sp, #28]
 8012c2c:	4654      	mov	r4, sl
 8012c2e:	2000      	movs	r0, #0
 8012c30:	f04f 0c0a 	mov.w	ip, #10
 8012c34:	4621      	mov	r1, r4
 8012c36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012c3a:	3b30      	subs	r3, #48	@ 0x30
 8012c3c:	2b09      	cmp	r3, #9
 8012c3e:	d94b      	bls.n	8012cd8 <_svfiprintf_r+0x17c>
 8012c40:	b1b0      	cbz	r0, 8012c70 <_svfiprintf_r+0x114>
 8012c42:	9207      	str	r2, [sp, #28]
 8012c44:	e014      	b.n	8012c70 <_svfiprintf_r+0x114>
 8012c46:	eba0 0308 	sub.w	r3, r0, r8
 8012c4a:	fa09 f303 	lsl.w	r3, r9, r3
 8012c4e:	4313      	orrs	r3, r2
 8012c50:	9304      	str	r3, [sp, #16]
 8012c52:	46a2      	mov	sl, r4
 8012c54:	e7d2      	b.n	8012bfc <_svfiprintf_r+0xa0>
 8012c56:	9b03      	ldr	r3, [sp, #12]
 8012c58:	1d19      	adds	r1, r3, #4
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	9103      	str	r1, [sp, #12]
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	bfbb      	ittet	lt
 8012c62:	425b      	neglt	r3, r3
 8012c64:	f042 0202 	orrlt.w	r2, r2, #2
 8012c68:	9307      	strge	r3, [sp, #28]
 8012c6a:	9307      	strlt	r3, [sp, #28]
 8012c6c:	bfb8      	it	lt
 8012c6e:	9204      	strlt	r2, [sp, #16]
 8012c70:	7823      	ldrb	r3, [r4, #0]
 8012c72:	2b2e      	cmp	r3, #46	@ 0x2e
 8012c74:	d10a      	bne.n	8012c8c <_svfiprintf_r+0x130>
 8012c76:	7863      	ldrb	r3, [r4, #1]
 8012c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8012c7a:	d132      	bne.n	8012ce2 <_svfiprintf_r+0x186>
 8012c7c:	9b03      	ldr	r3, [sp, #12]
 8012c7e:	1d1a      	adds	r2, r3, #4
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	9203      	str	r2, [sp, #12]
 8012c84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012c88:	3402      	adds	r4, #2
 8012c8a:	9305      	str	r3, [sp, #20]
 8012c8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012d50 <_svfiprintf_r+0x1f4>
 8012c90:	7821      	ldrb	r1, [r4, #0]
 8012c92:	2203      	movs	r2, #3
 8012c94:	4650      	mov	r0, sl
 8012c96:	f7ed fac3 	bl	8000220 <memchr>
 8012c9a:	b138      	cbz	r0, 8012cac <_svfiprintf_r+0x150>
 8012c9c:	9b04      	ldr	r3, [sp, #16]
 8012c9e:	eba0 000a 	sub.w	r0, r0, sl
 8012ca2:	2240      	movs	r2, #64	@ 0x40
 8012ca4:	4082      	lsls	r2, r0
 8012ca6:	4313      	orrs	r3, r2
 8012ca8:	3401      	adds	r4, #1
 8012caa:	9304      	str	r3, [sp, #16]
 8012cac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012cb0:	4824      	ldr	r0, [pc, #144]	@ (8012d44 <_svfiprintf_r+0x1e8>)
 8012cb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012cb6:	2206      	movs	r2, #6
 8012cb8:	f7ed fab2 	bl	8000220 <memchr>
 8012cbc:	2800      	cmp	r0, #0
 8012cbe:	d036      	beq.n	8012d2e <_svfiprintf_r+0x1d2>
 8012cc0:	4b21      	ldr	r3, [pc, #132]	@ (8012d48 <_svfiprintf_r+0x1ec>)
 8012cc2:	bb1b      	cbnz	r3, 8012d0c <_svfiprintf_r+0x1b0>
 8012cc4:	9b03      	ldr	r3, [sp, #12]
 8012cc6:	3307      	adds	r3, #7
 8012cc8:	f023 0307 	bic.w	r3, r3, #7
 8012ccc:	3308      	adds	r3, #8
 8012cce:	9303      	str	r3, [sp, #12]
 8012cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cd2:	4433      	add	r3, r6
 8012cd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012cd6:	e76a      	b.n	8012bae <_svfiprintf_r+0x52>
 8012cd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012cdc:	460c      	mov	r4, r1
 8012cde:	2001      	movs	r0, #1
 8012ce0:	e7a8      	b.n	8012c34 <_svfiprintf_r+0xd8>
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	3401      	adds	r4, #1
 8012ce6:	9305      	str	r3, [sp, #20]
 8012ce8:	4619      	mov	r1, r3
 8012cea:	f04f 0c0a 	mov.w	ip, #10
 8012cee:	4620      	mov	r0, r4
 8012cf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012cf4:	3a30      	subs	r2, #48	@ 0x30
 8012cf6:	2a09      	cmp	r2, #9
 8012cf8:	d903      	bls.n	8012d02 <_svfiprintf_r+0x1a6>
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d0c6      	beq.n	8012c8c <_svfiprintf_r+0x130>
 8012cfe:	9105      	str	r1, [sp, #20]
 8012d00:	e7c4      	b.n	8012c8c <_svfiprintf_r+0x130>
 8012d02:	fb0c 2101 	mla	r1, ip, r1, r2
 8012d06:	4604      	mov	r4, r0
 8012d08:	2301      	movs	r3, #1
 8012d0a:	e7f0      	b.n	8012cee <_svfiprintf_r+0x192>
 8012d0c:	ab03      	add	r3, sp, #12
 8012d0e:	9300      	str	r3, [sp, #0]
 8012d10:	462a      	mov	r2, r5
 8012d12:	4b0e      	ldr	r3, [pc, #56]	@ (8012d4c <_svfiprintf_r+0x1f0>)
 8012d14:	a904      	add	r1, sp, #16
 8012d16:	4638      	mov	r0, r7
 8012d18:	f7fc ff30 	bl	800fb7c <_printf_float>
 8012d1c:	1c42      	adds	r2, r0, #1
 8012d1e:	4606      	mov	r6, r0
 8012d20:	d1d6      	bne.n	8012cd0 <_svfiprintf_r+0x174>
 8012d22:	89ab      	ldrh	r3, [r5, #12]
 8012d24:	065b      	lsls	r3, r3, #25
 8012d26:	f53f af2d 	bmi.w	8012b84 <_svfiprintf_r+0x28>
 8012d2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012d2c:	e72c      	b.n	8012b88 <_svfiprintf_r+0x2c>
 8012d2e:	ab03      	add	r3, sp, #12
 8012d30:	9300      	str	r3, [sp, #0]
 8012d32:	462a      	mov	r2, r5
 8012d34:	4b05      	ldr	r3, [pc, #20]	@ (8012d4c <_svfiprintf_r+0x1f0>)
 8012d36:	a904      	add	r1, sp, #16
 8012d38:	4638      	mov	r0, r7
 8012d3a:	f7fd f9b7 	bl	80100ac <_printf_i>
 8012d3e:	e7ed      	b.n	8012d1c <_svfiprintf_r+0x1c0>
 8012d40:	080148f1 	.word	0x080148f1
 8012d44:	080148fb 	.word	0x080148fb
 8012d48:	0800fb7d 	.word	0x0800fb7d
 8012d4c:	08012aa7 	.word	0x08012aa7
 8012d50:	080148f7 	.word	0x080148f7

08012d54 <__sflush_r>:
 8012d54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d5c:	0716      	lsls	r6, r2, #28
 8012d5e:	4605      	mov	r5, r0
 8012d60:	460c      	mov	r4, r1
 8012d62:	d454      	bmi.n	8012e0e <__sflush_r+0xba>
 8012d64:	684b      	ldr	r3, [r1, #4]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	dc02      	bgt.n	8012d70 <__sflush_r+0x1c>
 8012d6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	dd48      	ble.n	8012e02 <__sflush_r+0xae>
 8012d70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012d72:	2e00      	cmp	r6, #0
 8012d74:	d045      	beq.n	8012e02 <__sflush_r+0xae>
 8012d76:	2300      	movs	r3, #0
 8012d78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012d7c:	682f      	ldr	r7, [r5, #0]
 8012d7e:	6a21      	ldr	r1, [r4, #32]
 8012d80:	602b      	str	r3, [r5, #0]
 8012d82:	d030      	beq.n	8012de6 <__sflush_r+0x92>
 8012d84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012d86:	89a3      	ldrh	r3, [r4, #12]
 8012d88:	0759      	lsls	r1, r3, #29
 8012d8a:	d505      	bpl.n	8012d98 <__sflush_r+0x44>
 8012d8c:	6863      	ldr	r3, [r4, #4]
 8012d8e:	1ad2      	subs	r2, r2, r3
 8012d90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012d92:	b10b      	cbz	r3, 8012d98 <__sflush_r+0x44>
 8012d94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012d96:	1ad2      	subs	r2, r2, r3
 8012d98:	2300      	movs	r3, #0
 8012d9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012d9c:	6a21      	ldr	r1, [r4, #32]
 8012d9e:	4628      	mov	r0, r5
 8012da0:	47b0      	blx	r6
 8012da2:	1c43      	adds	r3, r0, #1
 8012da4:	89a3      	ldrh	r3, [r4, #12]
 8012da6:	d106      	bne.n	8012db6 <__sflush_r+0x62>
 8012da8:	6829      	ldr	r1, [r5, #0]
 8012daa:	291d      	cmp	r1, #29
 8012dac:	d82b      	bhi.n	8012e06 <__sflush_r+0xb2>
 8012dae:	4a2a      	ldr	r2, [pc, #168]	@ (8012e58 <__sflush_r+0x104>)
 8012db0:	410a      	asrs	r2, r1
 8012db2:	07d6      	lsls	r6, r2, #31
 8012db4:	d427      	bmi.n	8012e06 <__sflush_r+0xb2>
 8012db6:	2200      	movs	r2, #0
 8012db8:	6062      	str	r2, [r4, #4]
 8012dba:	04d9      	lsls	r1, r3, #19
 8012dbc:	6922      	ldr	r2, [r4, #16]
 8012dbe:	6022      	str	r2, [r4, #0]
 8012dc0:	d504      	bpl.n	8012dcc <__sflush_r+0x78>
 8012dc2:	1c42      	adds	r2, r0, #1
 8012dc4:	d101      	bne.n	8012dca <__sflush_r+0x76>
 8012dc6:	682b      	ldr	r3, [r5, #0]
 8012dc8:	b903      	cbnz	r3, 8012dcc <__sflush_r+0x78>
 8012dca:	6560      	str	r0, [r4, #84]	@ 0x54
 8012dcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012dce:	602f      	str	r7, [r5, #0]
 8012dd0:	b1b9      	cbz	r1, 8012e02 <__sflush_r+0xae>
 8012dd2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012dd6:	4299      	cmp	r1, r3
 8012dd8:	d002      	beq.n	8012de0 <__sflush_r+0x8c>
 8012dda:	4628      	mov	r0, r5
 8012ddc:	f7fe fcdc 	bl	8011798 <_free_r>
 8012de0:	2300      	movs	r3, #0
 8012de2:	6363      	str	r3, [r4, #52]	@ 0x34
 8012de4:	e00d      	b.n	8012e02 <__sflush_r+0xae>
 8012de6:	2301      	movs	r3, #1
 8012de8:	4628      	mov	r0, r5
 8012dea:	47b0      	blx	r6
 8012dec:	4602      	mov	r2, r0
 8012dee:	1c50      	adds	r0, r2, #1
 8012df0:	d1c9      	bne.n	8012d86 <__sflush_r+0x32>
 8012df2:	682b      	ldr	r3, [r5, #0]
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d0c6      	beq.n	8012d86 <__sflush_r+0x32>
 8012df8:	2b1d      	cmp	r3, #29
 8012dfa:	d001      	beq.n	8012e00 <__sflush_r+0xac>
 8012dfc:	2b16      	cmp	r3, #22
 8012dfe:	d11e      	bne.n	8012e3e <__sflush_r+0xea>
 8012e00:	602f      	str	r7, [r5, #0]
 8012e02:	2000      	movs	r0, #0
 8012e04:	e022      	b.n	8012e4c <__sflush_r+0xf8>
 8012e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e0a:	b21b      	sxth	r3, r3
 8012e0c:	e01b      	b.n	8012e46 <__sflush_r+0xf2>
 8012e0e:	690f      	ldr	r7, [r1, #16]
 8012e10:	2f00      	cmp	r7, #0
 8012e12:	d0f6      	beq.n	8012e02 <__sflush_r+0xae>
 8012e14:	0793      	lsls	r3, r2, #30
 8012e16:	680e      	ldr	r6, [r1, #0]
 8012e18:	bf08      	it	eq
 8012e1a:	694b      	ldreq	r3, [r1, #20]
 8012e1c:	600f      	str	r7, [r1, #0]
 8012e1e:	bf18      	it	ne
 8012e20:	2300      	movne	r3, #0
 8012e22:	eba6 0807 	sub.w	r8, r6, r7
 8012e26:	608b      	str	r3, [r1, #8]
 8012e28:	f1b8 0f00 	cmp.w	r8, #0
 8012e2c:	dde9      	ble.n	8012e02 <__sflush_r+0xae>
 8012e2e:	6a21      	ldr	r1, [r4, #32]
 8012e30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012e32:	4643      	mov	r3, r8
 8012e34:	463a      	mov	r2, r7
 8012e36:	4628      	mov	r0, r5
 8012e38:	47b0      	blx	r6
 8012e3a:	2800      	cmp	r0, #0
 8012e3c:	dc08      	bgt.n	8012e50 <__sflush_r+0xfc>
 8012e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012e46:	81a3      	strh	r3, [r4, #12]
 8012e48:	f04f 30ff 	mov.w	r0, #4294967295
 8012e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e50:	4407      	add	r7, r0
 8012e52:	eba8 0800 	sub.w	r8, r8, r0
 8012e56:	e7e7      	b.n	8012e28 <__sflush_r+0xd4>
 8012e58:	dfbffffe 	.word	0xdfbffffe

08012e5c <_fflush_r>:
 8012e5c:	b538      	push	{r3, r4, r5, lr}
 8012e5e:	690b      	ldr	r3, [r1, #16]
 8012e60:	4605      	mov	r5, r0
 8012e62:	460c      	mov	r4, r1
 8012e64:	b913      	cbnz	r3, 8012e6c <_fflush_r+0x10>
 8012e66:	2500      	movs	r5, #0
 8012e68:	4628      	mov	r0, r5
 8012e6a:	bd38      	pop	{r3, r4, r5, pc}
 8012e6c:	b118      	cbz	r0, 8012e76 <_fflush_r+0x1a>
 8012e6e:	6a03      	ldr	r3, [r0, #32]
 8012e70:	b90b      	cbnz	r3, 8012e76 <_fflush_r+0x1a>
 8012e72:	f7fd fcdb 	bl	801082c <__sinit>
 8012e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d0f3      	beq.n	8012e66 <_fflush_r+0xa>
 8012e7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012e80:	07d0      	lsls	r0, r2, #31
 8012e82:	d404      	bmi.n	8012e8e <_fflush_r+0x32>
 8012e84:	0599      	lsls	r1, r3, #22
 8012e86:	d402      	bmi.n	8012e8e <_fflush_r+0x32>
 8012e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e8a:	f7fd fe18 	bl	8010abe <__retarget_lock_acquire_recursive>
 8012e8e:	4628      	mov	r0, r5
 8012e90:	4621      	mov	r1, r4
 8012e92:	f7ff ff5f 	bl	8012d54 <__sflush_r>
 8012e96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e98:	07da      	lsls	r2, r3, #31
 8012e9a:	4605      	mov	r5, r0
 8012e9c:	d4e4      	bmi.n	8012e68 <_fflush_r+0xc>
 8012e9e:	89a3      	ldrh	r3, [r4, #12]
 8012ea0:	059b      	lsls	r3, r3, #22
 8012ea2:	d4e1      	bmi.n	8012e68 <_fflush_r+0xc>
 8012ea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012ea6:	f7fd fe0b 	bl	8010ac0 <__retarget_lock_release_recursive>
 8012eaa:	e7dd      	b.n	8012e68 <_fflush_r+0xc>

08012eac <memmove>:
 8012eac:	4288      	cmp	r0, r1
 8012eae:	b510      	push	{r4, lr}
 8012eb0:	eb01 0402 	add.w	r4, r1, r2
 8012eb4:	d902      	bls.n	8012ebc <memmove+0x10>
 8012eb6:	4284      	cmp	r4, r0
 8012eb8:	4623      	mov	r3, r4
 8012eba:	d807      	bhi.n	8012ecc <memmove+0x20>
 8012ebc:	1e43      	subs	r3, r0, #1
 8012ebe:	42a1      	cmp	r1, r4
 8012ec0:	d008      	beq.n	8012ed4 <memmove+0x28>
 8012ec2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012ec6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012eca:	e7f8      	b.n	8012ebe <memmove+0x12>
 8012ecc:	4402      	add	r2, r0
 8012ece:	4601      	mov	r1, r0
 8012ed0:	428a      	cmp	r2, r1
 8012ed2:	d100      	bne.n	8012ed6 <memmove+0x2a>
 8012ed4:	bd10      	pop	{r4, pc}
 8012ed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012eda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012ede:	e7f7      	b.n	8012ed0 <memmove+0x24>

08012ee0 <_sbrk_r>:
 8012ee0:	b538      	push	{r3, r4, r5, lr}
 8012ee2:	4d06      	ldr	r5, [pc, #24]	@ (8012efc <_sbrk_r+0x1c>)
 8012ee4:	2300      	movs	r3, #0
 8012ee6:	4604      	mov	r4, r0
 8012ee8:	4608      	mov	r0, r1
 8012eea:	602b      	str	r3, [r5, #0]
 8012eec:	f7ee ffc2 	bl	8001e74 <_sbrk>
 8012ef0:	1c43      	adds	r3, r0, #1
 8012ef2:	d102      	bne.n	8012efa <_sbrk_r+0x1a>
 8012ef4:	682b      	ldr	r3, [r5, #0]
 8012ef6:	b103      	cbz	r3, 8012efa <_sbrk_r+0x1a>
 8012ef8:	6023      	str	r3, [r4, #0]
 8012efa:	bd38      	pop	{r3, r4, r5, pc}
 8012efc:	20000df8 	.word	0x20000df8

08012f00 <__assert_func>:
 8012f00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012f02:	4614      	mov	r4, r2
 8012f04:	461a      	mov	r2, r3
 8012f06:	4b09      	ldr	r3, [pc, #36]	@ (8012f2c <__assert_func+0x2c>)
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	4605      	mov	r5, r0
 8012f0c:	68d8      	ldr	r0, [r3, #12]
 8012f0e:	b954      	cbnz	r4, 8012f26 <__assert_func+0x26>
 8012f10:	4b07      	ldr	r3, [pc, #28]	@ (8012f30 <__assert_func+0x30>)
 8012f12:	461c      	mov	r4, r3
 8012f14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012f18:	9100      	str	r1, [sp, #0]
 8012f1a:	462b      	mov	r3, r5
 8012f1c:	4905      	ldr	r1, [pc, #20]	@ (8012f34 <__assert_func+0x34>)
 8012f1e:	f000 f84f 	bl	8012fc0 <fiprintf>
 8012f22:	f000 f85f 	bl	8012fe4 <abort>
 8012f26:	4b04      	ldr	r3, [pc, #16]	@ (8012f38 <__assert_func+0x38>)
 8012f28:	e7f4      	b.n	8012f14 <__assert_func+0x14>
 8012f2a:	bf00      	nop
 8012f2c:	2000021c 	.word	0x2000021c
 8012f30:	0801493d 	.word	0x0801493d
 8012f34:	0801490f 	.word	0x0801490f
 8012f38:	08014902 	.word	0x08014902

08012f3c <_calloc_r>:
 8012f3c:	b570      	push	{r4, r5, r6, lr}
 8012f3e:	fba1 5402 	umull	r5, r4, r1, r2
 8012f42:	b93c      	cbnz	r4, 8012f54 <_calloc_r+0x18>
 8012f44:	4629      	mov	r1, r5
 8012f46:	f7fe ffd5 	bl	8011ef4 <_malloc_r>
 8012f4a:	4606      	mov	r6, r0
 8012f4c:	b928      	cbnz	r0, 8012f5a <_calloc_r+0x1e>
 8012f4e:	2600      	movs	r6, #0
 8012f50:	4630      	mov	r0, r6
 8012f52:	bd70      	pop	{r4, r5, r6, pc}
 8012f54:	220c      	movs	r2, #12
 8012f56:	6002      	str	r2, [r0, #0]
 8012f58:	e7f9      	b.n	8012f4e <_calloc_r+0x12>
 8012f5a:	462a      	mov	r2, r5
 8012f5c:	4621      	mov	r1, r4
 8012f5e:	f7fd fd1f 	bl	80109a0 <memset>
 8012f62:	e7f5      	b.n	8012f50 <_calloc_r+0x14>

08012f64 <_realloc_r>:
 8012f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f68:	4680      	mov	r8, r0
 8012f6a:	4615      	mov	r5, r2
 8012f6c:	460c      	mov	r4, r1
 8012f6e:	b921      	cbnz	r1, 8012f7a <_realloc_r+0x16>
 8012f70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f74:	4611      	mov	r1, r2
 8012f76:	f7fe bfbd 	b.w	8011ef4 <_malloc_r>
 8012f7a:	b92a      	cbnz	r2, 8012f88 <_realloc_r+0x24>
 8012f7c:	f7fe fc0c 	bl	8011798 <_free_r>
 8012f80:	2400      	movs	r4, #0
 8012f82:	4620      	mov	r0, r4
 8012f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f88:	f000 f833 	bl	8012ff2 <_malloc_usable_size_r>
 8012f8c:	4285      	cmp	r5, r0
 8012f8e:	4606      	mov	r6, r0
 8012f90:	d802      	bhi.n	8012f98 <_realloc_r+0x34>
 8012f92:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8012f96:	d8f4      	bhi.n	8012f82 <_realloc_r+0x1e>
 8012f98:	4629      	mov	r1, r5
 8012f9a:	4640      	mov	r0, r8
 8012f9c:	f7fe ffaa 	bl	8011ef4 <_malloc_r>
 8012fa0:	4607      	mov	r7, r0
 8012fa2:	2800      	cmp	r0, #0
 8012fa4:	d0ec      	beq.n	8012f80 <_realloc_r+0x1c>
 8012fa6:	42b5      	cmp	r5, r6
 8012fa8:	462a      	mov	r2, r5
 8012faa:	4621      	mov	r1, r4
 8012fac:	bf28      	it	cs
 8012fae:	4632      	movcs	r2, r6
 8012fb0:	f7fd fd87 	bl	8010ac2 <memcpy>
 8012fb4:	4621      	mov	r1, r4
 8012fb6:	4640      	mov	r0, r8
 8012fb8:	f7fe fbee 	bl	8011798 <_free_r>
 8012fbc:	463c      	mov	r4, r7
 8012fbe:	e7e0      	b.n	8012f82 <_realloc_r+0x1e>

08012fc0 <fiprintf>:
 8012fc0:	b40e      	push	{r1, r2, r3}
 8012fc2:	b503      	push	{r0, r1, lr}
 8012fc4:	4601      	mov	r1, r0
 8012fc6:	ab03      	add	r3, sp, #12
 8012fc8:	4805      	ldr	r0, [pc, #20]	@ (8012fe0 <fiprintf+0x20>)
 8012fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8012fce:	6800      	ldr	r0, [r0, #0]
 8012fd0:	9301      	str	r3, [sp, #4]
 8012fd2:	f000 f83f 	bl	8013054 <_vfiprintf_r>
 8012fd6:	b002      	add	sp, #8
 8012fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012fdc:	b003      	add	sp, #12
 8012fde:	4770      	bx	lr
 8012fe0:	2000021c 	.word	0x2000021c

08012fe4 <abort>:
 8012fe4:	b508      	push	{r3, lr}
 8012fe6:	2006      	movs	r0, #6
 8012fe8:	f000 fa08 	bl	80133fc <raise>
 8012fec:	2001      	movs	r0, #1
 8012fee:	f7ee fec9 	bl	8001d84 <_exit>

08012ff2 <_malloc_usable_size_r>:
 8012ff2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012ff6:	1f18      	subs	r0, r3, #4
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	bfbc      	itt	lt
 8012ffc:	580b      	ldrlt	r3, [r1, r0]
 8012ffe:	18c0      	addlt	r0, r0, r3
 8013000:	4770      	bx	lr

08013002 <__sfputc_r>:
 8013002:	6893      	ldr	r3, [r2, #8]
 8013004:	3b01      	subs	r3, #1
 8013006:	2b00      	cmp	r3, #0
 8013008:	b410      	push	{r4}
 801300a:	6093      	str	r3, [r2, #8]
 801300c:	da08      	bge.n	8013020 <__sfputc_r+0x1e>
 801300e:	6994      	ldr	r4, [r2, #24]
 8013010:	42a3      	cmp	r3, r4
 8013012:	db01      	blt.n	8013018 <__sfputc_r+0x16>
 8013014:	290a      	cmp	r1, #10
 8013016:	d103      	bne.n	8013020 <__sfputc_r+0x1e>
 8013018:	f85d 4b04 	ldr.w	r4, [sp], #4
 801301c:	f000 b932 	b.w	8013284 <__swbuf_r>
 8013020:	6813      	ldr	r3, [r2, #0]
 8013022:	1c58      	adds	r0, r3, #1
 8013024:	6010      	str	r0, [r2, #0]
 8013026:	7019      	strb	r1, [r3, #0]
 8013028:	4608      	mov	r0, r1
 801302a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801302e:	4770      	bx	lr

08013030 <__sfputs_r>:
 8013030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013032:	4606      	mov	r6, r0
 8013034:	460f      	mov	r7, r1
 8013036:	4614      	mov	r4, r2
 8013038:	18d5      	adds	r5, r2, r3
 801303a:	42ac      	cmp	r4, r5
 801303c:	d101      	bne.n	8013042 <__sfputs_r+0x12>
 801303e:	2000      	movs	r0, #0
 8013040:	e007      	b.n	8013052 <__sfputs_r+0x22>
 8013042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013046:	463a      	mov	r2, r7
 8013048:	4630      	mov	r0, r6
 801304a:	f7ff ffda 	bl	8013002 <__sfputc_r>
 801304e:	1c43      	adds	r3, r0, #1
 8013050:	d1f3      	bne.n	801303a <__sfputs_r+0xa>
 8013052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013054 <_vfiprintf_r>:
 8013054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013058:	460d      	mov	r5, r1
 801305a:	b09d      	sub	sp, #116	@ 0x74
 801305c:	4614      	mov	r4, r2
 801305e:	4698      	mov	r8, r3
 8013060:	4606      	mov	r6, r0
 8013062:	b118      	cbz	r0, 801306c <_vfiprintf_r+0x18>
 8013064:	6a03      	ldr	r3, [r0, #32]
 8013066:	b90b      	cbnz	r3, 801306c <_vfiprintf_r+0x18>
 8013068:	f7fd fbe0 	bl	801082c <__sinit>
 801306c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801306e:	07d9      	lsls	r1, r3, #31
 8013070:	d405      	bmi.n	801307e <_vfiprintf_r+0x2a>
 8013072:	89ab      	ldrh	r3, [r5, #12]
 8013074:	059a      	lsls	r2, r3, #22
 8013076:	d402      	bmi.n	801307e <_vfiprintf_r+0x2a>
 8013078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801307a:	f7fd fd20 	bl	8010abe <__retarget_lock_acquire_recursive>
 801307e:	89ab      	ldrh	r3, [r5, #12]
 8013080:	071b      	lsls	r3, r3, #28
 8013082:	d501      	bpl.n	8013088 <_vfiprintf_r+0x34>
 8013084:	692b      	ldr	r3, [r5, #16]
 8013086:	b99b      	cbnz	r3, 80130b0 <_vfiprintf_r+0x5c>
 8013088:	4629      	mov	r1, r5
 801308a:	4630      	mov	r0, r6
 801308c:	f000 f938 	bl	8013300 <__swsetup_r>
 8013090:	b170      	cbz	r0, 80130b0 <_vfiprintf_r+0x5c>
 8013092:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013094:	07dc      	lsls	r4, r3, #31
 8013096:	d504      	bpl.n	80130a2 <_vfiprintf_r+0x4e>
 8013098:	f04f 30ff 	mov.w	r0, #4294967295
 801309c:	b01d      	add	sp, #116	@ 0x74
 801309e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130a2:	89ab      	ldrh	r3, [r5, #12]
 80130a4:	0598      	lsls	r0, r3, #22
 80130a6:	d4f7      	bmi.n	8013098 <_vfiprintf_r+0x44>
 80130a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80130aa:	f7fd fd09 	bl	8010ac0 <__retarget_lock_release_recursive>
 80130ae:	e7f3      	b.n	8013098 <_vfiprintf_r+0x44>
 80130b0:	2300      	movs	r3, #0
 80130b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80130b4:	2320      	movs	r3, #32
 80130b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80130ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80130be:	2330      	movs	r3, #48	@ 0x30
 80130c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013270 <_vfiprintf_r+0x21c>
 80130c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80130c8:	f04f 0901 	mov.w	r9, #1
 80130cc:	4623      	mov	r3, r4
 80130ce:	469a      	mov	sl, r3
 80130d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80130d4:	b10a      	cbz	r2, 80130da <_vfiprintf_r+0x86>
 80130d6:	2a25      	cmp	r2, #37	@ 0x25
 80130d8:	d1f9      	bne.n	80130ce <_vfiprintf_r+0x7a>
 80130da:	ebba 0b04 	subs.w	fp, sl, r4
 80130de:	d00b      	beq.n	80130f8 <_vfiprintf_r+0xa4>
 80130e0:	465b      	mov	r3, fp
 80130e2:	4622      	mov	r2, r4
 80130e4:	4629      	mov	r1, r5
 80130e6:	4630      	mov	r0, r6
 80130e8:	f7ff ffa2 	bl	8013030 <__sfputs_r>
 80130ec:	3001      	adds	r0, #1
 80130ee:	f000 80a7 	beq.w	8013240 <_vfiprintf_r+0x1ec>
 80130f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80130f4:	445a      	add	r2, fp
 80130f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80130f8:	f89a 3000 	ldrb.w	r3, [sl]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	f000 809f 	beq.w	8013240 <_vfiprintf_r+0x1ec>
 8013102:	2300      	movs	r3, #0
 8013104:	f04f 32ff 	mov.w	r2, #4294967295
 8013108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801310c:	f10a 0a01 	add.w	sl, sl, #1
 8013110:	9304      	str	r3, [sp, #16]
 8013112:	9307      	str	r3, [sp, #28]
 8013114:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013118:	931a      	str	r3, [sp, #104]	@ 0x68
 801311a:	4654      	mov	r4, sl
 801311c:	2205      	movs	r2, #5
 801311e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013122:	4853      	ldr	r0, [pc, #332]	@ (8013270 <_vfiprintf_r+0x21c>)
 8013124:	f7ed f87c 	bl	8000220 <memchr>
 8013128:	9a04      	ldr	r2, [sp, #16]
 801312a:	b9d8      	cbnz	r0, 8013164 <_vfiprintf_r+0x110>
 801312c:	06d1      	lsls	r1, r2, #27
 801312e:	bf44      	itt	mi
 8013130:	2320      	movmi	r3, #32
 8013132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013136:	0713      	lsls	r3, r2, #28
 8013138:	bf44      	itt	mi
 801313a:	232b      	movmi	r3, #43	@ 0x2b
 801313c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013140:	f89a 3000 	ldrb.w	r3, [sl]
 8013144:	2b2a      	cmp	r3, #42	@ 0x2a
 8013146:	d015      	beq.n	8013174 <_vfiprintf_r+0x120>
 8013148:	9a07      	ldr	r2, [sp, #28]
 801314a:	4654      	mov	r4, sl
 801314c:	2000      	movs	r0, #0
 801314e:	f04f 0c0a 	mov.w	ip, #10
 8013152:	4621      	mov	r1, r4
 8013154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013158:	3b30      	subs	r3, #48	@ 0x30
 801315a:	2b09      	cmp	r3, #9
 801315c:	d94b      	bls.n	80131f6 <_vfiprintf_r+0x1a2>
 801315e:	b1b0      	cbz	r0, 801318e <_vfiprintf_r+0x13a>
 8013160:	9207      	str	r2, [sp, #28]
 8013162:	e014      	b.n	801318e <_vfiprintf_r+0x13a>
 8013164:	eba0 0308 	sub.w	r3, r0, r8
 8013168:	fa09 f303 	lsl.w	r3, r9, r3
 801316c:	4313      	orrs	r3, r2
 801316e:	9304      	str	r3, [sp, #16]
 8013170:	46a2      	mov	sl, r4
 8013172:	e7d2      	b.n	801311a <_vfiprintf_r+0xc6>
 8013174:	9b03      	ldr	r3, [sp, #12]
 8013176:	1d19      	adds	r1, r3, #4
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	9103      	str	r1, [sp, #12]
 801317c:	2b00      	cmp	r3, #0
 801317e:	bfbb      	ittet	lt
 8013180:	425b      	neglt	r3, r3
 8013182:	f042 0202 	orrlt.w	r2, r2, #2
 8013186:	9307      	strge	r3, [sp, #28]
 8013188:	9307      	strlt	r3, [sp, #28]
 801318a:	bfb8      	it	lt
 801318c:	9204      	strlt	r2, [sp, #16]
 801318e:	7823      	ldrb	r3, [r4, #0]
 8013190:	2b2e      	cmp	r3, #46	@ 0x2e
 8013192:	d10a      	bne.n	80131aa <_vfiprintf_r+0x156>
 8013194:	7863      	ldrb	r3, [r4, #1]
 8013196:	2b2a      	cmp	r3, #42	@ 0x2a
 8013198:	d132      	bne.n	8013200 <_vfiprintf_r+0x1ac>
 801319a:	9b03      	ldr	r3, [sp, #12]
 801319c:	1d1a      	adds	r2, r3, #4
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	9203      	str	r2, [sp, #12]
 80131a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80131a6:	3402      	adds	r4, #2
 80131a8:	9305      	str	r3, [sp, #20]
 80131aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013280 <_vfiprintf_r+0x22c>
 80131ae:	7821      	ldrb	r1, [r4, #0]
 80131b0:	2203      	movs	r2, #3
 80131b2:	4650      	mov	r0, sl
 80131b4:	f7ed f834 	bl	8000220 <memchr>
 80131b8:	b138      	cbz	r0, 80131ca <_vfiprintf_r+0x176>
 80131ba:	9b04      	ldr	r3, [sp, #16]
 80131bc:	eba0 000a 	sub.w	r0, r0, sl
 80131c0:	2240      	movs	r2, #64	@ 0x40
 80131c2:	4082      	lsls	r2, r0
 80131c4:	4313      	orrs	r3, r2
 80131c6:	3401      	adds	r4, #1
 80131c8:	9304      	str	r3, [sp, #16]
 80131ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131ce:	4829      	ldr	r0, [pc, #164]	@ (8013274 <_vfiprintf_r+0x220>)
 80131d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80131d4:	2206      	movs	r2, #6
 80131d6:	f7ed f823 	bl	8000220 <memchr>
 80131da:	2800      	cmp	r0, #0
 80131dc:	d03f      	beq.n	801325e <_vfiprintf_r+0x20a>
 80131de:	4b26      	ldr	r3, [pc, #152]	@ (8013278 <_vfiprintf_r+0x224>)
 80131e0:	bb1b      	cbnz	r3, 801322a <_vfiprintf_r+0x1d6>
 80131e2:	9b03      	ldr	r3, [sp, #12]
 80131e4:	3307      	adds	r3, #7
 80131e6:	f023 0307 	bic.w	r3, r3, #7
 80131ea:	3308      	adds	r3, #8
 80131ec:	9303      	str	r3, [sp, #12]
 80131ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131f0:	443b      	add	r3, r7
 80131f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80131f4:	e76a      	b.n	80130cc <_vfiprintf_r+0x78>
 80131f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80131fa:	460c      	mov	r4, r1
 80131fc:	2001      	movs	r0, #1
 80131fe:	e7a8      	b.n	8013152 <_vfiprintf_r+0xfe>
 8013200:	2300      	movs	r3, #0
 8013202:	3401      	adds	r4, #1
 8013204:	9305      	str	r3, [sp, #20]
 8013206:	4619      	mov	r1, r3
 8013208:	f04f 0c0a 	mov.w	ip, #10
 801320c:	4620      	mov	r0, r4
 801320e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013212:	3a30      	subs	r2, #48	@ 0x30
 8013214:	2a09      	cmp	r2, #9
 8013216:	d903      	bls.n	8013220 <_vfiprintf_r+0x1cc>
 8013218:	2b00      	cmp	r3, #0
 801321a:	d0c6      	beq.n	80131aa <_vfiprintf_r+0x156>
 801321c:	9105      	str	r1, [sp, #20]
 801321e:	e7c4      	b.n	80131aa <_vfiprintf_r+0x156>
 8013220:	fb0c 2101 	mla	r1, ip, r1, r2
 8013224:	4604      	mov	r4, r0
 8013226:	2301      	movs	r3, #1
 8013228:	e7f0      	b.n	801320c <_vfiprintf_r+0x1b8>
 801322a:	ab03      	add	r3, sp, #12
 801322c:	9300      	str	r3, [sp, #0]
 801322e:	462a      	mov	r2, r5
 8013230:	4b12      	ldr	r3, [pc, #72]	@ (801327c <_vfiprintf_r+0x228>)
 8013232:	a904      	add	r1, sp, #16
 8013234:	4630      	mov	r0, r6
 8013236:	f7fc fca1 	bl	800fb7c <_printf_float>
 801323a:	4607      	mov	r7, r0
 801323c:	1c78      	adds	r0, r7, #1
 801323e:	d1d6      	bne.n	80131ee <_vfiprintf_r+0x19a>
 8013240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013242:	07d9      	lsls	r1, r3, #31
 8013244:	d405      	bmi.n	8013252 <_vfiprintf_r+0x1fe>
 8013246:	89ab      	ldrh	r3, [r5, #12]
 8013248:	059a      	lsls	r2, r3, #22
 801324a:	d402      	bmi.n	8013252 <_vfiprintf_r+0x1fe>
 801324c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801324e:	f7fd fc37 	bl	8010ac0 <__retarget_lock_release_recursive>
 8013252:	89ab      	ldrh	r3, [r5, #12]
 8013254:	065b      	lsls	r3, r3, #25
 8013256:	f53f af1f 	bmi.w	8013098 <_vfiprintf_r+0x44>
 801325a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801325c:	e71e      	b.n	801309c <_vfiprintf_r+0x48>
 801325e:	ab03      	add	r3, sp, #12
 8013260:	9300      	str	r3, [sp, #0]
 8013262:	462a      	mov	r2, r5
 8013264:	4b05      	ldr	r3, [pc, #20]	@ (801327c <_vfiprintf_r+0x228>)
 8013266:	a904      	add	r1, sp, #16
 8013268:	4630      	mov	r0, r6
 801326a:	f7fc ff1f 	bl	80100ac <_printf_i>
 801326e:	e7e4      	b.n	801323a <_vfiprintf_r+0x1e6>
 8013270:	080148f1 	.word	0x080148f1
 8013274:	080148fb 	.word	0x080148fb
 8013278:	0800fb7d 	.word	0x0800fb7d
 801327c:	08013031 	.word	0x08013031
 8013280:	080148f7 	.word	0x080148f7

08013284 <__swbuf_r>:
 8013284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013286:	460e      	mov	r6, r1
 8013288:	4614      	mov	r4, r2
 801328a:	4605      	mov	r5, r0
 801328c:	b118      	cbz	r0, 8013296 <__swbuf_r+0x12>
 801328e:	6a03      	ldr	r3, [r0, #32]
 8013290:	b90b      	cbnz	r3, 8013296 <__swbuf_r+0x12>
 8013292:	f7fd facb 	bl	801082c <__sinit>
 8013296:	69a3      	ldr	r3, [r4, #24]
 8013298:	60a3      	str	r3, [r4, #8]
 801329a:	89a3      	ldrh	r3, [r4, #12]
 801329c:	071a      	lsls	r2, r3, #28
 801329e:	d501      	bpl.n	80132a4 <__swbuf_r+0x20>
 80132a0:	6923      	ldr	r3, [r4, #16]
 80132a2:	b943      	cbnz	r3, 80132b6 <__swbuf_r+0x32>
 80132a4:	4621      	mov	r1, r4
 80132a6:	4628      	mov	r0, r5
 80132a8:	f000 f82a 	bl	8013300 <__swsetup_r>
 80132ac:	b118      	cbz	r0, 80132b6 <__swbuf_r+0x32>
 80132ae:	f04f 37ff 	mov.w	r7, #4294967295
 80132b2:	4638      	mov	r0, r7
 80132b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132b6:	6823      	ldr	r3, [r4, #0]
 80132b8:	6922      	ldr	r2, [r4, #16]
 80132ba:	1a98      	subs	r0, r3, r2
 80132bc:	6963      	ldr	r3, [r4, #20]
 80132be:	b2f6      	uxtb	r6, r6
 80132c0:	4283      	cmp	r3, r0
 80132c2:	4637      	mov	r7, r6
 80132c4:	dc05      	bgt.n	80132d2 <__swbuf_r+0x4e>
 80132c6:	4621      	mov	r1, r4
 80132c8:	4628      	mov	r0, r5
 80132ca:	f7ff fdc7 	bl	8012e5c <_fflush_r>
 80132ce:	2800      	cmp	r0, #0
 80132d0:	d1ed      	bne.n	80132ae <__swbuf_r+0x2a>
 80132d2:	68a3      	ldr	r3, [r4, #8]
 80132d4:	3b01      	subs	r3, #1
 80132d6:	60a3      	str	r3, [r4, #8]
 80132d8:	6823      	ldr	r3, [r4, #0]
 80132da:	1c5a      	adds	r2, r3, #1
 80132dc:	6022      	str	r2, [r4, #0]
 80132de:	701e      	strb	r6, [r3, #0]
 80132e0:	6962      	ldr	r2, [r4, #20]
 80132e2:	1c43      	adds	r3, r0, #1
 80132e4:	429a      	cmp	r2, r3
 80132e6:	d004      	beq.n	80132f2 <__swbuf_r+0x6e>
 80132e8:	89a3      	ldrh	r3, [r4, #12]
 80132ea:	07db      	lsls	r3, r3, #31
 80132ec:	d5e1      	bpl.n	80132b2 <__swbuf_r+0x2e>
 80132ee:	2e0a      	cmp	r6, #10
 80132f0:	d1df      	bne.n	80132b2 <__swbuf_r+0x2e>
 80132f2:	4621      	mov	r1, r4
 80132f4:	4628      	mov	r0, r5
 80132f6:	f7ff fdb1 	bl	8012e5c <_fflush_r>
 80132fa:	2800      	cmp	r0, #0
 80132fc:	d0d9      	beq.n	80132b2 <__swbuf_r+0x2e>
 80132fe:	e7d6      	b.n	80132ae <__swbuf_r+0x2a>

08013300 <__swsetup_r>:
 8013300:	b538      	push	{r3, r4, r5, lr}
 8013302:	4b29      	ldr	r3, [pc, #164]	@ (80133a8 <__swsetup_r+0xa8>)
 8013304:	4605      	mov	r5, r0
 8013306:	6818      	ldr	r0, [r3, #0]
 8013308:	460c      	mov	r4, r1
 801330a:	b118      	cbz	r0, 8013314 <__swsetup_r+0x14>
 801330c:	6a03      	ldr	r3, [r0, #32]
 801330e:	b90b      	cbnz	r3, 8013314 <__swsetup_r+0x14>
 8013310:	f7fd fa8c 	bl	801082c <__sinit>
 8013314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013318:	0719      	lsls	r1, r3, #28
 801331a:	d422      	bmi.n	8013362 <__swsetup_r+0x62>
 801331c:	06da      	lsls	r2, r3, #27
 801331e:	d407      	bmi.n	8013330 <__swsetup_r+0x30>
 8013320:	2209      	movs	r2, #9
 8013322:	602a      	str	r2, [r5, #0]
 8013324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013328:	81a3      	strh	r3, [r4, #12]
 801332a:	f04f 30ff 	mov.w	r0, #4294967295
 801332e:	e033      	b.n	8013398 <__swsetup_r+0x98>
 8013330:	0758      	lsls	r0, r3, #29
 8013332:	d512      	bpl.n	801335a <__swsetup_r+0x5a>
 8013334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013336:	b141      	cbz	r1, 801334a <__swsetup_r+0x4a>
 8013338:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801333c:	4299      	cmp	r1, r3
 801333e:	d002      	beq.n	8013346 <__swsetup_r+0x46>
 8013340:	4628      	mov	r0, r5
 8013342:	f7fe fa29 	bl	8011798 <_free_r>
 8013346:	2300      	movs	r3, #0
 8013348:	6363      	str	r3, [r4, #52]	@ 0x34
 801334a:	89a3      	ldrh	r3, [r4, #12]
 801334c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013350:	81a3      	strh	r3, [r4, #12]
 8013352:	2300      	movs	r3, #0
 8013354:	6063      	str	r3, [r4, #4]
 8013356:	6923      	ldr	r3, [r4, #16]
 8013358:	6023      	str	r3, [r4, #0]
 801335a:	89a3      	ldrh	r3, [r4, #12]
 801335c:	f043 0308 	orr.w	r3, r3, #8
 8013360:	81a3      	strh	r3, [r4, #12]
 8013362:	6923      	ldr	r3, [r4, #16]
 8013364:	b94b      	cbnz	r3, 801337a <__swsetup_r+0x7a>
 8013366:	89a3      	ldrh	r3, [r4, #12]
 8013368:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801336c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013370:	d003      	beq.n	801337a <__swsetup_r+0x7a>
 8013372:	4621      	mov	r1, r4
 8013374:	4628      	mov	r0, r5
 8013376:	f000 f883 	bl	8013480 <__smakebuf_r>
 801337a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801337e:	f013 0201 	ands.w	r2, r3, #1
 8013382:	d00a      	beq.n	801339a <__swsetup_r+0x9a>
 8013384:	2200      	movs	r2, #0
 8013386:	60a2      	str	r2, [r4, #8]
 8013388:	6962      	ldr	r2, [r4, #20]
 801338a:	4252      	negs	r2, r2
 801338c:	61a2      	str	r2, [r4, #24]
 801338e:	6922      	ldr	r2, [r4, #16]
 8013390:	b942      	cbnz	r2, 80133a4 <__swsetup_r+0xa4>
 8013392:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013396:	d1c5      	bne.n	8013324 <__swsetup_r+0x24>
 8013398:	bd38      	pop	{r3, r4, r5, pc}
 801339a:	0799      	lsls	r1, r3, #30
 801339c:	bf58      	it	pl
 801339e:	6962      	ldrpl	r2, [r4, #20]
 80133a0:	60a2      	str	r2, [r4, #8]
 80133a2:	e7f4      	b.n	801338e <__swsetup_r+0x8e>
 80133a4:	2000      	movs	r0, #0
 80133a6:	e7f7      	b.n	8013398 <__swsetup_r+0x98>
 80133a8:	2000021c 	.word	0x2000021c

080133ac <_raise_r>:
 80133ac:	291f      	cmp	r1, #31
 80133ae:	b538      	push	{r3, r4, r5, lr}
 80133b0:	4605      	mov	r5, r0
 80133b2:	460c      	mov	r4, r1
 80133b4:	d904      	bls.n	80133c0 <_raise_r+0x14>
 80133b6:	2316      	movs	r3, #22
 80133b8:	6003      	str	r3, [r0, #0]
 80133ba:	f04f 30ff 	mov.w	r0, #4294967295
 80133be:	bd38      	pop	{r3, r4, r5, pc}
 80133c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80133c2:	b112      	cbz	r2, 80133ca <_raise_r+0x1e>
 80133c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80133c8:	b94b      	cbnz	r3, 80133de <_raise_r+0x32>
 80133ca:	4628      	mov	r0, r5
 80133cc:	f000 f830 	bl	8013430 <_getpid_r>
 80133d0:	4622      	mov	r2, r4
 80133d2:	4601      	mov	r1, r0
 80133d4:	4628      	mov	r0, r5
 80133d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80133da:	f000 b817 	b.w	801340c <_kill_r>
 80133de:	2b01      	cmp	r3, #1
 80133e0:	d00a      	beq.n	80133f8 <_raise_r+0x4c>
 80133e2:	1c59      	adds	r1, r3, #1
 80133e4:	d103      	bne.n	80133ee <_raise_r+0x42>
 80133e6:	2316      	movs	r3, #22
 80133e8:	6003      	str	r3, [r0, #0]
 80133ea:	2001      	movs	r0, #1
 80133ec:	e7e7      	b.n	80133be <_raise_r+0x12>
 80133ee:	2100      	movs	r1, #0
 80133f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80133f4:	4620      	mov	r0, r4
 80133f6:	4798      	blx	r3
 80133f8:	2000      	movs	r0, #0
 80133fa:	e7e0      	b.n	80133be <_raise_r+0x12>

080133fc <raise>:
 80133fc:	4b02      	ldr	r3, [pc, #8]	@ (8013408 <raise+0xc>)
 80133fe:	4601      	mov	r1, r0
 8013400:	6818      	ldr	r0, [r3, #0]
 8013402:	f7ff bfd3 	b.w	80133ac <_raise_r>
 8013406:	bf00      	nop
 8013408:	2000021c 	.word	0x2000021c

0801340c <_kill_r>:
 801340c:	b538      	push	{r3, r4, r5, lr}
 801340e:	4d07      	ldr	r5, [pc, #28]	@ (801342c <_kill_r+0x20>)
 8013410:	2300      	movs	r3, #0
 8013412:	4604      	mov	r4, r0
 8013414:	4608      	mov	r0, r1
 8013416:	4611      	mov	r1, r2
 8013418:	602b      	str	r3, [r5, #0]
 801341a:	f7ee fca3 	bl	8001d64 <_kill>
 801341e:	1c43      	adds	r3, r0, #1
 8013420:	d102      	bne.n	8013428 <_kill_r+0x1c>
 8013422:	682b      	ldr	r3, [r5, #0]
 8013424:	b103      	cbz	r3, 8013428 <_kill_r+0x1c>
 8013426:	6023      	str	r3, [r4, #0]
 8013428:	bd38      	pop	{r3, r4, r5, pc}
 801342a:	bf00      	nop
 801342c:	20000df8 	.word	0x20000df8

08013430 <_getpid_r>:
 8013430:	f7ee bc90 	b.w	8001d54 <_getpid>

08013434 <__swhatbuf_r>:
 8013434:	b570      	push	{r4, r5, r6, lr}
 8013436:	460c      	mov	r4, r1
 8013438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801343c:	2900      	cmp	r1, #0
 801343e:	b096      	sub	sp, #88	@ 0x58
 8013440:	4615      	mov	r5, r2
 8013442:	461e      	mov	r6, r3
 8013444:	da0d      	bge.n	8013462 <__swhatbuf_r+0x2e>
 8013446:	89a3      	ldrh	r3, [r4, #12]
 8013448:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801344c:	f04f 0100 	mov.w	r1, #0
 8013450:	bf14      	ite	ne
 8013452:	2340      	movne	r3, #64	@ 0x40
 8013454:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013458:	2000      	movs	r0, #0
 801345a:	6031      	str	r1, [r6, #0]
 801345c:	602b      	str	r3, [r5, #0]
 801345e:	b016      	add	sp, #88	@ 0x58
 8013460:	bd70      	pop	{r4, r5, r6, pc}
 8013462:	466a      	mov	r2, sp
 8013464:	f000 f848 	bl	80134f8 <_fstat_r>
 8013468:	2800      	cmp	r0, #0
 801346a:	dbec      	blt.n	8013446 <__swhatbuf_r+0x12>
 801346c:	9901      	ldr	r1, [sp, #4]
 801346e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013472:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013476:	4259      	negs	r1, r3
 8013478:	4159      	adcs	r1, r3
 801347a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801347e:	e7eb      	b.n	8013458 <__swhatbuf_r+0x24>

08013480 <__smakebuf_r>:
 8013480:	898b      	ldrh	r3, [r1, #12]
 8013482:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013484:	079d      	lsls	r5, r3, #30
 8013486:	4606      	mov	r6, r0
 8013488:	460c      	mov	r4, r1
 801348a:	d507      	bpl.n	801349c <__smakebuf_r+0x1c>
 801348c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013490:	6023      	str	r3, [r4, #0]
 8013492:	6123      	str	r3, [r4, #16]
 8013494:	2301      	movs	r3, #1
 8013496:	6163      	str	r3, [r4, #20]
 8013498:	b003      	add	sp, #12
 801349a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801349c:	ab01      	add	r3, sp, #4
 801349e:	466a      	mov	r2, sp
 80134a0:	f7ff ffc8 	bl	8013434 <__swhatbuf_r>
 80134a4:	9f00      	ldr	r7, [sp, #0]
 80134a6:	4605      	mov	r5, r0
 80134a8:	4639      	mov	r1, r7
 80134aa:	4630      	mov	r0, r6
 80134ac:	f7fe fd22 	bl	8011ef4 <_malloc_r>
 80134b0:	b948      	cbnz	r0, 80134c6 <__smakebuf_r+0x46>
 80134b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134b6:	059a      	lsls	r2, r3, #22
 80134b8:	d4ee      	bmi.n	8013498 <__smakebuf_r+0x18>
 80134ba:	f023 0303 	bic.w	r3, r3, #3
 80134be:	f043 0302 	orr.w	r3, r3, #2
 80134c2:	81a3      	strh	r3, [r4, #12]
 80134c4:	e7e2      	b.n	801348c <__smakebuf_r+0xc>
 80134c6:	89a3      	ldrh	r3, [r4, #12]
 80134c8:	6020      	str	r0, [r4, #0]
 80134ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80134ce:	81a3      	strh	r3, [r4, #12]
 80134d0:	9b01      	ldr	r3, [sp, #4]
 80134d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80134d6:	b15b      	cbz	r3, 80134f0 <__smakebuf_r+0x70>
 80134d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80134dc:	4630      	mov	r0, r6
 80134de:	f000 f81d 	bl	801351c <_isatty_r>
 80134e2:	b128      	cbz	r0, 80134f0 <__smakebuf_r+0x70>
 80134e4:	89a3      	ldrh	r3, [r4, #12]
 80134e6:	f023 0303 	bic.w	r3, r3, #3
 80134ea:	f043 0301 	orr.w	r3, r3, #1
 80134ee:	81a3      	strh	r3, [r4, #12]
 80134f0:	89a3      	ldrh	r3, [r4, #12]
 80134f2:	431d      	orrs	r5, r3
 80134f4:	81a5      	strh	r5, [r4, #12]
 80134f6:	e7cf      	b.n	8013498 <__smakebuf_r+0x18>

080134f8 <_fstat_r>:
 80134f8:	b538      	push	{r3, r4, r5, lr}
 80134fa:	4d07      	ldr	r5, [pc, #28]	@ (8013518 <_fstat_r+0x20>)
 80134fc:	2300      	movs	r3, #0
 80134fe:	4604      	mov	r4, r0
 8013500:	4608      	mov	r0, r1
 8013502:	4611      	mov	r1, r2
 8013504:	602b      	str	r3, [r5, #0]
 8013506:	f7ee fc8d 	bl	8001e24 <_fstat>
 801350a:	1c43      	adds	r3, r0, #1
 801350c:	d102      	bne.n	8013514 <_fstat_r+0x1c>
 801350e:	682b      	ldr	r3, [r5, #0]
 8013510:	b103      	cbz	r3, 8013514 <_fstat_r+0x1c>
 8013512:	6023      	str	r3, [r4, #0]
 8013514:	bd38      	pop	{r3, r4, r5, pc}
 8013516:	bf00      	nop
 8013518:	20000df8 	.word	0x20000df8

0801351c <_isatty_r>:
 801351c:	b538      	push	{r3, r4, r5, lr}
 801351e:	4d06      	ldr	r5, [pc, #24]	@ (8013538 <_isatty_r+0x1c>)
 8013520:	2300      	movs	r3, #0
 8013522:	4604      	mov	r4, r0
 8013524:	4608      	mov	r0, r1
 8013526:	602b      	str	r3, [r5, #0]
 8013528:	f7ee fc8c 	bl	8001e44 <_isatty>
 801352c:	1c43      	adds	r3, r0, #1
 801352e:	d102      	bne.n	8013536 <_isatty_r+0x1a>
 8013530:	682b      	ldr	r3, [r5, #0]
 8013532:	b103      	cbz	r3, 8013536 <_isatty_r+0x1a>
 8013534:	6023      	str	r3, [r4, #0]
 8013536:	bd38      	pop	{r3, r4, r5, pc}
 8013538:	20000df8 	.word	0x20000df8

0801353c <asin>:
 801353c:	b538      	push	{r3, r4, r5, lr}
 801353e:	ed2d 8b02 	vpush	{d8}
 8013542:	ec55 4b10 	vmov	r4, r5, d0
 8013546:	f000 f96b 	bl	8013820 <__ieee754_asin>
 801354a:	4622      	mov	r2, r4
 801354c:	462b      	mov	r3, r5
 801354e:	4620      	mov	r0, r4
 8013550:	4629      	mov	r1, r5
 8013552:	eeb0 8a40 	vmov.f32	s16, s0
 8013556:	eef0 8a60 	vmov.f32	s17, s1
 801355a:	f7ed fb0f 	bl	8000b7c <__aeabi_dcmpun>
 801355e:	b9a8      	cbnz	r0, 801358c <asin+0x50>
 8013560:	ec45 4b10 	vmov	d0, r4, r5
 8013564:	f000 f87a 	bl	801365c <fabs>
 8013568:	4b0c      	ldr	r3, [pc, #48]	@ (801359c <asin+0x60>)
 801356a:	ec51 0b10 	vmov	r0, r1, d0
 801356e:	2200      	movs	r2, #0
 8013570:	f7ed fafa 	bl	8000b68 <__aeabi_dcmpgt>
 8013574:	b150      	cbz	r0, 801358c <asin+0x50>
 8013576:	f7fd fa77 	bl	8010a68 <__errno>
 801357a:	ecbd 8b02 	vpop	{d8}
 801357e:	2321      	movs	r3, #33	@ 0x21
 8013580:	6003      	str	r3, [r0, #0]
 8013582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013586:	4806      	ldr	r0, [pc, #24]	@ (80135a0 <asin+0x64>)
 8013588:	f7fd baaa 	b.w	8010ae0 <nan>
 801358c:	eeb0 0a48 	vmov.f32	s0, s16
 8013590:	eef0 0a68 	vmov.f32	s1, s17
 8013594:	ecbd 8b02 	vpop	{d8}
 8013598:	bd38      	pop	{r3, r4, r5, pc}
 801359a:	bf00      	nop
 801359c:	3ff00000 	.word	0x3ff00000
 80135a0:	0801493d 	.word	0x0801493d

080135a4 <atan2>:
 80135a4:	f000 bb40 	b.w	8013c28 <__ieee754_atan2>

080135a8 <fmod>:
 80135a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135aa:	ed2d 8b02 	vpush	{d8}
 80135ae:	ec57 6b10 	vmov	r6, r7, d0
 80135b2:	ec55 4b11 	vmov	r4, r5, d1
 80135b6:	f000 fbfd 	bl	8013db4 <__ieee754_fmod>
 80135ba:	4622      	mov	r2, r4
 80135bc:	462b      	mov	r3, r5
 80135be:	4630      	mov	r0, r6
 80135c0:	4639      	mov	r1, r7
 80135c2:	eeb0 8a40 	vmov.f32	s16, s0
 80135c6:	eef0 8a60 	vmov.f32	s17, s1
 80135ca:	f7ed fad7 	bl	8000b7c <__aeabi_dcmpun>
 80135ce:	b990      	cbnz	r0, 80135f6 <fmod+0x4e>
 80135d0:	2200      	movs	r2, #0
 80135d2:	2300      	movs	r3, #0
 80135d4:	4620      	mov	r0, r4
 80135d6:	4629      	mov	r1, r5
 80135d8:	f7ed fa9e 	bl	8000b18 <__aeabi_dcmpeq>
 80135dc:	b158      	cbz	r0, 80135f6 <fmod+0x4e>
 80135de:	f7fd fa43 	bl	8010a68 <__errno>
 80135e2:	2321      	movs	r3, #33	@ 0x21
 80135e4:	6003      	str	r3, [r0, #0]
 80135e6:	2200      	movs	r2, #0
 80135e8:	2300      	movs	r3, #0
 80135ea:	4610      	mov	r0, r2
 80135ec:	4619      	mov	r1, r3
 80135ee:	f7ed f955 	bl	800089c <__aeabi_ddiv>
 80135f2:	ec41 0b18 	vmov	d8, r0, r1
 80135f6:	eeb0 0a48 	vmov.f32	s0, s16
 80135fa:	eef0 0a68 	vmov.f32	s1, s17
 80135fe:	ecbd 8b02 	vpop	{d8}
 8013602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013604 <sqrt>:
 8013604:	b538      	push	{r3, r4, r5, lr}
 8013606:	ed2d 8b02 	vpush	{d8}
 801360a:	ec55 4b10 	vmov	r4, r5, d0
 801360e:	f000 f82d 	bl	801366c <__ieee754_sqrt>
 8013612:	4622      	mov	r2, r4
 8013614:	462b      	mov	r3, r5
 8013616:	4620      	mov	r0, r4
 8013618:	4629      	mov	r1, r5
 801361a:	eeb0 8a40 	vmov.f32	s16, s0
 801361e:	eef0 8a60 	vmov.f32	s17, s1
 8013622:	f7ed faab 	bl	8000b7c <__aeabi_dcmpun>
 8013626:	b990      	cbnz	r0, 801364e <sqrt+0x4a>
 8013628:	2200      	movs	r2, #0
 801362a:	2300      	movs	r3, #0
 801362c:	4620      	mov	r0, r4
 801362e:	4629      	mov	r1, r5
 8013630:	f7ed fa7c 	bl	8000b2c <__aeabi_dcmplt>
 8013634:	b158      	cbz	r0, 801364e <sqrt+0x4a>
 8013636:	f7fd fa17 	bl	8010a68 <__errno>
 801363a:	2321      	movs	r3, #33	@ 0x21
 801363c:	6003      	str	r3, [r0, #0]
 801363e:	2200      	movs	r2, #0
 8013640:	2300      	movs	r3, #0
 8013642:	4610      	mov	r0, r2
 8013644:	4619      	mov	r1, r3
 8013646:	f7ed f929 	bl	800089c <__aeabi_ddiv>
 801364a:	ec41 0b18 	vmov	d8, r0, r1
 801364e:	eeb0 0a48 	vmov.f32	s0, s16
 8013652:	eef0 0a68 	vmov.f32	s1, s17
 8013656:	ecbd 8b02 	vpop	{d8}
 801365a:	bd38      	pop	{r3, r4, r5, pc}

0801365c <fabs>:
 801365c:	ec51 0b10 	vmov	r0, r1, d0
 8013660:	4602      	mov	r2, r0
 8013662:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013666:	ec43 2b10 	vmov	d0, r2, r3
 801366a:	4770      	bx	lr

0801366c <__ieee754_sqrt>:
 801366c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013670:	4a68      	ldr	r2, [pc, #416]	@ (8013814 <__ieee754_sqrt+0x1a8>)
 8013672:	ec55 4b10 	vmov	r4, r5, d0
 8013676:	43aa      	bics	r2, r5
 8013678:	462b      	mov	r3, r5
 801367a:	4621      	mov	r1, r4
 801367c:	d110      	bne.n	80136a0 <__ieee754_sqrt+0x34>
 801367e:	4622      	mov	r2, r4
 8013680:	4620      	mov	r0, r4
 8013682:	4629      	mov	r1, r5
 8013684:	f7ec ffe0 	bl	8000648 <__aeabi_dmul>
 8013688:	4602      	mov	r2, r0
 801368a:	460b      	mov	r3, r1
 801368c:	4620      	mov	r0, r4
 801368e:	4629      	mov	r1, r5
 8013690:	f7ec fe24 	bl	80002dc <__adddf3>
 8013694:	4604      	mov	r4, r0
 8013696:	460d      	mov	r5, r1
 8013698:	ec45 4b10 	vmov	d0, r4, r5
 801369c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136a0:	2d00      	cmp	r5, #0
 80136a2:	dc0e      	bgt.n	80136c2 <__ieee754_sqrt+0x56>
 80136a4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80136a8:	4322      	orrs	r2, r4
 80136aa:	d0f5      	beq.n	8013698 <__ieee754_sqrt+0x2c>
 80136ac:	b19d      	cbz	r5, 80136d6 <__ieee754_sqrt+0x6a>
 80136ae:	4622      	mov	r2, r4
 80136b0:	4620      	mov	r0, r4
 80136b2:	4629      	mov	r1, r5
 80136b4:	f7ec fe10 	bl	80002d8 <__aeabi_dsub>
 80136b8:	4602      	mov	r2, r0
 80136ba:	460b      	mov	r3, r1
 80136bc:	f7ed f8ee 	bl	800089c <__aeabi_ddiv>
 80136c0:	e7e8      	b.n	8013694 <__ieee754_sqrt+0x28>
 80136c2:	152a      	asrs	r2, r5, #20
 80136c4:	d115      	bne.n	80136f2 <__ieee754_sqrt+0x86>
 80136c6:	2000      	movs	r0, #0
 80136c8:	e009      	b.n	80136de <__ieee754_sqrt+0x72>
 80136ca:	0acb      	lsrs	r3, r1, #11
 80136cc:	3a15      	subs	r2, #21
 80136ce:	0549      	lsls	r1, r1, #21
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d0fa      	beq.n	80136ca <__ieee754_sqrt+0x5e>
 80136d4:	e7f7      	b.n	80136c6 <__ieee754_sqrt+0x5a>
 80136d6:	462a      	mov	r2, r5
 80136d8:	e7fa      	b.n	80136d0 <__ieee754_sqrt+0x64>
 80136da:	005b      	lsls	r3, r3, #1
 80136dc:	3001      	adds	r0, #1
 80136de:	02dc      	lsls	r4, r3, #11
 80136e0:	d5fb      	bpl.n	80136da <__ieee754_sqrt+0x6e>
 80136e2:	1e44      	subs	r4, r0, #1
 80136e4:	1b12      	subs	r2, r2, r4
 80136e6:	f1c0 0420 	rsb	r4, r0, #32
 80136ea:	fa21 f404 	lsr.w	r4, r1, r4
 80136ee:	4323      	orrs	r3, r4
 80136f0:	4081      	lsls	r1, r0
 80136f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80136f6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80136fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80136fe:	07d2      	lsls	r2, r2, #31
 8013700:	bf5c      	itt	pl
 8013702:	005b      	lslpl	r3, r3, #1
 8013704:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8013708:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801370c:	bf58      	it	pl
 801370e:	0049      	lslpl	r1, r1, #1
 8013710:	2600      	movs	r6, #0
 8013712:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8013716:	106d      	asrs	r5, r5, #1
 8013718:	0049      	lsls	r1, r1, #1
 801371a:	2016      	movs	r0, #22
 801371c:	4632      	mov	r2, r6
 801371e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8013722:	1917      	adds	r7, r2, r4
 8013724:	429f      	cmp	r7, r3
 8013726:	bfde      	ittt	le
 8013728:	193a      	addle	r2, r7, r4
 801372a:	1bdb      	suble	r3, r3, r7
 801372c:	1936      	addle	r6, r6, r4
 801372e:	0fcf      	lsrs	r7, r1, #31
 8013730:	3801      	subs	r0, #1
 8013732:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8013736:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801373a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801373e:	d1f0      	bne.n	8013722 <__ieee754_sqrt+0xb6>
 8013740:	4604      	mov	r4, r0
 8013742:	2720      	movs	r7, #32
 8013744:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013748:	429a      	cmp	r2, r3
 801374a:	eb00 0e0c 	add.w	lr, r0, ip
 801374e:	db02      	blt.n	8013756 <__ieee754_sqrt+0xea>
 8013750:	d113      	bne.n	801377a <__ieee754_sqrt+0x10e>
 8013752:	458e      	cmp	lr, r1
 8013754:	d811      	bhi.n	801377a <__ieee754_sqrt+0x10e>
 8013756:	f1be 0f00 	cmp.w	lr, #0
 801375a:	eb0e 000c 	add.w	r0, lr, ip
 801375e:	da42      	bge.n	80137e6 <__ieee754_sqrt+0x17a>
 8013760:	2800      	cmp	r0, #0
 8013762:	db40      	blt.n	80137e6 <__ieee754_sqrt+0x17a>
 8013764:	f102 0801 	add.w	r8, r2, #1
 8013768:	1a9b      	subs	r3, r3, r2
 801376a:	458e      	cmp	lr, r1
 801376c:	bf88      	it	hi
 801376e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8013772:	eba1 010e 	sub.w	r1, r1, lr
 8013776:	4464      	add	r4, ip
 8013778:	4642      	mov	r2, r8
 801377a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801377e:	3f01      	subs	r7, #1
 8013780:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8013784:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013788:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801378c:	d1dc      	bne.n	8013748 <__ieee754_sqrt+0xdc>
 801378e:	4319      	orrs	r1, r3
 8013790:	d01b      	beq.n	80137ca <__ieee754_sqrt+0x15e>
 8013792:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8013818 <__ieee754_sqrt+0x1ac>
 8013796:	f8df b084 	ldr.w	fp, [pc, #132]	@ 801381c <__ieee754_sqrt+0x1b0>
 801379a:	e9da 0100 	ldrd	r0, r1, [sl]
 801379e:	e9db 2300 	ldrd	r2, r3, [fp]
 80137a2:	f7ec fd99 	bl	80002d8 <__aeabi_dsub>
 80137a6:	e9da 8900 	ldrd	r8, r9, [sl]
 80137aa:	4602      	mov	r2, r0
 80137ac:	460b      	mov	r3, r1
 80137ae:	4640      	mov	r0, r8
 80137b0:	4649      	mov	r1, r9
 80137b2:	f7ed f9c5 	bl	8000b40 <__aeabi_dcmple>
 80137b6:	b140      	cbz	r0, 80137ca <__ieee754_sqrt+0x15e>
 80137b8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80137bc:	e9da 0100 	ldrd	r0, r1, [sl]
 80137c0:	e9db 2300 	ldrd	r2, r3, [fp]
 80137c4:	d111      	bne.n	80137ea <__ieee754_sqrt+0x17e>
 80137c6:	3601      	adds	r6, #1
 80137c8:	463c      	mov	r4, r7
 80137ca:	1072      	asrs	r2, r6, #1
 80137cc:	0863      	lsrs	r3, r4, #1
 80137ce:	07f1      	lsls	r1, r6, #31
 80137d0:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80137d4:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80137d8:	bf48      	it	mi
 80137da:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80137de:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80137e2:	4618      	mov	r0, r3
 80137e4:	e756      	b.n	8013694 <__ieee754_sqrt+0x28>
 80137e6:	4690      	mov	r8, r2
 80137e8:	e7be      	b.n	8013768 <__ieee754_sqrt+0xfc>
 80137ea:	f7ec fd77 	bl	80002dc <__adddf3>
 80137ee:	e9da 8900 	ldrd	r8, r9, [sl]
 80137f2:	4602      	mov	r2, r0
 80137f4:	460b      	mov	r3, r1
 80137f6:	4640      	mov	r0, r8
 80137f8:	4649      	mov	r1, r9
 80137fa:	f7ed f997 	bl	8000b2c <__aeabi_dcmplt>
 80137fe:	b120      	cbz	r0, 801380a <__ieee754_sqrt+0x19e>
 8013800:	1ca0      	adds	r0, r4, #2
 8013802:	bf08      	it	eq
 8013804:	3601      	addeq	r6, #1
 8013806:	3402      	adds	r4, #2
 8013808:	e7df      	b.n	80137ca <__ieee754_sqrt+0x15e>
 801380a:	1c63      	adds	r3, r4, #1
 801380c:	f023 0401 	bic.w	r4, r3, #1
 8013810:	e7db      	b.n	80137ca <__ieee754_sqrt+0x15e>
 8013812:	bf00      	nop
 8013814:	7ff00000 	.word	0x7ff00000
 8013818:	20000278 	.word	0x20000278
 801381c:	20000270 	.word	0x20000270

08013820 <__ieee754_asin>:
 8013820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013824:	ec55 4b10 	vmov	r4, r5, d0
 8013828:	4bc7      	ldr	r3, [pc, #796]	@ (8013b48 <__ieee754_asin+0x328>)
 801382a:	b087      	sub	sp, #28
 801382c:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8013830:	429e      	cmp	r6, r3
 8013832:	9501      	str	r5, [sp, #4]
 8013834:	d92d      	bls.n	8013892 <__ieee754_asin+0x72>
 8013836:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 801383a:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 801383e:	4326      	orrs	r6, r4
 8013840:	d116      	bne.n	8013870 <__ieee754_asin+0x50>
 8013842:	a3a7      	add	r3, pc, #668	@ (adr r3, 8013ae0 <__ieee754_asin+0x2c0>)
 8013844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013848:	4620      	mov	r0, r4
 801384a:	4629      	mov	r1, r5
 801384c:	f7ec fefc 	bl	8000648 <__aeabi_dmul>
 8013850:	a3a5      	add	r3, pc, #660	@ (adr r3, 8013ae8 <__ieee754_asin+0x2c8>)
 8013852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013856:	4606      	mov	r6, r0
 8013858:	460f      	mov	r7, r1
 801385a:	4620      	mov	r0, r4
 801385c:	4629      	mov	r1, r5
 801385e:	f7ec fef3 	bl	8000648 <__aeabi_dmul>
 8013862:	4602      	mov	r2, r0
 8013864:	460b      	mov	r3, r1
 8013866:	4630      	mov	r0, r6
 8013868:	4639      	mov	r1, r7
 801386a:	f7ec fd37 	bl	80002dc <__adddf3>
 801386e:	e009      	b.n	8013884 <__ieee754_asin+0x64>
 8013870:	4622      	mov	r2, r4
 8013872:	462b      	mov	r3, r5
 8013874:	4620      	mov	r0, r4
 8013876:	4629      	mov	r1, r5
 8013878:	f7ec fd2e 	bl	80002d8 <__aeabi_dsub>
 801387c:	4602      	mov	r2, r0
 801387e:	460b      	mov	r3, r1
 8013880:	f7ed f80c 	bl	800089c <__aeabi_ddiv>
 8013884:	4604      	mov	r4, r0
 8013886:	460d      	mov	r5, r1
 8013888:	ec45 4b10 	vmov	d0, r4, r5
 801388c:	b007      	add	sp, #28
 801388e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013892:	4bae      	ldr	r3, [pc, #696]	@ (8013b4c <__ieee754_asin+0x32c>)
 8013894:	429e      	cmp	r6, r3
 8013896:	d810      	bhi.n	80138ba <__ieee754_asin+0x9a>
 8013898:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 801389c:	f080 80ad 	bcs.w	80139fa <__ieee754_asin+0x1da>
 80138a0:	a393      	add	r3, pc, #588	@ (adr r3, 8013af0 <__ieee754_asin+0x2d0>)
 80138a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138a6:	4620      	mov	r0, r4
 80138a8:	4629      	mov	r1, r5
 80138aa:	f7ec fd17 	bl	80002dc <__adddf3>
 80138ae:	4ba8      	ldr	r3, [pc, #672]	@ (8013b50 <__ieee754_asin+0x330>)
 80138b0:	2200      	movs	r2, #0
 80138b2:	f7ed f959 	bl	8000b68 <__aeabi_dcmpgt>
 80138b6:	2800      	cmp	r0, #0
 80138b8:	d1e6      	bne.n	8013888 <__ieee754_asin+0x68>
 80138ba:	ec45 4b10 	vmov	d0, r4, r5
 80138be:	f7ff fecd 	bl	801365c <fabs>
 80138c2:	49a3      	ldr	r1, [pc, #652]	@ (8013b50 <__ieee754_asin+0x330>)
 80138c4:	ec53 2b10 	vmov	r2, r3, d0
 80138c8:	2000      	movs	r0, #0
 80138ca:	f7ec fd05 	bl	80002d8 <__aeabi_dsub>
 80138ce:	4ba1      	ldr	r3, [pc, #644]	@ (8013b54 <__ieee754_asin+0x334>)
 80138d0:	2200      	movs	r2, #0
 80138d2:	f7ec feb9 	bl	8000648 <__aeabi_dmul>
 80138d6:	a388      	add	r3, pc, #544	@ (adr r3, 8013af8 <__ieee754_asin+0x2d8>)
 80138d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138dc:	4604      	mov	r4, r0
 80138de:	460d      	mov	r5, r1
 80138e0:	f7ec feb2 	bl	8000648 <__aeabi_dmul>
 80138e4:	a386      	add	r3, pc, #536	@ (adr r3, 8013b00 <__ieee754_asin+0x2e0>)
 80138e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138ea:	f7ec fcf7 	bl	80002dc <__adddf3>
 80138ee:	4622      	mov	r2, r4
 80138f0:	462b      	mov	r3, r5
 80138f2:	f7ec fea9 	bl	8000648 <__aeabi_dmul>
 80138f6:	a384      	add	r3, pc, #528	@ (adr r3, 8013b08 <__ieee754_asin+0x2e8>)
 80138f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138fc:	f7ec fcec 	bl	80002d8 <__aeabi_dsub>
 8013900:	4622      	mov	r2, r4
 8013902:	462b      	mov	r3, r5
 8013904:	f7ec fea0 	bl	8000648 <__aeabi_dmul>
 8013908:	a381      	add	r3, pc, #516	@ (adr r3, 8013b10 <__ieee754_asin+0x2f0>)
 801390a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801390e:	f7ec fce5 	bl	80002dc <__adddf3>
 8013912:	4622      	mov	r2, r4
 8013914:	462b      	mov	r3, r5
 8013916:	f7ec fe97 	bl	8000648 <__aeabi_dmul>
 801391a:	a37f      	add	r3, pc, #508	@ (adr r3, 8013b18 <__ieee754_asin+0x2f8>)
 801391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013920:	f7ec fcda 	bl	80002d8 <__aeabi_dsub>
 8013924:	4622      	mov	r2, r4
 8013926:	462b      	mov	r3, r5
 8013928:	f7ec fe8e 	bl	8000648 <__aeabi_dmul>
 801392c:	a37c      	add	r3, pc, #496	@ (adr r3, 8013b20 <__ieee754_asin+0x300>)
 801392e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013932:	f7ec fcd3 	bl	80002dc <__adddf3>
 8013936:	4622      	mov	r2, r4
 8013938:	462b      	mov	r3, r5
 801393a:	f7ec fe85 	bl	8000648 <__aeabi_dmul>
 801393e:	a37a      	add	r3, pc, #488	@ (adr r3, 8013b28 <__ieee754_asin+0x308>)
 8013940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013948:	4620      	mov	r0, r4
 801394a:	4629      	mov	r1, r5
 801394c:	f7ec fe7c 	bl	8000648 <__aeabi_dmul>
 8013950:	a377      	add	r3, pc, #476	@ (adr r3, 8013b30 <__ieee754_asin+0x310>)
 8013952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013956:	f7ec fcbf 	bl	80002d8 <__aeabi_dsub>
 801395a:	4622      	mov	r2, r4
 801395c:	462b      	mov	r3, r5
 801395e:	f7ec fe73 	bl	8000648 <__aeabi_dmul>
 8013962:	a375      	add	r3, pc, #468	@ (adr r3, 8013b38 <__ieee754_asin+0x318>)
 8013964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013968:	f7ec fcb8 	bl	80002dc <__adddf3>
 801396c:	4622      	mov	r2, r4
 801396e:	462b      	mov	r3, r5
 8013970:	f7ec fe6a 	bl	8000648 <__aeabi_dmul>
 8013974:	a372      	add	r3, pc, #456	@ (adr r3, 8013b40 <__ieee754_asin+0x320>)
 8013976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801397a:	f7ec fcad 	bl	80002d8 <__aeabi_dsub>
 801397e:	4622      	mov	r2, r4
 8013980:	462b      	mov	r3, r5
 8013982:	f7ec fe61 	bl	8000648 <__aeabi_dmul>
 8013986:	4b72      	ldr	r3, [pc, #456]	@ (8013b50 <__ieee754_asin+0x330>)
 8013988:	2200      	movs	r2, #0
 801398a:	f7ec fca7 	bl	80002dc <__adddf3>
 801398e:	ec45 4b10 	vmov	d0, r4, r5
 8013992:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013996:	f7ff fe69 	bl	801366c <__ieee754_sqrt>
 801399a:	4b6f      	ldr	r3, [pc, #444]	@ (8013b58 <__ieee754_asin+0x338>)
 801399c:	429e      	cmp	r6, r3
 801399e:	ec5b ab10 	vmov	sl, fp, d0
 80139a2:	f240 80db 	bls.w	8013b5c <__ieee754_asin+0x33c>
 80139a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80139aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80139ae:	f7ec ff75 	bl	800089c <__aeabi_ddiv>
 80139b2:	4652      	mov	r2, sl
 80139b4:	465b      	mov	r3, fp
 80139b6:	f7ec fe47 	bl	8000648 <__aeabi_dmul>
 80139ba:	4652      	mov	r2, sl
 80139bc:	465b      	mov	r3, fp
 80139be:	f7ec fc8d 	bl	80002dc <__adddf3>
 80139c2:	4602      	mov	r2, r0
 80139c4:	460b      	mov	r3, r1
 80139c6:	f7ec fc89 	bl	80002dc <__adddf3>
 80139ca:	a347      	add	r3, pc, #284	@ (adr r3, 8013ae8 <__ieee754_asin+0x2c8>)
 80139cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139d0:	f7ec fc82 	bl	80002d8 <__aeabi_dsub>
 80139d4:	4602      	mov	r2, r0
 80139d6:	460b      	mov	r3, r1
 80139d8:	a141      	add	r1, pc, #260	@ (adr r1, 8013ae0 <__ieee754_asin+0x2c0>)
 80139da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80139de:	f7ec fc7b 	bl	80002d8 <__aeabi_dsub>
 80139e2:	9b01      	ldr	r3, [sp, #4]
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	bfdc      	itt	le
 80139e8:	4602      	movle	r2, r0
 80139ea:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 80139ee:	4604      	mov	r4, r0
 80139f0:	460d      	mov	r5, r1
 80139f2:	bfdc      	itt	le
 80139f4:	4614      	movle	r4, r2
 80139f6:	461d      	movle	r5, r3
 80139f8:	e746      	b.n	8013888 <__ieee754_asin+0x68>
 80139fa:	4622      	mov	r2, r4
 80139fc:	462b      	mov	r3, r5
 80139fe:	4620      	mov	r0, r4
 8013a00:	4629      	mov	r1, r5
 8013a02:	f7ec fe21 	bl	8000648 <__aeabi_dmul>
 8013a06:	a33c      	add	r3, pc, #240	@ (adr r3, 8013af8 <__ieee754_asin+0x2d8>)
 8013a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a0c:	4606      	mov	r6, r0
 8013a0e:	460f      	mov	r7, r1
 8013a10:	f7ec fe1a 	bl	8000648 <__aeabi_dmul>
 8013a14:	a33a      	add	r3, pc, #232	@ (adr r3, 8013b00 <__ieee754_asin+0x2e0>)
 8013a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a1a:	f7ec fc5f 	bl	80002dc <__adddf3>
 8013a1e:	4632      	mov	r2, r6
 8013a20:	463b      	mov	r3, r7
 8013a22:	f7ec fe11 	bl	8000648 <__aeabi_dmul>
 8013a26:	a338      	add	r3, pc, #224	@ (adr r3, 8013b08 <__ieee754_asin+0x2e8>)
 8013a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a2c:	f7ec fc54 	bl	80002d8 <__aeabi_dsub>
 8013a30:	4632      	mov	r2, r6
 8013a32:	463b      	mov	r3, r7
 8013a34:	f7ec fe08 	bl	8000648 <__aeabi_dmul>
 8013a38:	a335      	add	r3, pc, #212	@ (adr r3, 8013b10 <__ieee754_asin+0x2f0>)
 8013a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a3e:	f7ec fc4d 	bl	80002dc <__adddf3>
 8013a42:	4632      	mov	r2, r6
 8013a44:	463b      	mov	r3, r7
 8013a46:	f7ec fdff 	bl	8000648 <__aeabi_dmul>
 8013a4a:	a333      	add	r3, pc, #204	@ (adr r3, 8013b18 <__ieee754_asin+0x2f8>)
 8013a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a50:	f7ec fc42 	bl	80002d8 <__aeabi_dsub>
 8013a54:	4632      	mov	r2, r6
 8013a56:	463b      	mov	r3, r7
 8013a58:	f7ec fdf6 	bl	8000648 <__aeabi_dmul>
 8013a5c:	a330      	add	r3, pc, #192	@ (adr r3, 8013b20 <__ieee754_asin+0x300>)
 8013a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a62:	f7ec fc3b 	bl	80002dc <__adddf3>
 8013a66:	4632      	mov	r2, r6
 8013a68:	463b      	mov	r3, r7
 8013a6a:	f7ec fded 	bl	8000648 <__aeabi_dmul>
 8013a6e:	a32e      	add	r3, pc, #184	@ (adr r3, 8013b28 <__ieee754_asin+0x308>)
 8013a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a74:	4680      	mov	r8, r0
 8013a76:	4689      	mov	r9, r1
 8013a78:	4630      	mov	r0, r6
 8013a7a:	4639      	mov	r1, r7
 8013a7c:	f7ec fde4 	bl	8000648 <__aeabi_dmul>
 8013a80:	a32b      	add	r3, pc, #172	@ (adr r3, 8013b30 <__ieee754_asin+0x310>)
 8013a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a86:	f7ec fc27 	bl	80002d8 <__aeabi_dsub>
 8013a8a:	4632      	mov	r2, r6
 8013a8c:	463b      	mov	r3, r7
 8013a8e:	f7ec fddb 	bl	8000648 <__aeabi_dmul>
 8013a92:	a329      	add	r3, pc, #164	@ (adr r3, 8013b38 <__ieee754_asin+0x318>)
 8013a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a98:	f7ec fc20 	bl	80002dc <__adddf3>
 8013a9c:	4632      	mov	r2, r6
 8013a9e:	463b      	mov	r3, r7
 8013aa0:	f7ec fdd2 	bl	8000648 <__aeabi_dmul>
 8013aa4:	a326      	add	r3, pc, #152	@ (adr r3, 8013b40 <__ieee754_asin+0x320>)
 8013aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aaa:	f7ec fc15 	bl	80002d8 <__aeabi_dsub>
 8013aae:	4632      	mov	r2, r6
 8013ab0:	463b      	mov	r3, r7
 8013ab2:	f7ec fdc9 	bl	8000648 <__aeabi_dmul>
 8013ab6:	4b26      	ldr	r3, [pc, #152]	@ (8013b50 <__ieee754_asin+0x330>)
 8013ab8:	2200      	movs	r2, #0
 8013aba:	f7ec fc0f 	bl	80002dc <__adddf3>
 8013abe:	4602      	mov	r2, r0
 8013ac0:	460b      	mov	r3, r1
 8013ac2:	4640      	mov	r0, r8
 8013ac4:	4649      	mov	r1, r9
 8013ac6:	f7ec fee9 	bl	800089c <__aeabi_ddiv>
 8013aca:	4622      	mov	r2, r4
 8013acc:	462b      	mov	r3, r5
 8013ace:	f7ec fdbb 	bl	8000648 <__aeabi_dmul>
 8013ad2:	4602      	mov	r2, r0
 8013ad4:	460b      	mov	r3, r1
 8013ad6:	4620      	mov	r0, r4
 8013ad8:	4629      	mov	r1, r5
 8013ada:	e6c6      	b.n	801386a <__ieee754_asin+0x4a>
 8013adc:	f3af 8000 	nop.w
 8013ae0:	54442d18 	.word	0x54442d18
 8013ae4:	3ff921fb 	.word	0x3ff921fb
 8013ae8:	33145c07 	.word	0x33145c07
 8013aec:	3c91a626 	.word	0x3c91a626
 8013af0:	8800759c 	.word	0x8800759c
 8013af4:	7e37e43c 	.word	0x7e37e43c
 8013af8:	0dfdf709 	.word	0x0dfdf709
 8013afc:	3f023de1 	.word	0x3f023de1
 8013b00:	7501b288 	.word	0x7501b288
 8013b04:	3f49efe0 	.word	0x3f49efe0
 8013b08:	b5688f3b 	.word	0xb5688f3b
 8013b0c:	3fa48228 	.word	0x3fa48228
 8013b10:	0e884455 	.word	0x0e884455
 8013b14:	3fc9c155 	.word	0x3fc9c155
 8013b18:	03eb6f7d 	.word	0x03eb6f7d
 8013b1c:	3fd4d612 	.word	0x3fd4d612
 8013b20:	55555555 	.word	0x55555555
 8013b24:	3fc55555 	.word	0x3fc55555
 8013b28:	b12e9282 	.word	0xb12e9282
 8013b2c:	3fb3b8c5 	.word	0x3fb3b8c5
 8013b30:	1b8d0159 	.word	0x1b8d0159
 8013b34:	3fe6066c 	.word	0x3fe6066c
 8013b38:	9c598ac8 	.word	0x9c598ac8
 8013b3c:	40002ae5 	.word	0x40002ae5
 8013b40:	1c8a2d4b 	.word	0x1c8a2d4b
 8013b44:	40033a27 	.word	0x40033a27
 8013b48:	3fefffff 	.word	0x3fefffff
 8013b4c:	3fdfffff 	.word	0x3fdfffff
 8013b50:	3ff00000 	.word	0x3ff00000
 8013b54:	3fe00000 	.word	0x3fe00000
 8013b58:	3fef3332 	.word	0x3fef3332
 8013b5c:	4652      	mov	r2, sl
 8013b5e:	465b      	mov	r3, fp
 8013b60:	4650      	mov	r0, sl
 8013b62:	4659      	mov	r1, fp
 8013b64:	f7ec fbba 	bl	80002dc <__adddf3>
 8013b68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013b6c:	4606      	mov	r6, r0
 8013b6e:	460f      	mov	r7, r1
 8013b70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013b74:	f7ec fe92 	bl	800089c <__aeabi_ddiv>
 8013b78:	4602      	mov	r2, r0
 8013b7a:	460b      	mov	r3, r1
 8013b7c:	4630      	mov	r0, r6
 8013b7e:	4639      	mov	r1, r7
 8013b80:	f7ec fd62 	bl	8000648 <__aeabi_dmul>
 8013b84:	f04f 0800 	mov.w	r8, #0
 8013b88:	4606      	mov	r6, r0
 8013b8a:	460f      	mov	r7, r1
 8013b8c:	4642      	mov	r2, r8
 8013b8e:	465b      	mov	r3, fp
 8013b90:	4640      	mov	r0, r8
 8013b92:	4659      	mov	r1, fp
 8013b94:	f7ec fd58 	bl	8000648 <__aeabi_dmul>
 8013b98:	4602      	mov	r2, r0
 8013b9a:	460b      	mov	r3, r1
 8013b9c:	4620      	mov	r0, r4
 8013b9e:	4629      	mov	r1, r5
 8013ba0:	f7ec fb9a 	bl	80002d8 <__aeabi_dsub>
 8013ba4:	4642      	mov	r2, r8
 8013ba6:	4604      	mov	r4, r0
 8013ba8:	460d      	mov	r5, r1
 8013baa:	465b      	mov	r3, fp
 8013bac:	4650      	mov	r0, sl
 8013bae:	4659      	mov	r1, fp
 8013bb0:	f7ec fb94 	bl	80002dc <__adddf3>
 8013bb4:	4602      	mov	r2, r0
 8013bb6:	460b      	mov	r3, r1
 8013bb8:	4620      	mov	r0, r4
 8013bba:	4629      	mov	r1, r5
 8013bbc:	f7ec fe6e 	bl	800089c <__aeabi_ddiv>
 8013bc0:	4602      	mov	r2, r0
 8013bc2:	460b      	mov	r3, r1
 8013bc4:	f7ec fb8a 	bl	80002dc <__adddf3>
 8013bc8:	4602      	mov	r2, r0
 8013bca:	460b      	mov	r3, r1
 8013bcc:	a112      	add	r1, pc, #72	@ (adr r1, 8013c18 <__ieee754_asin+0x3f8>)
 8013bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013bd2:	f7ec fb81 	bl	80002d8 <__aeabi_dsub>
 8013bd6:	4602      	mov	r2, r0
 8013bd8:	460b      	mov	r3, r1
 8013bda:	4630      	mov	r0, r6
 8013bdc:	4639      	mov	r1, r7
 8013bde:	f7ec fb7b 	bl	80002d8 <__aeabi_dsub>
 8013be2:	4642      	mov	r2, r8
 8013be4:	4604      	mov	r4, r0
 8013be6:	460d      	mov	r5, r1
 8013be8:	465b      	mov	r3, fp
 8013bea:	4640      	mov	r0, r8
 8013bec:	4659      	mov	r1, fp
 8013bee:	f7ec fb75 	bl	80002dc <__adddf3>
 8013bf2:	4602      	mov	r2, r0
 8013bf4:	460b      	mov	r3, r1
 8013bf6:	a10a      	add	r1, pc, #40	@ (adr r1, 8013c20 <__ieee754_asin+0x400>)
 8013bf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013bfc:	f7ec fb6c 	bl	80002d8 <__aeabi_dsub>
 8013c00:	4602      	mov	r2, r0
 8013c02:	460b      	mov	r3, r1
 8013c04:	4620      	mov	r0, r4
 8013c06:	4629      	mov	r1, r5
 8013c08:	f7ec fb66 	bl	80002d8 <__aeabi_dsub>
 8013c0c:	4602      	mov	r2, r0
 8013c0e:	460b      	mov	r3, r1
 8013c10:	a103      	add	r1, pc, #12	@ (adr r1, 8013c20 <__ieee754_asin+0x400>)
 8013c12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c16:	e6e2      	b.n	80139de <__ieee754_asin+0x1be>
 8013c18:	33145c07 	.word	0x33145c07
 8013c1c:	3c91a626 	.word	0x3c91a626
 8013c20:	54442d18 	.word	0x54442d18
 8013c24:	3fe921fb 	.word	0x3fe921fb

08013c28 <__ieee754_atan2>:
 8013c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c2c:	ec57 6b11 	vmov	r6, r7, d1
 8013c30:	4273      	negs	r3, r6
 8013c32:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8013db0 <__ieee754_atan2+0x188>
 8013c36:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8013c3a:	4333      	orrs	r3, r6
 8013c3c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013c40:	4543      	cmp	r3, r8
 8013c42:	ec51 0b10 	vmov	r0, r1, d0
 8013c46:	4635      	mov	r5, r6
 8013c48:	d809      	bhi.n	8013c5e <__ieee754_atan2+0x36>
 8013c4a:	4244      	negs	r4, r0
 8013c4c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013c50:	4304      	orrs	r4, r0
 8013c52:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013c56:	4544      	cmp	r4, r8
 8013c58:	468e      	mov	lr, r1
 8013c5a:	4681      	mov	r9, r0
 8013c5c:	d907      	bls.n	8013c6e <__ieee754_atan2+0x46>
 8013c5e:	4632      	mov	r2, r6
 8013c60:	463b      	mov	r3, r7
 8013c62:	f7ec fb3b 	bl	80002dc <__adddf3>
 8013c66:	ec41 0b10 	vmov	d0, r0, r1
 8013c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c6e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8013c72:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8013c76:	4334      	orrs	r4, r6
 8013c78:	d103      	bne.n	8013c82 <__ieee754_atan2+0x5a>
 8013c7a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c7e:	f000 b9a3 	b.w	8013fc8 <atan>
 8013c82:	17bc      	asrs	r4, r7, #30
 8013c84:	f004 0402 	and.w	r4, r4, #2
 8013c88:	ea53 0909 	orrs.w	r9, r3, r9
 8013c8c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013c90:	d107      	bne.n	8013ca2 <__ieee754_atan2+0x7a>
 8013c92:	2c02      	cmp	r4, #2
 8013c94:	d05f      	beq.n	8013d56 <__ieee754_atan2+0x12e>
 8013c96:	2c03      	cmp	r4, #3
 8013c98:	d1e5      	bne.n	8013c66 <__ieee754_atan2+0x3e>
 8013c9a:	a141      	add	r1, pc, #260	@ (adr r1, 8013da0 <__ieee754_atan2+0x178>)
 8013c9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ca0:	e7e1      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013ca2:	4315      	orrs	r5, r2
 8013ca4:	d106      	bne.n	8013cb4 <__ieee754_atan2+0x8c>
 8013ca6:	f1be 0f00 	cmp.w	lr, #0
 8013caa:	da5f      	bge.n	8013d6c <__ieee754_atan2+0x144>
 8013cac:	a13e      	add	r1, pc, #248	@ (adr r1, 8013da8 <__ieee754_atan2+0x180>)
 8013cae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cb2:	e7d8      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013cb4:	4542      	cmp	r2, r8
 8013cb6:	d10f      	bne.n	8013cd8 <__ieee754_atan2+0xb0>
 8013cb8:	4293      	cmp	r3, r2
 8013cba:	f104 34ff 	add.w	r4, r4, #4294967295
 8013cbe:	d107      	bne.n	8013cd0 <__ieee754_atan2+0xa8>
 8013cc0:	2c02      	cmp	r4, #2
 8013cc2:	d84c      	bhi.n	8013d5e <__ieee754_atan2+0x136>
 8013cc4:	4b34      	ldr	r3, [pc, #208]	@ (8013d98 <__ieee754_atan2+0x170>)
 8013cc6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013cca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013cce:	e7ca      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013cd0:	2c02      	cmp	r4, #2
 8013cd2:	d848      	bhi.n	8013d66 <__ieee754_atan2+0x13e>
 8013cd4:	4b31      	ldr	r3, [pc, #196]	@ (8013d9c <__ieee754_atan2+0x174>)
 8013cd6:	e7f6      	b.n	8013cc6 <__ieee754_atan2+0x9e>
 8013cd8:	4543      	cmp	r3, r8
 8013cda:	d0e4      	beq.n	8013ca6 <__ieee754_atan2+0x7e>
 8013cdc:	1a9b      	subs	r3, r3, r2
 8013cde:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8013ce2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013ce6:	da1e      	bge.n	8013d26 <__ieee754_atan2+0xfe>
 8013ce8:	2f00      	cmp	r7, #0
 8013cea:	da01      	bge.n	8013cf0 <__ieee754_atan2+0xc8>
 8013cec:	323c      	adds	r2, #60	@ 0x3c
 8013cee:	db1e      	blt.n	8013d2e <__ieee754_atan2+0x106>
 8013cf0:	4632      	mov	r2, r6
 8013cf2:	463b      	mov	r3, r7
 8013cf4:	f7ec fdd2 	bl	800089c <__aeabi_ddiv>
 8013cf8:	ec41 0b10 	vmov	d0, r0, r1
 8013cfc:	f7ff fcae 	bl	801365c <fabs>
 8013d00:	f000 f962 	bl	8013fc8 <atan>
 8013d04:	ec51 0b10 	vmov	r0, r1, d0
 8013d08:	2c01      	cmp	r4, #1
 8013d0a:	d013      	beq.n	8013d34 <__ieee754_atan2+0x10c>
 8013d0c:	2c02      	cmp	r4, #2
 8013d0e:	d015      	beq.n	8013d3c <__ieee754_atan2+0x114>
 8013d10:	2c00      	cmp	r4, #0
 8013d12:	d0a8      	beq.n	8013c66 <__ieee754_atan2+0x3e>
 8013d14:	a318      	add	r3, pc, #96	@ (adr r3, 8013d78 <__ieee754_atan2+0x150>)
 8013d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d1a:	f7ec fadd 	bl	80002d8 <__aeabi_dsub>
 8013d1e:	a318      	add	r3, pc, #96	@ (adr r3, 8013d80 <__ieee754_atan2+0x158>)
 8013d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d24:	e014      	b.n	8013d50 <__ieee754_atan2+0x128>
 8013d26:	a118      	add	r1, pc, #96	@ (adr r1, 8013d88 <__ieee754_atan2+0x160>)
 8013d28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d2c:	e7ec      	b.n	8013d08 <__ieee754_atan2+0xe0>
 8013d2e:	2000      	movs	r0, #0
 8013d30:	2100      	movs	r1, #0
 8013d32:	e7e9      	b.n	8013d08 <__ieee754_atan2+0xe0>
 8013d34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013d38:	4619      	mov	r1, r3
 8013d3a:	e794      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013d3c:	a30e      	add	r3, pc, #56	@ (adr r3, 8013d78 <__ieee754_atan2+0x150>)
 8013d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d42:	f7ec fac9 	bl	80002d8 <__aeabi_dsub>
 8013d46:	4602      	mov	r2, r0
 8013d48:	460b      	mov	r3, r1
 8013d4a:	a10d      	add	r1, pc, #52	@ (adr r1, 8013d80 <__ieee754_atan2+0x158>)
 8013d4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d50:	f7ec fac2 	bl	80002d8 <__aeabi_dsub>
 8013d54:	e787      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013d56:	a10a      	add	r1, pc, #40	@ (adr r1, 8013d80 <__ieee754_atan2+0x158>)
 8013d58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d5c:	e783      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013d5e:	a10c      	add	r1, pc, #48	@ (adr r1, 8013d90 <__ieee754_atan2+0x168>)
 8013d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d64:	e77f      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013d66:	2000      	movs	r0, #0
 8013d68:	2100      	movs	r1, #0
 8013d6a:	e77c      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013d6c:	a106      	add	r1, pc, #24	@ (adr r1, 8013d88 <__ieee754_atan2+0x160>)
 8013d6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d72:	e778      	b.n	8013c66 <__ieee754_atan2+0x3e>
 8013d74:	f3af 8000 	nop.w
 8013d78:	33145c07 	.word	0x33145c07
 8013d7c:	3ca1a626 	.word	0x3ca1a626
 8013d80:	54442d18 	.word	0x54442d18
 8013d84:	400921fb 	.word	0x400921fb
 8013d88:	54442d18 	.word	0x54442d18
 8013d8c:	3ff921fb 	.word	0x3ff921fb
 8013d90:	54442d18 	.word	0x54442d18
 8013d94:	3fe921fb 	.word	0x3fe921fb
 8013d98:	08014958 	.word	0x08014958
 8013d9c:	08014940 	.word	0x08014940
 8013da0:	54442d18 	.word	0x54442d18
 8013da4:	c00921fb 	.word	0xc00921fb
 8013da8:	54442d18 	.word	0x54442d18
 8013dac:	bff921fb 	.word	0xbff921fb
 8013db0:	7ff00000 	.word	0x7ff00000

08013db4 <__ieee754_fmod>:
 8013db4:	ec53 2b11 	vmov	r2, r3, d1
 8013db8:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8013dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013dc0:	ea52 040c 	orrs.w	r4, r2, ip
 8013dc4:	ec51 0b10 	vmov	r0, r1, d0
 8013dc8:	461e      	mov	r6, r3
 8013dca:	4617      	mov	r7, r2
 8013dcc:	4696      	mov	lr, r2
 8013dce:	d00c      	beq.n	8013dea <__ieee754_fmod+0x36>
 8013dd0:	4c77      	ldr	r4, [pc, #476]	@ (8013fb0 <__ieee754_fmod+0x1fc>)
 8013dd2:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 8013dd6:	45a0      	cmp	r8, r4
 8013dd8:	4689      	mov	r9, r1
 8013dda:	d806      	bhi.n	8013dea <__ieee754_fmod+0x36>
 8013ddc:	4254      	negs	r4, r2
 8013dde:	4d75      	ldr	r5, [pc, #468]	@ (8013fb4 <__ieee754_fmod+0x200>)
 8013de0:	4314      	orrs	r4, r2
 8013de2:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8013de6:	42ac      	cmp	r4, r5
 8013de8:	d909      	bls.n	8013dfe <__ieee754_fmod+0x4a>
 8013dea:	f7ec fc2d 	bl	8000648 <__aeabi_dmul>
 8013dee:	4602      	mov	r2, r0
 8013df0:	460b      	mov	r3, r1
 8013df2:	f7ec fd53 	bl	800089c <__aeabi_ddiv>
 8013df6:	ec41 0b10 	vmov	d0, r0, r1
 8013dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013dfe:	45e0      	cmp	r8, ip
 8013e00:	4682      	mov	sl, r0
 8013e02:	4604      	mov	r4, r0
 8013e04:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8013e08:	dc09      	bgt.n	8013e1e <__ieee754_fmod+0x6a>
 8013e0a:	dbf4      	blt.n	8013df6 <__ieee754_fmod+0x42>
 8013e0c:	4282      	cmp	r2, r0
 8013e0e:	d8f2      	bhi.n	8013df6 <__ieee754_fmod+0x42>
 8013e10:	d105      	bne.n	8013e1e <__ieee754_fmod+0x6a>
 8013e12:	4b69      	ldr	r3, [pc, #420]	@ (8013fb8 <__ieee754_fmod+0x204>)
 8013e14:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8013e18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013e1c:	e7eb      	b.n	8013df6 <__ieee754_fmod+0x42>
 8013e1e:	4a65      	ldr	r2, [pc, #404]	@ (8013fb4 <__ieee754_fmod+0x200>)
 8013e20:	ea19 0f02 	tst.w	r9, r2
 8013e24:	d148      	bne.n	8013eb8 <__ieee754_fmod+0x104>
 8013e26:	f1b8 0f00 	cmp.w	r8, #0
 8013e2a:	d13d      	bne.n	8013ea8 <__ieee754_fmod+0xf4>
 8013e2c:	4963      	ldr	r1, [pc, #396]	@ (8013fbc <__ieee754_fmod+0x208>)
 8013e2e:	4653      	mov	r3, sl
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	dc36      	bgt.n	8013ea2 <__ieee754_fmod+0xee>
 8013e34:	4216      	tst	r6, r2
 8013e36:	d14f      	bne.n	8013ed8 <__ieee754_fmod+0x124>
 8013e38:	f1bc 0f00 	cmp.w	ip, #0
 8013e3c:	d144      	bne.n	8013ec8 <__ieee754_fmod+0x114>
 8013e3e:	4a5f      	ldr	r2, [pc, #380]	@ (8013fbc <__ieee754_fmod+0x208>)
 8013e40:	463b      	mov	r3, r7
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	dc3d      	bgt.n	8013ec2 <__ieee754_fmod+0x10e>
 8013e46:	485e      	ldr	r0, [pc, #376]	@ (8013fc0 <__ieee754_fmod+0x20c>)
 8013e48:	4281      	cmp	r1, r0
 8013e4a:	db4a      	blt.n	8013ee2 <__ieee754_fmod+0x12e>
 8013e4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013e50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013e54:	485a      	ldr	r0, [pc, #360]	@ (8013fc0 <__ieee754_fmod+0x20c>)
 8013e56:	4282      	cmp	r2, r0
 8013e58:	db57      	blt.n	8013f0a <__ieee754_fmod+0x156>
 8013e5a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8013e5e:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8013e62:	1a89      	subs	r1, r1, r2
 8013e64:	1b98      	subs	r0, r3, r6
 8013e66:	eba4 070e 	sub.w	r7, r4, lr
 8013e6a:	2900      	cmp	r1, #0
 8013e6c:	d162      	bne.n	8013f34 <__ieee754_fmod+0x180>
 8013e6e:	4574      	cmp	r4, lr
 8013e70:	bf38      	it	cc
 8013e72:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8013e76:	2800      	cmp	r0, #0
 8013e78:	bfa4      	itt	ge
 8013e7a:	463c      	movge	r4, r7
 8013e7c:	4603      	movge	r3, r0
 8013e7e:	ea53 0104 	orrs.w	r1, r3, r4
 8013e82:	d0c6      	beq.n	8013e12 <__ieee754_fmod+0x5e>
 8013e84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013e88:	db69      	blt.n	8013f5e <__ieee754_fmod+0x1aa>
 8013e8a:	494d      	ldr	r1, [pc, #308]	@ (8013fc0 <__ieee754_fmod+0x20c>)
 8013e8c:	428a      	cmp	r2, r1
 8013e8e:	db6c      	blt.n	8013f6a <__ieee754_fmod+0x1b6>
 8013e90:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8013e94:	432b      	orrs	r3, r5
 8013e96:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 8013e9a:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8013e9e:	4620      	mov	r0, r4
 8013ea0:	e7a9      	b.n	8013df6 <__ieee754_fmod+0x42>
 8013ea2:	3901      	subs	r1, #1
 8013ea4:	005b      	lsls	r3, r3, #1
 8013ea6:	e7c3      	b.n	8013e30 <__ieee754_fmod+0x7c>
 8013ea8:	4945      	ldr	r1, [pc, #276]	@ (8013fc0 <__ieee754_fmod+0x20c>)
 8013eaa:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	ddc0      	ble.n	8013e34 <__ieee754_fmod+0x80>
 8013eb2:	3901      	subs	r1, #1
 8013eb4:	005b      	lsls	r3, r3, #1
 8013eb6:	e7fa      	b.n	8013eae <__ieee754_fmod+0xfa>
 8013eb8:	ea4f 5128 	mov.w	r1, r8, asr #20
 8013ebc:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8013ec0:	e7b8      	b.n	8013e34 <__ieee754_fmod+0x80>
 8013ec2:	3a01      	subs	r2, #1
 8013ec4:	005b      	lsls	r3, r3, #1
 8013ec6:	e7bc      	b.n	8013e42 <__ieee754_fmod+0x8e>
 8013ec8:	4a3d      	ldr	r2, [pc, #244]	@ (8013fc0 <__ieee754_fmod+0x20c>)
 8013eca:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	ddb9      	ble.n	8013e46 <__ieee754_fmod+0x92>
 8013ed2:	3a01      	subs	r2, #1
 8013ed4:	005b      	lsls	r3, r3, #1
 8013ed6:	e7fa      	b.n	8013ece <__ieee754_fmod+0x11a>
 8013ed8:	ea4f 522c 	mov.w	r2, ip, asr #20
 8013edc:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8013ee0:	e7b1      	b.n	8013e46 <__ieee754_fmod+0x92>
 8013ee2:	1a40      	subs	r0, r0, r1
 8013ee4:	281f      	cmp	r0, #31
 8013ee6:	dc0a      	bgt.n	8013efe <__ieee754_fmod+0x14a>
 8013ee8:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 8013eec:	fa08 f800 	lsl.w	r8, r8, r0
 8013ef0:	fa2a f303 	lsr.w	r3, sl, r3
 8013ef4:	ea43 0308 	orr.w	r3, r3, r8
 8013ef8:	fa0a f400 	lsl.w	r4, sl, r0
 8013efc:	e7aa      	b.n	8013e54 <__ieee754_fmod+0xa0>
 8013efe:	4b31      	ldr	r3, [pc, #196]	@ (8013fc4 <__ieee754_fmod+0x210>)
 8013f00:	1a5b      	subs	r3, r3, r1
 8013f02:	fa0a f303 	lsl.w	r3, sl, r3
 8013f06:	2400      	movs	r4, #0
 8013f08:	e7a4      	b.n	8013e54 <__ieee754_fmod+0xa0>
 8013f0a:	1a80      	subs	r0, r0, r2
 8013f0c:	281f      	cmp	r0, #31
 8013f0e:	dc0a      	bgt.n	8013f26 <__ieee754_fmod+0x172>
 8013f10:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8013f14:	fa0c fc00 	lsl.w	ip, ip, r0
 8013f18:	fa27 f606 	lsr.w	r6, r7, r6
 8013f1c:	ea46 060c 	orr.w	r6, r6, ip
 8013f20:	fa07 fe00 	lsl.w	lr, r7, r0
 8013f24:	e79d      	b.n	8013e62 <__ieee754_fmod+0xae>
 8013f26:	4e27      	ldr	r6, [pc, #156]	@ (8013fc4 <__ieee754_fmod+0x210>)
 8013f28:	1ab6      	subs	r6, r6, r2
 8013f2a:	fa07 f606 	lsl.w	r6, r7, r6
 8013f2e:	f04f 0e00 	mov.w	lr, #0
 8013f32:	e796      	b.n	8013e62 <__ieee754_fmod+0xae>
 8013f34:	4574      	cmp	r4, lr
 8013f36:	bf38      	it	cc
 8013f38:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8013f3c:	2800      	cmp	r0, #0
 8013f3e:	da05      	bge.n	8013f4c <__ieee754_fmod+0x198>
 8013f40:	0fe0      	lsrs	r0, r4, #31
 8013f42:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8013f46:	0064      	lsls	r4, r4, #1
 8013f48:	3901      	subs	r1, #1
 8013f4a:	e78b      	b.n	8013e64 <__ieee754_fmod+0xb0>
 8013f4c:	ea50 0307 	orrs.w	r3, r0, r7
 8013f50:	f43f af5f 	beq.w	8013e12 <__ieee754_fmod+0x5e>
 8013f54:	0ffb      	lsrs	r3, r7, #31
 8013f56:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8013f5a:	007c      	lsls	r4, r7, #1
 8013f5c:	e7f4      	b.n	8013f48 <__ieee754_fmod+0x194>
 8013f5e:	0fe1      	lsrs	r1, r4, #31
 8013f60:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8013f64:	0064      	lsls	r4, r4, #1
 8013f66:	3a01      	subs	r2, #1
 8013f68:	e78c      	b.n	8013e84 <__ieee754_fmod+0xd0>
 8013f6a:	1a89      	subs	r1, r1, r2
 8013f6c:	2914      	cmp	r1, #20
 8013f6e:	dc0a      	bgt.n	8013f86 <__ieee754_fmod+0x1d2>
 8013f70:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8013f74:	fa03 f202 	lsl.w	r2, r3, r2
 8013f78:	40cc      	lsrs	r4, r1
 8013f7a:	4322      	orrs	r2, r4
 8013f7c:	410b      	asrs	r3, r1
 8013f7e:	ea43 0105 	orr.w	r1, r3, r5
 8013f82:	4610      	mov	r0, r2
 8013f84:	e737      	b.n	8013df6 <__ieee754_fmod+0x42>
 8013f86:	291f      	cmp	r1, #31
 8013f88:	dc07      	bgt.n	8013f9a <__ieee754_fmod+0x1e6>
 8013f8a:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8013f8e:	40cc      	lsrs	r4, r1
 8013f90:	fa03 f202 	lsl.w	r2, r3, r2
 8013f94:	4322      	orrs	r2, r4
 8013f96:	462b      	mov	r3, r5
 8013f98:	e7f1      	b.n	8013f7e <__ieee754_fmod+0x1ca>
 8013f9a:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 8013f9e:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8013fa2:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 8013fa6:	32e2      	adds	r2, #226	@ 0xe2
 8013fa8:	fa43 f202 	asr.w	r2, r3, r2
 8013fac:	e7f3      	b.n	8013f96 <__ieee754_fmod+0x1e2>
 8013fae:	bf00      	nop
 8013fb0:	7fefffff 	.word	0x7fefffff
 8013fb4:	7ff00000 	.word	0x7ff00000
 8013fb8:	08014970 	.word	0x08014970
 8013fbc:	fffffbed 	.word	0xfffffbed
 8013fc0:	fffffc02 	.word	0xfffffc02
 8013fc4:	fffffbe2 	.word	0xfffffbe2

08013fc8 <atan>:
 8013fc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fcc:	ec55 4b10 	vmov	r4, r5, d0
 8013fd0:	4bbf      	ldr	r3, [pc, #764]	@ (80142d0 <atan+0x308>)
 8013fd2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8013fd6:	429e      	cmp	r6, r3
 8013fd8:	46ab      	mov	fp, r5
 8013fda:	d918      	bls.n	801400e <atan+0x46>
 8013fdc:	4bbd      	ldr	r3, [pc, #756]	@ (80142d4 <atan+0x30c>)
 8013fde:	429e      	cmp	r6, r3
 8013fe0:	d801      	bhi.n	8013fe6 <atan+0x1e>
 8013fe2:	d109      	bne.n	8013ff8 <atan+0x30>
 8013fe4:	b144      	cbz	r4, 8013ff8 <atan+0x30>
 8013fe6:	4622      	mov	r2, r4
 8013fe8:	462b      	mov	r3, r5
 8013fea:	4620      	mov	r0, r4
 8013fec:	4629      	mov	r1, r5
 8013fee:	f7ec f975 	bl	80002dc <__adddf3>
 8013ff2:	4604      	mov	r4, r0
 8013ff4:	460d      	mov	r5, r1
 8013ff6:	e006      	b.n	8014006 <atan+0x3e>
 8013ff8:	f1bb 0f00 	cmp.w	fp, #0
 8013ffc:	f340 812b 	ble.w	8014256 <atan+0x28e>
 8014000:	a597      	add	r5, pc, #604	@ (adr r5, 8014260 <atan+0x298>)
 8014002:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014006:	ec45 4b10 	vmov	d0, r4, r5
 801400a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801400e:	4bb2      	ldr	r3, [pc, #712]	@ (80142d8 <atan+0x310>)
 8014010:	429e      	cmp	r6, r3
 8014012:	d813      	bhi.n	801403c <atan+0x74>
 8014014:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8014018:	429e      	cmp	r6, r3
 801401a:	d80c      	bhi.n	8014036 <atan+0x6e>
 801401c:	a392      	add	r3, pc, #584	@ (adr r3, 8014268 <atan+0x2a0>)
 801401e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014022:	4620      	mov	r0, r4
 8014024:	4629      	mov	r1, r5
 8014026:	f7ec f959 	bl	80002dc <__adddf3>
 801402a:	4bac      	ldr	r3, [pc, #688]	@ (80142dc <atan+0x314>)
 801402c:	2200      	movs	r2, #0
 801402e:	f7ec fd9b 	bl	8000b68 <__aeabi_dcmpgt>
 8014032:	2800      	cmp	r0, #0
 8014034:	d1e7      	bne.n	8014006 <atan+0x3e>
 8014036:	f04f 3aff 	mov.w	sl, #4294967295
 801403a:	e029      	b.n	8014090 <atan+0xc8>
 801403c:	f7ff fb0e 	bl	801365c <fabs>
 8014040:	4ba7      	ldr	r3, [pc, #668]	@ (80142e0 <atan+0x318>)
 8014042:	429e      	cmp	r6, r3
 8014044:	ec55 4b10 	vmov	r4, r5, d0
 8014048:	f200 80bc 	bhi.w	80141c4 <atan+0x1fc>
 801404c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8014050:	429e      	cmp	r6, r3
 8014052:	f200 809e 	bhi.w	8014192 <atan+0x1ca>
 8014056:	4622      	mov	r2, r4
 8014058:	462b      	mov	r3, r5
 801405a:	4620      	mov	r0, r4
 801405c:	4629      	mov	r1, r5
 801405e:	f7ec f93d 	bl	80002dc <__adddf3>
 8014062:	4b9e      	ldr	r3, [pc, #632]	@ (80142dc <atan+0x314>)
 8014064:	2200      	movs	r2, #0
 8014066:	f7ec f937 	bl	80002d8 <__aeabi_dsub>
 801406a:	2200      	movs	r2, #0
 801406c:	4606      	mov	r6, r0
 801406e:	460f      	mov	r7, r1
 8014070:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014074:	4620      	mov	r0, r4
 8014076:	4629      	mov	r1, r5
 8014078:	f7ec f930 	bl	80002dc <__adddf3>
 801407c:	4602      	mov	r2, r0
 801407e:	460b      	mov	r3, r1
 8014080:	4630      	mov	r0, r6
 8014082:	4639      	mov	r1, r7
 8014084:	f7ec fc0a 	bl	800089c <__aeabi_ddiv>
 8014088:	f04f 0a00 	mov.w	sl, #0
 801408c:	4604      	mov	r4, r0
 801408e:	460d      	mov	r5, r1
 8014090:	4622      	mov	r2, r4
 8014092:	462b      	mov	r3, r5
 8014094:	4620      	mov	r0, r4
 8014096:	4629      	mov	r1, r5
 8014098:	f7ec fad6 	bl	8000648 <__aeabi_dmul>
 801409c:	4602      	mov	r2, r0
 801409e:	460b      	mov	r3, r1
 80140a0:	4680      	mov	r8, r0
 80140a2:	4689      	mov	r9, r1
 80140a4:	f7ec fad0 	bl	8000648 <__aeabi_dmul>
 80140a8:	a371      	add	r3, pc, #452	@ (adr r3, 8014270 <atan+0x2a8>)
 80140aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140ae:	4606      	mov	r6, r0
 80140b0:	460f      	mov	r7, r1
 80140b2:	f7ec fac9 	bl	8000648 <__aeabi_dmul>
 80140b6:	a370      	add	r3, pc, #448	@ (adr r3, 8014278 <atan+0x2b0>)
 80140b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140bc:	f7ec f90e 	bl	80002dc <__adddf3>
 80140c0:	4632      	mov	r2, r6
 80140c2:	463b      	mov	r3, r7
 80140c4:	f7ec fac0 	bl	8000648 <__aeabi_dmul>
 80140c8:	a36d      	add	r3, pc, #436	@ (adr r3, 8014280 <atan+0x2b8>)
 80140ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140ce:	f7ec f905 	bl	80002dc <__adddf3>
 80140d2:	4632      	mov	r2, r6
 80140d4:	463b      	mov	r3, r7
 80140d6:	f7ec fab7 	bl	8000648 <__aeabi_dmul>
 80140da:	a36b      	add	r3, pc, #428	@ (adr r3, 8014288 <atan+0x2c0>)
 80140dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140e0:	f7ec f8fc 	bl	80002dc <__adddf3>
 80140e4:	4632      	mov	r2, r6
 80140e6:	463b      	mov	r3, r7
 80140e8:	f7ec faae 	bl	8000648 <__aeabi_dmul>
 80140ec:	a368      	add	r3, pc, #416	@ (adr r3, 8014290 <atan+0x2c8>)
 80140ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140f2:	f7ec f8f3 	bl	80002dc <__adddf3>
 80140f6:	4632      	mov	r2, r6
 80140f8:	463b      	mov	r3, r7
 80140fa:	f7ec faa5 	bl	8000648 <__aeabi_dmul>
 80140fe:	a366      	add	r3, pc, #408	@ (adr r3, 8014298 <atan+0x2d0>)
 8014100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014104:	f7ec f8ea 	bl	80002dc <__adddf3>
 8014108:	4642      	mov	r2, r8
 801410a:	464b      	mov	r3, r9
 801410c:	f7ec fa9c 	bl	8000648 <__aeabi_dmul>
 8014110:	a363      	add	r3, pc, #396	@ (adr r3, 80142a0 <atan+0x2d8>)
 8014112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014116:	4680      	mov	r8, r0
 8014118:	4689      	mov	r9, r1
 801411a:	4630      	mov	r0, r6
 801411c:	4639      	mov	r1, r7
 801411e:	f7ec fa93 	bl	8000648 <__aeabi_dmul>
 8014122:	a361      	add	r3, pc, #388	@ (adr r3, 80142a8 <atan+0x2e0>)
 8014124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014128:	f7ec f8d6 	bl	80002d8 <__aeabi_dsub>
 801412c:	4632      	mov	r2, r6
 801412e:	463b      	mov	r3, r7
 8014130:	f7ec fa8a 	bl	8000648 <__aeabi_dmul>
 8014134:	a35e      	add	r3, pc, #376	@ (adr r3, 80142b0 <atan+0x2e8>)
 8014136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801413a:	f7ec f8cd 	bl	80002d8 <__aeabi_dsub>
 801413e:	4632      	mov	r2, r6
 8014140:	463b      	mov	r3, r7
 8014142:	f7ec fa81 	bl	8000648 <__aeabi_dmul>
 8014146:	a35c      	add	r3, pc, #368	@ (adr r3, 80142b8 <atan+0x2f0>)
 8014148:	e9d3 2300 	ldrd	r2, r3, [r3]
 801414c:	f7ec f8c4 	bl	80002d8 <__aeabi_dsub>
 8014150:	4632      	mov	r2, r6
 8014152:	463b      	mov	r3, r7
 8014154:	f7ec fa78 	bl	8000648 <__aeabi_dmul>
 8014158:	a359      	add	r3, pc, #356	@ (adr r3, 80142c0 <atan+0x2f8>)
 801415a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801415e:	f7ec f8bb 	bl	80002d8 <__aeabi_dsub>
 8014162:	4632      	mov	r2, r6
 8014164:	463b      	mov	r3, r7
 8014166:	f7ec fa6f 	bl	8000648 <__aeabi_dmul>
 801416a:	4602      	mov	r2, r0
 801416c:	460b      	mov	r3, r1
 801416e:	4640      	mov	r0, r8
 8014170:	4649      	mov	r1, r9
 8014172:	f7ec f8b3 	bl	80002dc <__adddf3>
 8014176:	4622      	mov	r2, r4
 8014178:	462b      	mov	r3, r5
 801417a:	f7ec fa65 	bl	8000648 <__aeabi_dmul>
 801417e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8014182:	4602      	mov	r2, r0
 8014184:	460b      	mov	r3, r1
 8014186:	d148      	bne.n	801421a <atan+0x252>
 8014188:	4620      	mov	r0, r4
 801418a:	4629      	mov	r1, r5
 801418c:	f7ec f8a4 	bl	80002d8 <__aeabi_dsub>
 8014190:	e72f      	b.n	8013ff2 <atan+0x2a>
 8014192:	4b52      	ldr	r3, [pc, #328]	@ (80142dc <atan+0x314>)
 8014194:	2200      	movs	r2, #0
 8014196:	4620      	mov	r0, r4
 8014198:	4629      	mov	r1, r5
 801419a:	f7ec f89d 	bl	80002d8 <__aeabi_dsub>
 801419e:	4b4f      	ldr	r3, [pc, #316]	@ (80142dc <atan+0x314>)
 80141a0:	4606      	mov	r6, r0
 80141a2:	460f      	mov	r7, r1
 80141a4:	2200      	movs	r2, #0
 80141a6:	4620      	mov	r0, r4
 80141a8:	4629      	mov	r1, r5
 80141aa:	f7ec f897 	bl	80002dc <__adddf3>
 80141ae:	4602      	mov	r2, r0
 80141b0:	460b      	mov	r3, r1
 80141b2:	4630      	mov	r0, r6
 80141b4:	4639      	mov	r1, r7
 80141b6:	f7ec fb71 	bl	800089c <__aeabi_ddiv>
 80141ba:	f04f 0a01 	mov.w	sl, #1
 80141be:	4604      	mov	r4, r0
 80141c0:	460d      	mov	r5, r1
 80141c2:	e765      	b.n	8014090 <atan+0xc8>
 80141c4:	4b47      	ldr	r3, [pc, #284]	@ (80142e4 <atan+0x31c>)
 80141c6:	429e      	cmp	r6, r3
 80141c8:	d21c      	bcs.n	8014204 <atan+0x23c>
 80141ca:	4b47      	ldr	r3, [pc, #284]	@ (80142e8 <atan+0x320>)
 80141cc:	2200      	movs	r2, #0
 80141ce:	4620      	mov	r0, r4
 80141d0:	4629      	mov	r1, r5
 80141d2:	f7ec f881 	bl	80002d8 <__aeabi_dsub>
 80141d6:	4b44      	ldr	r3, [pc, #272]	@ (80142e8 <atan+0x320>)
 80141d8:	4606      	mov	r6, r0
 80141da:	460f      	mov	r7, r1
 80141dc:	2200      	movs	r2, #0
 80141de:	4620      	mov	r0, r4
 80141e0:	4629      	mov	r1, r5
 80141e2:	f7ec fa31 	bl	8000648 <__aeabi_dmul>
 80141e6:	4b3d      	ldr	r3, [pc, #244]	@ (80142dc <atan+0x314>)
 80141e8:	2200      	movs	r2, #0
 80141ea:	f7ec f877 	bl	80002dc <__adddf3>
 80141ee:	4602      	mov	r2, r0
 80141f0:	460b      	mov	r3, r1
 80141f2:	4630      	mov	r0, r6
 80141f4:	4639      	mov	r1, r7
 80141f6:	f7ec fb51 	bl	800089c <__aeabi_ddiv>
 80141fa:	f04f 0a02 	mov.w	sl, #2
 80141fe:	4604      	mov	r4, r0
 8014200:	460d      	mov	r5, r1
 8014202:	e745      	b.n	8014090 <atan+0xc8>
 8014204:	4622      	mov	r2, r4
 8014206:	462b      	mov	r3, r5
 8014208:	4938      	ldr	r1, [pc, #224]	@ (80142ec <atan+0x324>)
 801420a:	2000      	movs	r0, #0
 801420c:	f7ec fb46 	bl	800089c <__aeabi_ddiv>
 8014210:	f04f 0a03 	mov.w	sl, #3
 8014214:	4604      	mov	r4, r0
 8014216:	460d      	mov	r5, r1
 8014218:	e73a      	b.n	8014090 <atan+0xc8>
 801421a:	4b35      	ldr	r3, [pc, #212]	@ (80142f0 <atan+0x328>)
 801421c:	4e35      	ldr	r6, [pc, #212]	@ (80142f4 <atan+0x32c>)
 801421e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014226:	f7ec f857 	bl	80002d8 <__aeabi_dsub>
 801422a:	4622      	mov	r2, r4
 801422c:	462b      	mov	r3, r5
 801422e:	f7ec f853 	bl	80002d8 <__aeabi_dsub>
 8014232:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8014236:	4602      	mov	r2, r0
 8014238:	460b      	mov	r3, r1
 801423a:	e9d6 0100 	ldrd	r0, r1, [r6]
 801423e:	f7ec f84b 	bl	80002d8 <__aeabi_dsub>
 8014242:	f1bb 0f00 	cmp.w	fp, #0
 8014246:	4604      	mov	r4, r0
 8014248:	460d      	mov	r5, r1
 801424a:	f6bf aedc 	bge.w	8014006 <atan+0x3e>
 801424e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014252:	461d      	mov	r5, r3
 8014254:	e6d7      	b.n	8014006 <atan+0x3e>
 8014256:	a51c      	add	r5, pc, #112	@ (adr r5, 80142c8 <atan+0x300>)
 8014258:	e9d5 4500 	ldrd	r4, r5, [r5]
 801425c:	e6d3      	b.n	8014006 <atan+0x3e>
 801425e:	bf00      	nop
 8014260:	54442d18 	.word	0x54442d18
 8014264:	3ff921fb 	.word	0x3ff921fb
 8014268:	8800759c 	.word	0x8800759c
 801426c:	7e37e43c 	.word	0x7e37e43c
 8014270:	e322da11 	.word	0xe322da11
 8014274:	3f90ad3a 	.word	0x3f90ad3a
 8014278:	24760deb 	.word	0x24760deb
 801427c:	3fa97b4b 	.word	0x3fa97b4b
 8014280:	a0d03d51 	.word	0xa0d03d51
 8014284:	3fb10d66 	.word	0x3fb10d66
 8014288:	c54c206e 	.word	0xc54c206e
 801428c:	3fb745cd 	.word	0x3fb745cd
 8014290:	920083ff 	.word	0x920083ff
 8014294:	3fc24924 	.word	0x3fc24924
 8014298:	5555550d 	.word	0x5555550d
 801429c:	3fd55555 	.word	0x3fd55555
 80142a0:	2c6a6c2f 	.word	0x2c6a6c2f
 80142a4:	bfa2b444 	.word	0xbfa2b444
 80142a8:	52defd9a 	.word	0x52defd9a
 80142ac:	3fadde2d 	.word	0x3fadde2d
 80142b0:	af749a6d 	.word	0xaf749a6d
 80142b4:	3fb3b0f2 	.word	0x3fb3b0f2
 80142b8:	fe231671 	.word	0xfe231671
 80142bc:	3fbc71c6 	.word	0x3fbc71c6
 80142c0:	9998ebc4 	.word	0x9998ebc4
 80142c4:	3fc99999 	.word	0x3fc99999
 80142c8:	54442d18 	.word	0x54442d18
 80142cc:	bff921fb 	.word	0xbff921fb
 80142d0:	440fffff 	.word	0x440fffff
 80142d4:	7ff00000 	.word	0x7ff00000
 80142d8:	3fdbffff 	.word	0x3fdbffff
 80142dc:	3ff00000 	.word	0x3ff00000
 80142e0:	3ff2ffff 	.word	0x3ff2ffff
 80142e4:	40038000 	.word	0x40038000
 80142e8:	3ff80000 	.word	0x3ff80000
 80142ec:	bff00000 	.word	0xbff00000
 80142f0:	08014980 	.word	0x08014980
 80142f4:	080149a0 	.word	0x080149a0

080142f8 <_init>:
 80142f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142fa:	bf00      	nop
 80142fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142fe:	bc08      	pop	{r3}
 8014300:	469e      	mov	lr, r3
 8014302:	4770      	bx	lr

08014304 <_fini>:
 8014304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014306:	bf00      	nop
 8014308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801430a:	bc08      	pop	{r3}
 801430c:	469e      	mov	lr, r3
 801430e:	4770      	bx	lr
