
---------- Begin Simulation Statistics ----------
final_tick                                 1130536000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174129                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407928                       # Number of bytes of host memory used
host_op_rate                                   305494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.56                       # Real time elapsed on the host
host_tick_rate                               90018140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2186874                       # Number of instructions simulated
sim_ops                                       3836683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001131                       # Number of seconds simulated
sim_ticks                                  1130536000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               449937                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23129                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            479168                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             250663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          449937                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           199274                       # Number of indirect misses.
system.cpu.branchPred.lookups                  511855                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14584                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11550                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2468346                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1979604                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23242                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     375152                       # Number of branches committed
system.cpu.commit.bw_lim_events                642943                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          847653                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2186874                       # Number of instructions committed
system.cpu.commit.committedOps                3836683                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2429874                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.578964                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733742                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1183362     48.70%     48.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       185809      7.65%     56.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       174178      7.17%     63.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243582     10.02%     73.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       642943     26.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2429874                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76740                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12710                       # Number of function calls committed.
system.cpu.commit.int_insts                   3780663                       # Number of committed integer instructions.
system.cpu.commit.loads                        535170                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20514      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3008157     78.41%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1685      0.04%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36260      0.95%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3045      0.08%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1488      0.04%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6388      0.17%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11466      0.30%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12492      0.33%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6725      0.18%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1331      0.03%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          514988     13.42%     94.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         179213      4.67%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20182      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12749      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3836683                       # Class of committed instruction
system.cpu.commit.refs                         727132                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2186874                       # Number of Instructions Simulated
system.cpu.committedOps                       3836683                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.292411                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.292411                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8394                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34995                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50896                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4788                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1033524                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4889260                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   317541                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1199225                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23310                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87216                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      614700                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2007                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      209710                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.fetch.Branches                      511855                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    257183                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2285929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4519                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2924554                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           784                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46620                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.181102                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             350627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             265247                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.034749                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2660816                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.936675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.927996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1261373     47.41%     47.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77539      2.91%     50.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    63390      2.38%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85239      3.20%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1173275     44.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2660816                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    123745                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68453                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    228040400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    228040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    228040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    228040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    228040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    228040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8220400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4634800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4826400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4611600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4419600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     83826000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     83847600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     83843200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     83843600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1741000000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27518                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   403913                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.537641                       # Inst execution rate
system.cpu.iew.exec_refs                       826183                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     209696                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693673                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                645282                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               541                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               219588                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4684280                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                616487                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33238                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4345898                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3293                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7205                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23310                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13429                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41110                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          231                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       110110                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        27625                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19577                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7941                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5984034                       # num instructions consuming a value
system.cpu.iew.wb_count                       4324629                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571609                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3420529                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.530116                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4331309                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6734654                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3714136                       # number of integer regfile writes
system.cpu.ipc                               0.773747                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.773747                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26636      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3420602     78.11%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1706      0.04%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39396      0.90%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4637      0.11%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1528      0.03%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7021      0.16%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15091      0.34%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14343      0.33%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7310      0.17%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2466      0.06%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               599942     13.70%     94.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              198325      4.53%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26282      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13854      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4379139                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93577                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188388                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90073                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             135992                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4258926                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11247852                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4234556                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5395952                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4682920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4379139                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1360                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          847586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17149                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            445                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1251464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2660816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.645788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1178345     44.29%     44.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              185610      6.98%     51.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              316548     11.90%     63.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              360819     13.56%     76.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              619494     23.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2660816                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.549402                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      257315                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           392                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12743                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4895                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               645282                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              219588                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1665872                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    837                       # number of misc regfile writes
system.cpu.numCycles                          2826341                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     77                       # Number of system calls
system.cpu.rename.BlockCycles                  837222                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5163749                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              174                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44710                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   366568                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  22074                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4604                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12537698                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4817922                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6493654                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1229340                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77384                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23310                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                181537                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1329882                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160782                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7622901                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22839                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1093                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    204791                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1160                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6471267                       # The number of ROB reads
system.cpu.rob.rob_writes                     9600507                       # The number of ROB writes
system.cpu.timesIdled                            1777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39020                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          602                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            602                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               82                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12306                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1355                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8156                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1329                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12306                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13635                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11448979                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29605821                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18080                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4157                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24308                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                895                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2070                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2070                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18080                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8985                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50183                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59168                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       197056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1271744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1468800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10492                       # Total snoops (count)
system.l2bus.snoopTraffic                       86848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30640                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014491                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119505                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30196     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      444      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30640                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20483997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19298564                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3697200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       253366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           253366                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       253366                       # number of overall hits
system.cpu.icache.overall_hits::total          253366                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3815                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3815                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3815                       # number of overall misses
system.cpu.icache.overall_misses::total          3815                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180942000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180942000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180942000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180942000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       257181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       257181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       257181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       257181                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014834                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014834                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014834                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014834                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47429.095675                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47429.095675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47429.095675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47429.095675                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          734                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          734                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          734                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          734                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3081                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3081                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3081                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3081                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146232800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146232800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146232800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146232800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47462.771827                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47462.771827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47462.771827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47462.771827                       # average overall mshr miss latency
system.cpu.icache.replacements                   2825                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       253366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          253366                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3815                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3815                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180942000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180942000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       257181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       257181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014834                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014834                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47429.095675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47429.095675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          734                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          734                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3081                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3081                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146232800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146232800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47462.771827                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47462.771827                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.539399                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              235277                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2825                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.283894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.539399                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            517443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           517443                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       729435                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           729435                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       729435                       # number of overall hits
system.cpu.dcache.overall_hits::total          729435                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35069                       # number of overall misses
system.cpu.dcache.overall_misses::total         35069                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1718497200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1718497200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1718497200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1718497200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       764504                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       764504                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       764504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       764504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045872                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045872                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045872                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045872                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49003.313468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49003.313468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49003.313468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49003.313468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30366                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               791                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.389381                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1814                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2802                       # number of writebacks
system.cpu.dcache.writebacks::total              2802                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22440                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22440                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17069                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    586952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    586952000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    586952000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247031598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833983598                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022327                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46476.522290                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46476.522290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46476.522290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55637.747297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48859.546429                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       539565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          539565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32967                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32967                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1614275200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1614275200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       572532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       572532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48966.396700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48966.396700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    485705600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    485705600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45999.204470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45999.204470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       189870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         189870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104222000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104222000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49582.302569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49582.302569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101246400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101246400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48911.304348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48911.304348                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4440                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4440                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247031598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247031598                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55637.747297                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55637.747297                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.011136                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              630149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.273855                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.885340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   236.125796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1546077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1546077                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1100                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4887                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1030                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7017                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1100                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4887                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1030                       # number of overall hits
system.l2cache.overall_hits::total               7017                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1979                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7742                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3410                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13131                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1979                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7742                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3410                       # number of overall misses
system.l2cache.overall_misses::total            13131                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133262400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    530436000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    235848460                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    899546860                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133262400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    530436000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    235848460                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    899546860                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3079                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12629                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4440                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20148                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3079                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12629                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4440                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20148                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.642741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.613033                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.768018                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.651727                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.642741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.613033                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.768018                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.651727                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67338.251642                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68514.079049                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69163.771261                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68505.586779                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67338.251642                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68514.079049                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69163.771261                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68505.586779                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1355                       # number of writebacks
system.l2cache.writebacks::total                 1355                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             19                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            19                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1979                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7735                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3398                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13112                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1979                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7735                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3398                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          523                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13635                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117430400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    468291600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    208155276                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793877276                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117430400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    468291600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    208155276                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     30580324                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    824457600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.642741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.612479                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.765315                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.650784                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.642741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.612479                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.765315                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.676742                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59338.251642                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60541.900452                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61258.174220                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60545.856925                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59338.251642                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60541.900452                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61258.174220                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58470.982792                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60466.270627                       # average overall mshr miss latency
system.l2cache.replacements                      9595                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2802                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2802                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2802                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2802                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          523                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          523                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     30580324                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     30580324                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58470.982792                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58470.982792                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          741                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              741                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1329                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1329                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92472800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92472800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2070                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2070                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.642029                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.642029                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69580.737397                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69580.737397                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1329                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1329                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81840800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81840800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.642029                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.642029                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61580.737397                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61580.737397                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1100                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4146                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1030                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6276                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1979                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6413                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3410                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11802                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133262400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    437963200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    235848460                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    807074060                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3079                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18078                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.642741                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.607349                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.768018                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.652838                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67338.251642                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68293.029783                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69163.771261                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68384.516184                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1979                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6406                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3398                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11783                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117430400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    386450800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    208155276                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    712036476                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.642741                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.606686                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.765315                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.651787                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59338.251642                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60326.381517                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61258.174220                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60429.133158                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3720.883536                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26283                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9595                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.739239                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.269465                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   320.155491                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2377.035880                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   879.227057                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.195642                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078163                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.580331                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.214655                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032030                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908419                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1118                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1006                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2302                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272949                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727051                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               325763                       # Number of tag accesses
system.l2cache.tags.data_accesses              325763                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1130536000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          495040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86720                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86720                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1979                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7735                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3398                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          523                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13635                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1355                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1355                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112031815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          437880793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    192361853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29607195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              771881656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112031815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112031815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76706978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76706978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76706978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112031815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         437880793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    192361853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29607195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             848588634                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1414155600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 785333                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408952                       # Number of bytes of host memory used
host_op_rate                                  1375972                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.11                       # Real time elapsed on the host
host_tick_rate                               68989837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3228472                       # Number of instructions simulated
sim_ops                                       5656651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000284                       # Number of seconds simulated
sim_ticks                                   283619600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               162823                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3845                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            181853                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              60942                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          162823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           101881                       # Number of indirect misses.
system.cpu.branchPred.lookups                  208697                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13377                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2710                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1426575                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   705001                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3845                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     197360                       # Number of branches committed
system.cpu.commit.bw_lim_events                328823                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           51161                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1041598                       # Number of instructions committed
system.cpu.commit.committedOps                1819968                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       690286                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.636542                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.530869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        86529     12.54%     12.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       140601     20.37%     32.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38924      5.64%     38.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        95409     13.82%     52.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       328823     47.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       690286                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        633                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12447                       # Number of function calls committed.
system.cpu.commit.int_insts                   1800043                       # Number of committed integer instructions.
system.cpu.commit.loads                        244905                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19273      1.06%      1.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1456435     80.03%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              60      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              84      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            31      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          244717     13.45%     94.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          98852      5.43%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          188      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1819968                       # Class of committed instruction
system.cpu.commit.refs                         343865                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1041598                       # Number of Instructions Simulated
system.cpu.committedOps                       1819968                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.680732                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.680732                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          168                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          185                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            27                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 28453                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1906004                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   145121                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    523452                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3853                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3757                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      248843                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            40                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       99566                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      208697                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    136214                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        558756                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   368                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1096583                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    7706                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.294334                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             142027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              74319                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.546555                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             704636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.726927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.713234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   171415     24.33%     24.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    28220      4.00%     28.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    43442      6.17%     34.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39849      5.66%     40.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   421710     59.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               704636                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1121                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      670                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     98947200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     98947600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     98947600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     98947600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     98947600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     98947600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        13600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     35012000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     35027600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     35016400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     34984400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      733958400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            4413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4573                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   200114                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.608065                       # Inst execution rate
system.cpu.iew.exec_refs                       348403                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      99566                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12073                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                251617                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               101544                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1871128                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                248837                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5407                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1849246                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   243                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3853                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   259                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3408                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6712                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2585                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3768                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            805                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2373153                       # num instructions consuming a value
system.cpu.iew.wb_count                       1846492                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.595589                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1413424                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.604181                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1847766                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2866611                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1527371                       # number of integer regfile writes
system.cpu.ipc                               1.469007                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.469007                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             19757      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1484214     80.03%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    69      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  54      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   59      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  109      0.01%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  131      0.01%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 56      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               249550     13.46%     94.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100056      5.39%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             376      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            118      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1854653                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1009                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2021                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          884                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1813                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1833887                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4413806                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1845608                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1920483                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1871097                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1854653                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           51160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1885                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        67456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        704636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.632072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.376631                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               75474     10.71%     10.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               91993     13.06%     23.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              116179     16.49%     40.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              153658     21.81%     62.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              267332     37.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          704636                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.615691                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      136214                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               108                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              282                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               251617                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              101544                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  769145                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                           709049                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   12862                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2202531                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     60                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   148366                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5188729                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1895164                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2287416                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    523718                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  14808                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3853                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 15373                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    84884                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1643                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2941840                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            464                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3184                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2232592                       # The number of ROB reads
system.cpu.rob.rob_writes                     3756743                       # The number of ROB writes
system.cpu.timesIdled                              61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1074                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               39                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          175                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            175                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               29                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              398                       # Transaction distribution
system.membus.trans_dist::ReadExReq               189                       # Transaction distribution
system.membus.trans_dist::ReadExResp              189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           253                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 442                       # Request fanout histogram
system.membus.reqLayer2.occupancy              424762                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             948838                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 343                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           136                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               851                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                220                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                193                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               193                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            344                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          397                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1214                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1611                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        32192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    40640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               671                       # Total snoops (count)
system.l2bus.snoopTraffic                        2368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1209                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032258                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.176758                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1170     96.77%     96.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      3.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1209                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              485200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               556277                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              158400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       283619600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       136038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           136038                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       136038                       # number of overall hits
system.cpu.icache.overall_hits::total          136038                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          176                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            176                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          176                       # number of overall misses
system.cpu.icache.overall_misses::total           176                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6781600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6781600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6781600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6781600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       136214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       136214                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       136214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       136214                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001292                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38531.818182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38531.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38531.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38531.818182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           43                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           43                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          133                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5242400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5242400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5242400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5242400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000976                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000976                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000976                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000976                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39416.541353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39416.541353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39416.541353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39416.541353                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       136038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          136038                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          176                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           176                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6781600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6781600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       136214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       136214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38531.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38531.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           43                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5242400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5242400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39416.541353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39416.541353                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               21675                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            164.204545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            272560                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           272560                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       344063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           344063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       344063                       # number of overall hits
system.cpu.dcache.overall_hits::total          344063                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            301                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          301                       # number of overall misses
system.cpu.dcache.overall_misses::total           301                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     17530400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     17530400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     17530400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     17530400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       344364                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       344364                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       344364                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       344364                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000874                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000874                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000874                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000874                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58240.531561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58240.531561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58240.531561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58240.531561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                46                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           99                       # number of writebacks
system.cpu.dcache.writebacks::total                99                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           59                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15275200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15275200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15275200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4019477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19294677                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001176                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63120.661157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63120.661157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63120.661157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24659.368098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47641.177778                       # average overall mshr miss latency
system.cpu.dcache.replacements                    404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       245297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          245297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       245404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       245404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37495.327103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37495.327103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           59                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           48                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1912000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1912000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39833.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39833.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        98766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          98766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13518400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13518400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        98960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69682.474227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69682.474227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13363200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13363200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68882.474227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68882.474227                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          163                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          163                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4019477                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4019477                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24659.368098                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24659.368098                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.891089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   756.971006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   267.028994                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.739229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.260771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          272                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            689132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           689132                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              65                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              29                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          118                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 212                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             65                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             29                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          118                       # number of overall hits
system.l2cache.overall_hits::total                212                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            68                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           212                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           45                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               325                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           68                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          212                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           45                       # number of overall misses
system.l2cache.overall_misses::total              325                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      4537200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     14704000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2876786                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     22117986                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      4537200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     14704000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2876786                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     22117986                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          133                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          241                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          163                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             537                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          133                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          241                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          163                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            537                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.511278                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.879668                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.276074                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.605214                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.511278                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.879668                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.276074                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.605214                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66723.529412                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69358.490566                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 63928.577778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68055.341538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66723.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69358.490566                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 63928.577778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68055.341538                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             14                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            14                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           68                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          212                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           68                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          212                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          131                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          442                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      4001200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     13008000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1828000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     18837200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      4001200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     13008000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1828000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      7890634                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26727834                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.511278                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.879668                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.190184                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.579143                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.511278                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.879668                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.190184                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.823091                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58841.176471                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61358.490566                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58967.741935                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60569.774920                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58841.176471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61358.490566                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58967.741935                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60233.847328                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60470.212670                       # average overall mshr miss latency
system.l2cache.replacements                       451                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           99                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           99                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           99                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           99                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          131                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          131                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      7890634                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      7890634                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60233.847328                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60233.847328                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          189                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            189                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     13060000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     13060000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          193                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          193                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.979275                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.979275                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69100.529101                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69100.529101                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          189                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          189                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     11548000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     11548000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.979275                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.979275                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61100.529101                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61100.529101                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           65                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          118                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          208                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           68                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           23                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          136                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      4537200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1644000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2876786                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      9057986                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          344                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.511278                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.479167                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.276074                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.395349                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66723.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71478.260870                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 63928.577778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66602.838235                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           68                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           23                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          122                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      4001200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1460000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1828000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      7289200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.511278                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479167                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.190184                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.354651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58841.176471                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63478.260870                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58967.741935                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59747.540984                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1366                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  451                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.028825                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.066613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1045.829577                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1875.043630                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   905.875528                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   224.184652                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011003                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255329                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.457774                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221161                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.054733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1132                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2964                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2739                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276367                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723633                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9043                       # Number of tag accesses
system.l2cache.tags.data_accesses                9043                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    283619600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            4288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         8384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           4288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               67                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              212                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          131                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  441                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           15118842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           47838725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      6995285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29560721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               99513574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      15118842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          15118842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8349211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8349211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8349211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          15118842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          47838725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      6995285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29560721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             107862785                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1472796800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2461976                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411000                       # Number of bytes of host memory used
host_op_rate                                  4336534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.37                       # Real time elapsed on the host
host_tick_rate                               42790605                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3373766                       # Number of instructions simulated
sim_ops                                       5942821                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000059                       # Number of seconds simulated
sim_ticks                                    58641200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                32539                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               971                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29976                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16575                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           32539                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            15964                       # Number of indirect misses.
system.cpu.branchPred.lookups                   37728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3730                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          841                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    133375                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    71852                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               993                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      34062                       # Number of branches committed
system.cpu.commit.bw_lim_events                 49900                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17860                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               145294                       # Number of instructions committed
system.cpu.commit.committedOps                 286170                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       127165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.250383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.689913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        34486     27.12%     27.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        16286     12.81%     39.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9195      7.23%     47.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17298     13.60%     60.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        49900     39.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       127165                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1071                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3541                       # Number of function calls committed.
system.cpu.commit.int_insts                    285731                       # Number of committed integer instructions.
system.cpu.commit.loads                         48278                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          140      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           214142     74.83%     74.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             410      0.14%     75.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              104      0.04%     75.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             72      0.03%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.04%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              66      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.03%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             84      0.03%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            33      0.01%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           47954     16.76%     91.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22361      7.81%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          324      0.11%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          260      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            286170                       # Class of committed instruction
system.cpu.commit.refs                          70899                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      145294                       # Number of Instructions Simulated
system.cpu.committedOps                        286170                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.009009                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.009009                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           50                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           92                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11072                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 311759                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    32776                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     86450                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1010                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1092                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       49890                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       23339                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       37728                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     25544                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         97838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   289                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         160871                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.257348                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              33376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              20305                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.097324                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             132400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.400597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.808834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    42580     32.16%     32.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6261      4.73%     36.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5799      4.38%     41.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11060      8.35%     49.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    66700     50.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               132400                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1498                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      941                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     14901200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     14901200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     14900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     14900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     14900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     14900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       105600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       105600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7376400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7376800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7373200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7365600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      119390400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1252                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    34887                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.028158                       # Inst execution rate
system.cpu.iew.exec_refs                        73231                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      23339                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6591                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 50920                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                153                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                23993                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              304020                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 49892                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1548                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                297334                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    38                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2287                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2644                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1372                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1147                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    297545                       # num instructions consuming a value
system.cpu.iew.wb_count                        296587                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662444                       # average fanout of values written-back
system.cpu.iew.wb_producers                    197107                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.023062                       # insts written-back per cycle
system.cpu.iew.wb_sent                         296900                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   460262                       # number of integer regfile reads
system.cpu.int_regfile_writes                  237945                       # number of integer regfile writes
system.cpu.ipc                               0.991071                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.991071                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               406      0.14%      0.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                223512     74.78%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  411      0.14%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   117      0.04%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 112      0.04%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.04%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   54      0.02%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  138      0.05%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  114      0.04%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 102      0.03%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 72      0.02%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                49758     16.65%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               23214      7.77%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             444      0.15%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            313      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 298879                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1477                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2969                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2313                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 296996                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             727551                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       295174                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            319585                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     303752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    298879                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 268                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               359                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            183                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        132400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.257394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.481496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               25497     19.26%     19.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               18386     13.89%     33.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               22824     17.24%     50.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27927     21.09%     71.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               37766     28.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          132400                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.038696                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       25570                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               534                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              934                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                50920                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               23993                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  142972                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           146603                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     22                       # Number of system calls
system.cpu.rename.BlockCycles                    8032                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                299575                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    216                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    33608                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    371                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    46                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                770455                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 309133                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              324210                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     86596                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    703                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1010                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1599                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    24659                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2137                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           478738                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1555                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                117                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1800                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            123                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       381295                       # The number of ROB reads
system.cpu.rob.rob_writes                      613356                       # The number of ROB writes
system.cpu.timesIdled                             228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1168                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              216                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           248                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               252                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     252    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 252                       # Request fanout histogram
system.membus.reqLayer2.occupancy              219214                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             544486                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 575                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           120                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               721                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            575                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1157                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          594                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1751                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    43968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               258                       # Total snoops (count)
system.l2bus.snoopTraffic                        1088                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                841                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.046373                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.210417                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      802     95.36%     95.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      4.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  841                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              237600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               556781                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              463200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        58641200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        25081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            25081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        25081                       # number of overall hits
system.cpu.icache.overall_hits::total           25081                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            463                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          463                       # number of overall misses
system.cpu.icache.overall_misses::total           463                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16254400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16254400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16254400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16254400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        25544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        25544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        25544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        25544                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018126                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018126                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018126                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35106.695464                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35106.695464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35106.695464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35106.695464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          386                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12728400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12728400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12728400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12728400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32975.129534                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32975.129534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32975.129534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32975.129534                       # average overall mshr miss latency
system.cpu.icache.replacements                    386                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        25081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           25081                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           463                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16254400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16254400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        25544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        25544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35106.695464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35106.695464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12728400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12728400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32975.129534                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32975.129534                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              161132                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               642                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            250.984424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             51474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            51474                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        69901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            69901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        69901                       # number of overall hits
system.cpu.dcache.overall_hits::total           69901                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            293                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          293                       # number of overall misses
system.cpu.dcache.overall_misses::total           293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11703200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11703200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11703200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11703200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        70194                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        70194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        70194                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        70194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004174                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39942.662116                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39942.662116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39942.662116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39942.662116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          104                       # number of writebacks
system.cpu.dcache.writebacks::total               104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           19                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          198                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6809600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6809600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6809600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       985580                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7795180                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002550                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002550                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002821                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38042.458101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38042.458101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38042.458101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51872.631579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39369.595960                       # average overall mshr miss latency
system.cpu.dcache.replacements                    198                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        47289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           47289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11342800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11342800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        47573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        47573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39939.436620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39939.436620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6456400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6456400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37978.823529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37978.823529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        22612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          22612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       360400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       360400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        22621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        22621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40044.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40044.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       353200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       353200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39244.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39244.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       985580                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       985580                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51872.631579                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51872.631579                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513998                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            420.620295                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   760.924791                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   263.075209                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.256909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          232                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.226562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            140586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           140586                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             232                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              93                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 330                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            232                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             93                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                330                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           153                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            86                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               253                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          153                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           86                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           14                       # number of overall misses
system.l2cache.overall_misses::total              253                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10312800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5808000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       931986                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17052786                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10312800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5808000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       931986                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17052786                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          385                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          179                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             583                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          385                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          179                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           19                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            583                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.397403                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.480447                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.736842                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.433962                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.397403                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.480447                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.736842                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.433962                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67403.921569                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67534.883721                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66570.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67402.316206                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67403.921569                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67534.883721                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66570.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67402.316206                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             16                       # number of writebacks
system.l2cache.writebacks::total                   16                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          153                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           86                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          153                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           86                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9088800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5120000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       819986                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15028786                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9088800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5120000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       819986                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15028786                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.397403                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.480447                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.736842                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.433962                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.397403                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.480447                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.736842                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.433962                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59403.921569                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59534.883721                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58570.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59402.316206                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59403.921569                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59534.883721                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58570.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59402.316206                       # average overall mshr miss latency
system.l2cache.replacements                       257                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          104                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          104                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          104                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          104                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       300400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       300400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.444444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.444444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        75100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        75100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       268400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       268400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        67100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        67100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          232                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           88                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          325                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          153                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           82                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          249                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10312800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5507600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       931986                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16752386                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          385                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          170                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.397403                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482353                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.736842                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.433798                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67403.921569                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67165.853659                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66570.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67278.658635                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          153                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           82                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          249                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9088800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4851600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       819986                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14760386                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.397403                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482353                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.736842                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.433798                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59403.921569                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59165.853659                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58570.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59278.658635                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13835                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4353                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.178268                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.745871                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1076.014885                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1857.806852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   885.717003                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   230.715388                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011168                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.262699                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453566                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.216240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.056327                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1058                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3038                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1022                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2600                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.258301                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.741699                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9585                       # Number of tag accesses
system.l2cache.tags.data_accesses                9585                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     58641200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              153                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               86                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  253                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  16                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          166981576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           93858925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     15279360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              276119861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     166981576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         166981576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17462126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17462126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17462126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         166981576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          93858925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     15279360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             293581987                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
