Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado2022/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/led_controller.v" Line 1. Module led_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/debouncer.v" Line 1. Module debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/synchronizer.v" Line 1. Module synchronizer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/counter.v" Line 1. Module counter(MODULE=8,STEP=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/led_controller.v" Line 1. Module led_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/debouncer.v" Line 1. Module debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/synchronizer.v" Line 1. Module synchronizer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado2022/VivadoProjects/debouncer/debouncer.srcs/sources_1/new/counter.v" Line 1. Module counter(MODULE=8,STEP=1'b1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.counter(MODULE=8,STEP=1'b1)
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.led_controller
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
