0.4
2016.2
C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Archivos/FSM_test.vhd,1473255959,vhdl,,,,,,,,,,,
C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Archivos/clockgenerator.vhd,1379406894,vhdl,,,,,,,,,,,
C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Archivos/file_read.vhd,1379406894,vhdl,,,,,,,,,,,
C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Sequences/Sequences.srcs/sources_1/new/Mealy.vhd,1473257318,vhdl,,,,,,,,,,,
C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Sequences/Sequences.srcs/sources_1/new/Moore.vhd,1473256678,vhdl,,,,,,,,,,,
