Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Execute_Stage_tb_behav xil_defaultlib.Execute_Stage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Add.v" Line 1. Module Add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/ALU_control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/ALU.v" Line 1. Module Execute_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Ex_mem.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Add.v" Line 1. Module Add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/ALU_control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/ALU.v" Line 1. Module Execute_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Ex_mem.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Mux_32
Compiling module xil_defaultlib.Execute_ALU
Compiling module xil_defaultlib.Mux_5
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Execute_Stage
Compiling module xil_defaultlib.Execute_Stage_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Execute_Stage_tb_behav
