I 000052 55 2081          1431478831625 desplegador
(_unit VHDL (desplegador 0 30 (desplegador 0 42 ))
  (_version v32)
  (_time 1431478831622 2015.05.12 20:00:31)
  (_source (\./src/desplegador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1431478825084)
    (_use )
  )
  (_object
    (_port (_internal da ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal datos ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal rd_u ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal leds ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000001~13 0 43 (_scalar (_to (i 0)(i 50000001)))))
    (_signal (_internal C ~INTEGER~range~0~to~50000001~13 0 43 (_architecture (_uni ))))
    (_signal (_internal seg ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(5)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(5)))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . desplegador 3 -1
  )
)
I 000052 55 2535          1431479162761 desplegador
(_unit VHDL (desplegador 0 30 (desplegador 0 42 ))
  (_version v32)
  (_time 1431479162758 2015.05.12 20:06:02)
  (_source (\./src/desplegador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1431478825084)
    (_use )
  )
  (_object
    (_port (_internal da ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal datos ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal rd_u ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal leds ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000001~13 0 43 (_scalar (_to (i 0)(i 50000001)))))
    (_signal (_internal C ~INTEGER~range~0~to~50000001~13 0 43 (_architecture (_uni ))))
    (_signal (_internal seg ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{7~downto~0}~13 0 45 (_architecture (_uni ))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_target(5))(_sensitivity(5)(1)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_target(6))(_sensitivity(5)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((leds)(tmp)))(_target(4))(_sensitivity(7)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
      (line__54(_architecture 4 0 54 (_process (_simple)(_target(7))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . desplegador 5 -1
  )
)
I 000052 55 2206          1431479723440 desplegador
(_unit VHDL (desplegador 0 30 (desplegador 0 41 ))
  (_version v32)
  (_time 1431479723439 2015.05.12 20:15:23)
  (_source (\./src/desplegador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1431478825084)
    (_use )
  )
  (_object
    (_port (_internal da ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal datos ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal rd_u ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal leds ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000001~13 0 42 (_scalar (_to (i 0)(i 50000001)))))
    (_signal (_internal C ~INTEGER~range~0~to~50000001~13 0 42 (_architecture (_uni ))))
    (_signal (_internal seg ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(1)(5)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(5)))))
      (line__51(_architecture 2 0 51 (_process (_simple)(_target(3)(7))(_sensitivity(1))(_read(0)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . desplegador 3 -1
  )
)
V 000052 55 1989          1431479734669 desplegador
(_unit VHDL (desplegador 0 30 (desplegador 0 41 ))
  (_version v32)
  (_time 1431479734666 2015.05.12 20:15:34)
  (_source (\./src/desplegador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1431479734667)
    (_use )
  )
  (_object
    (_port (_internal da ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal datos ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_port (_internal rd_u ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000001~13 0 42 (_scalar (_to (i 0)(i 50000001)))))
    (_signal (_internal C ~INTEGER~range~0~to~50000001~13 0 42 (_architecture (_uni ))))
    (_signal (_internal seg ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal tmp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(4))(_sensitivity(4)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(5))(_sensitivity(4)))))
      (line__51(_architecture 2 0 51 (_process (_simple)(_target(6)(3))(_sensitivity(1))(_read(5)(6)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . desplegador 3 -1
  )
)
