VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml log2_32b_syn.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: log2_32b_syn.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.0 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: log2_32b_syn.pre-vpr.net
Circuit placement file: log2_32b_syn.pre-vpr.place
Circuit routing file: log2_32b_syn.pre-vpr.route
Circuit SDC file: log2_32b_syn.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 25.2 MiB, delta_rss +8.2 MiB)
Circuit file: log2_32b_syn.pre-vpr.blif
# Load circuit
# Load circuit took 0.15 seconds (max_rss 42.3 MiB, delta_rss +17.1 MiB)
# Clean circuit
Absorbed 1 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.01 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.03 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 8288
    .input :      32
    .output:      32
    6-LUT  :    8224
  Nets  : 8256
    Avg Fanout:     4.5
    Max Fanout:   297.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net clk found in activity file, but it does not exist in the .blif file.
Warning 3: Net rst found in activity file, but it does not exist in the .blif file.
Warning 4: Net result~0 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.01 seconds (max_rss 42.9 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 45329
  Timing Graph Edges: 74114
  Timing Graph Levels: 134
# Build Timing Graph took 0.11 seconds (max_rss 52.0 MiB, delta_rss +9.1 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'log2_32b_syn.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 52.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'log2_32b_syn.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 8288, total nets: 8256, total inputs: 32, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   331/8288      3%                           21     8 x 8     
Failed route at end, repack cluster trying detailed routing at each stage.
   662/8288      7%                           43    10 x 10    
   993/8288     11%                           65    12 x 12    
  1324/8288     15%                           86    13 x 13    
  1655/8288     19%                          109    15 x 15    
  1986/8288     23%                          131    16 x 16    
  2317/8288     27%                          154    17 x 17    
  2648/8288     31%                          176    18 x 18    
  2979/8288     35%                          198    19 x 19    
  3310/8288     39%                          220    19 x 19    
  3641/8288     43%                          243    21 x 21    
  3972/8288     47%                          263    21 x 21    
  4303/8288     51%                          285    22 x 22    
  4634/8288     55%                          307    23 x 23    
  4965/8288     59%                          328    23 x 23    
  5296/8288     63%                          350    24 x 24    
  5627/8288     67%                          372    25 x 25    
  5958/8288     71%                          395    26 x 26    
  6289/8288     75%                          420    26 x 26    
  6620/8288     79%                          446    27 x 27    
  6951/8288     83%                          470    27 x 27    
  7282/8288     87%                          495    29 x 29    
  7613/8288     91%                          525    29 x 29    
  7944/8288     95%                          556    30 x 30    
  8275/8288     99%                          659    31 x 31    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 5693
  LEs used for logic and registers    : 0
  LEs used for logic only             : 5693
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0030494 sec
Full Max Req/Worst Slack updates 1 in 9.3e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0047132 sec
FPGA sized to 31 x 31 (auto)
Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.07 Type: io
	Block Utilization: 0.98 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        624                                34.9503                      7.85096   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3325 out of 8256 nets, 4931 nets not absorbed.

Netlist conversion complete.

# Packing took 10.32 seconds (max_rss 114.7 MiB, delta_rss +62.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'log2_32b_syn.pre-vpr.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.17228 seconds).
Warning 5: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 1.23 seconds (max_rss 148.1 MiB, delta_rss +33.4 MiB)
Warning 6: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 64
   inpad          : 32
   outpad         : 32
  clb             : 624
   fle            : 5693
    lut5inter     : 2765
     ble5         : 5296
      flut5       : 5296
       lut5       : 5296
        lut       : 5296
    ble6          : 2928
     lut6         : 2928
      lut         : 2928

# Create Device
## Build Device Grid
FPGA sized to 31 x 31: 961 grid tiles (auto)

Resource usage...
	Netlist
		64	blocks of type: io
	Architecture
		928	blocks of type: io
	Netlist
		624	blocks of type: clb
	Architecture
		638	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		21	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		16	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.98 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 148.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:56234
OPIN->CHANX/CHANY edge count before creating direct connections: 324480
OPIN->CHANX/CHANY edge count after creating direct connections: 325096
CHAN->CHAN type edge count:1791784
## Build routing resource graph took 2.16 seconds (max_rss 177.5 MiB, delta_rss +29.4 MiB)
  RR Graph Nodes: 177844
  RR Graph Edges: 2173114
# Create Device took 2.30 seconds (max_rss 177.5 MiB, delta_rss +29.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 4.95 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 7: Found no more ample locations for SOURCE in io
Warning 8: Found no more ample locations for OPIN in io
Warning 9: Found no more ample locations for SOURCE in clb
Warning 10: Found no more ample locations for OPIN in clb
Warning 11: Found no more ample locations for SOURCE in mult_36
Warning 12: Found no more ample locations for OPIN in mult_36
Warning 13: Found no more ample locations for SOURCE in memory
Warning 14: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.05 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 5.01 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.01 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 21841 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 180273

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 901.367 td_cost: 1.45288e-05
Initial placement estimated Critical Path Delay (CPD): 88.8672 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2640.78 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -88.8672 ns

Initial placement estimated setup slack histogram:
[ -8.9e-08:   -8e-08) 30 ( 93.8%) |************************************************
[   -8e-08: -7.1e-08)  1 (  3.1%) |**
[ -7.1e-08: -6.2e-08)  0 (  0.0%) |
[ -6.2e-08: -5.4e-08)  0 (  0.0%) |
[ -5.4e-08: -4.5e-08)  0 (  0.0%) |
[ -4.5e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -2.7e-08)  0 (  0.0%) |
[ -2.7e-08: -1.8e-08)  0 (  0.0%) |
[ -1.8e-08: -9.3e-09)  0 (  0.0%) |
[ -9.3e-09: -4.8e-10)  1 (  3.1%) |**
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3036
Warning 15: Starting t: 228 of 688 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 3.6e-04   0.937     776.67 1.2867e-05  81.984  -2.43e+03  -81.984   0.552  0.0357   30.0     1.00      3036  0.200
   2    0.1 3.4e-04   0.949     685.01 1.1624e-05  74.916   -2.2e+03  -74.916   0.513  0.0256   30.0     1.00      6072  0.950
   3    0.1 3.2e-04   0.954     611.51 1.0713e-05  70.265  -2.07e+03  -70.265   0.480  0.0243   30.0     1.00      9108  0.950
   4    0.1 3.1e-04   0.974     564.90 1.0197e-05  64.875  -1.91e+03  -64.875   0.444  0.0150   30.0     1.00     12144  0.950
   5    0.1 2.9e-04   0.984     539.94 1.0074e-05  60.933  -1.78e+03  -60.933   0.423  0.0087   30.0     1.00     15180  0.950
   6    0.2 2.8e-04   0.986     520.17 9.3023e-06  61.906  -1.82e+03  -61.906   0.402  0.0064   29.5     1.12     18216  0.950
   7    0.1 2.6e-04   0.991     513.79 8.7962e-06  59.449  -1.75e+03  -59.449   0.374  0.0081   28.4     1.40     21252  0.950
   8    0.1 2.5e-04   0.992     502.21 8.016e-06   58.922  -1.73e+03  -58.922   0.345  0.0059   26.5     1.85     24288  0.950
   9    0.1 2.4e-04   0.992     495.14 7.0678e-06  57.468   -1.7e+03  -57.468   0.340  0.0038   24.0     2.46     27324  0.950
  10    0.1 2.3e-04   0.988     487.60 6.3161e-06  58.413  -1.71e+03  -58.413   0.317  0.0048   21.6     3.04     30360  0.950
  11    0.1 2.1e-04   0.991     484.36 6.0489e-06  55.759  -1.64e+03  -55.759   0.302  0.0033   18.9     3.67     33396  0.950
  12    0.1 2.0e-04   0.987     476.68 5.4581e-06  55.488  -1.62e+03  -55.488   0.291  0.0063   16.3     4.30     36432  0.950
  13    0.1 1.9e-04   0.990     467.51 5.1387e-06  54.773   -1.6e+03  -54.773   0.282  0.0049   13.9     4.89     39468  0.950
  14    0.1 1.8e-04   0.992     461.64 4.606e-06   55.590  -1.63e+03  -55.590   0.266  0.0048   11.7     5.42     42504  0.950
  15    0.1 1.7e-04   0.995     454.24 4.4373e-06  54.640  -1.59e+03  -54.640   0.261  0.0022    9.7     5.91     45540  0.950
  16    0.1 1.7e-04   0.996     453.39 4.5213e-06  54.076  -1.57e+03  -54.076   0.263  0.0025    7.9     6.33     48576  0.950
  17    0.1 1.6e-04   0.996     449.77 4.343e-06   51.709  -1.53e+03  -51.709   0.248  0.0024    6.5     6.67     51612  0.950
  18    0.1 1.5e-04   0.996     447.59 4.0528e-06  53.648  -1.57e+03  -53.648   0.253  0.0018    5.3     6.97     54648  0.950
  19    0.1 1.4e-04   0.993     443.90 4.2574e-06  52.140  -1.52e+03  -52.140   0.396  0.0026    4.3     7.21     57684  0.950
  20    0.1 1.3e-04   0.988     438.41 4.1565e-06  51.903  -1.51e+03  -51.903   0.394  0.0046    4.1     7.25     60720  0.950
  21    0.1 1.3e-04   0.994     431.47 3.9658e-06  52.385  -1.53e+03  -52.385   0.388  0.0026    3.9     7.30     63756  0.950
  22    0.1 1.2e-04   0.999     430.19 4.0216e-06  53.518  -1.56e+03  -53.518   0.372  0.0014    3.7     7.35     66792  0.950
  23    0.1 1.2e-04   0.995     429.08 3.9925e-06  52.068  -1.52e+03  -52.068   0.358  0.0024    3.5     7.41     69828  0.950
  24    0.1 1.1e-04   0.995     428.89 3.728e-06   52.530  -1.54e+03  -52.530   0.343  0.0027    3.2     7.48     72864  0.950
  25    0.1 1.0e-04   0.995     425.18 3.9109e-06  50.913   -1.5e+03  -50.913   0.428  0.0019    2.9     7.55     75900  0.950
  26    0.1 9.9e-05   0.995     422.74 3.6097e-06  52.692  -1.54e+03  -52.692   0.399  0.0037    2.8     7.56     78936  0.950
  27    0.1 9.4e-05   1.000     419.68 3.714e-06   51.537  -1.51e+03  -51.537   0.386  0.0011    2.7     7.59     81972  0.950
  28    0.1 8.9e-05   1.000     419.15 3.8625e-06  51.410  -1.51e+03  -51.410   0.368  0.0010    2.6     7.62     85008  0.950
  29    0.1 8.5e-05   0.998     417.99 3.8143e-06  51.370  -1.51e+03  -51.370   0.354  0.0019    2.4     7.67     88044  0.950
  30    0.1 8.1e-05   0.996     415.46 3.7774e-06  51.009   -1.5e+03  -51.009   0.352  0.0016    2.2     7.72     91080  0.950
  31    0.1 7.7e-05   0.999     414.44 3.6586e-06  51.480  -1.51e+03  -51.480   0.471  0.0007    2.0     7.76     94116  0.950
  32    0.1 7.3e-05   0.999     414.32 3.7661e-06  51.049   -1.5e+03  -51.049   0.334  0.0013    2.0     7.75     97152  0.950
  33    0.1 6.9e-05   0.996     411.98 3.7915e-06  50.935  -1.49e+03  -50.935   0.436  0.0025    1.8     7.80    100188  0.950
  34    0.1 6.6e-05   1.000     410.67 3.7338e-06  50.458  -1.48e+03  -50.458   0.402  0.0006    1.8     7.80    103224  0.950
  35    0.1 6.2e-05   0.998     410.11 3.6583e-06  50.901  -1.49e+03  -50.901   0.389  0.0009    1.8     7.82    106260  0.950
  36    0.1 5.9e-05   0.998     409.69 3.7024e-06  50.009  -1.46e+03  -50.009   0.375  0.0007    1.7     7.84    109296  0.950
  37    0.1 5.6e-05   1.000     408.80 3.718e-06   50.676  -1.48e+03  -50.676   0.354  0.0008    1.6     7.87    112332  0.950
  38    0.1 5.4e-05   0.999     408.47 3.6777e-06  50.264  -1.47e+03  -50.264   0.358  0.0015    1.4     7.90    115368  0.950
  39    0.1 5.1e-05   0.998     407.23 3.6668e-06  50.219  -1.47e+03  -50.219   0.343  0.0014    1.3     7.93    118404  0.950
  40    0.1 4.8e-05   0.999     406.42 3.5849e-06  50.352  -1.47e+03  -50.352   0.325  0.0006    1.2     7.96    121440  0.950
  41    0.1 4.6e-05   0.998     405.57 3.6646e-06  50.077  -1.47e+03  -50.077   0.303  0.0011    1.0     7.99    124476  0.950
  42    0.1 4.4e-05   1.000     405.04 3.7046e-06  50.108  -1.46e+03  -50.108   0.286  0.0005    1.0     8.00    127512  0.950
  43    0.1 4.1e-05   0.998     403.63 3.5671e-06  50.248  -1.47e+03  -50.248   0.273  0.0014    1.0     8.00    130548  0.950
  44    0.1 3.9e-05   0.999     402.76 3.5115e-06  50.248  -1.47e+03  -50.248   0.245  0.0008    1.0     8.00    133584  0.950
  45    0.1 3.7e-05   1.000     402.82 3.4892e-06  50.438  -1.48e+03  -50.438   0.240  0.0003    1.0     8.00    136620  0.950
  46    0.1 3.6e-05   0.999     402.39 3.5538e-06  50.204  -1.47e+03  -50.204   0.242  0.0006    1.0     8.00    139656  0.950
  47    0.1 3.4e-05   0.999     401.76 3.5545e-06  50.029  -1.47e+03  -50.029   0.232  0.0005    1.0     8.00    142692  0.950
  48    0.1 3.2e-05   0.999     400.76 3.5667e-06  50.168  -1.47e+03  -50.168   0.223  0.0006    1.0     8.00    145728  0.950
  49    0.1 3.0e-05   0.999     400.79 3.5688e-06  50.256  -1.47e+03  -50.256   0.202  0.0004    1.0     8.00    148764  0.950
  50    0.1 2.9e-05   0.999     400.91 3.5917e-06  49.981  -1.46e+03  -49.981   0.179  0.0005    1.0     8.00    151800  0.950
  51    0.1 2.8e-05   1.000     400.28 3.6109e-06  49.983  -1.46e+03  -49.983   0.172  0.0002    1.0     8.00    154836  0.950
  52    0.1 2.6e-05   0.999     400.28 3.6718e-06  49.834  -1.46e+03  -49.834   0.189  0.0003    1.0     8.00    157872  0.950
  53    0.1 2.5e-05   0.999     400.29 3.5377e-06  50.327  -1.47e+03  -50.327   0.193  0.0006    1.0     8.00    160908  0.950
  54    0.1 2.4e-05   1.000     399.85 3.6071e-06  50.391  -1.47e+03  -50.391   0.159  0.0003    1.0     8.00    163944  0.950
  55    0.1 2.2e-05   0.999     399.77 3.5991e-06  49.926  -1.46e+03  -49.926   0.156  0.0002    1.0     8.00    166980  0.950
  56    0.1 2.1e-05   1.000     399.25 3.4988e-06  50.535  -1.48e+03  -50.535   0.150  0.0002    1.0     8.00    170016  0.950
  57    0.1 1.7e-05   0.999     398.67 3.501e-06   50.580  -1.48e+03  -50.580   0.123  0.0005    1.0     8.00    173052  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=398.186, TD costs=3.50779e-06, CPD= 50.389 (ns) 
  58    0.1 1.4e-05   0.999     398.12 3.5033e-06  50.389  -1.47e+03  -50.389   0.088  0.0003    1.0     8.00    176088  0.800
  59    0.1 1.1e-05   1.000     397.99 3.4729e-06  50.435  -1.48e+03  -50.435   0.057  0.0002    1.0     8.00    179124  0.800
  60    0.1 8.7e-06   1.000     397.99 3.4388e-06  50.721  -1.48e+03  -50.721   0.054  0.0002    1.0     8.00    182160  0.800
  61    0.1 7.0e-06   1.000     398.06 3.4433e-06  50.469  -1.48e+03  -50.469   0.042  0.0002    1.0     8.00    185196  0.800
  62    0.1 5.6e-06   1.000     397.96 3.4408e-06  50.593  -1.48e+03  -50.593   0.032  0.0001    1.0     8.00    188232  0.800
  63    0.1 4.5e-06   1.000     397.76 3.4243e-06  50.706  -1.48e+03  -50.706   0.022  0.0001    1.0     8.00    191268  0.800
  64    0.1 3.6e-06   1.000     397.50 3.4563e-06  50.512  -1.48e+03  -50.512   0.025  0.0001    1.0     8.00    194304  0.800
  65    0.1 2.9e-06   1.000     397.51 3.4446e-06  50.563  -1.48e+03  -50.563   0.016  0.0000    1.0     8.00    197340  0.800
  66    0.2 2.3e-06   1.000     397.43 3.4453e-06  50.563  -1.48e+03  -50.563   0.016  0.0000    1.0     8.00    200376  0.800
  67    0.1 1.8e-06   1.000     397.41 3.4458e-06  50.563  -1.48e+03  -50.563   0.009  0.0000    1.0     8.00    203412  0.800
  68    0.1 1.5e-06   1.000     397.49 3.446e-06   50.563  -1.48e+03  -50.563   0.013  0.0000    1.0     8.00    206448  0.800
  69    0.1 1.2e-06   1.000     397.50 3.4437e-06  50.563  -1.48e+03  -50.563   0.009  0.0000    1.0     8.00    209484  0.800
  70    0.1 0.0e+00   1.000     397.56 3.4373e-06  50.426  -1.48e+03  -50.426   0.004  0.0000    1.0     8.00    212520  0.800
## Placement Quench took 0.11 seconds (max_rss 177.5 MiB)
post-quench CPD = 50.4258 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 79637

Completed placement consistency check successfully.

Swaps called: 213208

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 50.3888 ns, Fmax: 19.8457 MHz
Placement estimated setup Worst Negative Slack (sWNS): -50.3888 ns
Placement estimated setup Total Negative Slack (sTNS): -1473.99 ns

Placement estimated setup slack histogram:
[   -5e-08: -4.5e-08) 25 ( 78.1%) |************************************************
[ -4.5e-08:   -4e-08)  6 ( 18.8%) |************
[   -4e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.3e-09)  0 (  0.0%) |
[ -5.3e-09: -3.3e-10)  1 (  3.1%) |**

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 398.186, td_cost: 3.50779e-06, 

Placement resource usage:
  io  implemented as io : 64
  clb implemented as clb: 624

Placement number of temperatures: 70
Placement total # of swap attempts: 213208
	Swaps accepted:  56790 (26.6 %)
	Swaps rejected: 150457 (70.6 %)
	Swaps aborted:   5961 ( 2.8 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                2.11             70.48           29.52          0.00         
                   Median                 2.17             44.78           12.37          42.85        
                   Centroid               2.10             57.76           18.10          24.14        
                   W. Centroid            2.15             59.18           17.63          23.19        
                   W. Median              0.24             10.52           29.37          60.12        
                   Crit. Uniform          0.03             16.13           83.87          0.00         
                   Feasible Region        0.03             5.41            89.19          5.41         

clb                Uniform                20.96            17.27           82.73          0.00         
                   Median                 20.88            31.22           65.90          2.88         
                   Centroid               20.78            25.63           74.37          0.00         
                   W. Centroid            20.96            29.06           70.94          0.00         
                   W. Median              2.40             2.78            92.63          4.60         
                   Crit. Uniform          2.62             0.95            99.05          0.00         
                   Feasible Region        2.57             0.58            99.09          0.33         


Placement Quench timing analysis took 0.0237557 seconds (0.0161614 STA, 0.0075943 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 2.15288 seconds (1.78177 STA, 0.371108 slack) (73 full updates: 73 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 8.51 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   22 (  0.1%) |
[      0.1:      0.2)  382 (  1.7%) |**
[      0.2:      0.3)  897 (  4.1%) |****
[      0.3:      0.4) 1147 (  5.3%) |******
[      0.4:      0.5)  972 (  4.5%) |*****
[      0.5:      0.6)  990 (  4.5%) |*****
[      0.6:      0.7) 1319 (  6.0%) |******
[      0.7:      0.8) 1782 (  8.2%) |*********
[      0.8:      0.9) 4819 ( 22.1%) |***********************
[      0.9:        1) 9511 ( 43.5%) |**********************************************
## Initializing router criticalities took 0.40 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.4     0.0    0 1248508    4931   21841   10990 ( 6.180%)  123519 (35.5%)   50.674     -1486.    -50.674      0.000      0.000      N/A
Incr Slack updates 73 in 0.106025 sec
Full Max Req/Worst Slack updates 42 in 0.0002693 sec
Incr Max Req/Worst Slack updates 31 in 0.0005019 sec
Incr Criticality updates 5 in 0.008279 sec
Full Criticality updates 68 in 0.24567 sec
   2    0.3     0.5   25 1138575    4161   19973    8551 ( 4.808%)  123618 (35.5%)   50.831     -1491.    -50.831      0.000      0.000      N/A
   3    0.3     0.6    4 1121235    3841   18478    7878 ( 4.430%)  124432 (35.8%)   50.823     -1491.    -50.823      0.000      0.000      N/A
   4    0.4     0.8    6 1172999    3718   17792    7360 ( 4.138%)  125152 (36.0%)   50.850     -1492.    -50.850      0.000      0.000      N/A
   5    0.3     1.1    3 1229152    3532   17082    6631 ( 3.729%)  126652 (36.4%)   50.788     -1490.    -50.788      0.000      0.000      N/A
   6    0.4     1.4    6 1268162    3335   16124    5903 ( 3.319%)  128458 (36.9%)   50.818     -1491.    -50.818      0.000      0.000      N/A
   7    0.4     1.9   12 1296023    3028   15086    5069 ( 2.850%)  130285 (37.4%)   50.784     -1490.    -50.784      0.000      0.000      N/A
   8    0.4     2.4    5 1324717    2800   14103    4322 ( 2.430%)  132662 (38.1%)   50.781     -1490.    -50.781      0.000      0.000      N/A
   9    0.4     3.1   16 1340926    2544   13118    3577 ( 2.011%)  135090 (38.8%)   50.772     -1489.    -50.772      0.000      0.000      N/A
  10    0.4     4.1   11 1331767    2288   11757    2738 ( 1.540%)  138347 (39.8%)   50.794     -1490.    -50.794      0.000      0.000       62
  11    0.4     5.3   23 1215798    2005   10494    2145 ( 1.206%)  140831 (40.5%)   50.670     -1486.    -50.670      0.000      0.000       52
  12    0.3     6.9   18 1145015    1417    8283    1533 ( 0.862%)  142983 (41.1%)   50.670     -1487.    -50.670      0.000      0.000       49
  13    0.3     9.0   15  944133    1140    6960    1047 ( 0.589%)  145122 (41.7%)   50.649     -1486.    -50.649      0.000      0.000       43
  14    0.3    11.6   15  801941     862    5227     674 ( 0.379%)  147121 (42.3%)   50.649     -1486.    -50.649      0.000      0.000       40
  15    0.2    15.1   11  664324     689    4179     445 ( 0.250%)  148433 (42.7%)   50.695     -1487.    -50.695      0.000      0.000       36
  16    0.2    19.7    5  548240     540    3296     259 ( 0.146%)  149441 (42.9%)   50.695     -1487.    -50.695      0.000      0.000       34
  17    0.2    25.6    7  438694     430    2594     157 ( 0.088%)  150077 (43.1%)   50.697     -1488.    -50.697      0.000      0.000       31
  18    0.1    33.3    6  354824     368    2078      88 ( 0.049%)  150549 (43.3%)   50.697     -1488.    -50.697      0.000      0.000       30
  19    0.1    43.3    5  249750     318    1671      47 ( 0.026%)  150865 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       29
  20    0.1    56.2    4  203984     292    1469      23 ( 0.013%)  151035 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       28
  21    0.1    73.1    2  167688     279    1323       9 ( 0.005%)  151063 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       27
  22    0.1    95.0    0  155656     272    1248       5 ( 0.003%)  151142 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       26
  23    0.1   123.5    0  154659     270    1215       1 ( 0.001%)  151154 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       25
  24    0.1   160.6    0  145258     272    1242       1 ( 0.001%)  151191 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       25
  25    0.1   208.8    1  196193     271    1228       1 ( 0.001%)  151171 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       24
  26    0.1   271.4    0  212093     271    1226       0 ( 0.000%)  151200 (43.4%)   50.697     -1488.    -50.697      0.000      0.000       24
Restoring best routing
Critical path: 50.6974 ns
Successfully routed after 26 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    4 (  0.0%) |
[      0.1:      0.2)  293 (  1.3%) |*
[      0.2:      0.3)  873 (  4.0%) |****
[      0.3:      0.4) 1221 (  5.6%) |******
[      0.4:      0.5) 1020 (  4.7%) |*****
[      0.5:      0.6) 1001 (  4.6%) |*****
[      0.6:      0.7) 1404 (  6.4%) |*******
[      0.7:      0.8) 1774 (  8.1%) |*********
[      0.8:      0.9) 4694 ( 21.5%) |***********************
[      0.9:        1) 9557 ( 43.8%) |**********************************************
Router Stats: total_nets_routed: 43874 total_connections_routed: 219087 total_heap_pushes: 20070314 total_heap_pops: 3416603 
# Routing took 7.14 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.04 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1338855400
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
Found 25137 mismatches between routing and packing results.
Fixed 20139 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.32 seconds (max_rss 177.5 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        624                                34.9503                      7.85096   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3325 out of 8256 nets, 4931 nets not absorbed.


Average number of bends per net: 3.38511  Maximum # of bends: 120

Number of global nets: 0
Number of routed nets (nonglobal): 4931
Wire length results (in units of 1 clb segments)...
	Total wirelength: 151200, average net length: 30.6632
	Maximum net length: 975

Wire length results in terms of physical segments...
	Total wiring segments used: 39121, average wire segments per net: 7.93368
	Maximum segments used by a net: 249
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  20 (  1.1%) |**
[      0.7:      0.8) 284 ( 15.8%) |******************************
[      0.5:      0.6) 190 ( 10.6%) |********************
[      0.4:      0.5) 440 ( 24.4%) |***********************************************
[      0.3:      0.4) 436 ( 24.2%) |***********************************************
[      0.2:      0.3) 206 ( 11.4%) |**********************
[      0.1:      0.2) 104 (  5.8%) |***********
[        0:      0.1) 120 (  6.7%) |*************
Maximum routing channel utilization:      0.86 at (7,15)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      94  43.129      200
                         1      77  47.548      200
                         2      99  60.806      200
                         3     123  76.839      200
                         4     127  75.387      200
                         5     153  93.516      200
                         6     147  91.516      200
                         7     148  93.581      200
                         8     163  98.774      200
                         9     169 101.419      200
                        10     158 101.516      200
                        11     156 101.258      200
                        12     154  97.968      200
                        13     161 105.516      200
                        14     158 102.516      200
                        15     171 103.484      200
                        16     156 101.613      200
                        17     153 104.097      200
                        18     159 100.032      200
                        19     144  91.581      200
                        20     139  87.581      200
                        21     127  75.161      200
                        22     115  69.355      200
                        23     104  65.806      200
                        24      88  64.419      200
                        25      88  63.774      200
                        26      85  56.290      200
                        27      86  58.065      200
                        28      76  46.613      200
                        29      47  24.742      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0     124  63.129      200
                         1     138  69.484      200
                         2     139  73.613      200
                         3     166 100.290      200
                         4     177 111.226      200
                         5     167  98.387      200
                         6     152  98.226      200
                         7     164 111.742      200
                         8     179 120.419      200
                         9     163  99.355      200
                        10     162 100.355      200
                        11     170 114.452      200
                        12     162 112.194      200
                        13     141  87.065      200
                        14     137  84.161      200
                        15     134  96.645      200
                        16     120  91.290      200
                        17      85  66.516      200
                        18      90  63.355      200
                        19     102  80.806      200
                        20     115  82.935      200
                        21      87  58.355      200
                        22      80  51.452      200
                        23     116  75.129      200
                        24     112  77.774      200
                        25      73  49.710      200
                        26      74  51.194      200
                        27     107  70.742      200
                        28     103  67.129      200
                        29      76  46.387      200

Total tracks in x-direction: 6000, in y-direction: 6000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 5.14688e+07
	Total used logic block area: 3.36299e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 1.19838e+07, per logic tile: 12470.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  48000
                                                      Y      4  48000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.405

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4        0.41

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.408

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.408

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-10:  6.5e-10)  1 (  3.1%) |****
[  6.5e-10:  1.1e-09)  0 (  0.0%) |
[  1.1e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:    2e-09)  0 (  0.0%) |
[    2e-09:  2.4e-09)  0 (  0.0%) |
[  2.4e-09:  2.8e-09)  0 (  0.0%) |
[  2.8e-09:  3.3e-09)  3 (  9.4%) |***********
[  3.3e-09:  3.7e-09)  6 ( 18.8%) |**********************
[  3.7e-09:  4.1e-09)  9 ( 28.1%) |*********************************
[  4.1e-09:  4.6e-09) 13 ( 40.6%) |************************************************

Final critical path delay (least slack): 50.6974 ns, Fmax: 19.7249 MHz
Final setup Worst Negative Slack (sWNS): -50.6974 ns
Final setup Total Negative Slack (sTNS): -1487.5 ns

Final setup slack histogram:
[ -5.1e-08: -4.6e-08) 26 ( 81.2%) |************************************************
[ -4.6e-08: -4.1e-08)  5 ( 15.6%) |*********
[ -4.1e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -3.1e-08)  0 (  0.0%) |
[ -3.1e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.3e-09)  0 (  0.0%) |
[ -5.3e-09: -2.7e-10)  1 (  3.1%) |**

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 16: Power estimation completed with warnings. See power output for more details.
Power estimation took 1.50458 seconds
Uninitializing power module

Incr Slack updates 1 in 0.0011539 sec
Full Max Req/Worst Slack updates 1 in 8e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0024968 sec
Flow timing analysis took 3.9776 seconds (3.39456 STA, 0.583049 slack) (102 full updates: 74 setup, 0 hold, 28 combined).
VPR succeeded
The entire flow of VPR took 38.65 seconds (max_rss 199.6 MiB)
Incr Slack updates 27 in 0.0320782 sec
Full Max Req/Worst Slack updates 9 in 6.95e-05 sec
Incr Max Req/Worst Slack updates 18 in 0.0002299 sec
Incr Criticality updates 12 in 0.014817 sec
Full Criticality updates 15 in 0.0457935 sec
