<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>syn_ramstyle</title><link rel="Prev" href="syn_preserve_hdl_directive.htm" title="Previous" /><link rel="Next" href="syn_replicate.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/lse_constraints_directives.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN3rRaMcE68lDpf8eb4CDUIw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/syn_ramstyle_hdl_attribute.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#998671">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="lattice_synthesis_engine_constraints.htm#998671">Lattice Synthesis Engine (LSE) Constraints</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="HDL%20Attributes%20and%20Directives.htm#998671">Lattice Synthesis Engine-Supported HDL Attributes</a> &gt; syn_ramstyle</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww998671" class="Heading3"><span></span>syn_ramstyle</h4><p id="ww998672" class="BodyAfterHead"><span></span>The syn_ramstyle attribute specifies the implementation to use for an inferred RAM. You apply syn_ramstyle globally, to a module, or to a RAM instance. To turn off RAM inference, set its value to registers.</p><p id="ww998673" class="Body"><span></span>The following values can be specified globally or on a module or RAM instance:</p><div id="ww998674" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>registers – Causes an inferred RAM to be mapped to registers (flip-flops and logic) rather than the technology-specific RAM resources.</div><div id="ww998675" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>distributed – Causes the RAM to be implemented using the distributed RAM or PFU resources.</div><div id="ww998676" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>block_ram – Causes the RAM to be implemented using the dedicated RAM resources. If your RAM resources are limited, you can use this attribute to map additional RAMs to registers instead of the dedicated or distributed RAM resources.</div><div id="ww998677" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>no_rw_check (some modes, but all technologies). – You cannot specify this value alone. Without no_rw_check, the synthesis tool inserts bypass logic around the RAM to prevent the mismatch. If you know your design does not read and write to the same address simultaneously, use no_rw_check to eliminate bypass logic. Use this value only when you cannot simultaneously read and write to the same RAM location and you want to minimize overhead logic.</div><h5 id="ww998678" class="HeadingRunIn"><span></span>Verilog Syntax </h5><p id="ww998679" class="BodyAfterHead"><span></span>object /* synthesis syn_ramstyle = "string" */ ;</p><p id="ww998680" class="Body"><span></span>where object is a register definition (reg) signal. The data type is string.</p><h5 id="ww998688" class="HeadingRunIn"><span></span>Verilog Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 352.49976pt"><pre id="ww998683" class="Code">module ram4 (datain,dataout,clk); </pre><pre id="ww998684" class="Code">output [31:0] dataout; </pre><pre id="ww998685" class="Code">input clk; </pre><pre id="ww998686" class="Code">input [31:0] datain; </pre><pre id="ww998687" class="Code">reg [7:0] dataout[31:0] /* synthesis syn_ramstyle="block_ram" */;</pre></td></tr></table></div><h5 id="ww998689" class="HeadingRunIn"><span></span>VHDL Syntax </h5><p id="ww998690" class="BodyAfterHead"><span></span>attribute syn_ramstyle of object : objectType is "string" ; </p><p id="ww998691" class="Body"><span></span>where object is a signal that defines a RAM or a label of a component instance. Data type is string.</p><h5 id="ww998709" class="HeadingRunIn"><span></span>VHDL Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww998694" class="Code">library ieee;</pre><pre id="ww998695" class="Code">use ieee.std_logic_1164.all; </pre><pre id="ww998696" class="Code">entity ram4 is</pre><pre id="ww998697" class="Code">   port (d : in std_logic_vector(7 downto 0);</pre><pre id="ww998698" class="Code">         addr : in std_logic_vector(2 downto 0);</pre><pre id="ww998699" class="Code">         we : in std_logic; </pre><pre id="ww998700" class="Code">         clk : in std_logic;</pre><pre id="ww998701" class="Code">         ram_out : out std_logic_vector(7 downto 0) );</pre><pre id="ww998702" class="Code">end ram4; </pre><pre id="ww998703" class="Code">library synplify;</pre><pre id="ww998704" class="Code">architecture rtl of ram4 is</pre><pre id="ww998705" class="Code">type mem_type is array (127 downto 0) of std_logic_vector (7 downto 0);</pre><pre id="ww998706" class="Code">signal mem : mem_type; -- mem is the signal that defines the RAM </pre><pre id="ww998707" class="Code">attribute syn_ramstyle : string;</pre><pre id="ww998708" class="Code">attribute syn_ramstyle of mem : signal is "block_ram";</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>