{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3028, "design__instance__area": 67873.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.1168929934501648, "power__switching__total": 0.08606676757335663, "power__leakage__total": 6.828258847235702e-07, "power__total": 0.20296044647693634, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.288299, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.288299, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.584619, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.659482, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.584619, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.659482, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.517167, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.517167, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.74542, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.366723, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -359.789124, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.366723, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.309745, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.366723, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 149, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.186193, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.186193, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.264201, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.860623, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.264201, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.422876, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.184729, "clock__skew__worst_setup": -0.521247, "timing__hold__ws": 0.262603, "timing__setup__ws": -3.799953, "timing__hold__tns": 0, "timing__setup__tns": -402.079742, "timing__hold__wns": 0, "timing__setup__wns": -3.799953, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262603, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 451, "timing__setup_r2r__ws": -3.799953, "timing__setup_r2r_vio__count": 448, "design__die__bbox": "0.0 0.0 322.16 340.08", "design__core__bbox": "6.72 15.68 315.28 321.44", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 109560, "design__core__area": 94345.3, "design__instance__count__stdcell": 3028, "design__instance__area__stdcell": 67873.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.719415, "design__instance__utilization__stdcell": 0.719415, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 18257818, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 95604.7, "design__violations": 0, "design__instance__count__setup_buffer": 39, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2331, "route__net__special": 2, "route__drc_errors__iter:1": 1076, "route__wirelength__iter:1": 107644, "route__drc_errors__iter:2": 193, "route__wirelength__iter:2": 106593, "route__drc_errors__iter:3": 147, "route__wirelength__iter:3": 106169, "route__drc_errors__iter:4": 4, "route__wirelength__iter:4": 106047, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 106038, "route__drc_errors": 0, "route__wirelength": 106038, "route__vias": 16125, "route__vias__singlecut": 16125, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 654.48, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.286112, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.286112, "timing__hold__ws__corner:min_tt_025C_5v00": 0.582237, "timing__setup__ws__corner:min_tt_025C_5v00": 2.858696, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.582237, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.858696, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.512796, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.512796, "timing__hold__ws__corner:min_ss_125C_4v50": 0.775398, "timing__setup__ws__corner:min_ss_125C_4v50": -2.996313, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -325.168396, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.996313, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.305731, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.996313, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 149, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.184729, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.184729, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.262603, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.931338, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262603, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.557007, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.290684, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.290684, "timing__hold__ws__corner:max_tt_025C_5v00": 0.58747, "timing__setup__ws__corner:max_tt_025C_5v00": 2.417901, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.58747, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.417901, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.521247, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.521247, "timing__hold__ws__corner:max_ss_125C_4v50": 0.709303, "timing__setup__ws__corner:max_ss_125C_4v50": -3.799953, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -402.079742, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.799953, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.314548, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 151, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.799953, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 150, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.187853, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.187853, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26611, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.769443, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.26611, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.262097, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98965, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99753, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0103531, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0049616, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00221892, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0049616, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00247, "ir__drop__worst": 0.0104, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}