*** pcie4_uscale_plus_0.v.orig	2018-02-21 12:00:09.000000002 +0100
--- pcie4_uscale_plus_0.v	2018-02-21 12:30:32.000000002 +0100
***************
*** 54,64 ****
  (* CHECK_LICENSE_TYPE = "pcie4_uscale_plus_0,pcie4_uscale_plus_0_pcie4_uscale_core_top,{}" *)
  (* CORE_GENERATION_INFO = "pcie4_uscale_plus_0,pcie4_uscale_plus_0_pcie4_uscale_core_top,{x_ipProduct=Vivado 2017.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie4_uscale_plus,x_ipVersion=1.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,PL_LINK_CAP_MAX_LINK_SPEED=8,PL_LINK_CAP_MAX_LINK_WIDTH=8,CRM_USER_CLK_FREQ=3,CRM_CORE_CLK_FREQ_500=TRUE,PLL_TYPE=1,PF0_LINK_CAP_ASPM_SUPPORT=0,AXI4_DATA_WIDTH=512,PHY_REFCLK_FREQ=0,AXI4_TKEEP_WIDTH=16,AXI4_RQ_TUSER_WIDTH=137,AXI4_CQ_TUSER_WIDTH=183,AXI4_RC_TUSER_WIDTH=16\
  1,AXI4_CC_TUSER_WIDTH=81,ARI_CAP_ENABLE=FALSE,PF0_ARI_CAP_NEXT_FUNC=0x00,AXISTEN_IF_CC_ALIGNMENT_MODE=0x0,AXISTEN_IF_CQ_ALIGNMENT_MODE=0x0,AXISTEN_IF_RC_ALIGNMENT_MODE=0x0,AXISTEN_IF_RQ_ALIGNMENT_MODE=0x0,AXISTEN_IF_EXT_512_CQ_STRADDLE=TRUE,AXISTEN_IF_EXT_512_CC_STRADDLE=TRUE,AXISTEN_IF_EXT_512_RQ_STRADDLE=TRUE,AXISTEN_IF_EXT_512_RC_STRADDLE=TRUE,AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE=FALSE,AXISTEN_IF_RC_STRADDLE=FALSE,PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE=FALSE,PF0_AER_CAP_NEXTPTR=0x1C0,PF0_ARI_C\
! AP_NEXTPTR=0x1C0,PF0_BAR0_APERTURE_SIZE=0x015,PF0_BAR0_CONTROL=0x7,PF0_BAR1_APERTURE_SIZE=0x000,PF0_BAR1_CONTROL=0x0,PF0_BAR2_APERTURE_SIZE=0x00A,PF0_BAR2_CONTROL=0x7,PF0_BAR3_APERTURE_SIZE=0x000,PF0_BAR3_CONTROL=0x0,PF0_BAR4_APERTURE_SIZE=0x01F,PF0_BAR4_CONTROL=0x7,PF0_BAR5_APERTURE_SIZE=0x000,PF0_BAR5_CONTROL=0x0,PF0_CAPABILITY_POINTER=0x40,PF0_CLASS_CODE=0x1200ff,PF0_VENDOR_ID=0x1014,PF0_DEVICE_ID=0x0628,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SU\
  PPORT=FALSE,PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP_EXT_TAG_SUPPORTED=TRUE,PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE=FALSE,PF0_DEV_CAP_MAX_PAYLOAD_SIZE=0x2,DSN_CAP_ENABLE=FALSE,PF0_VC_CAP_ENABLE=FALSE,PF0_DSN_CAP_NEXTPTR=0x1C0,PF0_EXPANSION_ROM_APERTURE_SIZE=0x000,PF0_EXPANSION_ROM_ENABLE=FALSE,PF0_INTERRUPT_PIN=0x0,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG=TRUE,PF0_MSIX_CAP_NEXTPTR=0x70,PF0_MSIX_CAP_PBA_BIR=0,PF0_MSIX_CAP_PBA_OFFSET=0x00000000\
  ,PF0_MSIX_CAP_TABLE_BIR=0,PF0_MSIX_CAP_TABLE_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_SIZE=0x000,PF0_MSI_CAP_MULTIMSGCAP=0,PF0_MSI_CAP_NEXTPTR=0x70,PF0_PM_CAP_NEXTPTR=0x48,PF0_PM_CAP_PMESUPPORT_D0=FALSE,PF0_PM_CAP_PMESUPPORT_D1=FALSE,PF0_PM_CAP_PMESUPPORT_D3HOT=FALSE,PF0_PM_CAP_SUPP_D1_STATE=FALSE,PF0_REVISION_ID=0x02,PF0_SRIOV_BAR0_APERTURE_SIZE=0x00,PF0_SRIOV_BAR0_CONTROL=0x0,PF0_SRIOV_BAR1_APERTURE_SIZE=0x00,PF0_SRIOV_BAR1_CONTROL=0x0,PF0_SRIOV_BAR2_APERTURE_SIZE=0x00,PF0_SRIOV_BAR2_CONTROL=0x0,P\
  F0_SRIOV_BAR3_APERTURE_SIZE=0x00,PF0_SRIOV_BAR3_CONTROL=0x0,PF0_SRIOV_BAR4_APERTURE_SIZE=0x00,PF0_SRIOV_BAR4_CONTROL=0x0,PF0_SRIOV_BAR5_APERTURE_SIZE=0x00,PF0_SRIOV_BAR5_CONTROL=0x0,PF0_SRIOV_CAP_INITIAL_VF=0x0000,PF0_SRIOV_CAP_NEXTPTR=0x480,PF0_SRIOV_CAP_TOTAL_VF=0x0000,PF0_SRIOV_CAP_VER=0x1,PF0_SRIOV_FIRST_VF_OFFSET=0x0000,PF0_SRIOV_FUNC_DEP_LINK=0x0000,PF0_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF0_SRIOV_VF_DEVICE_ID=0x0000,PF0_SUBSYSTEM_VENDOR_ID=0x1014,PF0_SUBSYSTEM_ID=0x04dd,PF0_TPHR_CAP_ENA\
! BLE=FALSE,PF0_TPHR_CAP_NEXTPTR=0x480,PF0_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_ST_TABLE_LOC=0x0,PF0_TPHR_CAP_ST_TABLE_SIZE=0x000,PF0_TPHR_CAP_VER=0x1,PF1_TPHR_CAP_ST_MODE_SEL=0x0,PF2_TPHR_CAP_ST_MODE_SEL=0x0,PF3_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF0_TPHR_CAP_INT_VEC_MODE=FALSE,PF0_SECONDARY_PCIE_CAP_NEXTPTR=0x480,MCAP_CAP_NEXTPTR=0x480,PF0_VC_CAP_NEXTPTR=0x480,SPARE_WORD1=0x00000000,PF1_AER_CAP_NEXTPTR=0x000,PF1_ARI_CAP_NEXTPTR=0x000,PF1_BAR0_APERTURE_SIZE=0x015,PF1_BA\
  R0_CONTROL=0x7,PF1_BAR1_APERTURE_SIZE=0x000,PF1_BAR1_CONTROL=0x0,PF1_BAR2_APERTURE_SIZE=0x00A,PF1_BAR2_CONTROL=0x7,PF1_BAR3_APERTURE_SIZE=0x000,PF1_BAR3_CONTROL=0x0,PF1_BAR4_APERTURE_SIZE=0x01F,PF1_BAR4_CONTROL=0x7,PF1_BAR5_APERTURE_SIZE=0x000,PF1_BAR5_CONTROL=0x0,PF1_CAPABILITY_POINTER=0x40,PF1_CLASS_CODE=0x058000,PF1_DEVICE_ID=0x9011,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=0x2,PF1_DSN_CAP_NEXTPTR=0x000,PF1_EXPANSION_ROM_APERTURE_SIZE=0x000,PF1_EXPANSION_ROM_ENABLE=FALSE,PF1_INTERRUPT_PIN=0x0,PF1_MSIX_CAP\
  _NEXTPTR=0x70,PF1_MSIX_CAP_PBA_BIR=0,PF1_MSIX_CAP_PBA_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_BIR=0,PF1_MSIX_CAP_TABLE_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_SIZE=0x000,PF1_MSI_CAP_MULTIMSGCAP=0,PF1_MSI_CAP_NEXTPTR=0x70,PF1_PM_CAP_NEXTPTR=0x70,PF1_REVISION_ID=0x00,PF1_SRIOV_BAR0_APERTURE_SIZE=0x00,PF1_SRIOV_BAR0_CONTROL=0x0,PF1_SRIOV_BAR1_APERTURE_SIZE=0x00,PF1_SRIOV_BAR1_CONTROL=0x0,PF1_SRIOV_BAR2_APERTURE_SIZE=0x00,PF1_SRIOV_BAR2_CONTROL=0x0,PF1_SRIOV_BAR3_APERTURE_SIZE=0x00,PF1_SRIOV_BAR3_CONTROL=\
  0x0,PF1_SRIOV_BAR4_APERTURE_SIZE=0x00,PF1_SRIOV_BAR4_CONTROL=0x0,PF1_SRIOV_BAR5_APERTURE_SIZE=0x00,PF1_SRIOV_BAR5_CONTROL=0x0,PF1_SRIOV_CAP_INITIAL_VF=0x0000,PF1_SRIOV_CAP_NEXTPTR=0x000,PF1_SRIOV_CAP_TOTAL_VF=0x0000,PF1_SRIOV_CAP_VER=0x1,PF1_SRIOV_FIRST_VF_OFFSET=0x0000,PF1_SRIOV_FUNC_DEP_LINK=0x0001,PF1_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF1_SRIOV_VF_DEVICE_ID=0x0000,PF1_SUBSYSTEM_ID=0x0007,PF1_TPHR_CAP_NEXTPTR=0x000,PF2_AER_CAP_NEXTPTR=0x000,PF2_ARI_CAP_NEXTPTR=0x000,PF2_BAR0_APERTURE_SIZE=0\
--- 54,64 ----
  (* CHECK_LICENSE_TYPE = "pcie4_uscale_plus_0,pcie4_uscale_plus_0_pcie4_uscale_core_top,{}" *)
  (* CORE_GENERATION_INFO = "pcie4_uscale_plus_0,pcie4_uscale_plus_0_pcie4_uscale_core_top,{x_ipProduct=Vivado 2017.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie4_uscale_plus,x_ipVersion=1.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,PL_LINK_CAP_MAX_LINK_SPEED=8,PL_LINK_CAP_MAX_LINK_WIDTH=8,CRM_USER_CLK_FREQ=3,CRM_CORE_CLK_FREQ_500=TRUE,PLL_TYPE=1,PF0_LINK_CAP_ASPM_SUPPORT=0,AXI4_DATA_WIDTH=512,PHY_REFCLK_FREQ=0,AXI4_TKEEP_WIDTH=16,AXI4_RQ_TUSER_WIDTH=137,AXI4_CQ_TUSER_WIDTH=183,AXI4_RC_TUSER_WIDTH=16\
  1,AXI4_CC_TUSER_WIDTH=81,ARI_CAP_ENABLE=FALSE,PF0_ARI_CAP_NEXT_FUNC=0x00,AXISTEN_IF_CC_ALIGNMENT_MODE=0x0,AXISTEN_IF_CQ_ALIGNMENT_MODE=0x0,AXISTEN_IF_RC_ALIGNMENT_MODE=0x0,AXISTEN_IF_RQ_ALIGNMENT_MODE=0x0,AXISTEN_IF_EXT_512_CQ_STRADDLE=TRUE,AXISTEN_IF_EXT_512_CC_STRADDLE=TRUE,AXISTEN_IF_EXT_512_RQ_STRADDLE=TRUE,AXISTEN_IF_EXT_512_RC_STRADDLE=TRUE,AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE=FALSE,AXISTEN_IF_RC_STRADDLE=FALSE,PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE=FALSE,PF0_AER_CAP_NEXTPTR=0x1C0,PF0_ARI_C\
! AP_NEXTPTR=0x1C0,PF0_BAR0_APERTURE_SIZE=0x015,PF0_BAR0_CONTROL=0x7,PF0_BAR1_APERTURE_SIZE=0x000,PF0_BAR1_CONTROL=0x0,PF0_BAR2_APERTURE_SIZE=0x00A,PF0_BAR2_CONTROL=0x7,PF0_BAR3_APERTURE_SIZE=0x000,PF0_BAR3_CONTROL=0x0,PF0_BAR4_APERTURE_SIZE=0x01F,PF0_BAR4_CONTROL=0x7,PF0_BAR5_APERTURE_SIZE=0x000,PF0_BAR5_CONTROL=0x0,PF0_CAPABILITY_POINTER=0x40,PF0_CLASS_CODE=0x1200ff,PF0_VENDOR_ID=0x1014,PF0_DEVICE_ID=0x0477,PF0_PCIE_CAP_NEXTPTR=0xb0,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SU\
  PPORT=FALSE,PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP_EXT_TAG_SUPPORTED=TRUE,PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE=FALSE,PF0_DEV_CAP_MAX_PAYLOAD_SIZE=0x2,DSN_CAP_ENABLE=FALSE,PF0_VC_CAP_ENABLE=FALSE,PF0_DSN_CAP_NEXTPTR=0x1C0,PF0_EXPANSION_ROM_APERTURE_SIZE=0x000,PF0_EXPANSION_ROM_ENABLE=FALSE,PF0_INTERRUPT_PIN=0x0,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG=TRUE,PF0_MSIX_CAP_NEXTPTR=0x70,PF0_MSIX_CAP_PBA_BIR=0,PF0_MSIX_CAP_PBA_OFFSET=0x00000000\
  ,PF0_MSIX_CAP_TABLE_BIR=0,PF0_MSIX_CAP_TABLE_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_SIZE=0x000,PF0_MSI_CAP_MULTIMSGCAP=0,PF0_MSI_CAP_NEXTPTR=0x70,PF0_PM_CAP_NEXTPTR=0x48,PF0_PM_CAP_PMESUPPORT_D0=FALSE,PF0_PM_CAP_PMESUPPORT_D1=FALSE,PF0_PM_CAP_PMESUPPORT_D3HOT=FALSE,PF0_PM_CAP_SUPP_D1_STATE=FALSE,PF0_REVISION_ID=0x02,PF0_SRIOV_BAR0_APERTURE_SIZE=0x00,PF0_SRIOV_BAR0_CONTROL=0x0,PF0_SRIOV_BAR1_APERTURE_SIZE=0x00,PF0_SRIOV_BAR1_CONTROL=0x0,PF0_SRIOV_BAR2_APERTURE_SIZE=0x00,PF0_SRIOV_BAR2_CONTROL=0x0,P\
  F0_SRIOV_BAR3_APERTURE_SIZE=0x00,PF0_SRIOV_BAR3_CONTROL=0x0,PF0_SRIOV_BAR4_APERTURE_SIZE=0x00,PF0_SRIOV_BAR4_CONTROL=0x0,PF0_SRIOV_BAR5_APERTURE_SIZE=0x00,PF0_SRIOV_BAR5_CONTROL=0x0,PF0_SRIOV_CAP_INITIAL_VF=0x0000,PF0_SRIOV_CAP_NEXTPTR=0x480,PF0_SRIOV_CAP_TOTAL_VF=0x0000,PF0_SRIOV_CAP_VER=0x1,PF0_SRIOV_FIRST_VF_OFFSET=0x0000,PF0_SRIOV_FUNC_DEP_LINK=0x0000,PF0_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF0_SRIOV_VF_DEVICE_ID=0x0000,PF0_SUBSYSTEM_VENDOR_ID=0x1014,PF0_SUBSYSTEM_ID=0x04dd,PF0_TPHR_CAP_ENA\
! BLE=FALSE,PF0_TPHR_CAP_NEXTPTR=0x480,PF0_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_ST_TABLE_LOC=0x0,PF0_TPHR_CAP_ST_TABLE_SIZE=0x000,PF0_TPHR_CAP_VER=0x1,PF1_TPHR_CAP_ST_MODE_SEL=0x0,PF2_TPHR_CAP_ST_MODE_SEL=0x0,PF3_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF0_TPHR_CAP_INT_VEC_MODE=FALSE,PF0_SECONDARY_PCIE_CAP_NEXTPTR=0x400,MCAP_CAP_NEXTPTR=0x480,PF0_VC_CAP_NEXTPTR=0x480,SPARE_WORD1=0x00000000,PF1_AER_CAP_NEXTPTR=0x000,PF1_ARI_CAP_NEXTPTR=0x000,PF1_BAR0_APERTURE_SIZE=0x015,PF1_BA\
  R0_CONTROL=0x7,PF1_BAR1_APERTURE_SIZE=0x000,PF1_BAR1_CONTROL=0x0,PF1_BAR2_APERTURE_SIZE=0x00A,PF1_BAR2_CONTROL=0x7,PF1_BAR3_APERTURE_SIZE=0x000,PF1_BAR3_CONTROL=0x0,PF1_BAR4_APERTURE_SIZE=0x01F,PF1_BAR4_CONTROL=0x7,PF1_BAR5_APERTURE_SIZE=0x000,PF1_BAR5_CONTROL=0x0,PF1_CAPABILITY_POINTER=0x40,PF1_CLASS_CODE=0x058000,PF1_DEVICE_ID=0x9011,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=0x2,PF1_DSN_CAP_NEXTPTR=0x000,PF1_EXPANSION_ROM_APERTURE_SIZE=0x000,PF1_EXPANSION_ROM_ENABLE=FALSE,PF1_INTERRUPT_PIN=0x0,PF1_MSIX_CAP\
  _NEXTPTR=0x70,PF1_MSIX_CAP_PBA_BIR=0,PF1_MSIX_CAP_PBA_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_BIR=0,PF1_MSIX_CAP_TABLE_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_SIZE=0x000,PF1_MSI_CAP_MULTIMSGCAP=0,PF1_MSI_CAP_NEXTPTR=0x70,PF1_PM_CAP_NEXTPTR=0x70,PF1_REVISION_ID=0x00,PF1_SRIOV_BAR0_APERTURE_SIZE=0x00,PF1_SRIOV_BAR0_CONTROL=0x0,PF1_SRIOV_BAR1_APERTURE_SIZE=0x00,PF1_SRIOV_BAR1_CONTROL=0x0,PF1_SRIOV_BAR2_APERTURE_SIZE=0x00,PF1_SRIOV_BAR2_CONTROL=0x0,PF1_SRIOV_BAR3_APERTURE_SIZE=0x00,PF1_SRIOV_BAR3_CONTROL=\
  0x0,PF1_SRIOV_BAR4_APERTURE_SIZE=0x00,PF1_SRIOV_BAR4_CONTROL=0x0,PF1_SRIOV_BAR5_APERTURE_SIZE=0x00,PF1_SRIOV_BAR5_CONTROL=0x0,PF1_SRIOV_CAP_INITIAL_VF=0x0000,PF1_SRIOV_CAP_NEXTPTR=0x000,PF1_SRIOV_CAP_TOTAL_VF=0x0000,PF1_SRIOV_CAP_VER=0x1,PF1_SRIOV_FIRST_VF_OFFSET=0x0000,PF1_SRIOV_FUNC_DEP_LINK=0x0001,PF1_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF1_SRIOV_VF_DEVICE_ID=0x0000,PF1_SUBSYSTEM_ID=0x0007,PF1_TPHR_CAP_NEXTPTR=0x000,PF2_AER_CAP_NEXTPTR=0x000,PF2_ARI_CAP_NEXTPTR=0x000,PF2_BAR0_APERTURE_SIZE=0\
***************
*** 566,572 ****
      .PF0_CAPABILITY_POINTER('H40),
      .PF0_CLASS_CODE('H1200ff),
      .PF0_VENDOR_ID('H1014),
!     .PF0_DEVICE_ID('H0628),
      .PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT("FALSE"),
      .PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
      .PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
--- 566,573 ----
      .PF0_CAPABILITY_POINTER('H40),
      .PF0_CLASS_CODE('H1200ff),
      .PF0_VENDOR_ID('H1014),
!     .PF0_DEVICE_ID('H0477),
!     .PF0_PCIE_CAP_NEXTPTR('HB0),
      .PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT("FALSE"),
      .PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
      .PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
***************
*** 628,634 ****
      .PF3_TPHR_CAP_ST_MODE_SEL('H0),
      .PF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
      .PF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
!     .PF0_SECONDARY_PCIE_CAP_NEXTPTR('H480),
      .MCAP_CAP_NEXTPTR('H480),
      .PF0_VC_CAP_NEXTPTR('H480),
      .SPARE_WORD1('H00000000),
--- 629,635 ----
      .PF3_TPHR_CAP_ST_MODE_SEL('H0),
      .PF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
      .PF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
!     .PF0_SECONDARY_PCIE_CAP_NEXTPTR('H400),
      .MCAP_CAP_NEXTPTR('H480),
      .PF0_VC_CAP_NEXTPTR('H480),
      .SPARE_WORD1('H00000000),
***************
*** 1074,1080 ****
      .cfg_ds_bus_number(cfg_ds_bus_number),
      .cfg_ds_device_number(cfg_ds_device_number),
      .cfg_subsys_vend_id(16'H1014),
!     .cfg_dev_id_pf0(16'H0628),
      .cfg_dev_id_pf1(16'H9011),
      .cfg_dev_id_pf2(16'H9048),
      .cfg_dev_id_pf3(16'H9048),
--- 1074,1080 ----
      .cfg_ds_bus_number(cfg_ds_bus_number),
      .cfg_ds_device_number(cfg_ds_device_number),
      .cfg_subsys_vend_id(16'H1014),
!     .cfg_dev_id_pf0(16'H0477),
      .cfg_dev_id_pf1(16'H9011),
      .cfg_dev_id_pf2(16'H9048),
      .cfg_dev_id_pf3(16'H9048),
