[{"DBLP title": "The High Cost of a Cheap Lesson.", "DBLP authors": ["Shane Greenstein"], "year": 2007, "MAG papers": [{"PaperId": 2038398651, "PaperTitle": "the high cost of a cheap lesson", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university"]}], "source": "ES"}, {"DBLP title": "Patching Processor Design Errors with Programmable Hardware.", "DBLP authors": ["Smruti R. Sarangi", "Satish Narayanasamy", "Bruce Carneal", "Abhishek Tiwari", "Brad Calder", "Josep Torrellas"], "year": 2007, "MAG papers": [{"PaperId": 2119913792, "PaperTitle": "patching processor design errors with programmable hardware", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 59, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "AVIO: Detecting Atomicity Violations via Access-Interleaving Invariants.", "DBLP authors": ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "year": 2007, "MAG papers": [{"PaperId": 1982125317, "PaperTitle": "avio detecting atomicity violations via access interleaving invariants", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Automatic Instruction-Level Software-Only Recovery.", "DBLP authors": ["George A. Reis", "Jonathan Chang", "David I. August"], "year": 2007, "MAG papers": [{"PaperId": 2125369517, "PaperTitle": "automatic instruction level software only recovery", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 112, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "A Hardware Memory Race Recorder for Deterministic Replay.", "DBLP authors": ["Min Xu", "Rastislav Bod\u00edk", "Mark D. Hill"], "year": 2007, "MAG papers": [{"PaperId": 2101058763, "PaperTitle": "a hardware memory race recorder for deterministic replay", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california berkeley", "university of wisconsin madison", "vmware"]}], "source": "ES"}, {"DBLP title": "On-Chip Optical Technology in Future Bus-Based Multicore Designs.", "DBLP authors": ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jos\u00e9 F. Mart\u00ednez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "year": 2007, "MAG papers": [{"PaperId": 1981432979, "PaperTitle": "on chip optical technology in future bus based multicore designs", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 57, "Affiliations": ["cornell university", "cornell university", "cornell university", "cornell university", "cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Transactional Memory: The Hardware-Software Interface.", "DBLP authors": ["Austen McDonald", "Brian D. Carlstrom", "JaeWoong Chung", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2007, "MAG papers": [{"PaperId": 2030256757, "PaperTitle": "transactional memory the hardware software interface", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "3D Integration for Introspection.", "DBLP authors": ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "year": 2007, "MAG papers": [{"PaperId": 1972320813, "PaperTitle": "3d integration for introspection", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A Top-Down Approach to Architecting CPI Component Performance Counters.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "year": 2007, "MAG papers": [{"PaperId": 2025922761, "PaperTitle": "a top down approach to architecting cpi component performance counters", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["ghent university", "ghent university", "advanced micro devices", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Diverge-Merge Processor: Generalized and Energy-Efficient Dynamic Predication.", "DBLP authors": ["Hyesoon Kim", "Jos\u00e9 A. Joao", "Onur Mutlu", "Yale N. Patt"], "year": 2007, "MAG papers": [{"PaperId": 2074045932, "PaperTitle": "diverge merge processor generalized and energy efficient dynamic predication", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, "university of texas at austin", null, "microsoft"]}], "source": "ES"}, {"DBLP title": "NoSQ: Store-Load Communication without a Store Queue.", "DBLP authors": ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "SODA: A High-Performance DSP Architecture for Software-Defined Radio.", "DBLP authors": ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Kriszti\u00e1n Flautner"], "year": 2007, "MAG papers": [{"PaperId": 2034971312, "PaperTitle": "soda a high performance dsp architecture for software defined radio", "Year": 2007, "CitationCount": 62, "EstimatedCitation": 108, "Affiliations": ["university of michigan", "university of michigan", null, "university of michigan", "university of michigan", "university of michigan", "university of michigan", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Wagging Wikipedia's long tail.", "DBLP authors": ["Shane Greenstein"], "year": 2007, "MAG papers": [{"PaperId": 2032482282, "PaperTitle": "wagging wikipedia s long tail", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["northwestern university"]}], "source": "ES"}, {"DBLP title": "The AMD Opteron Northbridge Architecture.", "DBLP authors": ["Pat Conway", "Bill Hughes"], "year": 2007, "MAG papers": [{"PaperId": 2004937484, "PaperTitle": "the amd opteron northbridge architecture", "Year": 2007, "CitationCount": 95, "EstimatedCitation": 146, "Affiliations": ["advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "The Blackford Northbridge Chipset for the Intel 5000.", "DBLP authors": ["Sivakumar Radhakrishnan", "Sundaram Chinthamani", "Kai Cheng"], "year": 2007, "MAG papers": [{"PaperId": 1997533135, "PaperTitle": "the blackford northbridge chipset for the intel 5000", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "AsAP: A Fine-Grained Many-Core Platform for DSP Applications.", "DBLP authors": ["Bevan M. Baas", "Zhiyi Yu", "Michael J. Meeuwsen", "Omar Sattari", "Ryan W. Apperson", "Eric W. Work", "Jeremy W. Webb", "Michael A. Lai", "Tinoosh Mohsenin", "Dean Truong", "Jason Cheung"], "year": 2007, "MAG papers": [{"PaperId": 2049962309, "PaperTitle": "asap a fine grained many core platform for dsp applications", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of california davis", "university of california davis", "university of california davis", "university of california davis", "university of california davis", "university of california davis", "university of california davis", "university of california davis", "university of california davis", "university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "RAMP: Research Accelerator for Multiple Processors.", "DBLP authors": ["John Wawrzynek", "David A. Patterson", "Mark Oskin", "Shih-Lien Lu", "Christoforos E. Kozyrakis", "James C. Hoe", "Derek Chiou", "Krste Asanovic"], "year": 2007, "MAG papers": [{"PaperId": 2066339098, "PaperTitle": "ramp research accelerator for multiple processors", "Year": 2007, "CitationCount": 147, "EstimatedCitation": 215, "Affiliations": ["university of california berkeley", "intel", "stanford university", "university of texas at austin", "massachusetts institute of technology", "university of washington", "university of california berkeley", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "ARM996HS: The First Licensable, Clockless 32-Bit Processor Core.", "DBLP authors": ["Arjan Bink", "Richard York"], "year": 2007, "MAG papers": [{"PaperId": 2009625126, "PaperTitle": "arm996hs the first licensable clockless 32 bit processor core", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 69, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Low-Power, High-Performance Architecture of the PWRficient Processor Family.", "DBLP authors": ["Tse-Yu Yeh"], "year": 2007, "MAG papers": [{"PaperId": 2009225651, "PaperTitle": "low power high performance architecture of the pwrficient processor family", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of michigan"]}], "source": "ES"}, {"DBLP title": "Transactional Memory: An Overview.", "DBLP authors": ["Tim Harris", "Adri\u00e1n Cristal", "Osman S. Unsal", "Eduard Ayguad\u00e9", "Fabrizio Gagliardi", "Burton Smith", "Mateo Valero"], "year": 2007, "MAG papers": [{"PaperId": 2007130930, "PaperTitle": "transactional memory an overview", "Year": 2007, "CitationCount": 77, "EstimatedCitation": 119, "Affiliations": ["polytechnic university of catalonia", "microsoft", "microsoft", "barcelona supercomputing center", "polytechnic university of catalonia", "microsoft", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "Processor Design in 3D Die-Stacking Technologies.", "DBLP authors": ["Gabriel H. Loh", "Yuan Xie", "Bryan Black"], "year": 2007, "MAG papers": [{"PaperId": 2046574526, "PaperTitle": "processor design in 3d die stacking technologies", "Year": 2007, "CitationCount": 244, "EstimatedCitation": 333, "Affiliations": ["pennsylvania state university", "intel", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors.", "DBLP authors": ["David M. Brooks", "Robert P. Dick", "Russ Joseph", "Li Shang"], "year": 2007, "MAG papers": [{"PaperId": 2049114603, "PaperTitle": "power thermal and reliability modeling in nanometer scale microprocessors", "Year": 2007, "CitationCount": 88, "EstimatedCitation": 135, "Affiliations": ["harvard university", "northwestern university", "queen s university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Microarchitecture-Independent Workload Characterization.", "DBLP authors": ["Kenneth Hoste", "Lieven Eeckhout"], "year": 2007, "MAG papers": [{"PaperId": 2103006842, "PaperTitle": "microarchitecture independent workload characterization", "Year": 2007, "CitationCount": 118, "EstimatedCitation": 174, "Affiliations": ["ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Spatial Sampling and Regression Strategies.", "DBLP authors": ["Benjamin C. Lee", "David M. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 2100124318, "PaperTitle": "spatial sampling and regression strategies", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "10-Gigabit Ethernet Connectivity for Computer Servers.", "DBLP authors": ["Serag GadelRab"], "year": 2007, "MAG papers": [{"PaperId": 2042754189, "PaperTitle": "10 gigabit ethernet connectivity for computer servers", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Antitrust Division Gives IEEE Standard Setters the Okay to Ask Patentees How RAND They Are.", "DBLP authors": ["Richard H. Stern"], "year": 2007, "MAG papers": [{"PaperId": 2007761436, "PaperTitle": "antitrust division gives ieee standard setters the okay to ask patentees how rand they are", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "The 15-Billion-Dollar Broadband Bonus.", "DBLP authors": ["Shane Greenstein"], "year": 2007, "MAG papers": [{"PaperId": 2062745922, "PaperTitle": "the 15 billion dollar broadband bonus", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university"]}], "source": "ES"}, {"DBLP title": "Building Ultralow-Latency Interconnection Networks Using Photonic Integration.", "DBLP authors": ["Assaf Shacham", "Keren Bergman"], "year": 2007, "MAG papers": [{"PaperId": 2030560673, "PaperTitle": "building ultralow latency interconnection networks using photonic integration", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 62, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Exploring Large-Scale CMP Architectures Using ManySim.", "DBLP authors": ["Li Zhao", "Ravi R. Iyer", "Jaideep Moses", "Ramesh Illikkal", "Srihari Makineni", "Donald Newell"], "year": 2007, "MAG papers": [{"PaperId": 2035843421, "PaperTitle": "exploring large scale cmp architectures using manysim", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators.", "DBLP authors": ["Jianwei Chen", "Michel Dubois", "Per Stenstr\u00f6m"], "year": 2007, "MAG papers": [{"PaperId": 1975239940, "PaperTitle": "simwattch integrating complete system and user level performance and power simulators", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of southern california", "chalmers university of technology", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Self-Reconfigurable Embedded Systems on Low-Cost FPGAs.", "DBLP authors": ["Iv\u00e1n Gonz\u00e1lez", "Estanislao Aguayo", "Sergio L\u00f3pez-Buedo"], "year": 2007, "MAG papers": [{"PaperId": 1994652506, "PaperTitle": "self reconfigurable embedded systems on low cost fpgas", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["autonomous university of madrid", "george washington university", null]}], "source": "ES"}, {"DBLP title": "Characterizing the Cell EIB On-Chip Network.", "DBLP authors": ["Thomas William Ainsworth", "Timothy Mark Pinkston"], "year": 2007, "MAG papers": [{"PaperId": 2050106351, "PaperTitle": "characterizing the cell eib on chip network", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 107, "Affiliations": ["university of southern california", null]}], "source": "ES"}, {"DBLP title": "On-Chip Interconnection Architecture of the Tile Processor.", "DBLP authors": ["David Wentzlaff", "Patrick Griffin", "Henry Hoffmann", "Liewei Bao", "Bruce Edwards", "Carl Ramey", "Matthew Mattina", "Chyi-Chang Miao", "John F. Brown III", "Anant Agarwal"], "year": 2007, "MAG papers": [{"PaperId": 2095314640, "PaperTitle": "on chip interconnection architecture of the tile processor", "Year": 2007, "CitationCount": 586, "EstimatedCitation": 913, "Affiliations": [null, null, null, "massachusetts institute of technology", null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Synchronization through Communication in a Massively Parallel Processor Array.", "DBLP authors": ["Mike Butts"], "year": 2007, "MAG papers": [{"PaperId": 2011792082, "PaperTitle": "synchronization through communication in a massively parallel processor array", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 86, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "On-Chip Interconnection Networks of the TRIPS Chip.", "DBLP authors": ["Paul Gratz", "Changkyu Kim", "Karthikeyan Sankaralingam", "Heather Hanson", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "year": 2007, "MAG papers": [{"PaperId": 2123415020, "PaperTitle": "on chip interconnection networks of the trips chip", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 120, "Affiliations": ["university of texas at austin", "ibm", "university of wisconsin madison", "university of texas at austin", "university of texas at austin", "intel", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "DBLP authors": ["Yatin Hoskote", "Sriram R. Vangal", "Arvind Singh", "Nitin Borkar", "Shekhar Borkar"], "year": 2007, "MAG papers": [{"PaperId": 2114522727, "PaperTitle": "a 5 ghz mesh interconnect for a teraflops processor", "Year": 2007, "CitationCount": 409, "EstimatedCitation": 638, "Affiliations": ["intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Architecture of the Scalable Communications Core's Network on Chip.", "DBLP authors": ["David Arditti Ilitzky", "Jeffrey D. Hoffman", "Anthony Chun", "Brando Perez Esparza"], "year": 2007, "MAG papers": [{"PaperId": 2118022726, "PaperTitle": "architecture of the scalable communications core s network on chip", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 62, "Affiliations": ["intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Bringing NoCs to 65 nm.", "DBLP authors": ["Antonio Pullini", "Federico Angiolini", "Srinivasan Murali", "David Atienza", "Giovanni De Micheli", "Luca Benini"], "year": 2007, "MAG papers": [{"PaperId": 1985722570, "PaperTitle": "bringing nocs to 65 nm", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 93, "Affiliations": ["university of bologna", "complutense university of madrid", "university of bologna", "polytechnic university of turin", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Challenges and Promising Results in NoC Prototyping Using FPGAs.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Hyung Gyu Lee", "Puru Choudhary", "Diana Marculescu", "Michael Kaufman", "Peter Nelson"], "year": 2007, "MAG papers": [{"PaperId": 2068293704, "PaperTitle": "challenges and promising results in noc prototyping using fpgas", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 57, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "samsung", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Research Challenges for On-Chip Interconnection Networks.", "DBLP authors": ["John D. Owens", "William J. Dally", "Ron Ho", "D. N. Jayasimha", "Stephen W. Keckler", "Li-Shiuan Peh"], "year": 2007, "MAG papers": [{"PaperId": 2134049183, "PaperTitle": "research challenges for on chip interconnection networks", "Year": 2007, "CitationCount": 350, "EstimatedCitation": 535, "Affiliations": ["princeton university", "stanford university", "university of california davis", "sun microsystems", "intel", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Single-Threaded vs. Multithreaded: Where Should We Focus?", "DBLP authors": ["Joel S. Emer", "Mark D. Hill", "Yale N. Patt", "Joshua J. Yi", "Derek Chiou", "Resit Sendag"], "year": 2007, "MAG papers": [{"PaperId": 2091771637, "PaperTitle": "single threaded vs multithreaded where should we focus", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["freescale semiconductor", "intel", "university of texas at austin", "university of texas at austin", "university of rhode island", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Where Does Security Stand? New Vulnerabilities vs. Trusted Computing.", "DBLP authors": ["Shay Gueron", "Jean-Pierre Seifert", "Geoffrey Strongin", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"], "year": 2007, "MAG papers": [{"PaperId": 2100066871, "PaperTitle": "where does security stand new vulnerabilities vs trusted computing", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of innsbruck", "university of haifa", "freescale semiconductor", "university of rhode island", "university of texas at austin", "university of innsbruck"]}], "source": "ES"}, {"DBLP title": "Reliability: Fallacy or Reality?", "DBLP authors": ["Antonio Gonz\u00e1lez", "Scott A. Mahlke", "Shubu Mukherjee", "Resit Sendag", "Derek Chiou", "Joshua J. Yi"], "year": 2007, "MAG papers": [{"PaperId": 2085266833, "PaperTitle": "reliability fallacy or reality", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of michigan", "university of rhode island", null, "university of texas at austin", "freescale semiconductor", "intel"]}], "source": "ES"}, {"DBLP title": "Low-Power Design and Temperature Management.", "DBLP authors": ["Kevin Skadron", "Pradip Bose", "Kanad Ghose", "Resit Sendag", "Joshua J. Yi", "Derek Chiou"], "year": 2007, "MAG papers": [{"PaperId": 2099030638, "PaperTitle": "low power design and temperature management", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of virginia", "ibm", "university of texas at austin", "freescale semiconductor", "binghamton university", "university of rhode island"]}], "source": "ES"}]