Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /users/btech/sanghi/CS220/Lab3_3/four4add/four4adder_top_isim_beh.exe -prj /users/btech/sanghi/CS220/Lab3_3/four4add/four4adder_top_beh.prj work.four4adder_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/users/btech/sanghi/CS220/Lab3_3/four4add/full_adder.v" into library work
Analyzing Verilog file "/users/btech/sanghi/CS220/Lab3_3/four4add/sixbitadder.v" into library work
Analyzing Verilog file "/users/btech/sanghi/CS220/Lab3_3/four4add/fourbitadder.v" into library work
Analyzing Verilog file "/users/btech/sanghi/CS220/Lab3_3/four4add/fivebitadder.v" into library work
Analyzing Verilog file "/users/btech/sanghi/CS220/Lab3_3/four4add/five4add.v" into library work
Analyzing Verilog file "/users/btech/sanghi/CS220/Lab3_3/four4add/four4adder_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94632 KB
Fuse CPU Usage: 1420 ms
Compiling module full_adder
Compiling module fourbitadder
Compiling module fivebitadder
Compiling module sixbitadder
Compiling module five4add
Compiling module four4adder_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /users/btech/sanghi/CS220/Lab3_3/four4add/four4adder_top_isim_beh.exe
Fuse Memory Usage: 654872 KB
Fuse CPU Usage: 1440 ms
GCC CPU Usage: 380 ms
