m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/intelFPGA/17.1
vBitCell
Z0 !s110 1519769915
!i10b 1
!s100 F^]l:Z6hVHaL;I_f7m7EK2
I9g3`2CPOVDoi3;Q?03[j=1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/Users/mtlang/Github/ECE552/HW5
w1519699832
8E:/Users/mtlang/Github/ECE552/HW5/BitCell.v
FE:/Users/mtlang/Github/ECE552/HW5/BitCell.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1519769915.000000
!s107 E:/Users/mtlang/Github/ECE552/HW5/BitCell.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/Users/mtlang/Github/ECE552/HW5/BitCell.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@bit@cell
vdff
Z7 !s110 1519769916
!i10b 1
!s100 PV_CoVVQ]?nI;J@mj=Gn=3
ISWFJ>?f^baefXX@AZ5gXE1
R1
R2
w1519698434
8E:/Users/mtlang/Github/ECE552/HW5/D-Flip-Flop.v
FE:/Users/mtlang/Github/ECE552/HW5/D-Flip-Flop.v
L0 3
R3
r1
!s85 0
31
R4
!s107 E:/Users/mtlang/Github/ECE552/HW5/D-Flip-Flop.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/Users/mtlang/Github/ECE552/HW5/D-Flip-Flop.v|
!i113 1
R5
R6
vFSB_tb
Z8 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1519775192
!i10b 1
!s100 96PZ_R>AV?:Wz`oER0Pi81
I875[>bzzVejDAAb=@X]9b3
R1
Z9 !s105 RegisterFile_tb_sv_unit
S1
R2
w1519775185
Z10 8E:\Users\mtlang\Github\ECE552\HW5\RegisterFile_tb.sv
Z11 FE:\Users\mtlang\Github\ECE552\HW5\RegisterFile_tb.sv
L0 1
R3
r1
!s85 0
31
!s108 1519775192.000000
Z12 !s107 E:\Users\mtlang\Github\ECE552\HW5\RegisterFile_tb.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|-stats=none|E:\Users\mtlang\Github\ECE552\HW5\RegisterFile_tb.sv|
!i113 1
Z14 o-work work -sv
R6
n@f@s@b_tb
vReadDecoder_4_16
R7
!i10b 1
!s100 OEzcIkV4=9;zRi42R=2:g2
I;OfK]:ofcYLl=95B@WhXO3
R1
R2
w1519698144
8E:/Users/mtlang/Github/ECE552/HW5/ReadDecoder_4_16.v
FE:/Users/mtlang/Github/ECE552/HW5/ReadDecoder_4_16.v
L0 1
R3
r1
!s85 0
31
Z15 !s108 1519769916.000000
!s107 E:/Users/mtlang/Github/ECE552/HW5/ReadDecoder_4_16.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/Users/mtlang/Github/ECE552/HW5/ReadDecoder_4_16.v|
!i113 1
R5
R6
n@read@decoder_4_16
vRegister
R7
!i10b 1
!s100 iJNjhjY9KXPVj6jZn[TAb3
ITM^]^iMIWb]Q^4iAXXgCH2
R1
R2
w1519701425
8E:/Users/mtlang/Github/ECE552/HW5/Register.v
FE:/Users/mtlang/Github/ECE552/HW5/Register.v
L0 1
R3
r1
!s85 0
31
R15
!s107 E:/Users/mtlang/Github/ECE552/HW5/Register.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/Users/mtlang/Github/ECE552/HW5/Register.v|
!i113 1
R5
R6
n@register
vRegisterFile
!s110 1519775329
!i10b 1
!s100 LIdYKX:Q^zo`ZUE4Jb;Y=2
I^aKG<1hHa2]lJoO;AE33Z2
R1
R2
w1519775327
8E:/Users/mtlang/Github/ECE552/HW5/RegisterFile.v
FE:/Users/mtlang/Github/ECE552/HW5/RegisterFile.v
L0 1
R3
r1
!s85 0
31
!s108 1519775329.000000
!s107 E:/Users/mtlang/Github/ECE552/HW5/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/Users/mtlang/Github/ECE552/HW5/RegisterFile.v|
!i113 1
R5
R6
n@register@file
vRegisterFile_tb
R8
!s110 1519775253
!i10b 1
!s100 d4MZ_o1M0CG5RNf9bTSRi1
IV2D12ODeoVnNjafdfOGKW3
R1
R9
S1
R2
w1519775252
R10
R11
L0 1
R3
r1
!s85 0
31
!s108 1519775253.000000
R12
R13
!i113 1
R14
R6
n@register@file_tb
vWriteDecoder_4_16
R0
!i10b 1
!s100 7UEo_C]H2Y@lFi0g?jkQ?3
I=G0U_dzQMY^k_nbfRMnRd2
R1
R2
w1519698412
8E:/Users/mtlang/Github/ECE552/HW5/WriteDecoder_4_16.v
FE:/Users/mtlang/Github/ECE552/HW5/WriteDecoder_4_16.v
L0 1
R3
r1
!s85 0
31
R4
!s107 E:/Users/mtlang/Github/ECE552/HW5/WriteDecoder_4_16.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/Users/mtlang/Github/ECE552/HW5/WriteDecoder_4_16.v|
!i113 1
R5
R6
n@write@decoder_4_16
