# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:13:56 on Apr 02,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.4.0-107-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg16
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.memory2c
# Loading __work.IFID
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.control
# Loading __work.IDEX
# Loading __work.reg3
# Loading __work.reg1
# Loading __work.execute
# Loading __work.hazard_detection_unit
# Loading __work.forwarding_unit
# Loading __work.alu
# Loading __work.shifter
# Loading __work.EXMEM
# Loading __work.memory
# Loading __work.MEMWB
# Loading __work.wb
# Loading __work.dff
# ** Warning: (vsim-3008) [CNNODP] - Component name (Instruction_f) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 131
# ** Error: (vsim-3043) Unresolved reference to 'Instruction_f' in DUT.Instruction_f.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 131
# ** Warning: (vsim-3008) [CNNODP] - Component name (PC_Out) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 130
# ** Error: (vsim-3043) Unresolved reference to 'PC_Out' in DUT.PC_Out.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 130
# ** Warning: (vsim-3008) [CNNODP] - Component name (DstwithJmout) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 136
# ** Error: (vsim-3043) Unresolved reference to 'DstwithJmout' in DUT.p0.DstwithJmout.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 136
# ** Warning: (vsim-3008) [CNNODP] - Component name (data1out) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 148
# ** Error: (vsim-3043) Unresolved reference to 'data1out' in DUT.p0.data1out.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 148
# ** Warning: (vsim-3008) [CNNODP] - Component name (data2out) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 151
# ** Error: (vsim-3043) Unresolved reference to 'data2out' in DUT.p0.data2out.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 151
# ** Warning: (vsim-3008) [CNNODP] - Component name (haltxout) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 174
# ** Error: (vsim-3043) Unresolved reference to 'haltxout' in DUT.p0.haltxout.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 174
# ** Warning: (vsim-3008) [CNNODP] - Component name (memRxout) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 142
# ** Error: (vsim-3043) Unresolved reference to 'memRxout' in DUT.p0.memRxout.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 142
# ** Warning: (vsim-3008) [CNNODP] - Component name (memWxout) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 145
# ** Error: (vsim-3043) Unresolved reference to 'memWxout' in DUT.p0.memWxout.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 145
# ** Warning: (vsim-3008) [CNNODP] - Component name (notdonem) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 142
# ** Error: (vsim-3043) Unresolved reference to 'notdonem' in DUT.p0.notdonem.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 142
# ** Warning: (vsim-3008) [CNNODP] - Component name (readData) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 154
# ** Error: (vsim-3043) Unresolved reference to 'readData' in DUT.p0.readData.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 154
# ** Warning: (vsim-3008) [CNNODP] - Component name (regWrite) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 133
# ** Error: (vsim-3043) Unresolved reference to 'regWrite' in DUT.p0.regWrite.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 133
# ** Warning: (vsim-3008) [CNNODP] - Component name (wData) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 139
# ** Error: (vsim-3043) Unresolved reference to 'wData' in DUT.p0.wData.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench File: proc_hier_pbench.v Line: 139
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'b'. The port definition is at: cla_16b.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/fetch/PC_addr_adder1 File: fetch.v Line: 53
# ** Error (suppressible): (vsim-3389) Port 'R_format' not found in the connected module (24th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/decode File: proc.v Line: 143
# ** Error (suppressible): (vsim-3389) Port 'I_format' not found in the connected module (25th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/decode File: proc.v Line: 143
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'instruction_IFID'. The port definition is at: IDEX.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'next_pc1_IFID'. The port definition is at: IDEX.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'read1Data'. The port definition is at: IDEX.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'read2Data'. The port definition is at: IDEX.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'extend_output'. The port definition is at: IDEX.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd'. The port definition is at: IDEX.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRs'. The port definition is at: IDEX.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRt'. The port definition is at: IDEX.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'ALUOp'. The port definition is at: IDEX.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'instruction_IDEX'. The port definition is at: IDEX.v(31).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'next_pc1_IDEX'. The port definition is at: IDEX.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'read1Data_IDEX'. The port definition is at: IDEX.v(33).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'read2Data_IDEX'. The port definition is at: IDEX.v(34).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'extend_output_IDEX'. The port definition is at: IDEX.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_IDEX'. The port definition is at: IDEX.v(36).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRs_IDEX'. The port definition is at: IDEX.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRt_IDEX'. The port definition is at: IDEX.v(38).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'ALUOp_IDEX'. The port definition is at: IDEX.v(47).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX File: proc.v Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_instruction_IFID File: IDEX.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_instruction_IFID File: IDEX.v Line: 68
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_next_pc1_IFID File: IDEX.v Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_next_pc1_IFID File: IDEX.v Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_read1Data File: IDEX.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_read1Data File: IDEX.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_read2Data File: IDEX.v Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_read2Data File: IDEX.v Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_extend_output File: IDEX.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_extend_output File: IDEX.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'wdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_RegisterRd File: IDEX.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'rdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_RegisterRd File: IDEX.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'wdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_RegisterRs File: IDEX.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'rdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_RegisterRs File: IDEX.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'wdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_RegisterRt File: IDEX.v Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'rdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/IDEX/reg_RegisterRt File: IDEX.v Line: 118
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'execute'.  Expected 34, found 32.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_IDEX'. The port definition is at: execute.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_EXMEM'. The port definition is at: execute.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRs'. The port definition is at: execute.v(15).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRt'. The port definition is at: execute.v(15).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_MEMWB'. The port definition is at: execute.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRs_IDEX'. The port definition is at: execute.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRt_IDEX'. The port definition is at: execute.v(23).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'ALU_Out_EXMEM'. The port definition is at: execute.v(24).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'writeback_data'. The port definition is at: execute.v(24).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/execute File: proc.v Line: 245
# ** Warning: (vsim-3722) proc.v(245): [TFMPC] - Missing connection for port 'stall'.
# ** Warning: (vsim-3722) proc.v(245): [TFMPC] - Missing connection for port 'writeEn'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'next_pc1_IDEX'. The port definition is at: EXMEM.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'ALU_Out'. The port definition is at: EXMEM.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'read2Data_IDEX'. The port definition is at: EXMEM.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_IDEX'. The port definition is at: EXMEM.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'next_pc1_EXMEM'. The port definition is at: EXMEM.v(19).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'ALU_Out_EXMEM'. The port definition is at: EXMEM.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'read2Data_EXMEM'. The port definition is at: EXMEM.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_EXMEM'. The port definition is at: EXMEM.v(23).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM File: proc.v Line: 288
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_next_pc1_IDEX File: EXMEM.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_next_pc1_IDEX File: EXMEM.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_ALU_Out File: EXMEM.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_ALU_Out File: EXMEM.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_read2Data_IDEX File: EXMEM.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_read2Data_IDEX File: EXMEM.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'wdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_RegisterRd_IDEX File: EXMEM.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'rdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/EXMEM/reg_RegisterRd_IDEX File: EXMEM.v Line: 60
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'next_pc1_EXMEM'. The port definition is at: MEMWB.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'ALU_Out_EXMEM'. The port definition is at: MEMWB.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_EXMEM'. The port definition is at: MEMWB.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'mem_read_data'. The port definition is at: MEMWB.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'next_pc1_MEMWB'. The port definition is at: MEMWB.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'ALU_Out_MEMWB'. The port definition is at: MEMWB.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'RegisterRd_MEMWB'. The port definition is at: MEMWB.v(19).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'mem_read_data_MEMWB'. The port definition is at: MEMWB.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB File: proc.v Line: 343
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB/reg_next_pc1_EXMEM File: MEMWB.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB/reg_next_pc1_EXMEM File: MEMWB.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'wdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB/reg_ALU_Out_EXMEM File: MEMWB.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'rdata'. The port definition is at: reg16.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB/reg_ALU_Out_EXMEM File: MEMWB.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'wdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB/reg_RegisterRd_EXMEM File: MEMWB.v Line: 48
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'rdata'. The port definition is at: reg3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/MEMWB/reg_RegisterRd_EXMEM File: MEMWB.v Line: 48
# Error loading design
# End time: 17:13:56 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 14, Warnings: 89
