
synthesis -f "lSerial_lSerial_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Thu Dec 28 19:46:38 2023


Command Line:  synthesis -f lSerial_lSerial_lattice.synproj -gui -msgset C:/pproj/lSerial/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO3L.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3L-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3L

### Device  : LCMXO3L-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top_lserial.
Target frequency = 100.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
    <postMsg mid="35001472" type="Warning" dynamic="1" navigation="0" arg0="C:/pproj/lSerial/ISerial/source"  />
-p C:/pproj/lSerial (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo3c00a/data (searchpath added)
-p C:/pproj/lSerial/lSerial (searchpath added)
-p C:/pproj/lSerial (searchpath added)
Verilog design file = C:/pproj/lSerial/lSerial/source/debCom.v
Verilog design file = C:/pproj/lSerial/lSerial/source/uart.v
Verilog design file = C:/pproj/lSerial/lSerial/source/pbEdge.v
Verilog design file = C:/pproj/lSerial/lSerial/source/top_lserial.v
NGD file = lSerial_lSerial.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/pproj/lserial/lserial/source/debcom.v. VERI-1482
Analyzing Verilog file c:/pproj/lserial/lserial/source/uart.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(48): " arg1="uart_rx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="48"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(49): " arg1="uart_rx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="49"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(50): " arg1="uart_rx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="50"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(51): " arg1="uart_rx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="51"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(52): " arg1="uart_rx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="52"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(187): " arg1="uart_tx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="187"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(188): " arg1="uart_tx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="188"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(189): " arg1="uart_tx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="189"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(190): " arg1="uart_tx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="190"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(191): " arg1="uart_tx" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="191"  />
Analyzing Verilog file c:/pproj/lserial/lserial/source/pbedge.v. VERI-1482
Analyzing Verilog file c:/pproj/lserial/lserial/source/top_lserial.v. VERI-1482
    <postMsg mid="35901372" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(43): " arg1="pb" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="43"  />
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): top_lserial
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(11): " arg1="top_lserial" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/pbedge.v(1): " arg1="pbEdge" arg2="c:/pproj/lserial/lserial/source/pbedge.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(13): " arg1="debCom" arg2="c:/pproj/lserial/lserial/source/debcom.v" arg3="13"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(1): " arg1="uart(CLKS_PER_BIT=104)" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(39): " arg1="uart_rx(CLKS_PER_BIT=104)" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="39"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(105): " arg1="32" arg2="8" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="105"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(116): " arg1="32" arg2="8" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="116"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(127): " arg1="32" arg2="3" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="127"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(145): " arg1="32" arg2="8" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="145"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(176): " arg1="uart_tx(CLKS_PER_BIT=104)" arg2="c:/pproj/lserial/lserial/source/uart.v" arg3="176"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(230): " arg1="32" arg2="8" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="230"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(248): " arg1="32" arg2="8" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="248"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(258): " arg1="32" arg2="3" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="258"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/uart.v(278): " arg1="32" arg2="8" arg3="c:/pproj/lserial/lserial/source/uart.v" arg4="278"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(169): " arg1="12" arg2="1" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="169"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(310): " arg1="32" arg2="16" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="310"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(333): " arg1="32" arg2="16" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="333"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(524): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="524"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(526): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="526"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(528): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="528"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(530): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="530"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(531): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="531"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(533): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="533"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(534): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="534"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(536): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="536"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(538): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="538"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(540): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="540"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(542): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="542"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(544): " arg1="8" arg2="4" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="544"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(577): " arg1="32" arg2="5" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="577"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(605): " arg1="32" arg2="8" arg3="c:/pproj/lserial/lserial/source/debcom.v" arg4="605"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(83): " arg1="bufferL1[12][7]" arg2="c:/pproj/lserial/lserial/source/debcom.v" arg3="83"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(84): " arg1="bufferL2[12][7]" arg2="c:/pproj/lserial/lserial/source/debcom.v" arg3="84"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(69): " arg1="7" arg2="8" arg3="led" arg4="c:/pproj/lserial/lserial/source/top_lserial.v" arg5="69"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(71): " arg1="1" arg2="32" arg3="dataIn" arg4="c:/pproj/lserial/lserial/source/top_lserial.v" arg5="71"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(72): " arg1="1" arg2="32" arg3="dataOut" arg4="c:/pproj/lserial/lserial/source/top_lserial.v" arg5="72"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(73): " arg1="1" arg2="8" arg3="addrOut" arg4="c:/pproj/lserial/lserial/source/top_lserial.v" arg5="73"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(74): " arg1="1" arg2="8" arg3="devOut" arg4="c:/pproj/lserial/lserial/source/top_lserial.v" arg5="74"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(75): " arg1="1" arg2="3" arg3="cycle" arg4="c:/pproj/lserial/lserial/source/top_lserial.v" arg5="75"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(71): " arg1="dataIn" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="71"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(78): " arg1="bsy" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="78"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(79): " arg1="ok" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="79"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(83): " arg1="status[45]" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="83"  />
Last elaborated design is top_lserial()
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = top_lserial.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(55): " arg1="pbE0" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="55"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/top_lserial.v(63): " arg1="pbE1" arg2="c:/pproj/lserial/lserial/source/top_lserial.v" arg3="63"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="pb[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="pb[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="master_i2c_int"  />
######## Converting I/O port master_i2c_sda to input.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="master_i2c_scl"  />
######## Converting I/O port spi_clk to input.
######## Converting I/O port spi_miso to input.
######## Converting I/O port spi_mosi to input.
######## Missing driver on net master_i2c_scl. Patching with GND.
######## Missing driver on net dataIn. Patching with GND.
######## Missing driver on net bsy. Patching with GND.
######## Missing driver on net ok. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][7]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][6]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][5]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][4]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][3]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][2]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][1]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL1[12][0]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][7]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][6]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][5]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][4]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][3]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][2]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][1]. Patching with GND.
######## Missing driver on net \debCom_inst/bufferL2[12][0]. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(622): " arg1="\debCom_inst/bufferL1[11][7]_1883" arg2="c:/pproj/lserial/lserial/source/debcom.v" arg3="622"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="c:/pproj/lserial/lserial/source/debcom.v(622): " arg1="\debCom_inst/bufferL1[11][1]_1890" arg2="c:/pproj/lserial/lserial/source/debcom.v" arg3="622"  />



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\debCom_inst/dataLog"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="pb[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="pb[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="master_i2c_int"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="master_i2c_sda"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="spi_clk"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="spi_miso"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="spi_mosi"  />
Duplicate register/latch removal. \debCom_inst/bufferL2[5][6]_2029 is a one-to-one match with \debCom_inst/bufferL2[4][1]_2042.
Duplicate register/latch removal. \debCom_inst/bufferL2[5][5]_2030 is a one-to-one match with \debCom_inst/bufferL2[2][5]_2054.
Duplicate register/latch removal. \debCom_inst/bufferL2[4][2]_2041 is a one-to-one match with \debCom_inst/bufferL2[3][2]_2049.
Duplicate register/latch removal. \debCom_inst/bufferL2[3][4]_2047 is a one-to-one match with \debCom_inst/bufferL2[1][4]_2063.
Duplicate register/latch removal. \debCom_inst/bufferL2[2][6]_2053 is a one-to-one match with \debCom_inst/bufferL2[1][6]_2061.
Duplicate register/latch removal. \debCom_inst/bufferL2[2][0]_2059 is a one-to-one match with \debCom_inst/bufferL2[0][4]_2071.
Duplicate register/latch removal. \debCom_inst/bufferL2[1][5]_2062 is a one-to-one match with \debCom_inst/bufferL2[5][5]_2030.
Duplicate register/latch removal. \debCom_inst/bufferL2[1][2]_2065 is a one-to-one match with \debCom_inst/bufferL2[1][0]_2067.
Duplicate register/latch removal. \debCom_inst/bufferL1[3][2]_1953 is a one-to-one match with \debCom_inst/bufferL1[0][4]_1975.
Duplicate register/latch removal. \debCom_inst/bufferL1[3][0]_1955 is a one-to-one match with \debCom_inst/bufferL1[2][1]_1962.
Duplicate register/latch removal. \debCom_inst/bufferL1[0][2]_1977 is a one-to-one match with \debCom_inst/bufferL1[3][5]_1950.
Duplicate register/latch removal. \debCom_inst/bufferL1[0][3]_1976 is a one-to-one match with \debCom_inst/bufferL1[3][4]_1951.
Duplicate register/latch removal. \debCom_inst/bufferL1[0][5]_1974 is a one-to-one match with \debCom_inst/bufferL1[3][1]_1954.
Duplicate register/latch removal. \debCom_inst/bufferL1[1][1]_1970 is a one-to-one match with \debCom_inst/bufferL1[2][5]_1958.
Duplicate register/latch removal. \debCom_inst/bufferL1[1][4]_1967 is a one-to-one match with \debCom_inst/bufferL1[2][2]_1961.
Duplicate register/latch removal. \debCom_inst/bufferL1[3][2]_1953 is a one-to-one match with \debCom_inst/bufferL1[3][0]_1955.
Duplicate register/latch removal. \debCom_inst/bufferL1[0][2]_1977 is a one-to-one match with \debCom_inst/bufferL1[1][4]_1967.
Duplicate register/latch removal. \debCom_inst/bufferL1[0][3]_1976 is a one-to-one match with \debCom_inst/bufferL1[1][1]_1970.
Duplicate register/latch removal. \debCom_inst/bufferL1[0][5]_1974 is a one-to-one match with \debCom_inst/bufferL1[0][3]_1976.
Duplicate register/latch removal. \debCom_inst/bufferL1[0][2]_1977 is a one-to-one match with \debCom_inst/bufferL1[0][5]_1974.
Applying 100.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_lserial_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pb[1]" arg2="pb[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="pb[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pb[0]" arg2="pb[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="pb[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="master_i2c_int" arg2="master_i2c_int"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="master_i2c_int"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="master_i2c_sda" arg2="master_i2c_sda"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="master_i2c_sda"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="spi_clk" arg2="spi_clk"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="spi_clk"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="spi_miso" arg2="spi_miso"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="spi_miso"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="spi_mosi" arg2="spi_mosi"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="spi_mosi"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="14"  />

Design Results:
   1001 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file lSerial_lSerial.ngd.

################### Begin Area Report (top_lserial)######################
Number of register bits => 304 of 7485 (4 % )
CCU2D => 14
FD1P3AX => 66
FD1P3BX => 23
FD1P3DX => 138
FD1P3IX => 16
FD1S3AY => 2
FD1S3BX => 6
FD1S3DX => 47
FD1S3IX => 6
GSR => 1
IB => 6
L6MUX21 => 13
LUT4 => 574
OB => 10
PFUMX => 76
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : sysclk_c, loads : 304
Clock Enable Nets
Number of Clock Enables: 44
Top 10 highest fanout Clock Enables:
  Net : debCom_inst/sysclk_c_enable_238, loads : 50
  Net : debCom_inst/sysclk_c_enable_72, loads : 30
  Net : debCom_inst/sysclk_c_enable_73, loads : 22
  Net : debCom_inst/URT/UART_TX_INST/sysclk_c_enable_180, loads : 9
  Net : debCom_inst/URT/UART_RX_INST/sysclk_c_enable_233, loads : 8
  Net : debCom_inst/sysclk_c_enable_225, loads : 8
  Net : debCom_inst/sysclk_c_enable_138, loads : 8
  Net : debCom_inst/sysclk_c_enable_145, loads : 8
  Net : debCom_inst/URT/UART_TX_INST/sysclk_c_enable_118, loads : 8
  Net : debCom_inst/sysclk_c_enable_124, loads : 7
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : debCom_inst/n14254, loads : 223
  Net : debCom_inst/cmd_1, loads : 125
  Net : debCom_inst/lns, loads : 85
  Net : debCom_inst/n15, loads : 62
  Net : debCom_inst/cmd_0, loads : 62
  Net : debCom_inst/recBuf_0_0, loads : 54
  Net : debCom_inst/sysclk_c_enable_238, loads : 50
  Net : debCom_inst/stm_0, loads : 49
  Net : debCom_inst/recBuf_0_2, loads : 42
  Net : debCom_inst/n2883, loads : 41
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk0 [get_nets sysclk_c]                |  100.000 MHz|   75.919 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 79.590  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.328  secs
--------------------------------------------------------------

map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "lSerial_lSerial.ngd" -o "lSerial_lSerial_map.ncd" -pr "lSerial_lSerial.prf" -mp "lSerial_lSerial.mrp" -lpf "C:/pproj/lSerial/lSerial/lSerial_lSerial.lpf" -lpf "C:/pproj/lSerial/lSerial.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lSerial_lSerial.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

Loading device for application baspr from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="pb[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="pb[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="master_i2c_int"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="master_i2c_sda"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="spi_clk"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="spi_miso"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="spi_mosi"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="debCom_inst/n14254"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="pb[1:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="pb[1:0](0)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="master_i2c_int"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="master_i2c_sda"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="spi_clk"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="spi_miso"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="spi_mosi"  />



Design Summary:
   Number of registers:    304 out of  7485 (4%)
      PFU registers:          304 out of  6864 (4%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:       306 out of  3432 (9%)
      SLICEs as Logic/ROM:    306 out of  3432 (9%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         14 out of  3432 (0%)
   Number of LUT4s:        603 out of  6864 (9%)
      Number used as logic LUTs:        575
      Number used as distributed RAM:     0
      Number used as ripple logic:       28
      Number used as shift registers:     0
   Number of PIO sites used: 16 + 4(JTAG) out of 207 (10%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net sysclk_c: 198 loads, 198 rising, 0 falling (Driver: PIO sysclk )
   Number of Clock Enables:  44
     Net debCom_inst/recv: 3 loads, 3 LSLICEs
     Net debCom_inst/sysclk_c_enable_124: 4 loads, 4 LSLICEs
     Net debCom_inst/sysclk_c_enable_131: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_92: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_108: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_145: 4 loads, 4 LSLICEs
     Net debCom_inst/sysclk_c_enable_128: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_100: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_84: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_225: 4 loads, 4 LSLICEs
     Net debCom_inst/sysclk_c_enable_88: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_104: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_18: 3 loads, 3 LSLICEs
     Net debCom_inst/sysclk_c_enable_17: 3 loads, 3 LSLICEs
     Net debCom_inst/sysclk_c_enable_96: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_138: 5 loads, 5 LSLICEs
     Net debCom_inst/sysclk_c_enable_10: 4 loads, 4 LSLICEs
     Net debCom_inst/sysclk_c_enable_8: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_72: 21 loads, 21 LSLICEs
     Net debCom_inst/sysclk_c_enable_73: 14 loads, 14 LSLICEs
     Net debCom_inst/sysclk_c_enable_58: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_65: 1 loads, 1 LSLICEs
     Net debCom_inst/sysclk_c_enable_111: 2 loads, 2 LSLICEs
     Net debCom_inst/sysclk_c_enable_228: 1 loads, 1 LSLICEs
     Net debCom_inst/sysclk_c_enable_146: 1 loads, 1 LSLICEs
     Net debCom_inst/sysclk_c_enable_234: 1 loads, 1 LSLICEs
     Net debCom_inst/sysclk_c_enable_238: 25 loads, 25 LSLICEs
     Net debCom_inst/sysclk_c_enable_237: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_TX_INST/r_SM_Main_2: 6 loads, 6 LSLICEs
     Net debCom_inst/URT/UART_TX_INST/sysclk_c_enable_118: 4 loads, 4 LSLICEs
     Net debCom_inst/URT/UART_TX_INST/sysclk_c_enable_223: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_TX_INST/sysclk_c_enable_169: 2 loads, 2 LSLICEs
     Net debCom_inst/URT/UART_TX_INST/sysclk_c_enable_189: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_233: 5 loads, 5 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_179: 2 loads, 2 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_173: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_182: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_176: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_174: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_181: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_172: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_170: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_171: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/sysclk_c_enable_175: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net debCom_inst/n14254 merged into GSR:  214
   Number of LSRs:  6
     Net debCom_inst/URT/UART_TX_INST/r_SM_Main_2: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_TX_INST/n13442: 1 loads, 1 LSLICEs
     Net debCom_inst/URT/UART_TX_INST/n9636: 5 loads, 5 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/n9629: 5 loads, 5 LSLICEs
     Net debCom_inst/URT/UART_RX_INST/n13470: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net debCom_inst/cmd_1: 126 loads
     Net debCom_inst/lns: 84 loads
     Net debCom_inst/cmd_0: 62 loads
     Net debCom_inst/n15: 62 loads
     Net debCom_inst/recBuf_0_0: 54 loads
     Net debCom_inst/stm_0: 49 loads
     Net debCom_inst/recBuf_0_2: 42 loads
     Net debCom_inst/n2883: 41 loads
     Net debCom_inst/recCte_2: 40 loads
     Net debCom_inst/n2789: 34 loads
 

   Number of warnings:  15
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 62 MB

Dumping design to file lSerial_lSerial_map.ncd.

ncd2vdb "lSerial_lSerial_map.ncd" ".vdbs/lSerial_lSerial_map.vdb"

Loading device for application ncd2vdb from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

mpartrce -p "lSerial_lSerial.p2t" -f "lSerial_lSerial.p3t" -tf "lSerial_lSerial.pt" "lSerial_lSerial_map.ncd" "lSerial_lSerial.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lSerial_lSerial_map.ncd"
Thu Dec 28 19:46:42 2023

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/pproj/lSerial/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 lSerial_lSerial_map.ncd lSerial_lSerial.dir/5_1.ncd lSerial_lSerial.prf
Preference file: lSerial_lSerial.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lSerial_lSerial_map.ncd.
Design name: top_lserial
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   16+4(JTAG)/336     6% used
                  16+4(JTAG)/207     10% bonded

   SLICE            306/3432          8% used

   GSR                1/1           100% used


Number of Signals: 858
Number of Connections: 2708
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   16 out of 16 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    sysclk_c (driver: sysclk, clk load #: 198)


The following 3 signals are selected to use the secondary clock routing resources:
    debCom_inst/sysclk_c_enable_238 (driver: debCom_inst/SLICE_330, clk load #: 0, sr load #: 0, ce load #: 25)
    debCom_inst/sysclk_c_enable_72 (driver: debCom_inst/SLICE_302, clk load #: 0, sr load #: 0, ce load #: 21)
    debCom_inst/sysclk_c_enable_73 (driver: debCom_inst/SLICE_302, clk load #: 0, sr load #: 0, ce load #: 14)

Signal debCom_inst/n14254 is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....................
Placer score = 127530.
Finished Placer Phase 1.  REAL time: 0 secs 

Starting Placer Phase 2.
.
Placer score =  127129
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "sysclk_c" from comp "sysclk" on CLK_PIN site "C8 (PT18A)", clk load = 198
  SECONDARY "debCom_inst/sysclk_c_enable_238" from F1 on comp "debCom_inst/SLICE_330" on site "R14C20A", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "debCom_inst/sysclk_c_enable_72" from F1 on comp "debCom_inst/SLICE_302" on site "R14C20B", clk load = 0, ce load = 21, sr load = 0
  SECONDARY "debCom_inst/sysclk_c_enable_73" from F0 on comp "debCom_inst/SLICE_302" on site "R14C20B", clk load = 0, ce load = 14, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   16 + 4(JTAG) out of 336 (6.0%) PIO sites used.
   16 + 4(JTAG) out of 207 (9.7%) bonded PIO sites used.
   Number of PIO comps: 16; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 3 / 51 (  5%) | 3.3V       | -         |
| 1        | 8 / 52 ( 15%) | 3.3V       | -         |
| 2        | 1 / 52 (  1%) | 3.3V       | -         |
| 3        | 4 / 16 ( 25%) | 3.3V       | -         |
| 4        | 0 / 16 (  0%) | 3.3V       | -         |
| 5        | 0 / 20 (  0%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 1 secs 

Dumping design to file lSerial_lSerial.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 2708 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 2 secs 

Start NBR router at 19:46:44 12/28/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:46:45 12/28/23

Start NBR section for initial routing at 19:46:45 12/28/23
Level 4, iteration 1
100(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:46:45 12/28/23
Level 4, iteration 1
38(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 2
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 3
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 

Start NBR section for re-routing at 19:46:45 12/28/23
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 3 secs 

Start NBR section for post-routing at 19:46:45 12/28/23

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 3 secs 
Total REAL time: 3 secs 
Completely routed.
End of route.  2708 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file lSerial_lSerial.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 secs 
Total REAL time to completion: 4 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lSerial_lSerial.pt" -o "lSerial_lSerial.twr" "lSerial_lSerial.ncd" "lSerial_lSerial.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lserial_lserial.ncd.
Design name: top_lserial
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Dec 28 19:46:46 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lSerial_lSerial.twr -gui -msgset C:/pproj/lSerial/promote.xml lSerial_lSerial.ncd lSerial_lSerial.prf 
Design file:     lserial_lserial.ncd
Preference file: lserial_lserial.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4)
                   3.300 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 24994653
Cumulative negative slack: 24994653

Constraints cover 8514 paths, 1 nets, and 2693 connections (99.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Dec 28 19:46:46 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lSerial_lSerial.twr -gui -msgset C:/pproj/lSerial/promote.xml lSerial_lSerial.ncd lSerial_lSerial.prf 
Design file:     lserial_lserial.ncd
Preference file: lserial_lserial.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4)
                   3.300 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8514 paths, 1 nets, and 2693 connections (99.45% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 24994653 (setup), 0 (hold)
Cumulative negative slack: 24994653 (24994653+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 75 MB


tmcheck -par "lSerial_lSerial.par" 

bitgen -f "lSerial_lSerial.t2b" -w "lSerial_lSerial.ncd"  -jedec "lSerial_lSerial.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lSerial_lSerial.ncd.
Design name: top_lserial
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lSerial_lSerial.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "lSerial_lSerial.jed".
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 292 MB
