#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 22 17:29:00 2022
# Process ID: 8348
# Current directory: C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3964 C:\Users\digig\Downloads\ESAME_ASD_GDG\ESAME_ASD_GDG\ESAME_ASD_GDG.xpr
# Log file: C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/vivado.log
# Journal file: C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ASDi_GiulianoDiGiuseppe/TB1_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 826.629 ; gain = 142.910
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.srcs/sources_1/new/MEM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEM_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.srcs/sources_1/new/MEM_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEM_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.srcs/sources_1/new/SistemaA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.srcs/sources_1/new/SistemaB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xelab -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.interface_A [interface_a_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_A [mem_a_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_a [counter_a_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_a_byte [counter_a_byte_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.SistemaA [sistemaa_default]
Compiling architecture behavioral of entity xil_defaultlib.Interface_B [interface_b_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_B [counter_b_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_B [mem_b_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_N [counter_n_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Register_b [shift_register_b_default]
Compiling architecture behavioral of entity xil_defaultlib.SistemaB [sistemab_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_module [top_module_default]
Compiling architecture behavioral of entity xil_defaultlib.tb1
Built simulation snapshot TB1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/digig/Downloads/ESAME_ASD_GDG/ASDi_GiulianoDiGiuseppe/TB1_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/digig/Downloads/ESAME_ASD_GDG/ASDi_GiulianoDiGiuseppe/TB1_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB1_behav -key {Behavioral:sim_1:Functional:TB1} -tclbatch {TB1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 912.316 ; gain = 19.445
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 912.316 ; gain = 19.445
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xelab -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 913.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xelab -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 913.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.srcs/sources_1/new/MEM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEM_A'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 916.520 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xelab -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.interface_A [interface_a_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_A [mem_a_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_a [counter_a_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_a_byte [counter_a_byte_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.SistemaA [sistemaa_default]
Compiling architecture behavioral of entity xil_defaultlib.Interface_B [interface_b_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_B [counter_b_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_B [mem_b_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_N [counter_n_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Register_b [shift_register_b_default]
Compiling architecture behavioral of entity xil_defaultlib.SistemaB [sistemab_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_module [top_module_default]
Compiling architecture behavioral of entity xil_defaultlib.tb1
Built simulation snapshot TB1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 916.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.srcs/sources_1/new/MEM_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEM_A'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.711 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/ESAME_ASD_GDG.sim/sim_1/behav/xsim'
"xelab -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 88f9e91cb4454125b4cbfb01dcba7717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB1_behav xil_defaultlib.TB1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.interface_A [interface_a_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_A [mem_a_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_a [counter_a_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_a_byte [counter_a_byte_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.SistemaA [sistemaa_default]
Compiling architecture behavioral of entity xil_defaultlib.Interface_B [interface_b_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_B [counter_b_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM_B [mem_b_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_N [counter_n_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Register_b [shift_register_b_default]
Compiling architecture behavioral of entity xil_defaultlib.SistemaB [sistemab_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_module [top_module_default]
Compiling architecture behavioral of entity xil_defaultlib.tb1
Built simulation snapshot TB1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 920.105 ; gain = 0.395
save_wave_config {C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/TB1_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/TB1_behav.wcfg
set_property xsim.view {C:/Users/digig/Downloads/ESAME_ASD_GDG/ASDi_GiulianoDiGiuseppe/TB1_behav.wcfg C:/Users/digig/Downloads/ESAME_ASD_GDG/ESAME_ASD_GDG/TB1_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 17:53:20 2022...
