[{"DBLP title": "Value-driven Synthesis for Neural Network ASICs.", "DBLP authors": ["Zhiyuan Yang", "Ankur Srivastava"], "year": 2018, "MAG papers": [{"PaperId": 2884046268, "PaperTitle": "value driven synthesis for neural network asics", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "CLINK: Compact LSTM Inference Kernel for Energy Efficient Neurofeedback Devices.", "DBLP authors": ["Zhe Chen", "Andrew Howe", "Hugh T. Blair", "Jason Cong"], "year": 2018, "MAG papers": [{"PaperId": 2883052185, "PaperTitle": "clink compact lstm inference kernel for energy efficient neurofeedback devices", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Compact Convolution Mapping on Neuromorphic Hardware using Axonal Delay.", "DBLP authors": ["Jinseok Kim", "Yulhwa Kim", "Sungho Kim", "Jae-Joon Kim"], "year": 2018, "MAG papers": [{"PaperId": 2883226409, "PaperTitle": "compact convolution mapping on neuromorphic hardware using axonal delay", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pohang university of science and technology": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "NNest: Early-Stage Design Space Exploration Tool for Neural Network Inference Accelerators.", "DBLP authors": ["Liu Ke", "Xin He", "Xuan Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2883928845, "PaperTitle": "nnest early stage design space exploration tool for neural network inference accelerators", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"washington university in st louis": 3.0}}], "source": "ES"}, {"DBLP title": "Blacklist Core: Machine-Learning Based Dynamic Operating-Performance-Point Blacklisting for Mitigating Power-Management Security Attacks.", "DBLP authors": ["Sheng Zhang", "Adrian Tang", "Zhewei Jiang", "Simha Sethumadhavan", "Mingoo Seok"], "year": 2018, "MAG papers": [{"PaperId": 2882999662, "PaperTitle": "blacklist core machine learning based dynamic operating performance point blacklisting for mitigating power management security attacks", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "Threshold Defined Camouflaged Gates in 65nm Technology for Reverse Engineering Protection.", "DBLP authors": ["Anirudh Srikant Iyengar", "Deepak Vontela", "Ithihasa Reddy Nirmala", "Swaroop Ghosh", "Seyedhamidreza Motaman", "Jae-Won Jang"], "year": 2018, "MAG papers": [{"PaperId": 2883280695, "PaperTitle": "threshold defined camouflaged gates in 65nm technology for reverse engineering protection", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pennsylvania state university": 4.0, "university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability and Uniformity Enhancement in 8T-SRAM based PUFs operating at NTC.", "DBLP authors": ["Pramesh Pandey", "Asmita Pal", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2018, "MAG papers": [{"PaperId": 2884687732, "PaperTitle": "reliability and uniformity enhancement in 8t sram based pufs operating at ntc", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient and Secure Group Key Management in IoT using Multistage Interconnected PUF.", "DBLP authors": ["Hongxiang Gu", "Miodrag Potkonjak"], "year": 2018, "MAG papers": [{"PaperId": 3100990267, "PaperTitle": "efficient and secure group key management in iot using multistage interconnected puf", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california los angeles": 2.0}}, {"PaperId": 2883190183, "PaperTitle": "efficient and secure group key management in iot using multistage interconnected puf", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient High-Swing PAM-4 Voltage-Mode Transmitter.", "DBLP authors": ["Lejie Lu", "Yong Wang", "Hui Wu"], "year": 2018, "MAG papers": [{"PaperId": 2883260188, "PaperTitle": "an energy efficient high swing pam 4 voltage mode transmitter", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of rochester": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Dynamic Comparator with Active Inductor for Receiver of Memory Interfaces.", "DBLP authors": ["Jae-Whan Lee", "Joo-Hyung Chae", "Jihwan Park", "Hyunkyu Park", "Jaekwang Yun", "Suhwan Kim"], "year": 2018, "MAG papers": [{"PaperId": 2883233810, "PaperTitle": "energy efficient dynamic comparator with active inductor for receiver of memory interfaces", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 5.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "4-Channel Push-Pull VCSEL Drivers for HDMI Active Optical Cable in 0.18-\u03bcm CMOS.", "DBLP authors": ["Jeongho Hwang", "Hong-Seok Choi", "Hyungrok Do", "Gyu-Seob Jeong", "Daehyun Koh", "Seong Ho Park", "Deog-Kyoon Jeong"], "year": 2018, "MAG papers": [{"PaperId": 2884432878, "PaperTitle": "4 channel push pull vcsel drivers for hdmi active optical cable in 0 18 \u03bcm cmos", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 7.0}}], "source": "ES"}, {"DBLP title": "RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing.", "DBLP authors": ["Mohsen Imani", "Ricardo Garcia", "Saransh Gupta", "Tajana Rosing"], "year": 2018, "MAG papers": [{"PaperId": 2884822385, "PaperTitle": "rmac runtime configurable floating point multiplier for approximate computing", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Designing Efficient Imprecise Adders using Multi-bit Approximate Building Blocks.", "DBLP authors": ["Sarvenaz Tajasob", "Morteza Rezaalipour", "Masoud Dehyadegari", "Mahdi Nazm Bojnordi"], "year": 2018, "MAG papers": [{"PaperId": 2884096145, "PaperTitle": "designing efficient imprecise adders using multi bit approximate building blocks", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of utah": 1.0, "k n toosi university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient, Yet Highly-Accurate, Approximate Non-Iterative Divider.", "DBLP authors": ["Marzieh Vaeztourshizi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2018, "MAG papers": [{"PaperId": 2883256837, "PaperTitle": "an energy efficient yet highly accurate approximate non iterative divider", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southern california": 2.0, "university of tehran": 2.0}}], "source": "ES"}, {"DBLP title": "Aggressive Slack Recycling via Transparent Pipelines.", "DBLP authors": ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "year": 2018, "MAG papers": [{"PaperId": 2884041734, "PaperTitle": "aggressive slack recycling via transparent pipelines", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Pareto-Optimal Power- and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache.", "DBLP authors": ["Martin Rapp", "Anuj Pathania", "J\u00f6rg Henkel"], "year": 2018, "MAG papers": [{"PaperId": 2884645388, "PaperTitle": "pareto optimal power and cache aware task mapping for many cores with distributed shared last level cache", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "SPONGE: A Scalable Pivot-based On/Off Gating Engine for Reducing Static Power in NoC Routers.", "DBLP authors": ["Hossein Farrokhbakht", "Hadi Mardani Kamali", "Natalie D. Enright Jerger", "Shaahin Hessabi"], "year": 2018, "MAG papers": [{"PaperId": 2888787488, "PaperTitle": "sponge a scalable pivot based on off gating engine for reducing static power in noc routers", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of toronto": 1.0, "george mason university": 1.0, "sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Taming the beast: Programming Peta-FLOP class Deep Learning Systems.", "DBLP authors": ["Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Kailash Gopalakrishnan", "Leland Chang"], "year": 2018, "MAG papers": [{"PaperId": 2889200227, "PaperTitle": "taming the beast programming peta flop class deep learning systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "TrainWare: A Memory Optimized Weight Update Architecture for On-Device Convolutional Neural Network Training.", "DBLP authors": ["Seungkyu Choi", "Jaehyeong Sim", "Myeonggu Kang", "Lee-Sup Kim"], "year": 2018, "MAG papers": [{"PaperId": 2888885397, "PaperTitle": "trainware a memory optimized weight update architecture for on device convolutional neural network training", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "AxTrain: Hardware-Oriented Neural Network Training for Approximate Inference.", "DBLP authors": ["Xin He", "Liu Ke", "Wenyan Lu", "Guihai Yan", "Xuan Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2804268686, "PaperTitle": "axtrain hardware oriented neural network training for approximate inference", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 2.0, "washington university in st louis": 3.0}}, {"PaperId": 3103768881, "PaperTitle": "axtrain hardware oriented neural network training for approximate inference", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chinese academy of sciences": 2.0, "washington university in st louis": 3.0}}], "source": "ES"}, {"DBLP title": "Spin Orbit Torque Device based Stochastic Multi-bit Synapses for On-chip STDP Learning.", "DBLP authors": ["Gyuseong Kang", "Yunho Jang", "Jongsun Park"], "year": 2018, "MAG papers": [{"PaperId": 2889111951, "PaperTitle": "spin orbit torque device based stochastic multi bit synapses for on chip stdp learning", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"korea university": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling Intra-Plane Parallel Block Erase in NAND Flash to Alleviate the Impact of Garbage Collection.", "DBLP authors": ["Tyler Garrett", "Jun Yang", "Youtao Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2889376568, "PaperTitle": "enabling intra plane parallel block erase in nand flash to alleviate the impact of garbage collection", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing the Energy Efficiency of Journaling File System via Exploiting Multi-Write Modes on MLC NVRAM.", "DBLP authors": ["Shuo-Han Chen", "Yuan-Hao Chang", "Tseng-Yi Chen", "Yu-Ming Chang", "Pei-Wen Hsiao", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "MAG papers": [{"PaperId": 2889188682, "PaperTitle": "enhancing the energy efficiency of journaling file system via exploiting multi write modes on mlc nvram", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 1.0, "academia sinica": 4.0, "tamkang university": 2.0}}], "source": "ES"}, {"DBLP title": "Computing in memory with FeFETs.", "DBLP authors": ["Dayane Alfenas Reis", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2018, "MAG papers": [{"PaperId": 2889210320, "PaperTitle": "computing in memory with fefets", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of notre dame": 3.0}}], "source": "ES"}, {"DBLP title": "Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2018, "MAG papers": [{"PaperId": 2889521801, "PaperTitle": "information leakage attacks on emerging non volatile memory and countermeasures", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Load-Triggered Warp Approximation on GPU.", "DBLP authors": ["Zhenhong Liu", "Daniel Wong", "Nam Sung Kim"], "year": 2018, "MAG papers": [{"PaperId": 2888857701, "PaperTitle": "load triggered warp approximation on gpu", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california riverside": 1.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "GAS: A Heterogeneous Memory Architecture for Graph Processing.", "DBLP authors": ["Minxuan Zhou", "Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "year": 2018, "MAG papers": [{"PaperId": 2889160891, "PaperTitle": "gas a heterogeneous memory architecture for graph processing", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "ACE-GPU: Tackling Choke Point Induced Performance Bottlenecks in a Near-Threshold Computing GPU.", "DBLP authors": ["Tahmoures Shabanian", "Aatreyi Bal", "Prabal Basu", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2018, "MAG papers": [{"PaperId": 2889400029, "PaperTitle": "ace gpu tackling choke point induced performance bottlenecks in a near threshold computing gpu", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"utah state university": 5.0}}], "source": "ES"}, {"DBLP title": "HomeRun: HW/SW Co-Design for Program Atomicity on Self-Powered Intermittent Systems.", "DBLP authors": ["Chih-Kai Kang", "Chun-Han Lin", "Pi-Cheng Hsiu", "Ming-Syan Chen"], "year": 2018, "MAG papers": [{"PaperId": 2889270696, "PaperTitle": "homerun hw sw co design for program atomicity on self powered intermittent systems", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"center for information technology": 3.0, "national taiwan normal university": 1.0}}], "source": "ES"}, {"DBLP title": "EcoMicro: A Miniature Self-Powered Inertial Sensor Node Based on Bluetooth Low Energy.", "DBLP authors": ["Cheng-Ting Lee", "Yun-Hao Liang", "Pai H. Chou", "Ali Heydari Gorji", "Seyede Mahya Safavi", "Wen-Chan Shih", "Wen-Tsuen Chen"], "year": 2018, "MAG papers": [{"PaperId": 2888926859, "PaperTitle": "ecomicro a miniature self powered inertial sensor node based on bluetooth low energy", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california irvine": 2.0, "academia sinica": 2.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Dual Mode Ferroelectric Transistor based Non-Volatile Flip-Flops for Intermittently-Powered Systems.", "DBLP authors": ["Sandeep Krishna Thirumala", "Arnab Raha", "Hrishikesh Jayakumar", "Kaisheng Ma", "Narayanan Vijaykrishnan", "Vijay Raghunathan", "Sumeet Kumar Gupta"], "year": 2018, "MAG papers": [{"PaperId": 2889527112, "PaperTitle": "dual mode ferroelectric transistor based non volatile flip flops for intermittently powered systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"pennsylvania state university": 3.0, "qualcomm": 1.0, "intel": 1.0, "purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Multiple Combined Write-Read Peripheral Assists in 6T FinFET SRAMs for Low-VMIN IoT and Cognitive Applications.", "DBLP authors": ["Arijit Banerjee", "Sumanth Kamineni", "Benton H. Calhoun"], "year": 2018, "MAG papers": [{"PaperId": 2889181472, "PaperTitle": "multiple combined write read peripheral assists in 6t finfet srams for low vmin iot and cognitive applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs.", "DBLP authors": ["Kyungwook Chang", "Sai Pentapati", "Da Eun Shim", "Sung Kyu Lim"], "year": 2018, "MAG papers": [{"PaperId": 2889120648, "PaperTitle": "road to high performance 3d ics performance optimization methodologies for monolithic 3d ics", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support.", "DBLP authors": ["Srivatsa Rangachar Srinivasa", "Akshay Krishna Ramanathan", "Xueqing Li", "Wei-Hao Chen", "Fu-Kuo Hsueh", "Chih-Chao Yang", "Chang-Hong Shen", "Jia-Min Shieh", "Sumeet Kumar Gupta", "Meng-Fan Marvin Chang", "Swaroop Ghosh", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2018, "MAG papers": [{"PaperId": 2889390790, "PaperTitle": "a monolithic 3d sram design with enhanced robustness and in memory computation support", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pennsylvania state university": 6.0, "purdue university": 1.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "App-Oriented Thermal Management of Mobile Devices.", "DBLP authors": ["Jihoon Park", "Seokjun Lee", "Hojung Cha"], "year": 2018, "MAG papers": [{"PaperId": 2888863282, "PaperTitle": "app oriented thermal management of mobile devices", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "DiReCt: Resource-Aware Dynamic Model Reconfiguration for Convolutional Neural Network in Mobile Systems.", "DBLP authors": ["Zirui Xu", "Zhuwei Qin", "Fuxun Yu", "Chenchen Liu", "Xiang Chen"], "year": 2018, "MAG papers": [{"PaperId": 2889185260, "PaperTitle": "direct resource aware dynamic model reconfiguration for convolutional neural network in mobile systems", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"george mason university": 4.0, "clarkson university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-power 4096x2160@30fps H.265/HEVC Video Encoder for Smart Video Surveillance.", "DBLP authors": ["Ke Xu", "Yu Li", "Bo Huang", "Xiangkai Liu", "Hong Wang", "Zhuoyan Wu", "Zhanpeng Yan", "Xueying Tu", "Tongqing Wu", "Daibing Zeng"], "year": 2018, "MAG papers": [{"PaperId": 2893630395, "PaperTitle": "a low power 4096x2160 30fps h 265 hevc video encoder for smart video surveillance", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Breaking POps/J Barrier with Analog Multiplier Circuits Based on Nonvolatile Memories.", "DBLP authors": ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "year": 2018, "MAG papers": [{"PaperId": 2889541241, "PaperTitle": "breaking pops j barrier with analog multiplier circuits based on nonvolatile memories", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Image Sensor Subsampling for DNN-Based Image Classification.", "DBLP authors": ["Jia Guo", "Hongxiang Gu", "Miodrag Potkonjak"], "year": 2018, "MAG papers": [{"PaperId": 2887996959, "PaperTitle": "efficient image sensor subsampling for dnn based image classification", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Input-Splitting of Large Neural Networks for Power-Efficient Accelerator with Resistive Crossbar Memory Array.", "DBLP authors": ["Yulhwa Kim", "Hyungjun Kim", "Daehyun Ahn", "Jae-Joon Kim"], "year": 2018, "MAG papers": [{"PaperId": 2889005033, "PaperTitle": "input splitting of large neural networks for power efficient accelerator with resistive crossbar memory array", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pohang university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays.", "DBLP authors": ["Artem Aleksandrovich Andreev", "Fulya Kaplan", "Marina Zapater", "Ayse K. Coskun", "David Atienza"], "year": 2018, "MAG papers": [{"PaperId": 2883146944, "PaperTitle": "design optimization of 3d multi processor system on chip with integrated flow cell arrays", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-Pattern Active Cell Balancing Architecture and Equalization Strategy for Battery Packs.", "DBLP authors": ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2889229125, "PaperTitle": "multi pattern active cell balancing architecture and equalization strategy for battery packs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "Intrinsic and Database-free Watermarking in ICs by Exploiting Process and Design Dependent Variability in Metal-Oxide-Metal Capacitances.", "DBLP authors": ["Ahish Shylendra", "Swarup Bhunia", "Amit Ranjan Trivedi"], "year": 2018, "MAG papers": [{"PaperId": 2889112470, "PaperTitle": "intrinsic and database free watermarking in ics by exploiting process and design dependent variability in metal oxide metal capacitances", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 1.0, "university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "Scheduling of Hybrid Battery-Supercapacitor Control Instructions for Longevity in Systems with Power Gating.", "DBLP authors": ["Sumanta Pyne"], "year": 2018, "MAG papers": [{"PaperId": 2888888399, "PaperTitle": "scheduling of hybrid battery supercapacitor control instructions for longevity in systems with power gating", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national institute of technology rourkela": 1.0}}], "source": "ES"}, {"DBLP title": "Better-Than-Worst-Case Design Methodology for a Compact Integrated Switched-Capacitor DC-DC Converter.", "DBLP authors": ["Dongkwun Kim", "Mingoo Seok"], "year": 2018, "MAG papers": [{"PaperId": 2889254771, "PaperTitle": "better than worst case design methodology for a compact integrated switched capacitor dc dc converter", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Bit-width Reconfiguration for Energy-Efficient Deep Learning Hardware.", "DBLP authors": ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "year": 2018, "MAG papers": [{"PaperId": 2888842187, "PaperTitle": "dynamic bit width reconfiguration for energy efficient deep learning hardware", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Deploying Customized Data Representation and Approximate Computing in Machine Learning Applications.", "DBLP authors": ["Mahdi Nazemi", "Massoud Pedram"], "year": 2018, "MAG papers": [{"PaperId": 2962929233, "PaperTitle": "deploying customized data representation and approximate computing in machine learning applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 2.0}}, {"PaperId": 2806523359, "PaperTitle": "deploying customized data representation and approximate computing in machine learning applications", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Battery-Aware Energy Model of Drone Delivery Tasks.", "DBLP authors": ["Donkyu Baek", "Yukai Chen", "Alberto Bocca", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2018, "MAG papers": [{"PaperId": 2889370858, "PaperTitle": "battery aware energy model of drone delivery tasks", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of turin": 6.0}}], "source": "ES"}, {"DBLP title": "A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference.", "DBLP authors": ["Li Yang", "Zhezhi He", "Deliang Fan"], "year": 2018, "MAG papers": [{"PaperId": 2889111331, "PaperTitle": "a fully onchip binarized convolutional neural network fpga impelmentation with accurate inference", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "In-situ Stochastic Training of MTJ Crossbar based Neural Networks.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2018, "MAG papers": [{"PaperId": 3106455486, "PaperTitle": "in situ stochastic training of mtj crossbar based neural networks", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of maryland college park": 2.0}}, {"PaperId": 2810376858, "PaperTitle": "in situ stochastic training of mtj crossbar based neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Pipelined Cores through Path Shaping and Dynamic Cycle Adjustment: Case Study on a Floating-Point Unit.", "DBLP authors": ["Ioannis Tsiokanos", "Lev Mukhanov", "Dimitrios S. Nikolopoulos", "Georgios Karakonstantis"], "year": 2018, "MAG papers": [{"PaperId": 2889288618, "PaperTitle": "variation aware pipelined cores through path shaping and dynamic cycle adjustment case study on a floating point unit", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"queen s university belfast": 4.0}}], "source": "ES"}, {"DBLP title": "A 2.6 mW Single-Ended Positive Feedback LNA for 5G Applications.", "DBLP authors": ["Sana Arshad", "Azam Beg", "Rashad Ramzan"], "year": 2018, "MAG papers": [{"PaperId": 2889125657, "PaperTitle": "a 2 6 mw single ended positive feedback lna for 5g applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ned university of engineering and technology": 1.0, "united arab emirates university": 2.0}}], "source": "ES"}]