Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date         : Sat Oct 16 19:54:17 2021
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.634        0.000                      0                 2278        0.031        0.000                      0                 2278        9.020        0.000                       0                  1027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.634        0.000                      0                 2278        0.031        0.000                      0                 2278        9.020        0.000                       0                  1027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/p_Result_15_reg_2032_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 3.964ns (43.483%)  route 5.152ns (56.517%))
  Logic Levels:           18  (CARRY4=14 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.737    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_2_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.060 r  design_1_i/cordiccart2pol_0/inst/p_Result_15_reg_2032_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.060    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[25]
    SLICE_X38Y95         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/p_Result_15_reg_2032_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/p_Result_15_reg_2032_reg[0]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y95         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/p_Result_15_reg_2032_reg[0]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             10.751ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 3.847ns (42.748%)  route 5.152ns (57.252%))
  Logic Levels:           17  (CARRY4=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.943 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.943    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[21]
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[20]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[20]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                 10.751    

Slack (MET) :             10.759ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 3.839ns (42.697%)  route 5.152ns (57.303%))
  Logic Levels:           17  (CARRY4=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.935 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.935    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[23]
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                 10.759    

Slack (MET) :             10.835ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 3.763ns (42.208%)  route 5.152ns (57.792%))
  Logic Levels:           17  (CARRY4=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.859 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.859    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[22]
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[21]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[21]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                 10.835    

Slack (MET) :             10.855ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 3.743ns (42.078%)  route 5.152ns (57.922%))
  Logic Levels:           17  (CARRY4=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.839 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.839    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[20]
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[19]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[19]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                 10.855    

Slack (MET) :             10.868ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 3.730ns (41.994%)  route 5.152ns (58.006%))
  Logic Levels:           16  (CARRY4=12 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.826 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.826    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[17]
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[16]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[16]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                 10.868    

Slack (MET) :             10.876ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 3.722ns (41.941%)  route 5.152ns (58.059%))
  Logic Levels:           16  (CARRY4=12 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.818 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.818    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[19]
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                 10.876    

Slack (MET) :             10.952ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 3.646ns (41.440%)  route 5.152ns (58.560%))
  Logic Levels:           16  (CARRY4=12 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.742 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.742    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[18]
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[17]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[17]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                 10.952    

Slack (MET) :             10.972ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 3.626ns (41.306%)  route 5.152ns (58.694%))
  Logic Levels:           16  (CARRY4=12 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.722 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.722    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[16]
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.479    22.658    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y93         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[15]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.109    22.694    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[15]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 10.972    

Slack (MET) :             10.984ns  (required time - arrival time)
  Source:                 design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.613ns (41.219%)  route 5.152ns (58.781%))
  Logic Levels:           15  (CARRY4=11 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.650     2.944    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X33Y90         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975_reg[3]/Q
                         net (fo=15, routed)          1.000     4.363    design_1_i/cordiccart2pol_0/inst/sub_ln997_1_reg_1975[3]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     5.038 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.038    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_9_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.155 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[22]_i_8_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_31_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.389    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_36_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.506 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.506    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_34_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.623 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.001     5.624    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_40_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.741 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39/CO[3]
                         net (fo=1, routed)           0.000     5.741    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_39_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.064 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[2]_i_32/O[1]
                         net (fo=2, routed)           1.149     7.213    design_1_i/cordiccart2pol_0/inst/sub_ln1012_fu_1474_p2[29]
    SLICE_X37Y97         LUT5 (Prop_lut5_I1_O)        0.306     7.519 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25/O
                         net (fo=20, routed)          1.217     8.736    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[2]_i_25_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.860 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37/O
                         net (fo=4, routed)           0.843     9.703    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_37_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10/O
                         net (fo=3, routed)           0.942    10.769    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[22]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027[6]_i_2/O
                         net (fo=1, routed)           0.000    10.893    design_1_i/cordiccart2pol_0/inst/m_4_fu_1489_p3[7]
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.269 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[6]_i_1_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[10]_i_1_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.709 r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.709    design_1_i/cordiccart2pol_0/inst/m_5_fu_1499_p2[13]
    SLICE_X38Y92         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        1.478    22.657    design_1_i/cordiccart2pol_0/inst/ap_clk
    SLICE_X38Y92         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[12]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.109    22.693    design_1_i/cordiccart2pol_0/inst/m_8_reg_2027_reg[12]
  -------------------------------------------------------------------
                         required time                         22.693    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                 10.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.096%)  route 0.146ns (50.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.146     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.075     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.576     0.912    design_1_i/cordiccart2pol_0/inst/control_s_axi_U/ap_clk
    SLICE_X28Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[30]/Q
                         net (fo=1, routed)           0.119     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.453%)  route 0.283ns (57.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.577     0.913    design_1_i/cordiccart2pol_0/inst/control_s_axi_U/ap_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 f  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=6, routed)           0.283     1.360    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.405 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.405    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state__0[0]
    SLICE_X31Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X31Y102        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDSE (Hold_fdse_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.570     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.211ns (37.506%)  route 0.352ns (62.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.352     1.425    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.047     1.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.472    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.283%)  route 0.352ns (62.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.352     1.425    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.470 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.470    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.563     0.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.054     1.094    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[23]
    SLICE_X26Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.831     1.197    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.285     0.912    
    SLICE_X26Y78         FDRE (Hold_fdre_C_D)         0.076     0.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.575     0.911    design_1_i/cordiccart2pol_0/inst/control_s_axi_U/ap_clk
    SLICE_X31Y91         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[9]/Q
                         net (fo=1, routed)           0.166     1.217    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.132     1.272    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.163    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.576     0.912    design_1_i/cordiccart2pol_0/inst/control_s_axi_U/ap_clk
    SLICE_X28Y94         FDRE                                         r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/cordiccart2pol_0/inst/control_s_axi_U/rdata_reg[27]/Q
                         net (fo=1, routed)           0.119     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1027, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y32     design_1_i/cordiccart2pol_0/inst/mul_mul_14ns_17s_30_4_1_U3/cordiccart2pol_mul_mul_14ns_17s_30_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y33     design_1_i/cordiccart2pol_0/inst/mul_mul_14ns_17s_30_4_1_U4/cordiccart2pol_mul_mul_14ns_17s_30_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y34     design_1_i/cordiccart2pol_0/inst/mul_mul_17s_13ns_31_4_1_U5/cordiccart2pol_mul_mul_17s_13ns_31_4_1_DSP48_1_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y83    design_1_i/cordiccart2pol_0/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y83    design_1_i/cordiccart2pol_0/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y83    design_1_i/cordiccart2pol_0/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y85    design_1_i/cordiccart2pol_0/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y87    design_1_i/cordiccart2pol_0/inst/ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y91    design_1_i/cordiccart2pol_0/inst/ap_CS_fsm_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



