git clone --depth 1 --no-tags https://github.com/ruiyugao/Pipelined-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/261337987
git clone --depth 1 --no-tags https://github.com/jgp77/NAU-EE-310-Spring-2020.git f:/verilog_sva_gh_scraper/data/full_repos/261303363
git clone --depth 1 --no-tags https://github.com/yuheihayashi/fizzbuzz_fpga_io.git f:/verilog_sva_gh_scraper/data/full_repos/260792220
git clone --depth 1 --no-tags https://github.com/DominikLewandowski/SkyHop.git f:/verilog_sva_gh_scraper/data/full_repos/260887572
git clone --depth 1 --no-tags https://github.com/NCTUCS-Computer-Organization/LAB2.git f:/verilog_sva_gh_scraper/data/full_repos/262284878
git clone --depth 1 --no-tags https://github.com/kgoel9899/UART.git f:/verilog_sva_gh_scraper/data/full_repos/262039779
git clone --depth 1 --no-tags https://github.com/linkingmon/CommIC2020.git f:/verilog_sva_gh_scraper/data/full_repos/261927345
git clone --depth 1 --no-tags https://github.com/all-eviate/KHUniv.-19-2-Computer-Structure.git f:/verilog_sva_gh_scraper/data/full_repos/262810257
git clone --depth 1 --no-tags https://github.com/Suvana-Rohanlal/Prac5_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/262666137
git clone --depth 1 --no-tags https://github.com/jordanhong/MPI-Halle-electronics.git f:/verilog_sva_gh_scraper/data/full_repos/263072944
git clone --depth 1 --no-tags https://github.com/nikhenri/verilog_test.git f:/verilog_sva_gh_scraper/data/full_repos/258592049
git clone --depth 1 --no-tags https://github.com/ygyglg/asyn_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/259562682
git clone --depth 1 --no-tags https://github.com/Suslikadze/VSC-3-2.git f:/verilog_sva_gh_scraper/data/full_repos/260481079
git clone --depth 1 --no-tags https://github.com/ShameenShetty/CSE-2441--Lab9_TRISC_Processor_Control_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/265106598
git clone --depth 1 --no-tags https://github.com/fmahmoo3/One_Time_Pair_FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/263569269
git clone --depth 1 --no-tags https://github.com/fiska0210/Computer-aided_Vlsi_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/264250607
git clone --depth 1 --no-tags https://github.com/wangchenxuhit/iCryptoLab.git f:/verilog_sva_gh_scraper/data/full_repos/259337707
git clone --depth 1 --no-tags https://github.com/cGandom/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/257230169
git clone --depth 1 --no-tags https://github.com/MustafaDestegul/Multi_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/259642018
git clone --depth 1 --no-tags https://github.com/jorlee99/Assembly-Audio-Visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/259800814
git clone --depth 1 --no-tags https://github.com/jesspb/FPGA_Tic_Tac_Toe.git f:/verilog_sva_gh_scraper/data/full_repos/261507689
git clone --depth 1 --no-tags https://github.com/zhanghqsix/Uart.git f:/verilog_sva_gh_scraper/data/full_repos/261646922
git clone --depth 1 --no-tags https://github.com/fishbaoz/xilinx_7segment.git f:/verilog_sva_gh_scraper/data/full_repos/260604954
git clone --depth 1 --no-tags https://github.com/HarrisonFitch/FPGA-Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/261609516
git clone --depth 1 --no-tags https://github.com/Kiran760043/Binary-to-Gray-Code.git f:/verilog_sva_gh_scraper/data/full_repos/262472912
git clone --depth 1 --no-tags https://github.com/Raychen0617/single_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/264080941
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/UART.git f:/verilog_sva_gh_scraper/data/full_repos/257668137
git clone --depth 1 --no-tags https://github.com/patrickren256/csc258.git f:/verilog_sva_gh_scraper/data/full_repos/257742881
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-Superscalar_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/257655938
git clone --depth 1 --no-tags https://github.com/kowshicahmed/verilog_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/260783123
git clone --depth 1 --no-tags https://github.com/alfishe/ngs.git f:/verilog_sva_gh_scraper/data/full_repos/257170651
git clone --depth 1 --no-tags https://github.com/awesomeleoding1995/Design_with_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/257136700
git clone --depth 1 --no-tags https://github.com/Crimsonninja/coen122.git f:/verilog_sva_gh_scraper/data/full_repos/261969651
git clone --depth 1 --no-tags https://github.com/chinmaySwami/CSV_to_Verilog_Code.git f:/verilog_sva_gh_scraper/data/full_repos/262390563
git clone --depth 1 --no-tags https://github.com/HereBefore/simple-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/262459493
git clone --depth 1 --no-tags https://github.com/h2ozrw/vexriscv_verilog_xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/262496740
git clone --depth 1 --no-tags https://github.com/Turux/FPGA-asgmt4.git f:/verilog_sva_gh_scraper/data/full_repos/262045662
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/Lab06-Grupo2.git f:/verilog_sva_gh_scraper/data/full_repos/262177272
git clone --depth 1 --no-tags https://github.com/souvicksaha95/8-bit-SIPO-Shift-Register-Right-Shift---Verilog-code-Smulation.git f:/verilog_sva_gh_scraper/data/full_repos/262267238
git clone --depth 1 --no-tags https://github.com/Kiran760043/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/260808164
git clone --depth 1 --no-tags https://github.com/zamanimatin/ComputerArchitecture-CA3.git f:/verilog_sva_gh_scraper/data/full_repos/263368023
git clone --depth 1 --no-tags https://github.com/vutkarsh01/16-Bit-Reversible-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/263032456
git clone --depth 1 --no-tags https://github.com/JavierBZ/Exp2_digitales.git f:/verilog_sva_gh_scraper/data/full_repos/258239301
git clone --depth 1 --no-tags https://github.com/n4o847/3s52_hwdesign.git f:/verilog_sva_gh_scraper/data/full_repos/258387400
git clone --depth 1 --no-tags https://github.com/smk417/AES-Encryption-.git f:/verilog_sva_gh_scraper/data/full_repos/256833936
git clone --depth 1 --no-tags https://github.com/LIU-WEICHUN/messy-desk.git f:/verilog_sva_gh_scraper/data/full_repos/258694547
git clone --depth 1 --no-tags https://github.com/helloworld1983/OpenROAD-example.git f:/verilog_sva_gh_scraper/data/full_repos/258649189
git clone --depth 1 --no-tags https://github.com/maxrepko/Verilog_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/263760334
git clone --depth 1 --no-tags https://github.com/chpmk98/multi-stage_processor.git f:/verilog_sva_gh_scraper/data/full_repos/265694996
git clone --depth 1 --no-tags https://github.com/Aria39/32bit.git f:/verilog_sva_gh_scraper/data/full_repos/257601496
git clone --depth 1 --no-tags https://github.com/surajbidnur/Project_Lift.git f:/verilog_sva_gh_scraper/data/full_repos/257544893
git clone --depth 1 --no-tags https://github.com/amikha33/Verilog-FlipFlop-Decoder-Signals-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/258043621
git clone --depth 1 --no-tags https://github.com/souvicksaha95/PWM-Generator-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/257980277
git clone --depth 1 --no-tags https://github.com/Ravinderkr1102/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/258079472
git clone --depth 1 --no-tags https://github.com/tzyLee/108-2-DICD.git f:/verilog_sva_gh_scraper/data/full_repos/257017024
git clone --depth 1 --no-tags https://github.com/wonjunchun/2020_SoCDesign_Homework.git f:/verilog_sva_gh_scraper/data/full_repos/256774827
git clone --depth 1 --no-tags https://github.com/marimigliorini/ThresholdScan.git f:/verilog_sva_gh_scraper/data/full_repos/257304059
git clone --depth 1 --no-tags https://github.com/sebasJO2012/grupo-14-.git f:/verilog_sva_gh_scraper/data/full_repos/257094917
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-grupo_5.git f:/verilog_sva_gh_scraper/data/full_repos/257148907
git clone --depth 1 --no-tags https://github.com/hussain-wahab/cse401.git f:/verilog_sva_gh_scraper/data/full_repos/257770153
git clone --depth 1 --no-tags https://github.com/Divya2030/sv_test.git f:/verilog_sva_gh_scraper/data/full_repos/258499422
git clone --depth 1 --no-tags https://github.com/Kiran760043/Blocking-vs-Non-Blocking.git f:/verilog_sva_gh_scraper/data/full_repos/265433353
git clone --depth 1 --no-tags https://github.com/SMahdiHosseini/CA_CA3.git f:/verilog_sva_gh_scraper/data/full_repos/264418404
git clone --depth 1 --no-tags https://github.com/toconn22/convolute.git f:/verilog_sva_gh_scraper/data/full_repos/265658285
git clone --depth 1 --no-tags https://github.com/PedroHS137/MipsPipeLine.git f:/verilog_sva_gh_scraper/data/full_repos/262713924
git clone --depth 1 --no-tags https://github.com/hereisjayant/TicTacToe-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/263124801
git clone --depth 1 --no-tags https://github.com/masrurm/De1-SoC-Speech-Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/263312270
git clone --depth 1 --no-tags https://github.com/Turux/FPGA-asgmt6.git f:/verilog_sva_gh_scraper/data/full_repos/262046232
git clone --depth 1 --no-tags https://github.com/Shivani-Madan/soc_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/262356724
git clone --depth 1 --no-tags https://github.com/NengzhiWang/Digital_Circuit_Experiment_HUST.git f:/verilog_sva_gh_scraper/data/full_repos/258910362
git clone --depth 1 --no-tags https://github.com/Kiran760043/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/258914850
git clone --depth 1 --no-tags https://github.com/JorgeDong/-AC-Practica3.git f:/verilog_sva_gh_scraper/data/full_repos/261067912
git clone --depth 1 --no-tags https://github.com/accole/Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/261132133
git clone --depth 1 --no-tags https://github.com/hm1217/study.git f:/verilog_sva_gh_scraper/data/full_repos/261370333
git clone --depth 1 --no-tags https://github.com/HepoH3/MIET_FPGA_practicum.git f:/verilog_sva_gh_scraper/data/full_repos/261470423
git clone --depth 1 --no-tags https://github.com/weixr18/SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/261649749
git clone --depth 1 --no-tags https://github.com/XuezhiTeng/Neural_Cache_P.git f:/verilog_sva_gh_scraper/data/full_repos/260791032
git clone --depth 1 --no-tags https://github.com/mingweisoo/50.002-Computation-Structures-SUTD.git f:/verilog_sva_gh_scraper/data/full_repos/261699616
git clone --depth 1 --no-tags https://github.com/KadaleTejas1995/RISCV_validation.git f:/verilog_sva_gh_scraper/data/full_repos/261699137
git clone --depth 1 --no-tags https://github.com/linkf206/CO_LAB2.git f:/verilog_sva_gh_scraper/data/full_repos/262600754
git clone --depth 1 --no-tags https://github.com/hamsboy/AES.git f:/verilog_sva_gh_scraper/data/full_repos/262939632
git clone --depth 1 --no-tags https://github.com/o-theo-s/Direct-Digital-Synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/259686370
git clone --depth 1 --no-tags https://github.com/AashinShazar/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259538058
git clone --depth 1 --no-tags https://github.com/frank870622/DIGITAL-IC-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/259497077
git clone --depth 1 --no-tags https://github.com/onkarchoudhari/Two-Bit-Dynamic-Branch-Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/263978295
git clone --depth 1 --no-tags https://github.com/akamboj2/DigitalLogic_ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/264524531
git clone --depth 1 --no-tags https://github.com/Tsurbhi/Faster-finger-first.git f:/verilog_sva_gh_scraper/data/full_repos/264504057
git clone --depth 1 --no-tags https://github.com/peruraj/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264627073
git clone --depth 1 --no-tags https://github.com/ziadshebl/CNNTeam3.git f:/verilog_sva_gh_scraper/data/full_repos/264754887
git clone --depth 1 --no-tags https://github.com/cankeceoglu/HDL-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/264669866
git clone --depth 1 --no-tags https://github.com/LLUVV/Hardware-Design-and-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/263811209
git clone --depth 1 --no-tags https://github.com/Humblefool14/Revision-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264101389
git clone --depth 1 --no-tags https://github.com/Kiran760043/Carry-LookAhead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/258645471
git clone --depth 1 --no-tags https://github.com/Ang-Andrew/uart_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/258702296
git clone --depth 1 --no-tags https://github.com/sinciura/DSSD.git f:/verilog_sva_gh_scraper/data/full_repos/257319218
git clone --depth 1 --no-tags https://github.com/PrzemekRychter/ak2-proj.git f:/verilog_sva_gh_scraper/data/full_repos/259594393
git clone --depth 1 --no-tags https://github.com/Crimsonninja/elen127.git f:/verilog_sva_gh_scraper/data/full_repos/261911953
git clone --depth 1 --no-tags https://github.com/aadarshk81/MIPS-Single-cycle-16-bit-.git f:/verilog_sva_gh_scraper/data/full_repos/261131308
git clone --depth 1 --no-tags https://github.com/Gsruhj/reWorkCPU.git f:/verilog_sva_gh_scraper/data/full_repos/260947412
git clone --depth 1 --no-tags https://github.com/baby123456/pr_led_tcl.git f:/verilog_sva_gh_scraper/data/full_repos/260734448
