// Generated by CIRCT e2b32a42e
module xgmii_deinterleave(	// design.cleaned.mlir:2:3
  input  [72:0] input_xgmii_dc,	// design.cleaned.mlir:2:36
  output [63:0] output_xgmii_d,	// design.cleaned.mlir:2:63
  output [7:0]  output_xgmii_c	// design.cleaned.mlir:2:89
);

  wire [7:0] _input_xgmii_dc_70to63;	// design.cleaned.mlir:38:11
  wire [7:0] _input_xgmii_dc_61to54;	// design.cleaned.mlir:37:11
  wire [7:0] _input_xgmii_dc_52to45;	// design.cleaned.mlir:36:11
  wire [7:0] _input_xgmii_dc_43to36;	// design.cleaned.mlir:35:11
  wire [7:0] _input_xgmii_dc_34to27;	// design.cleaned.mlir:34:11
  wire [7:0] _input_xgmii_dc_25to18;	// design.cleaned.mlir:33:11
  wire [7:0] _input_xgmii_dc_16to9;	// design.cleaned.mlir:32:11
  wire [7:0] _input_xgmii_dc_7to0;	// design.cleaned.mlir:31:11
  assign _input_xgmii_dc_7to0 = input_xgmii_dc[7:0];	// design.cleaned.mlir:31:11
  assign _input_xgmii_dc_16to9 = input_xgmii_dc[16:9];	// design.cleaned.mlir:32:11
  assign _input_xgmii_dc_25to18 = input_xgmii_dc[25:18];	// design.cleaned.mlir:33:11
  assign _input_xgmii_dc_34to27 = input_xgmii_dc[34:27];	// design.cleaned.mlir:34:11
  assign _input_xgmii_dc_43to36 = input_xgmii_dc[43:36];	// design.cleaned.mlir:35:11
  assign _input_xgmii_dc_52to45 = input_xgmii_dc[52:45];	// design.cleaned.mlir:36:11
  assign _input_xgmii_dc_61to54 = input_xgmii_dc[61:54];	// design.cleaned.mlir:37:11
  assign _input_xgmii_dc_70to63 = input_xgmii_dc[70:63];	// design.cleaned.mlir:38:11
  assign output_xgmii_d =
    {_input_xgmii_dc_70to63, 56'h0}
    | {8'h0,
       {_input_xgmii_dc_61to54, 48'h0}
         | {8'h0,
            {_input_xgmii_dc_52to45, 40'h0}
              | {8'h0,
                 {_input_xgmii_dc_43to36, 32'h0}
                   | {8'h0,
                      {_input_xgmii_dc_34to27, 24'h0}
                        | {8'h0,
                           {_input_xgmii_dc_25to18, 16'h0}
                             | {8'h0,
                                {_input_xgmii_dc_16to9, 8'h0}
                                  | {8'h0, _input_xgmii_dc_7to0}}}}}}};	// design.cleaned.mlir:3:15, :4:15, :5:15, :6:15, :7:15, :8:14, :9:15, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :48:5
  assign output_xgmii_c =
    {input_xgmii_dc[71],
     input_xgmii_dc[62],
     input_xgmii_dc[53],
     input_xgmii_dc[44],
     input_xgmii_dc[35],
     input_xgmii_dc[26],
     input_xgmii_dc[17],
     input_xgmii_dc[8]};	// design.cleaned.mlir:39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:5
endmodule

