	(primitive_def PHASER_OUT_ADV 77 91
		(pin BURSTPENDING BURSTPENDING input)
		(pin BURSTPENDINGPHY BURSTPENDINGPHY input)
		(pin COARSEENABLE COARSEENABLE input)
		(pin COARSEINC COARSEINC input)
		(pin COARSEOVERFLOW COARSEOVERFLOW output)
		(pin COUNTERLOADEN COUNTERLOADEN input)
		(pin COUNTERLOADVAL8 COUNTERLOADVAL8 input)
		(pin COUNTERLOADVAL7 COUNTERLOADVAL7 input)
		(pin COUNTERLOADVAL6 COUNTERLOADVAL6 input)
		(pin COUNTERLOADVAL5 COUNTERLOADVAL5 input)
		(pin COUNTERLOADVAL4 COUNTERLOADVAL4 input)
		(pin COUNTERLOADVAL3 COUNTERLOADVAL3 input)
		(pin COUNTERLOADVAL2 COUNTERLOADVAL2 input)
		(pin COUNTERLOADVAL1 COUNTERLOADVAL1 input)
		(pin COUNTERLOADVAL0 COUNTERLOADVAL0 input)
		(pin COUNTERREADEN COUNTERREADEN input)
		(pin COUNTERREADVAL8 COUNTERREADVAL8 output)
		(pin COUNTERREADVAL7 COUNTERREADVAL7 output)
		(pin COUNTERREADVAL6 COUNTERREADVAL6 output)
		(pin COUNTERREADVAL5 COUNTERREADVAL5 output)
		(pin COUNTERREADVAL4 COUNTERREADVAL4 output)
		(pin COUNTERREADVAL3 COUNTERREADVAL3 output)
		(pin COUNTERREADVAL2 COUNTERREADVAL2 output)
		(pin COUNTERREADVAL1 COUNTERREADVAL1 output)
		(pin COUNTERREADVAL0 COUNTERREADVAL0 output)
		(pin CTSBUS1 CTSBUS1 output)
		(pin CTSBUS0 CTSBUS0 output)
		(pin DIVIDERST DIVIDERST input)
		(pin DQSBUS1 DQSBUS1 output)
		(pin DQSBUS0 DQSBUS0 output)
		(pin DTSBUS1 DTSBUS1 output)
		(pin DTSBUS0 DTSBUS0 output)
		(pin EDGEADV EDGEADV input)
		(pin ENCALIB1 ENCALIB1 input)
		(pin ENCALIB0 ENCALIB0 input)
		(pin ENCALIBPHY1 ENCALIBPHY1 input)
		(pin ENCALIBPHY0 ENCALIBPHY0 input)
		(pin FINEENABLE FINEENABLE input)
		(pin FINEINC FINEINC input)
		(pin FINEOVERFLOW FINEOVERFLOW output)
		(pin FREQREFCLK FREQREFCLK input)
		(pin MEMREFCLK MEMREFCLK input)
		(pin OCLK OCLK output)
		(pin OCLKDELAYED OCLKDELAYED output)
		(pin OCLKDIV OCLKDIV output)
		(pin OSERDESRST OSERDESRST output)
		(pin PHASEREFCLK PHASEREFCLK input)
		(pin RDENABLE RDENABLE output)
		(pin RST RST input)
		(pin SCANCLK SCANCLK input)
		(pin SCANENB SCANENB input)
		(pin SCANIN SCANIN input)
		(pin SCANMODEB SCANMODEB input)
		(pin SCANOUT SCANOUT output)
		(pin SELFINEOCLKDELAY SELFINEOCLKDELAY input)
		(pin SYNCIN SYNCIN input)
		(pin SYSCLK SYSCLK input)
		(pin TESTIN15 TESTIN15 input)
		(pin TESTIN14 TESTIN14 input)
		(pin TESTIN13 TESTIN13 input)
		(pin TESTIN12 TESTIN12 input)
		(pin TESTIN11 TESTIN11 input)
		(pin TESTIN10 TESTIN10 input)
		(pin TESTIN9 TESTIN9 input)
		(pin TESTIN8 TESTIN8 input)
		(pin TESTIN7 TESTIN7 input)
		(pin TESTIN6 TESTIN6 input)
		(pin TESTIN5 TESTIN5 input)
		(pin TESTIN4 TESTIN4 input)
		(pin TESTIN3 TESTIN3 input)
		(pin TESTIN2 TESTIN2 input)
		(pin TESTIN1 TESTIN1 input)
		(pin TESTIN0 TESTIN0 input)
		(pin TESTOUT3 TESTOUT3 output)
		(pin TESTOUT2 TESTOUT2 output)
		(pin TESTOUT1 TESTOUT1 output)
		(pin TESTOUT0 TESTOUT0 output)
		(element CLKOUT_DIV 0
			(cfg 4 2 3 5 6 7 8 9 10 11 12 13 14 15 16)
		)
		(element COARSE_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element CTL_MODE 0
			(cfg HARD SOFT)
		)
		(element DATA_CTL_N 0
			(cfg FALSE TRUE)
		)
		(element DATA_RD_CYCLES 0
			(cfg FALSE TRUE)
		)
		(element EN_OSERDES_RST 0
			(cfg FALSE TRUE)
		)
		(element EN_TEST_RING 0
			(cfg FALSE TRUE)
		)
		(element OCLKDELAY_INV 0
			(cfg FALSE TRUE)
		)
		(element OUTPUT_CLK_SRC 0
			(cfg PHASE_REF DELAYED_PHASE_REF DELAYED_REF FREQ_REF)
		)
		(element PHASER_OUT_EN 0
			(cfg TRUE FALSE)
		)
		(element STG1_BYPASS 0
			(cfg FREQ_REF PHASE_REF)
		)
		(element SYNC_IN_DIV_RST 0
			(cfg FALSE TRUE)
		)
		(element BURSTPENDING 1
			(pin BURSTPENDING output)
			(conn BURSTPENDING BURSTPENDING ==> PHASER_OUT_ADV BURSTPENDING)
		)
		(element BURSTPENDINGPHY 1
			(pin BURSTPENDINGPHY output)
			(conn BURSTPENDINGPHY BURSTPENDINGPHY ==> PHASER_OUT_ADV BURSTPENDINGPHY)
		)
		(element COARSEENABLE 1
			(pin COARSEENABLE output)
			(conn COARSEENABLE COARSEENABLE ==> PHASER_OUT_ADV COARSEENABLE)
		)
		(element COARSEINC 1
			(pin COARSEINC output)
			(conn COARSEINC COARSEINC ==> PHASER_OUT_ADV COARSEINC)
		)
		(element COARSEOVERFLOW 1
			(pin COARSEOVERFLOW input)
			(conn COARSEOVERFLOW COARSEOVERFLOW <== PHASER_OUT_ADV COARSEOVERFLOW)
		)
		(element COUNTERLOADEN 1
			(pin COUNTERLOADEN output)
			(conn COUNTERLOADEN COUNTERLOADEN ==> PHASER_OUT_ADV COUNTERLOADEN)
		)
		(element COUNTERLOADVAL0 1
			(pin COUNTERLOADVAL0 output)
			(conn COUNTERLOADVAL0 COUNTERLOADVAL0 ==> PHASER_OUT_ADV COUNTERLOADVAL0)
		)
		(element COUNTERLOADVAL1 1
			(pin COUNTERLOADVAL1 output)
			(conn COUNTERLOADVAL1 COUNTERLOADVAL1 ==> PHASER_OUT_ADV COUNTERLOADVAL1)
		)
		(element COUNTERLOADVAL2 1
			(pin COUNTERLOADVAL2 output)
			(conn COUNTERLOADVAL2 COUNTERLOADVAL2 ==> PHASER_OUT_ADV COUNTERLOADVAL2)
		)
		(element COUNTERLOADVAL3 1
			(pin COUNTERLOADVAL3 output)
			(conn COUNTERLOADVAL3 COUNTERLOADVAL3 ==> PHASER_OUT_ADV COUNTERLOADVAL3)
		)
		(element COUNTERLOADVAL4 1
			(pin COUNTERLOADVAL4 output)
			(conn COUNTERLOADVAL4 COUNTERLOADVAL4 ==> PHASER_OUT_ADV COUNTERLOADVAL4)
		)
		(element COUNTERLOADVAL5 1
			(pin COUNTERLOADVAL5 output)
			(conn COUNTERLOADVAL5 COUNTERLOADVAL5 ==> PHASER_OUT_ADV COUNTERLOADVAL5)
		)
		(element COUNTERLOADVAL6 1
			(pin COUNTERLOADVAL6 output)
			(conn COUNTERLOADVAL6 COUNTERLOADVAL6 ==> PHASER_OUT_ADV COUNTERLOADVAL6)
		)
		(element COUNTERLOADVAL7 1
			(pin COUNTERLOADVAL7 output)
			(conn COUNTERLOADVAL7 COUNTERLOADVAL7 ==> PHASER_OUT_ADV COUNTERLOADVAL7)
		)
		(element COUNTERLOADVAL8 1
			(pin COUNTERLOADVAL8 output)
			(conn COUNTERLOADVAL8 COUNTERLOADVAL8 ==> PHASER_OUT_ADV COUNTERLOADVAL8)
		)
		(element COUNTERREADEN 1
			(pin COUNTERREADEN output)
			(conn COUNTERREADEN COUNTERREADEN ==> PHASER_OUT_ADV COUNTERREADEN)
		)
		(element COUNTERREADVAL0 1
			(pin COUNTERREADVAL0 input)
			(conn COUNTERREADVAL0 COUNTERREADVAL0 <== PHASER_OUT_ADV COUNTERREADVAL0)
		)
		(element COUNTERREADVAL1 1
			(pin COUNTERREADVAL1 input)
			(conn COUNTERREADVAL1 COUNTERREADVAL1 <== PHASER_OUT_ADV COUNTERREADVAL1)
		)
		(element COUNTERREADVAL2 1
			(pin COUNTERREADVAL2 input)
			(conn COUNTERREADVAL2 COUNTERREADVAL2 <== PHASER_OUT_ADV COUNTERREADVAL2)
		)
		(element COUNTERREADVAL3 1
			(pin COUNTERREADVAL3 input)
			(conn COUNTERREADVAL3 COUNTERREADVAL3 <== PHASER_OUT_ADV COUNTERREADVAL3)
		)
		(element COUNTERREADVAL4 1
			(pin COUNTERREADVAL4 input)
			(conn COUNTERREADVAL4 COUNTERREADVAL4 <== PHASER_OUT_ADV COUNTERREADVAL4)
		)
		(element COUNTERREADVAL5 1
			(pin COUNTERREADVAL5 input)
			(conn COUNTERREADVAL5 COUNTERREADVAL5 <== PHASER_OUT_ADV COUNTERREADVAL5)
		)
		(element COUNTERREADVAL6 1
			(pin COUNTERREADVAL6 input)
			(conn COUNTERREADVAL6 COUNTERREADVAL6 <== PHASER_OUT_ADV COUNTERREADVAL6)
		)
		(element COUNTERREADVAL7 1
			(pin COUNTERREADVAL7 input)
			(conn COUNTERREADVAL7 COUNTERREADVAL7 <== PHASER_OUT_ADV COUNTERREADVAL7)
		)
		(element COUNTERREADVAL8 1
			(pin COUNTERREADVAL8 input)
			(conn COUNTERREADVAL8 COUNTERREADVAL8 <== PHASER_OUT_ADV COUNTERREADVAL8)
		)
		(element CTSBUS0 1
			(pin CTSBUS0 input)
			(conn CTSBUS0 CTSBUS0 <== PHASER_OUT_ADV CTSBUS0)
		)
		(element CTSBUS1 1
			(pin CTSBUS1 input)
			(conn CTSBUS1 CTSBUS1 <== PHASER_OUT_ADV CTSBUS1)
		)
		(element DIVIDERST 1
			(pin DIVIDERST output)
			(conn DIVIDERST DIVIDERST ==> PHASER_OUT_ADV DIVIDERST)
		)
		(element DQSBUS0 1
			(pin DQSBUS0 input)
			(conn DQSBUS0 DQSBUS0 <== PHASER_OUT_ADV DQSBUS0)
		)
		(element DQSBUS1 1
			(pin DQSBUS1 input)
			(conn DQSBUS1 DQSBUS1 <== PHASER_OUT_ADV DQSBUS1)
		)
		(element DTSBUS0 1
			(pin DTSBUS0 input)
			(conn DTSBUS0 DTSBUS0 <== PHASER_OUT_ADV DTSBUS0)
		)
		(element DTSBUS1 1
			(pin DTSBUS1 input)
			(conn DTSBUS1 DTSBUS1 <== PHASER_OUT_ADV DTSBUS1)
		)
		(element EDGEADV 1
			(pin EDGEADV output)
			(conn EDGEADV EDGEADV ==> PHASER_OUT_ADV EDGEADV)
		)
		(element ENCALIBPHY0 1
			(pin ENCALIBPHY0 output)
			(conn ENCALIBPHY0 ENCALIBPHY0 ==> PHASER_OUT_ADV ENCALIBPHY0)
		)
		(element ENCALIBPHY1 1
			(pin ENCALIBPHY1 output)
			(conn ENCALIBPHY1 ENCALIBPHY1 ==> PHASER_OUT_ADV ENCALIBPHY1)
		)
		(element ENCALIB0 1
			(pin ENCALIB0 output)
			(conn ENCALIB0 ENCALIB0 ==> PHASER_OUT_ADV ENCALIB0)
		)
		(element ENCALIB1 1
			(pin ENCALIB1 output)
			(conn ENCALIB1 ENCALIB1 ==> PHASER_OUT_ADV ENCALIB1)
		)
		(element FINEENABLE 1
			(pin FINEENABLE output)
			(conn FINEENABLE FINEENABLE ==> PHASER_OUT_ADV FINEENABLE)
		)
		(element FINEINC 1
			(pin FINEINC output)
			(conn FINEINC FINEINC ==> PHASER_OUT_ADV FINEINC)
		)
		(element FINEOVERFLOW 1
			(pin FINEOVERFLOW input)
			(conn FINEOVERFLOW FINEOVERFLOW <== PHASER_OUT_ADV FINEOVERFLOW)
		)
		(element FREQREFCLK 1
			(pin FREQREFCLK output)
			(conn FREQREFCLK FREQREFCLK ==> PHASER_OUT_ADV FREQREFCLK)
		)
		(element MEMREFCLK 1
			(pin MEMREFCLK output)
			(conn MEMREFCLK MEMREFCLK ==> PHASER_OUT_ADV MEMREFCLK)
		)
		(element OCLK 1
			(pin OCLK input)
			(conn OCLK OCLK <== PHASER_OUT_ADV OCLK)
		)
		(element OCLKDELAYED 1
			(pin OCLKDELAYED input)
			(conn OCLKDELAYED OCLKDELAYED <== PHASER_OUT_ADV OCLKDELAYED)
		)
		(element OCLKDIV 1
			(pin OCLKDIV input)
			(conn OCLKDIV OCLKDIV <== PHASER_OUT_ADV OCLKDIV)
		)
		(element OSERDESRST 1
			(pin OSERDESRST input)
			(conn OSERDESRST OSERDESRST <== PHASER_OUT_ADV OSERDESRST)
		)
		(element PHASEREFCLK 1
			(pin PHASEREFCLK output)
			(conn PHASEREFCLK PHASEREFCLK ==> PHASER_OUT_ADV PHASEREFCLK)
		)
		(element RDENABLE 1
			(pin RDENABLE input)
			(conn RDENABLE RDENABLE <== PHASER_OUT_ADV RDENABLE)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> PHASER_OUT_ADV RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element SCANCLK 1
			(pin SCANCLK output)
			(conn SCANCLK SCANCLK ==> PHASER_OUT_ADV SCANCLK)
		)
		(element SCANENB 1
			(pin SCANENB output)
			(conn SCANENB SCANENB ==> PHASER_OUT_ADV SCANENB)
		)
		(element SCANIN 1
			(pin SCANIN output)
			(conn SCANIN SCANIN ==> PHASER_OUT_ADV SCANIN)
		)
		(element SCANMODEB 1
			(pin SCANMODEB output)
			(conn SCANMODEB SCANMODEB ==> PHASER_OUT_ADV SCANMODEB)
		)
		(element SCANOUT 1
			(pin SCANOUT input)
			(conn SCANOUT SCANOUT <== PHASER_OUT_ADV SCANOUT)
		)
		(element SELFINEOCLKDELAY 1
			(pin SELFINEOCLKDELAY output)
			(conn SELFINEOCLKDELAY SELFINEOCLKDELAY ==> PHASER_OUT_ADV SELFINEOCLKDELAY)
		)
		(element SYNCIN 1
			(pin SYNCIN output)
			(conn SYNCIN SYNCIN ==> PHASER_OUT_ADV SYNCIN)
		)
		(element SYSCLK 1
			(pin SYSCLK output)
			(conn SYSCLK SYSCLK ==> PHASER_OUT_ADV SYSCLK)
		)
		(element TESTIN0 1
			(pin TESTIN0 output)
			(conn TESTIN0 TESTIN0 ==> PHASER_OUT_ADV TESTIN0)
		)
		(element TESTIN1 1
			(pin TESTIN1 output)
			(conn TESTIN1 TESTIN1 ==> PHASER_OUT_ADV TESTIN1)
		)
		(element TESTIN2 1
			(pin TESTIN2 output)
			(conn TESTIN2 TESTIN2 ==> PHASER_OUT_ADV TESTIN2)
		)
		(element TESTIN3 1
			(pin TESTIN3 output)
			(conn TESTIN3 TESTIN3 ==> PHASER_OUT_ADV TESTIN3)
		)
		(element TESTIN4 1
			(pin TESTIN4 output)
			(conn TESTIN4 TESTIN4 ==> PHASER_OUT_ADV TESTIN4)
		)
		(element TESTIN5 1
			(pin TESTIN5 output)
			(conn TESTIN5 TESTIN5 ==> PHASER_OUT_ADV TESTIN5)
		)
		(element TESTIN6 1
			(pin TESTIN6 output)
			(conn TESTIN6 TESTIN6 ==> PHASER_OUT_ADV TESTIN6)
		)
		(element TESTIN7 1
			(pin TESTIN7 output)
			(conn TESTIN7 TESTIN7 ==> PHASER_OUT_ADV TESTIN7)
		)
		(element TESTIN8 1
			(pin TESTIN8 output)
			(conn TESTIN8 TESTIN8 ==> PHASER_OUT_ADV TESTIN8)
		)
		(element TESTIN9 1
			(pin TESTIN9 output)
			(conn TESTIN9 TESTIN9 ==> PHASER_OUT_ADV TESTIN9)
		)
		(element TESTIN10 1
			(pin TESTIN10 output)
			(conn TESTIN10 TESTIN10 ==> PHASER_OUT_ADV TESTIN10)
		)
		(element TESTIN11 1
			(pin TESTIN11 output)
			(conn TESTIN11 TESTIN11 ==> PHASER_OUT_ADV TESTIN11)
		)
		(element TESTIN12 1
			(pin TESTIN12 output)
			(conn TESTIN12 TESTIN12 ==> PHASER_OUT_ADV TESTIN12)
		)
		(element TESTIN13 1
			(pin TESTIN13 output)
			(conn TESTIN13 TESTIN13 ==> PHASER_OUT_ADV TESTIN13)
		)
		(element TESTIN14 1
			(pin TESTIN14 output)
			(conn TESTIN14 TESTIN14 ==> PHASER_OUT_ADV TESTIN14)
		)
		(element TESTIN15 1
			(pin TESTIN15 output)
			(conn TESTIN15 TESTIN15 ==> PHASER_OUT_ADV TESTIN15)
		)
		(element TESTOUT0 1
			(pin TESTOUT0 input)
			(conn TESTOUT0 TESTOUT0 <== PHASER_OUT_ADV TESTOUT0)
		)
		(element TESTOUT1 1
			(pin TESTOUT1 input)
			(conn TESTOUT1 TESTOUT1 <== PHASER_OUT_ADV TESTOUT1)
		)
		(element TESTOUT2 1
			(pin TESTOUT2 input)
			(conn TESTOUT2 TESTOUT2 <== PHASER_OUT_ADV TESTOUT2)
		)
		(element TESTOUT3 1
			(pin TESTOUT3 input)
			(conn TESTOUT3 TESTOUT3 <== PHASER_OUT_ADV TESTOUT3)
		)
		(element PHASER_OUT_ADV 77 # BEL
			(pin BURSTPENDING input)
			(pin BURSTPENDINGPHY input)
			(pin COARSEENABLE input)
			(pin COARSEINC input)
			(pin COARSEOVERFLOW output)
			(pin COUNTERLOADEN input)
			(pin COUNTERLOADVAL0 input)
			(pin COUNTERLOADVAL1 input)
			(pin COUNTERLOADVAL2 input)
			(pin COUNTERLOADVAL3 input)
			(pin COUNTERLOADVAL4 input)
			(pin COUNTERLOADVAL5 input)
			(pin COUNTERLOADVAL6 input)
			(pin COUNTERLOADVAL7 input)
			(pin COUNTERLOADVAL8 input)
			(pin COUNTERREADEN input)
			(pin COUNTERREADVAL0 output)
			(pin COUNTERREADVAL1 output)
			(pin COUNTERREADVAL2 output)
			(pin COUNTERREADVAL3 output)
			(pin COUNTERREADVAL4 output)
			(pin COUNTERREADVAL5 output)
			(pin COUNTERREADVAL6 output)
			(pin COUNTERREADVAL7 output)
			(pin COUNTERREADVAL8 output)
			(pin CTSBUS0 output)
			(pin CTSBUS1 output)
			(pin DIVIDERST input)
			(pin DQSBUS0 output)
			(pin DQSBUS1 output)
			(pin DTSBUS0 output)
			(pin DTSBUS1 output)
			(pin EDGEADV input)
			(pin ENCALIBPHY0 input)
			(pin ENCALIBPHY1 input)
			(pin ENCALIB0 input)
			(pin ENCALIB1 input)
			(pin FINEENABLE input)
			(pin FINEINC input)
			(pin FINEOVERFLOW output)
			(pin FREQREFCLK input)
			(pin MEMREFCLK input)
			(pin OCLK output)
			(pin OCLKDELAYED output)
			(pin OCLKDIV output)
			(pin OSERDESRST output)
			(pin PHASEREFCLK input)
			(pin RDENABLE output)
			(pin RST input)
			(pin SCANCLK input)
			(pin SCANENB input)
			(pin SCANIN input)
			(pin SCANMODEB input)
			(pin SCANOUT output)
			(pin SELFINEOCLKDELAY input)
			(pin SYNCIN input)
			(pin SYSCLK input)
			(pin TESTIN0 input)
			(pin TESTIN1 input)
			(pin TESTIN2 input)
			(pin TESTIN3 input)
			(pin TESTIN4 input)
			(pin TESTIN5 input)
			(pin TESTIN6 input)
			(pin TESTIN7 input)
			(pin TESTIN8 input)
			(pin TESTIN9 input)
			(pin TESTIN10 input)
			(pin TESTIN11 input)
			(pin TESTIN12 input)
			(pin TESTIN13 input)
			(pin TESTIN14 input)
			(pin TESTIN15 input)
			(pin TESTOUT0 output)
			(pin TESTOUT1 output)
			(pin TESTOUT2 output)
			(pin TESTOUT3 output)
			(conn PHASER_OUT_ADV COARSEOVERFLOW ==> COARSEOVERFLOW COARSEOVERFLOW)
			(conn PHASER_OUT_ADV COUNTERREADVAL0 ==> COUNTERREADVAL0 COUNTERREADVAL0)
			(conn PHASER_OUT_ADV COUNTERREADVAL1 ==> COUNTERREADVAL1 COUNTERREADVAL1)
			(conn PHASER_OUT_ADV COUNTERREADVAL2 ==> COUNTERREADVAL2 COUNTERREADVAL2)
			(conn PHASER_OUT_ADV COUNTERREADVAL3 ==> COUNTERREADVAL3 COUNTERREADVAL3)
			(conn PHASER_OUT_ADV COUNTERREADVAL4 ==> COUNTERREADVAL4 COUNTERREADVAL4)
			(conn PHASER_OUT_ADV COUNTERREADVAL5 ==> COUNTERREADVAL5 COUNTERREADVAL5)
			(conn PHASER_OUT_ADV COUNTERREADVAL6 ==> COUNTERREADVAL6 COUNTERREADVAL6)
			(conn PHASER_OUT_ADV COUNTERREADVAL7 ==> COUNTERREADVAL7 COUNTERREADVAL7)
			(conn PHASER_OUT_ADV COUNTERREADVAL8 ==> COUNTERREADVAL8 COUNTERREADVAL8)
			(conn PHASER_OUT_ADV CTSBUS0 ==> CTSBUS0 CTSBUS0)
			(conn PHASER_OUT_ADV CTSBUS1 ==> CTSBUS1 CTSBUS1)
			(conn PHASER_OUT_ADV DQSBUS0 ==> DQSBUS0 DQSBUS0)
			(conn PHASER_OUT_ADV DQSBUS1 ==> DQSBUS1 DQSBUS1)
			(conn PHASER_OUT_ADV DTSBUS0 ==> DTSBUS0 DTSBUS0)
			(conn PHASER_OUT_ADV DTSBUS1 ==> DTSBUS1 DTSBUS1)
			(conn PHASER_OUT_ADV FINEOVERFLOW ==> FINEOVERFLOW FINEOVERFLOW)
			(conn PHASER_OUT_ADV OCLK ==> OCLK OCLK)
			(conn PHASER_OUT_ADV OCLKDELAYED ==> OCLKDELAYED OCLKDELAYED)
			(conn PHASER_OUT_ADV OCLKDIV ==> OCLKDIV OCLKDIV)
			(conn PHASER_OUT_ADV OSERDESRST ==> OSERDESRST OSERDESRST)
			(conn PHASER_OUT_ADV RDENABLE ==> RDENABLE RDENABLE)
			(conn PHASER_OUT_ADV SCANOUT ==> SCANOUT SCANOUT)
			(conn PHASER_OUT_ADV TESTOUT0 ==> TESTOUT0 TESTOUT0)
			(conn PHASER_OUT_ADV TESTOUT1 ==> TESTOUT1 TESTOUT1)
			(conn PHASER_OUT_ADV TESTOUT2 ==> TESTOUT2 TESTOUT2)
			(conn PHASER_OUT_ADV TESTOUT3 ==> TESTOUT3 TESTOUT3)
			(conn PHASER_OUT_ADV BURSTPENDING <== BURSTPENDING BURSTPENDING)
			(conn PHASER_OUT_ADV BURSTPENDINGPHY <== BURSTPENDINGPHY BURSTPENDINGPHY)
			(conn PHASER_OUT_ADV COARSEENABLE <== COARSEENABLE COARSEENABLE)
			(conn PHASER_OUT_ADV COARSEINC <== COARSEINC COARSEINC)
			(conn PHASER_OUT_ADV COUNTERLOADEN <== COUNTERLOADEN COUNTERLOADEN)
			(conn PHASER_OUT_ADV COUNTERLOADVAL0 <== COUNTERLOADVAL0 COUNTERLOADVAL0)
			(conn PHASER_OUT_ADV COUNTERLOADVAL1 <== COUNTERLOADVAL1 COUNTERLOADVAL1)
			(conn PHASER_OUT_ADV COUNTERLOADVAL2 <== COUNTERLOADVAL2 COUNTERLOADVAL2)
			(conn PHASER_OUT_ADV COUNTERLOADVAL3 <== COUNTERLOADVAL3 COUNTERLOADVAL3)
			(conn PHASER_OUT_ADV COUNTERLOADVAL4 <== COUNTERLOADVAL4 COUNTERLOADVAL4)
			(conn PHASER_OUT_ADV COUNTERLOADVAL5 <== COUNTERLOADVAL5 COUNTERLOADVAL5)
			(conn PHASER_OUT_ADV COUNTERLOADVAL6 <== COUNTERLOADVAL6 COUNTERLOADVAL6)
			(conn PHASER_OUT_ADV COUNTERLOADVAL7 <== COUNTERLOADVAL7 COUNTERLOADVAL7)
			(conn PHASER_OUT_ADV COUNTERLOADVAL8 <== COUNTERLOADVAL8 COUNTERLOADVAL8)
			(conn PHASER_OUT_ADV COUNTERREADEN <== COUNTERREADEN COUNTERREADEN)
			(conn PHASER_OUT_ADV DIVIDERST <== DIVIDERST DIVIDERST)
			(conn PHASER_OUT_ADV EDGEADV <== EDGEADV EDGEADV)
			(conn PHASER_OUT_ADV ENCALIBPHY0 <== ENCALIBPHY0 ENCALIBPHY0)
			(conn PHASER_OUT_ADV ENCALIBPHY1 <== ENCALIBPHY1 ENCALIBPHY1)
			(conn PHASER_OUT_ADV ENCALIB0 <== ENCALIB0 ENCALIB0)
			(conn PHASER_OUT_ADV ENCALIB1 <== ENCALIB1 ENCALIB1)
			(conn PHASER_OUT_ADV FINEENABLE <== FINEENABLE FINEENABLE)
			(conn PHASER_OUT_ADV FINEINC <== FINEINC FINEINC)
			(conn PHASER_OUT_ADV FREQREFCLK <== FREQREFCLK FREQREFCLK)
			(conn PHASER_OUT_ADV MEMREFCLK <== MEMREFCLK MEMREFCLK)
			(conn PHASER_OUT_ADV PHASEREFCLK <== PHASEREFCLK PHASEREFCLK)
			(conn PHASER_OUT_ADV RST <== RSTINV OUT)
			(conn PHASER_OUT_ADV SCANCLK <== SCANCLK SCANCLK)
			(conn PHASER_OUT_ADV SCANENB <== SCANENB SCANENB)
			(conn PHASER_OUT_ADV SCANIN <== SCANIN SCANIN)
			(conn PHASER_OUT_ADV SCANMODEB <== SCANMODEB SCANMODEB)
			(conn PHASER_OUT_ADV SELFINEOCLKDELAY <== SELFINEOCLKDELAY SELFINEOCLKDELAY)
			(conn PHASER_OUT_ADV SYNCIN <== SYNCIN SYNCIN)
			(conn PHASER_OUT_ADV SYSCLK <== SYSCLK SYSCLK)
			(conn PHASER_OUT_ADV TESTIN0 <== TESTIN0 TESTIN0)
			(conn PHASER_OUT_ADV TESTIN1 <== TESTIN1 TESTIN1)
			(conn PHASER_OUT_ADV TESTIN2 <== TESTIN2 TESTIN2)
			(conn PHASER_OUT_ADV TESTIN3 <== TESTIN3 TESTIN3)
			(conn PHASER_OUT_ADV TESTIN4 <== TESTIN4 TESTIN4)
			(conn PHASER_OUT_ADV TESTIN5 <== TESTIN5 TESTIN5)
			(conn PHASER_OUT_ADV TESTIN6 <== TESTIN6 TESTIN6)
			(conn PHASER_OUT_ADV TESTIN7 <== TESTIN7 TESTIN7)
			(conn PHASER_OUT_ADV TESTIN8 <== TESTIN8 TESTIN8)
			(conn PHASER_OUT_ADV TESTIN9 <== TESTIN9 TESTIN9)
			(conn PHASER_OUT_ADV TESTIN10 <== TESTIN10 TESTIN10)
			(conn PHASER_OUT_ADV TESTIN11 <== TESTIN11 TESTIN11)
			(conn PHASER_OUT_ADV TESTIN12 <== TESTIN12 TESTIN12)
			(conn PHASER_OUT_ADV TESTIN13 <== TESTIN13 TESTIN13)
			(conn PHASER_OUT_ADV TESTIN14 <== TESTIN14 TESTIN14)
			(conn PHASER_OUT_ADV TESTIN15 <== TESTIN15 TESTIN15)
		)
	)
