vhdl work "F:\Dev\VHDL\top_cup\SRam.vhd"
vhdl work "F:\Dev\VHDL\top_cup\SerialPort.vhd"
vhdl work "F:\Dev\VHDL\top_cup\Ram.vhd"
vhdl work "F:\Dev\VHDL\top_cup\write_back.vhd"
vhdl work "F:\Dev\VHDL\top_cup\transfer.vhd"
vhdl work "F:\Dev\VHDL\top_cup\registers.vhd"
vhdl work "F:\Dev\VHDL\top_cup\phase4.vhd"
vhdl work "F:\Dev\VHDL\top_cup\phase3.vhd"
vhdl work "F:\Dev\VHDL\top_cup\phase2.vhd"
vhdl work "F:\Dev\VHDL\top_cup\phase1.vhd"
vhdl work "F:\Dev\VHDL\top_cup\pc.vhd"
vhdl work "F:\Dev\VHDL\top_cup\IOpass.vhd"
vhdl work "F:\Dev\VHDL\top_cup\IO.vhd"
vhdl work "F:\Dev\VHDL\top_cup\forwarding.vhd"
vhdl work "F:\Dev\VHDL\top_cup\branch.vhd"
vhdl work "F:\Dev\VHDL\top_cup\alu.vhd"
vhdl work "F:\Dev\VHDL\top_cup\top_cpu.vhd"
