#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Feb 27 17:00:04 2022
# Process ID: 7584
# Current directory: C:/Users/kimyou94/Feb_23_proj/client_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent232 C:\Users\kimyou94\Feb_23_proj\client_proj\client_proj.xpr
# Log file: C:/Users/kimyou94/Feb_23_proj/client_proj/vivado.log
# Journal file: C:/Users/kimyou94/Feb_23_proj/client_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kimyou94/Feb_22_proj/client_proj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kimyou94/Feb_23_proj/hash_func_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 965.895 ; gain = 322.395
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk -hwspec C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk -hwspec C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk -hwspec C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk -hwspec C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:mii_to_rmii:2.0 - mii_to_rmii_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_ethernetlite:3.0 - axi_ethernetlite_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- utoronto.ca:use_YJ:hash_func_top:1.0 - hash_func_top_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Successfully read diagram <design_1> from BD file <C:/Users/kimyou94/Feb_23_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1758.418 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 27 23:50:41 2022...
