$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module jk_tb $end
   $var wire 1 # j $end
   $var wire 1 $ k $end
   $var wire 1 % clk $end
   $var wire 1 & rst $end
   $var wire 1 ' q $end
   $var wire 1 ( qn $end
   $scope module uut $end
    $var wire 1 # j $end
    $var wire 1 $ k $end
    $var wire 1 % clk $end
    $var wire 1 & rst $end
    $var wire 1 ' q $end
    $var wire 1 ( qn $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
1&
0'
1(
#5
1%
#10
0%
#15
1$
1%
0&
#20
0%
#25
1#
0$
1%
1'
0(
#30
0%
#35
1%
#40
0%
#45
1%
#50
0%
#55
0#
1%
#60
0%
#65
1%
#70
0%
#75
1#
1$
1%
0'
1(
#80
0%
#85
1%
1'
0(
