Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilink/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4682e309e1a541558b70be6b9d098c3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'In2' [D:/cpu/cpu/cpu.srcs/sources_1/new/CPU.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.LeftShift_2
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.CLU
Compiling module xil_defaultlib.Jump
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
