# Verilog Exercises
## General info
Verilog coding exercises based on "Embedded SoPC Design with NIOS II Processor and Verilog Examples" by P. Chu
## Hardware
Altera DE1 Board by Terasic Inc.
## Project Structure
Separate project folders duplicated each chapter of the textbook. 

```
project
|--src		# source modules
|--test 	# automated testbenches
	|--tv 	# test vectors
|--brd		# pin mappings and top-level peripheral connections for DE1 board
|--quartus	# Quartus II workfile folder
|--modelsim	# Modelsim workfile folder
```
