<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>UartSci_HwCfg_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UartSci_HwCfg_t Struct Reference<div class="ingroups"><a class="el" href="group___u_a_r_t___s_c_i.html">UART Driver</a> &raquo; <a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html">UART Driver Internal Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SCI Driver HW configuration.  
 <a href="struct_uart_sci___hw_cfg__t.html#details">More...</a></p>

<p><code>#include &lt;drivers/uart/include/uartsci.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8c22904bf7c0fd7cf9090fdc8afb6e96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c22904bf7c0fd7cf9090fdc8afb6e96"></a>
volatile <a class="el" href="reg__sci_8h.html#a2142832b2b343a327152b3069d955bee">SCIRegs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#a8c22904bf7c0fd7cf9090fdc8afb6e96">ptrSCIRegs</a></td></tr>
<tr class="memdesc:a8c22904bf7c0fd7cf9090fdc8afb6e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the SCI registers to be used. <br /></td></tr>
<tr class="separator:a8c22904bf7c0fd7cf9090fdc8afb6e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d664ba09511ebb02900321f14ef6c95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d664ba09511ebb02900321f14ef6c95"></a>
<a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga6e889bafcdb80ad0856e8c81eb7e3ecc">UartSci_Duplexity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#a4d664ba09511ebb02900321f14ef6c95">duplexity</a></td></tr>
<tr class="memdesc:a4d664ba09511ebb02900321f14ef6c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duplexity. <br /></td></tr>
<tr class="separator:a4d664ba09511ebb02900321f14ef6c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a08d605f38fa073af8c9c5bfa13d52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1a08d605f38fa073af8c9c5bfa13d52"></a>
<a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gac9aa891dc1b3ab0a17b9c21b68b991e4">UartSci_PinMux</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#ac1a08d605f38fa073af8c9c5bfa13d52">pinMux</a></td></tr>
<tr class="memdesc:ac1a08d605f38fa073af8c9c5bfa13d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Mux capablities. <br /></td></tr>
<tr class="separator:ac1a08d605f38fa073af8c9c5bfa13d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38e456eaa51e66fdb299d9e3cf0a05e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab38e456eaa51e66fdb299d9e3cf0a05e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#ab38e456eaa51e66fdb299d9e3cf0a05e">interruptNum</a></td></tr>
<tr class="memdesc:ab38e456eaa51e66fdb299d9e3cf0a05e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Number. <br /></td></tr>
<tr class="separator:ab38e456eaa51e66fdb299d9e3cf0a05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bf9512bb8276cca9aa06ba8394f851"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16bf9512bb8276cca9aa06ba8394f851"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#a16bf9512bb8276cca9aa06ba8394f851">txDMARequestLine</a></td></tr>
<tr class="memdesc:a16bf9512bb8276cca9aa06ba8394f851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit DMA Request Line. <br /></td></tr>
<tr class="separator:a16bf9512bb8276cca9aa06ba8394f851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93158ceb02f8a919f88d5e02936de555"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93158ceb02f8a919f88d5e02936de555"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#a93158ceb02f8a919f88d5e02936de555">rxDMARequestLine</a></td></tr>
<tr class="memdesc:a93158ceb02f8a919f88d5e02936de555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive DMA Request Line. <br /></td></tr>
<tr class="separator:a93158ceb02f8a919f88d5e02936de555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff96515273c3d0c29028798f3e26a27b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff96515273c3d0c29028798f3e26a27b"></a>
<a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab36bb0feb537b71b81c2cf20d4abfbdd">UartSci_openDMAFxn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#aff96515273c3d0c29028798f3e26a27b">openDMAFxn</a></td></tr>
<tr class="memdesc:aff96515273c3d0c29028798f3e26a27b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registered DMA Open Fxn. <br /></td></tr>
<tr class="separator:aff96515273c3d0c29028798f3e26a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af643972a2634368982ba165fb2065d85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af643972a2634368982ba165fb2065d85"></a>
<a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gad22969a3488f7b9641185b6021924c5b">UartSci_closeDMAFxn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#af643972a2634368982ba165fb2065d85">closeDMAFxn</a></td></tr>
<tr class="memdesc:af643972a2634368982ba165fb2065d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registered DMA Close Fxn. <br /></td></tr>
<tr class="separator:af643972a2634368982ba165fb2065d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24825b9114d155e411443fb59f24085"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab24825b9114d155e411443fb59f24085"></a>
<a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga77f8dfc139a0bc37c314661e5042e0b0">UartSci_isDMAEnabledFxn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#ab24825b9114d155e411443fb59f24085">isDMAEnabledFxn</a></td></tr>
<tr class="memdesc:ab24825b9114d155e411443fb59f24085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registered Is DMA Enabled Fxn. <br /></td></tr>
<tr class="separator:ab24825b9114d155e411443fb59f24085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520f41b6be5460b0a30dabd84e2e19f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a520f41b6be5460b0a30dabd84e2e19f0"></a>
<a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gae71d65dd32d4b54fc76646f1c8c5594c">UartSci_initiateRxDMAFxn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#a520f41b6be5460b0a30dabd84e2e19f0">initiateRxDMAFxn</a></td></tr>
<tr class="memdesc:a520f41b6be5460b0a30dabd84e2e19f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registered Initiate Receive DMA Fxn. <br /></td></tr>
<tr class="separator:a520f41b6be5460b0a30dabd84e2e19f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9b3ab68fbec55c040d48ed7ae056cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf9b3ab68fbec55c040d48ed7ae056cf"></a>
<a class="el" href="group___u_a_r_t___s_c_i___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga5056530e694249139b3d939828c91a33">UartSci_initiateTxDMAFxn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart_sci___hw_cfg__t.html#acf9b3ab68fbec55c040d48ed7ae056cf">initiateTxDMAFxn</a></td></tr>
<tr class="memdesc:acf9b3ab68fbec55c040d48ed7ae056cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registered Initiate Transmit DMA Fxn. <br /></td></tr>
<tr class="separator:acf9b3ab68fbec55c040d48ed7ae056cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SCI Driver HW configuration. </p>
<p>The structure is used to store the hardware specific configuration which is passed to each driver instance </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/uart/include/<a class="el" href="uartsci_8h.html">uartsci.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
