<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3784" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3784{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3784{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3784{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3784{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_3784{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t6_3784{left:440px;bottom:1038px;letter-spacing:-0.13px;}
#t7_3784{left:122px;bottom:1017px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_3784{left:369px;bottom:1024px;}
#t9_3784{left:384px;bottom:1017px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_3784{left:122px;bottom:1001px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tb_3784{left:69px;bottom:942px;letter-spacing:0.13px;}
#tc_3784{left:151px;bottom:942px;letter-spacing:0.15px;word-spacing:0.01px;}
#td_3784{left:69px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#te_3784{left:130px;bottom:925px;}
#tf_3784{left:145px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tg_3784{left:69px;bottom:901px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_3784{left:69px;bottom:885px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ti_3784{left:69px;bottom:868px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#tj_3784{left:69px;bottom:851px;letter-spacing:-0.15px;}
#tk_3784{left:69px;bottom:826px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tl_3784{left:69px;bottom:810px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3784{left:69px;bottom:793px;letter-spacing:-0.16px;}
#tn_3784{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#to_3784{left:760px;bottom:775px;}
#tp_3784{left:775px;bottom:768px;letter-spacing:-0.14px;}
#tq_3784{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3784{left:69px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_3784{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tt_3784{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3784{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3784{left:69px;bottom:660px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tw_3784{left:69px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_3784{left:69px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_3784{left:69px;bottom:602px;letter-spacing:-0.25px;word-spacing:-0.41px;}
#tz_3784{left:69px;bottom:577px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t10_3784{left:556px;bottom:577px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t11_3784{left:69px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t12_3784{left:69px;bottom:511px;letter-spacing:-0.09px;}
#t13_3784{left:154px;bottom:511px;letter-spacing:-0.1px;}
#t14_3784{left:570px;bottom:511px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t15_3784{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t16_3784{left:130px;bottom:493px;}
#t17_3784{left:146px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_3784{left:69px;bottom:460px;}
#t19_3784{left:95px;bottom:464px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t1a_3784{left:95px;bottom:447px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_3784{left:95px;bottom:430px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1c_3784{left:69px;bottom:404px;}
#t1d_3784{left:95px;bottom:407px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1e_3784{left:95px;bottom:390px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3784{left:95px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1g_3784{left:69px;bottom:347px;}
#t1h_3784{left:95px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_3784{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3784{left:95px;bottom:317px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_3784{left:95px;bottom:300px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#t1l_3784{left:95px;bottom:283px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1m_3784{left:95px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_3784{left:69px;bottom:240px;}
#t1o_3784{left:95px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1p_3784{left:95px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_3784{left:95px;bottom:210px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1r_3784{left:69px;bottom:164px;letter-spacing:0.13px;}
#t1s_3784{left:155px;bottom:164px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1t_3784{left:69px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_3784{left:69px;bottom:123px;letter-spacing:-0.17px;word-spacing:-0.43px;}

.s1_3784{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3784{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3784{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3784{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3784{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3784{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3784{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3784{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_3784{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3784" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3784Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3784" style="-webkit-user-select: none;"><object width="935" height="1210" data="3784/3784.svg" type="image/svg+xml" id="pdf3784" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3784" class="t s1_3784">20-76 </span><span id="t2_3784" class="t s1_3784">Vol. 3B </span>
<span id="t3_3784" class="t s2_3784">PERFORMANCE MONITORING </span>
<span id="t4_3784" class="t s3_3784">20.4 </span><span id="t5_3784" class="t s3_3784">PERFORMANCE MONITORING (INTEL® XEON™ PHI PROCESSORS) </span>
<span id="t6_3784" class="t s4_3784">NOTE </span>
<span id="t7_3784" class="t s5_3784">This section also applies to the Intel </span>
<span id="t8_3784" class="t s6_3784">® </span>
<span id="t9_3784" class="t s5_3784">Xeon Phi™ Processor 7215, 7285, 7295 Series based on </span>
<span id="ta_3784" class="t s5_3784">Knights Mill microarchitecture. </span>
<span id="tb_3784" class="t s7_3784">20.4.1 </span><span id="tc_3784" class="t s7_3784">Intel® Xeon Phi™ Processor 7200/5200/3200 Performance Monitoring </span>
<span id="td_3784" class="t s5_3784">The Intel </span>
<span id="te_3784" class="t s6_3784">® </span>
<span id="tf_3784" class="t s5_3784">Xeon Phi™ processor 7200/5200/3200 series are based on the Knights Landing microarchitecture. The </span>
<span id="tg_3784" class="t s5_3784">performance monitoring capabilities are distributed between its tiles (pair of processor cores) and untile </span>
<span id="th_3784" class="t s5_3784">(connecting many tiles in a physical processor package). Functional details of the tiles and untile of the Knights </span>
<span id="ti_3784" class="t s5_3784">Landing microarchitecture can be found in Chapter 16 of Intel® 64 and IA-32 Architectures Optimization Reference </span>
<span id="tj_3784" class="t s5_3784">Manual. </span>
<span id="tk_3784" class="t s5_3784">A complete description of the tile and untile PMU programming interfaces for Intel Xeon Phi processors based on the </span>
<span id="tl_3784" class="t s5_3784">Knights Landing microarchitecture can be found in the Technical Document section at </span>
<span id="tm_3784" class="t s5_3784">http://www.intel.com/content/www/us/en/processors/xeon/xeon-phi-detail.html. </span>
<span id="tn_3784" class="t s5_3784">A tile contains a pair of cores attached to a shared L2 cache and is similar to those found in Intel Atom </span>
<span id="to_3784" class="t s6_3784">® </span>
<span id="tp_3784" class="t s5_3784">processors </span>
<span id="tq_3784" class="t s5_3784">based on the Silvermont microarchitecture. The processor provides several new capabilities on top of the Silver- </span>
<span id="tr_3784" class="t s5_3784">mont performance monitoring facilities. </span>
<span id="ts_3784" class="t s5_3784">The processor supports architectural performance monitoring capability with version ID 3 (see Section 20.2.3) and </span>
<span id="tt_3784" class="t s5_3784">a host of non-architectural performance monitoring capabilities. The processor provides two general-purpose </span>
<span id="tu_3784" class="t s5_3784">performance counters (IA32_PMC0, IA32_PMC1) and three fixed-function performance counters (IA32_- </span>
<span id="tv_3784" class="t s5_3784">FIXED_CTR0, IA32_FIXED_CTR1, IA32_FIXED_CTR2). </span>
<span id="tw_3784" class="t s5_3784">Non-architectural performance monitoring in the processor also uses the IA32_PERFEVTSELx MSR to configure a </span>
<span id="tx_3784" class="t s5_3784">set of non-architecture performance monitoring events to be counted by the corresponding general-purpose </span>
<span id="ty_3784" class="t s5_3784">performance counter. </span>
<span id="tz_3784" class="t s5_3784">The bit fields within each IA32_PERFEVTSELx MSR are defined in Figure </span><span id="t10_3784" class="t s5_3784">20-6 and described in Section 20.2.1.1 and </span>
<span id="t11_3784" class="t s5_3784">Section 20.2.3. The processor supports AnyThread counting in three architectural performance monitoring events. </span>
<span id="t12_3784" class="t s4_3784">20.4.1.1 </span><span id="t13_3784" class="t s4_3784">Enhancements of Performance Monitoring in the Intel® </span><span id="t14_3784" class="t s4_3784">Xeon Phi™ Processor Tile </span>
<span id="t15_3784" class="t s5_3784">The Intel </span>
<span id="t16_3784" class="t s6_3784">® </span>
<span id="t17_3784" class="t s5_3784">Xeon Phi™ processor tile includes the following enhancements to the Silvermont microarchitecture. </span>
<span id="t18_3784" class="t s8_3784">• </span><span id="t19_3784" class="t s5_3784">AnyThread support. This facility is limited to following three architectural events: Instructions Retired, Unhalted </span>
<span id="t1a_3784" class="t s5_3784">Core Cycles, Unhalted Reference Cycles using IA32_FIXED_CTR0-2 and Unhalted Core Cycles, Unhalted </span>
<span id="t1b_3784" class="t s5_3784">Reference Cycles using IA32_PERFEVTSELx. </span>
<span id="t1c_3784" class="t s8_3784">• </span><span id="t1d_3784" class="t s5_3784">PEBS-DLA (Processor Event-Based Sampling-Data Linear Address) fields. The processor provides memory </span>
<span id="t1e_3784" class="t s5_3784">address in addition to the Silvermont PEBS record support on select events. The PEBS recording format as </span>
<span id="t1f_3784" class="t s5_3784">reported by IA32_PERF_CAPABILITIES [11:8] is 2. </span>
<span id="t1g_3784" class="t s8_3784">• </span><span id="t1h_3784" class="t s5_3784">Off-core response counting facility. This facility in the processor core allows software to count certain </span>
<span id="t1i_3784" class="t s5_3784">transaction responses between the processor tile to subsystems outside the tile (untile). Counting off-core </span>
<span id="t1j_3784" class="t s5_3784">response requires additional event qualification configuration facility in conjunction with IA32_PERFEVTSELx. </span>
<span id="t1k_3784" class="t s5_3784">Two off-core response MSRs are provided to use in conjunction with specific event codes that must be specified </span>
<span id="t1l_3784" class="t s5_3784">with IA32_PERFEVTSELx. Two cores do not share the off-core response MSRs. Knights Landing expands off- </span>
<span id="t1m_3784" class="t s5_3784">core response capability to match the processor untile changes. </span>
<span id="t1n_3784" class="t s8_3784">• </span><span id="t1o_3784" class="t s5_3784">Average request latency measurement. The off-core response counting facility can be combined to use two </span>
<span id="t1p_3784" class="t s5_3784">performance counters to count the occurrences and weighted cycles of transaction requests. This facility is </span>
<span id="t1q_3784" class="t s5_3784">updated to match the processor untile changes. </span>
<span id="t1r_3784" class="t s9_3784">20.4.1.1.1 </span><span id="t1s_3784" class="t s9_3784">Processor Event-Based Sampling </span>
<span id="t1t_3784" class="t s5_3784">The processor supports processor event based sampling (PEBS). PEBS is supported using IA32_PMC0 (see also </span>
<span id="t1u_3784" class="t s5_3784">Section 18.4.9, “BTS and DS Save Area”). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
