<html>

<head>
<title>Ninf Demostartion</title>
</head>

<body bgcolor="#ffffff">

<img alt="[IMAGE]" src="images/Ninf-B2.gif">
<img alt="[IMAGE]" src="images/market.gif" width="40%" height="30%">

<h1> Ninf  <br> 
   Network Information Libraries Towords <br>
   Global High-Performance Computinmg </h1> 

<p><hr>

etlhpc: <p>

SuperSPARC/SuperCache <br>
cpu0: TI,TMS390Z55 (mid 8 impl 0x0 ver 0x3 clock 60 MHz) <br>
cpu1: TI,TMS390Z55 (mid 10 impl 0x0 ver 0x3 clock 60 MHz) <br>
mem = 131072K (0x8000000) <br>
avail mem = 116400128 <br>
SUNW,SPARCstation-20 <br>

<hr>

phase: <p>

SuperSPARC/SuperCache <br>
cpu0: TI,TMS390Z55 (mid 8 impl 0x0 ver 0x3 clock 50 MHz) <br>
cpu1: TI,TMS390Z55 (mid 9 impl 0x0 ver 0x3 clock 50 MHz) <br>
cpu2: TI,TMS390Z55 (mid 10 impl 0x0 ver 0x3 clock 50 MHz) <br>
cpu3: TI,TMS390Z55 (mid 11 impl 0x0 ver 0x3 clock 50 MHz)<br>
mem = 262144K (0x10000000) <br>
avail mem = 251367424 <br>
SUNW,SPARCstation-20 <br>

<hr>

taro: <p>

cpu0: SUNW,UltraSPARC (upaid 0 impl 0x10 ver 0x22 clock 143 MHz) <br>
mem = 98304K (0x6000000) <br>
avail mem = 94789632 <br>
JCC Ultra series JU1/140 (UltraSPARC 143MHz) <br>

<hr>

etlsolon: <p>

cpu1:   BW Prescaler/XDBus Frequency=40MHz <br>
        Bootbus Semaphore NOT held (0x5) <br>
        MXCC control register=0xcc<WI,PE,CE> <br>
        SuperSPARC MCNTL register=0x15701<TC,SE,PE,SB,IE,DE,EN> <br>
        SuperSPARC ACTION register=0x1000<MIX> <br>
        x 16 CPU <br>

<hr>


<address>
Copyright (C) 1996 <a href="mailto:ninf@apgrid.org"><i>ninf@apgrid.org</i></a>
</address>

</body>

</html>
