riscv64-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostartfiles -nostdlib -g -O0 -Wl,--build-id=none -Wl,-Map,build/load.map -T linker_sim.ld  -o build/load-sim.elf build/load.o
verilator -cc rtl/load.v --exe sim/load.c \
	-CFLAGS "-O2 -std=c++17" -o load-sim
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
make -C obj_dir -f Vload.mk
make[1]: Entering directory '/workspaces/practice/risc-v/obj_dir'
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -O2 -std=c++17   -Os -c -o load.o ../sim/load.c
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -O2 -std=c++17   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -O2 -std=c++17   -c -o verilated_threads.o /usr/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vload.cpp Vload___024root__DepSet_h2dbf5192__0.cpp Vload___024root__DepSet_hb5b5c11e__0.cpp Vload___024root__Slow.cpp Vload___024root__DepSet_hb5b5c11e__0__Slow.cpp Vload__Syms.cpp > Vload__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-overloaded-virtual -Wno-shadow -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -O2 -std=c++17   -c -o Vload__ALL.o Vload__ALL.cpp
echo "" > Vload__ALL.verilator_deplist.tmp
Archive ar -rcs Vload__ALL.a Vload__ALL.o
g++     load.o verilated.o verilated_threads.o Vload__ALL.a    -pthread -lpthread -latomic   -o load-sim
rm Vload__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/workspaces/practice/risc-v/obj_dir'
cp obj_dir/load-sim build/load-sim
build/load-sim
=== RISC-V Load Operation Simulation ===
Testing: li x31,1337; sw x31,0(x0); lw x7,0(x0)
Expected result: x7 should contain 1337

Reset complete, starting simulation...
Cycle 1: li x31, 1337 -> x31 =        1337
Cycle 1
Cycle 2: sw x31, 0(x0) -> memory[0] =       1337
Cycle 2
Cycle 3: lw x7, 0(x0) -> x7 =       1337
Cycle 3
Load test complete: x7 =       1337 (expected 1337)
Cycle 4

=== Results ===
Simulation completed in 4 cycles
Final result: 1337
TEST_RESULT: PASS
âœ… Load operation worked correctly!
LOADED_VALUE: 1337
