--
-- VHDL Test Bench VHDL_PROJECT_lib.Rotary_tester.Rotary_tester
--
-- Created:
--          by - . (PC-000)
--          at - 01:00:00 01/01/70
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2013.1b (Build 2)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;


ENTITY Rotary_tester IS
   PORT (
      A   : OUT    STD_LOGIC;
      B   : OUT    STD_LOGIC;
      clk : OUT    STD_LOGIC;
      rst : OUT    STD_LOGIC;
      P   : IN     STD_LOGIC;
      DIR : IN     STD_LOGIC
   );
END Rotary_tester;


LIBRARY VHDL_PROJECT_lib;

ARCHITECTURE rtl OF Rotary_tester IS
  CONSTANT period : time := 20ns;
BEGIN
  test_clk : PROCESS
  BEGIN
    clk <= '1';
    wait for 10ns;
    clk <= '0';
    wait for 10ns;
  END PROCESS; 
    
  test_reset : PROCESS
  BEGIN
    rst <= '1';
    wait for 100ns;
    rst <= '0';
    wait;
  END PROCESS;
  
  test_rotary : PROCESS
  BEGIN
    wait for period;
    A <= '0';
    B <= '1'; -- P = 0, DIR = -
    assert (P = '0' and DIR = '0');
    report "Wrong values of P and/or DIR";
    wait for period;
    A <= '1';
    B <= '1'; -- P = 1, DIR = 1
    assert not (P = '0' and DIR = '0');
    wait for period;
    A <= '0';
    B <= '1'; -- P = 1, DIR = 0
    wait for period;
    A <= '1';
    B <= '0'; -- P = 1, DIR = 1
  END PROCESS;
END rtl;
