<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_test
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_test/bsg_nonsynth_reset_gen.v</a>
time_elapsed: 0.053s
ram usage: 10888 KB
</pre>
<pre class="log">

module bsg_nonsynth_reset_gen (
	clk_i,
	async_reset_o
);
	parameter num_clocks_p = 1;
	parameter reset_cycles_lo_p = &#34;inv&#34;;
	parameter reset_cycles_hi_p = &#34;inv&#34;;
	input [(num_clocks_p - 1):0] clk_i;
	output wire async_reset_o;
	genvar i;
	reg [(((num_clocks_p - 1) &gt;= 0) ? ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? (((((num_clocks_p - 1) &gt;= 0) ? num_clocks_p : (2 - num_clocks_p)) * ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))) + -1) : (((((num_clocks_p - 1) &gt;= 0) ? num_clocks_p : (2 - num_clocks_p)) * ((0 &gt;= ($clog2((reset_cycles_lo_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_lo_p + 1))) : $clog2((reset_cycles_lo_p + 1)))) + (($clog2((reset_cycles_lo_p + 1)) - 1) - 1))) : ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? ((((0 &gt;= (num_clocks_p - 1)) ? (2 - num_clocks_p) : num_clocks_p) * ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))) + (((num_clocks_p - 1) * ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))) - 1)) : ((((0 &gt;= (num_clocks_p - 1)) ? (2 - num_clocks_p) : num_clocks_p) * ((0 &gt;= ($clog2((reset_cycles_lo_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_lo_p + 1))) : $clog2((reset_cycles_lo_p + 1)))) + ((($clog2((reset_cycles_lo_p + 1)) - 1) + ((num_clocks_p - 1) * ((0 &gt;= ($clog2((reset_cycles_lo_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_lo_p + 1))) : $clog2((reset_cycles_lo_p + 1))))) - 1)))):(((num_clocks_p - 1) &gt;= 0) ? ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_lo_p + 1)) - 1)) : ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? ((num_clocks_p - 1) * ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))) : (($clog2((reset_cycles_lo_p + 1)) - 1) + ((num_clocks_p - 1) * ((0 &gt;= ($clog2((reset_cycles_lo_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_lo_p + 1))) : $clog2((reset_cycles_lo_p + 1)))))))] ctr_lo_r;
	reg [(((num_clocks_p - 1) &gt;= 0) ? ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? (((((num_clocks_p - 1) &gt;= 0) ? num_clocks_p : (2 - num_clocks_p)) * ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))) + -1) : (((((num_clocks_p - 1) &gt;= 0) ? num_clocks_p : (2 - num_clocks_p)) * ((0 &gt;= ($clog2((reset_cycles_hi_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_hi_p + 1))) : $clog2((reset_cycles_hi_p + 1)))) + (($clog2((reset_cycles_hi_p + 1)) - 1) - 1))) : ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? ((((0 &gt;= (num_clocks_p - 1)) ? (2 - num_clocks_p) : num_clocks_p) * ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))) + (((num_clocks_p - 1) * ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))) - 1)) : ((((0 &gt;= (num_clocks_p - 1)) ? (2 - num_clocks_p) : num_clocks_p) * ((0 &gt;= ($clog2((reset_cycles_hi_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_hi_p + 1))) : $clog2((reset_cycles_hi_p + 1)))) + ((($clog2((reset_cycles_hi_p + 1)) - 1) + ((num_clocks_p - 1) * ((0 &gt;= ($clog2((reset_cycles_hi_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_hi_p + 1))) : $clog2((reset_cycles_hi_p + 1))))) - 1)))):(((num_clocks_p - 1) &gt;= 0) ? ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_hi_p + 1)) - 1)) : ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? ((num_clocks_p - 1) * ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))) : (($clog2((reset_cycles_hi_p + 1)) - 1) + ((num_clocks_p - 1) * ((0 &gt;= ($clog2((reset_cycles_hi_p + 1)) - 1)) ? (2 - $clog2((reset_cycles_hi_p + 1))) : $clog2((reset_cycles_hi_p + 1)))))))] ctr_hi_r;
	wire [(num_clocks_p - 1):0] phase_lo_r;
	wire [(num_clocks_p - 1):0] phase_hi_r;
	wire in_phase_1 = &amp;phase_lo_r;
	wire in_phase_2 = &amp;phase_hi_r;
	generate
		for (i = 0; (i &lt; num_clocks_p); i = (i + 1)) begin : rof
			assign phase_lo_r[i] = (ctr_lo_r[(((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_lo_p + 1)) - 1)) + ((((num_clocks_p - 1) &gt;= 0) ? i : (0 - (i - (num_clocks_p - 1)))) * ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))))+:((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))] == reset_cycles_lo_p);
			assign phase_hi_r[i] = (ctr_hi_r[(((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_hi_p + 1)) - 1)) + ((((num_clocks_p - 1) &gt;= 0) ? i : (0 - (i - (num_clocks_p - 1)))) * ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))))+:((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))] == reset_cycles_hi_p);
			always @(negedge clk_i[i])
				if (~phase_lo_r[i])
					ctr_lo_r[(((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_lo_p + 1)) - 1)) + ((((num_clocks_p - 1) &gt;= 0) ? i : (0 - (i - (num_clocks_p - 1)))) * ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))))+:((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))] &lt;= (ctr_lo_r[(((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_lo_p + 1)) - 1)) + ((((num_clocks_p - 1) &gt;= 0) ? i : (0 - (i - (num_clocks_p - 1)))) * ((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))))+:((($clog2((reset_cycles_lo_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_lo_p + 1)) : (2 - $clog2((reset_cycles_lo_p + 1))))] + 1);
				else if (~phase_hi_r[i])
					ctr_hi_r[(((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_hi_p + 1)) - 1)) + ((((num_clocks_p - 1) &gt;= 0) ? i : (0 - (i - (num_clocks_p - 1)))) * ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))))+:((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))] &lt;= (ctr_hi_r[(((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? 0 : ($clog2((reset_cycles_hi_p + 1)) - 1)) + ((((num_clocks_p - 1) &gt;= 0) ? i : (0 - (i - (num_clocks_p - 1)))) * ((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))))+:((($clog2((reset_cycles_hi_p + 1)) - 1) &gt;= 0) ? $clog2((reset_cycles_hi_p + 1)) : (2 - $clog2((reset_cycles_hi_p + 1))))] + in_phase_1);
		end
	endgenerate
	assign async_reset_o = (in_phase_1 ^ in_phase_2);
	always @(negedge async_reset_o) begin
		$display(&#34;__________ ___________  _______________________________&#34;);
		$display(&#34;\\______   \\\\_   _____/ /   _____/\\_   _____/\\__    ___/&#34;);
		$display(&#34; |       _/ |    __)_  \\_____  \\  |    __)_   |    |   &#34;);
		$display(&#34; |    |   \\ |        \\ /        \\ |        \\  |    |  1-&gt;0 time = &#34;, $stime);
		$display(&#34; |____|_  //_______  //_______  //_______  /  |____|   &#34;);
		$display(&#34; ASYNC  \\/         \\/         \\/         \\/            &#34;);
	end
	always @(posedge async_reset_o) begin
		$display(&#34;__________ ___________  _______________________________&#34;);
		$display(&#34;\\______   \\\\_   _____/ /   _____/\\_   _____/\\__    ___/&#34;);
		$display(&#34; |       _/ |    __)_  \\_____  \\  |    __)_   |    |   &#34;);
		$display(&#34; |    |   \\ |        \\ /        \\ |        \\  |    |  0-&gt;1 time = &#34;, $stime);
		$display(&#34; |____|_  //_______  //_______  //_______  /  |____|   &#34;);
		$display(&#34; ASYNC  \\/         \\/         \\/         \\/            &#34;);
	end
endmodule

</pre>
</body>