You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

# Algorithm-Level Optimization (for complex ops)
For Conv2D/Conv3D kernels with poor performance (e.g., slower than PyTorch):
- **Root cause**: Naive nested loops over kernel dimensions (for kh: for kw: ...) have very low compute density
- **Solution**: Use **implicit GEMM** approach:
  * Treat output as matrix: (N*OH*OW, OC) for 2D, (N*OD*OH*OW, OC) for 3D
  * Treat weight as matrix: (OC, IC*KH*KW) for 2D, (OC, IC*KD*KH*KW) for 3D
  * K dimension = IC * kernel_elements, tile over K with BLOCK_K
  * Compute input position from (output_pos, k_offset) on-the-fly
  * Use `tl.dot()` for matrix multiply to leverage Tensor Cores
- **Key pattern**:
  ```
  for k in range(0, K, BLOCK_K):
      # Decode k -> (ic, kd, kh, kw)
      # Compute input address from output position + kernel offset
      # Load input tile [BLOCK_M, BLOCK_K] and weight tile [BLOCK_K, BLOCK_N]
      acc += tl.dot(a_tile, b_tile)
  ```

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & parallelism.

Metrics:
- sm__throughput.avg.pct_of_peak_sustained_elapsed (>60%)
- launch__grid_size

Rules:
- 1D: (cdiv(N, BLOCK))
- 2D: (cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- 3D: (batch, cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- >3D: flatten ONLY independent dims
- Prefer batch / head / expert parallelism before shrinking BLOCK
- Change grid only if SM utilization is clearly low

Safety:
- Max 3 grid dims, static rank
- grid=(G0,G1,G2) must match tl.program_id(0/1/2)
- If unsure about correctness, do NOT change grid

Autotune:
- Autotune either BLOCK_* OR (num_warps, num_stages)
- If autotuning BLOCK_*, use grid=lambda META: (...)
- Never redefine BLOCK_* in both kernel and launch



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


def _to_triton_dtype(torch_dtype: torch.dtype):
    if torch_dtype == torch.float32:
        return tl.float32
    if torch_dtype == torch.float16:
        return tl.float16
    if torch_dtype == torch.bfloat16:
        return tl.bfloat16
    raise TypeError(f"Unsupported dtype for Triton conv_transpose3d: {torch_dtype}")


@triton.jit
def conv_transpose3d_kernel(
    x_ptr,
    w_ptr,
    out_ptr,
    N,
    IC,
    ID,
    IH,
    IW,
    OC,
    KD,
    KH,
    KW,
    stride_d,
    stride_h,
    stride_w,
    pad_d,
    pad_h,
    pad_w,
    dil_d,
    dil_h,
    dil_w,
    OD,
    OH,
    OW,
    K_elems,
    NUM_K_TILES: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
    OUT_DTYPE: tl.constexpr,
):
    pid_m = tl.program_id(axis=0)
    pid_n = tl.program_id(axis=1)

    M = N * OD * OH * OW
    m_offsets = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    n_offsets = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
    mask_m = m_offsets < M
    mask_n = n_offsets < OC

    spatial = OD * OH * OW
    hw = OH * OW

    n_idx = m_offsets // spatial
    rem = m_offsets % spatial
    od_idx = rem // hw
    rem = rem % hw
    oh_idx = rem // OW
    ow_idx = rem % OW

    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    for k_tile in range(NUM_K_TILES):
        k_offsets = k_tile * BLOCK_K + tl.arange(0, BLOCK_K)
        k_mask = k_offsets < K_elems

        kw_idx = k_offsets % KW
        tmp = k_offsets // KW
        kh_idx = tmp % KH
        tmp = tmp // KH
        kd_idx = tmp % KD
        ic_idx = tmp // KD

        od_exp = od_idx[:, None]
        oh_exp = oh_idx[:, None]
        ow_exp = ow_idx[:, None]

        kd_exp = kd_idx[None, :]
        kh_exp = kh_idx[None, :]
        kw_exp = kw_idx[None, :]

        num_d = od_exp + pad_d - kd_exp * dil_d
        num_h = oh_exp + pad_h - kh_exp * dil_h
        num_w = ow_exp + pad_w - kw_exp * dil_w

        mask_d = (num_d >= 0) & (num_d % stride_d == 0)
        mask_h = (num_h >= 0) & (num_h % stride_h == 0)
        mask_w = (num_w >= 0) & (num_w % stride_w == 0)

        id_idx = num_d // stride_d
        ih_idx = num_h // stride_h
        iw_idx = num_w // stride_w

        mask_d = mask_d & (id_idx >= 0) & (id_idx < ID)
        mask_h = mask_h & (ih_idx >= 0) & (ih_idx < IH)
        mask_w = mask_w & (iw_idx >= 0) & (iw_idx < IW)

        valid_in = mask_m[:, None] & k_mask[None, :] & mask_d & mask_h & mask_w

        n_bc = n_idx[:, None].to(tl.int64)
        ic_bc = ic_idx[None, :].to(tl.int64)
        id_bc = id_idx.to(tl.int64)
        ih_bc = ih_idx.to(tl.int64)
        iw_bc = iw_idx.to(tl.int64)

        inp_offset = n_bc
        inp_offset = inp_offset * IC + ic_bc
        inp_offset = inp_offset * ID + id_bc
        inp_offset = inp_offset * IH + ih_bc
        inp_offset = inp_offset * IW + iw_bc

        x_vals = tl.load(x_ptr + inp_offset, mask=valid_in, other=0.0)
        x_vals = x_vals.to(tl.float32)

        oc_bc = n_offsets[None, :].to(tl.int64)
        kd_bc = kd_idx[:, None].to(tl.int64)
        kh_bc = kh_idx[:, None].to(tl.int64)
        kw_bc = kw_idx[:, None].to(tl.int64)
        icw_bc = ic_idx[:, None].to(tl.int64)

        w_offset = icw_bc
        w_offset = w_offset * OC + oc_bc
        w_offset = w_offset * KD + kd_bc
        w_offset = w_offset * KH + kh_bc
        w_offset = w_offset * KW + kw_bc

        w_mask = k_mask[:, None] & mask_n[None, :]
        w_vals = tl.load(w_ptr + w_offset, mask=w_mask, other=0.0)
        w_vals = w_vals.to(tl.float32)

        acc += tl.dot(x_vals, w_vals)

    out_mask = mask_m[:, None] & mask_n[None, :]
    n_bc = n_idx[:, None].to(tl.int64)
    oc_bc = n_offsets[None, :].to(tl.int64)
    od_bc = od_idx[:, None].to(tl.int64)
    oh_bc = oh_idx[:, None].to(tl.int64)
    ow_bc = ow_idx[:, None].to(tl.int64)

    out_offset = n_bc
    out_offset = out_offset * OC + oc_bc
    out_offset = out_offset * OD + od_bc
    out_offset = out_offset * OH + oh_bc
    out_offset = out_offset * OW + ow_bc

    out_vals = acc.to(OUT_DTYPE)
    tl.store(out_ptr + out_offset, out_vals, mask=out_mask)


def _triple(value):
    if isinstance(value, (tuple, list)):
        assert len(value) == 3
        return tuple(int(v) for v in value)
    return (int(value),) * 3


def triton_conv_transpose3d(x, weight, bias, stride, padding, dilation):
    assert x.is_cuda and weight.is_cuda, "Inputs must be CUDA tensors."
    assert x.dtype == weight.dtype, "Input and weight dtypes must match."

    stride_d, stride_h, stride_w = _triple(stride)
    pad_d, pad_h, pad_w = _triple(padding)
    dil_d, dil_h, dil_w = _triple(dilation)

    x = x.contiguous()
    weight = weight.contiguous()

    N, IC, ID, IH, IW = x.shape
    _, OC, KD, KH, KW = weight.shape

    OD = (ID - 1) * stride_d - 2 * pad_d + dil_d * (KD - 1) + 1
    OH = (IH - 1) * stride_h - 2 * pad_h + dil_h * (KH - 1) + 1
    OW = (IW - 1) * stride_w - 2 * pad_w + dil_w * (KW - 1) + 1

    out = torch.empty((N, OC, OD, OH, OW), device=x.device, dtype=x.dtype)

    M = N * OD * OH * OW
    K_elems = IC * KD * KH * KW

    BLOCK_M = 64
    BLOCK_N = 32
    BLOCK_K = 32

    NUM_K_TILES = triton.cdiv(K_elems, BLOCK_K)

    grid = (
        triton.cdiv(M, BLOCK_M),
        triton.cdiv(OC, BLOCK_N),
    )

    out_dtype = _to_triton_dtype(x.dtype)

    conv_transpose3d_kernel[grid](
        x,
        weight,
        out,
        N,
        IC,
        ID,
        IH,
        IW,
        OC,
        KD,
        KH,
        KW,
        stride_d,
        stride_h,
        stride_w,
        pad_d,
        pad_h,
        pad_w,
        dil_d,
        dil_h,
        dil_w,
        OD,
        OH,
        OW,
        K_elems,
        NUM_K_TILES=NUM_K_TILES,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        OUT_DTYPE=out_dtype,
    )

    if bias is not None:
        out += bias.view(1, -1, 1, 1, 1)

    return out


class ModelNew(nn.Module):
    def __init__(
        self,
        in_channels: int,
        out_channels: int,
        kernel_size: int,
        stride: int = 1,
        padding: int = 0,
        dilation: int = 1,
        bias: bool = False,
    ) -> None:
        super().__init__()
        self.conv = nn.ConvTranspose3d(
            in_channels,
            out_channels,
            kernel_size=(kernel_size, kernel_size, kernel_size),
            stride=stride,
            padding=padding,
            dilation=dilation,
            bias=bias,
        )

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        return triton_conv_transpose3d(
            x,
            self.conv.weight,
            self.conv.bias,
            self.conv.stride,
            self.conv.padding,
            self.conv.dilation,
        )
```

[NCU PROFILING METRICS]
{
  "conv_transpose3d_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 52.8,
    "launch__grid_size": 69714,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 16.64,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 1.48,
    "lts__t_sector_hit_rate.pct": 99.38
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
