Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon May 24 09:30:36 2021
| Host             : AN-GUANGYAN running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_top_power_routed.rpt -pb cpu_top_power_summary_routed.pb -rpx cpu_top_power_routed.rpx
| Design           : cpu_top
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 63.609 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 62.794                           |
| Device Static (W)        | 0.815                            |
| Effective TJA (C/W)      | 2.7                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    21.147 |     5058 |       --- |             --- |
|   LUT as Logic          |    20.253 |     2449 |     63400 |            3.86 |
|   F7/F8 Muxes           |     0.382 |      400 |     63400 |            0.63 |
|   CARRY4                |     0.271 |      109 |     15850 |            0.69 |
|   Register              |     0.188 |     1643 |    126800 |            1.30 |
|   BUFG                  |     0.052 |       10 |        32 |           31.25 |
|   LUT as Shift Register |    <0.001 |       10 |     19000 |            0.05 |
|   Others                |     0.000 |      133 |       --- |             --- |
| Signals                 |    28.803 |     4343 |       --- |             --- |
| Block RAM               |     1.709 |       29 |       135 |           21.48 |
| PLL                     |     3.723 |        1 |         6 |           16.67 |
| I/O                     |     7.412 |       69 |       285 |           24.21 |
| Static Power            |     0.815 |          |           |                 |
| Total                   |    63.609 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    52.716 |      52.145 |      0.572 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     2.140 |       2.047 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     2.070 |       2.066 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.174 |       0.147 |      0.027 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| cpu_top                     |    62.794 |
|   u_clk                     |     3.840 |
|     inst                    |     3.840 |
|   u_decode                  |    13.376 |
|   u_ifetch                  |     3.350 |
|   u_mem                     |     1.710 |
|     u_ram_32x16384          |     1.668 |
|       U0                    |     1.668 |
|   u_rom                     |    31.072 |
|     instmem                 |     6.666 |
|       U0                    |     6.666 |
|   u_seg_led                 |     0.896 |
|     div                     |     0.193 |
|     gfor[0].num_to_seg_inst |     0.006 |
|     gfor[1].num_to_seg_inst |     0.008 |
|     gfor[2].num_to_seg_inst |     0.007 |
|     gfor[3].num_to_seg_inst |     0.011 |
|     gfor[4].num_to_seg_inst |     0.007 |
|     gfor[5].num_to_seg_inst |     0.010 |
|     gfor[6].num_to_seg_inst |     0.008 |
|     gfor[7].num_to_seg_inst |     0.009 |
|   u_upg                     |     1.292 |
|     inst                    |     1.292 |
|       upg_inst              |     1.292 |
+-----------------------------+-----------+


