# CA-Lab
__This Repo contains VHDL codes of CA Lab Assignments__

|Sl.No        | Title        |  EDA link| 
| :-------------: |:-------------|:-----:|
|1|4 bit comparator|N.A.|
|2|Binary to Grey|N.A.|
|3|Full Adder (Structural)|N.A.|
|4|Full Subtractor (Structural)|N.A.|
|5|Mux (Structural)|N.A.|
|6|Restoring div Algorithm|N.A.|
|7|Flip Flops|N.A.|
|8|4 bit Adder|N.A.|
|9|4 bit Subtractor|N.A.|
|10|4 bit Composit Adder|N.A.|
|11|Non-restorind div algorithm|N.A.|
|12|Booth's Multiplication|N.A.|


